<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><title>A64 -- Permuted index of instructions</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/permindex.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/permindex.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1>Permuted index of instructions</h1><table align="center" class="permindex-initials"><tbody><row class="permindex-initials"><td><a href="#1">1</a></td><td><a href="#2">2</a></td><td><a href="#3">3</a></td><td><a href="#4">4</a></td><td><a href="#6">6</a></td><td><a href="#A">A</a></td><td><a href="#B">B</a></td><td><a href="#C">C</a></td><td><a href="#D">D</a></td><td><a href="#E">E</a></td><td><a href="#F">F</a></td><td><a href="#G">G</a></td><td><a href="#H">H</a></td><td><a href="#I">I</a></td><td><a href="#K">K</a></td><td><a href="#L">L</a></td><td><a href="#M">M</a></td><td><a href="#N">N</a></td><td><a href="#O">O</a></td><td><a href="#P">P</a></td><td><a href="#Q">Q</a></td><td><a href="#R">R</a></td><td><a href="#S">S</a></td><td><a href="#T">T</a></td><td><a href="#U">U</a></td><td><a href="#V">V</a></td><td><a href="#W">W</a></td><td><a href="#X">X</a></td><td><a href="#Y">Y</a></td><td><a href="#Z">Z</a></td></row></tbody></table><div class="permindex-container"><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_advsimd.html">REV16 (vector)</a>: Reverse elements in </p></div><div class="permindex-right"><a id="1" name="1"><p class="right">16-bit halfwords (vector).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_int.html">REV16</a>: Reverse bytes in </p></div><div class="permindex-right"><p class="right">16-bit halfwords.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2r_advsimd.html">LD2R</a>: Load single </p></div><div class="permindex-right"><a id="2" name="2"><p class="right">2-element structure and Replicate to all lanes of two registers.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>: Store single </p></div><div class="permindex-right"><p class="right">2-element structure from one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>: Load single </p></div><div class="permindex-right"><p class="right">2-element structure to one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a>: Store multiple </p></div><div class="permindex-right"><p class="right">2-element structures from two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a>: Load multiple </p></div><div class="permindex-right"><p class="right">2-element structures to two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3r_advsimd.html">LD3R</a>: Load single </p></div><div class="permindex-right"><a id="3" name="3"><p class="right">3-element structure and Replicate to all lanes of three registers.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>: Store single </p></div><div class="permindex-right"><p class="right">3-element structure from one lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>: Load single </p></div><div class="permindex-right"><p class="right">3-element structure to one lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a>: Store multiple </p></div><div class="permindex-right"><p class="right">3-element structures from three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a>: Load multiple </p></div><div class="permindex-right"><p class="right">3-element structures to three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_advsimd.html">REV32 (vector)</a>: Reverse elements in </p></div><div class="permindex-right"><p class="right">32-bit words (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_int.html">REV32</a>: Reverse bytes in </p></div><div class="permindex-right"><p class="right">32-bit words.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4r_advsimd.html">LD4R</a>: Load single </p></div><div class="permindex-right"><a id="4" name="4"><p class="right">4-element structure and Replicate to all lanes of four registers.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>: Store single </p></div><div class="permindex-right"><p class="right">4-element structure from one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>: Load single </p></div><div class="permindex-right"><p class="right">4-element structure to one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a>: Store multiple </p></div><div class="permindex-right"><p class="right">4-element structures from four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a>: Load multiple </p></div><div class="permindex-right"><p class="right">4-element structures to four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_advsimd.html">REV64</a>: Reverse elements in </p></div><div class="permindex-right"><a id="6" name="6"><p class="right">64-bit doublewords (vector).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><a id="A" name="A"><p class="right"><a href="abs_advsimd.html">ABS</a>: Absolute value (vector).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facgt_advsimd.html">FACGT</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Absolute Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facge_advsimd.html">FACGE</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Absolute Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabd_advsimd.html">FABD</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Absolute Difference (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabd_advsimd.html">UABD</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Absolute Difference (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabal_advsimd.html">SABAL, SABAL2</a>: Signed </p></div><div class="permindex-right"><p class="right">Absolute difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabal_advsimd.html">UABAL, UABAL2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Absolute difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saba_advsimd.html">SABA</a>: Signed </p></div><div class="permindex-right"><p class="right">Absolute difference and Accumulate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaba_advsimd.html">UABA</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Absolute difference and Accumulate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabdl_advsimd.html">SABDL, SABDL2</a>: Signed </p></div><div class="permindex-right"><p class="right">Absolute Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabdl_advsimd.html">UABDL, UABDL2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Absolute Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabd_advsimd.html">SABD</a>: Signed </p></div><div class="permindex-right"><p class="right">Absolute Difference.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_float.html">FABS (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Absolute value (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="abs_advsimd.html">ABS</a>: </p></div><div class="permindex-right"><p class="right">Absolute value (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_advsimd.html">FABS (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Absolute value (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqabs_advsimd.html">SQABS</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Absolute value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srsra_advsimd.html">SRSRA</a>: Signed Rounding Shift Right and </p></div><div class="permindex-right"><p class="right">Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssra_advsimd.html">SSRA</a>: Signed Shift Right and </p></div><div class="permindex-right"><p class="right">Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursra_advsimd.html">URSRA</a>: Unsigned Rounding Shift Right and </p></div><div class="permindex-right"><p class="right">Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usra_advsimd.html">USRA</a>: Unsigned Shift Right and </p></div><div class="permindex-right"><p class="right">Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sadalp_advsimd.html">SADALP</a>: Signed Add and </p></div><div class="permindex-right"><p class="right">Accumulate Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uadalp_advsimd.html">UADALP</a>: Unsigned Add and </p></div><div class="permindex-right"><p class="right">Accumulate Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabal_advsimd.html">SABAL, SABAL2</a>: Signed Absolute difference and </p></div><div class="permindex-right"><p class="right">Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabal_advsimd.html">UABAL, UABAL2</a>: Unsigned Absolute difference and </p></div><div class="permindex-right"><p class="right">Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usqadd_advsimd.html">USQADD</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">Accumulate of Signed value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="suqadd_advsimd.html">SUQADD</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Accumulate of Unsigned value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating Rounding Doubling Multiply </p></div><div class="permindex-right"><p class="right">Accumulate returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating Rounding Doubling Multiply </p></div><div class="permindex-right"><p class="right">Accumulate returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saba_advsimd.html">SABA</a>: Signed Absolute difference and </p></div><div class="permindex-right"><p class="right">Accumulate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaba_advsimd.html">UABA</a>: Unsigned Absolute difference and </p></div><div class="permindex-right"><p class="right">Accumulate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>: Floating-point fused Multiply-Add to </p></div><div class="permindex-right"><p class="right">accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>: Floating-point fused Multiply-Subtract from </p></div><div class="permindex-right"><p class="right">accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_vec.html">FMLA (vector)</a>: Floating-point fused Multiply-Add to </p></div><div class="permindex-right"><p class="right">accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_vec.html">FMLS (vector)</a>: Floating-point fused Multiply-Subtract from </p></div><div class="permindex-right"><p class="right">accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_vec.html">MLA (vector)</a>: Multiply-Add to </p></div><div class="permindex-right"><p class="right">accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_vec.html">MLS (vector)</a>: Multiply-Subtract from </p></div><div class="permindex-right"><p class="right">accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_elt.html">MLA (by element)</a>: Multiply-Add to </p></div><div class="permindex-right"><p class="right">accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_elt.html">MLS (by element)</a>: Multiply-Subtract from </p></div><div class="permindex-right"><p class="right">accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxp.html">LDAXP</a>: Load-</p></div><div class="permindex-right"><p class="right">Acquire Exclusive Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrb.html">LDAXRB</a>: Load-</p></div><div class="permindex-right"><p class="right">Acquire Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrh.html">LDAXRH</a>: Load-</p></div><div class="permindex-right"><p class="right">Acquire Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxr.html">LDAXR</a>: Load-</p></div><div class="permindex-right"><p class="right">Acquire Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldarb.html">LDARB</a>: Load-</p></div><div class="permindex-right"><p class="right">Acquire Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlarb.html">LDLARB</a>: Load LO</p></div><div class="permindex-right"><p class="right">Acquire Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldarh.html">LDARH</a>: Load-</p></div><div class="permindex-right"><p class="right">Acquire Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlarh.html">LDLARH</a>: Load LO</p></div><div class="permindex-right"><p class="right">Acquire Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldar.html">LDAR</a>: Load-</p></div><div class="permindex-right"><p class="right">Acquire Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlar.html">LDLAR</a>: Load LO</p></div><div class="permindex-right"><p class="right">Acquire Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addv_advsimd.html">ADDV</a>: Add </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>: Floating-point Maximum Number </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxv_advsimd.html">FMAXV</a>: Floating-point Maximum </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmv_advsimd.html">FMINNMV</a>: Floating-point Minimum Number </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminv_advsimd.html">FMINV</a>: Floating-point Minimum </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlv_advsimd.html">SADDLV</a>: Signed Add Long </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaxv_advsimd.html">SMAXV</a>: Signed Maximum </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sminv_advsimd.html">SMINV</a>: Signed Minimum </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlv_advsimd.html">UADDLV</a>: Unsigned sum Long </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaxv_advsimd.html">UMAXV</a>: Unsigned Maximum </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uminv_advsimd.html">UMINV</a>: Unsigned Minimum </p></div><div class="permindex-right"><p class="right">across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="adc.html">ADC</a>: Add with Carry.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="adcs.html">ADCS</a>: Add with Carry, setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_ext.html">ADDS (extended register)</a>: </p></div><div class="permindex-right"><p class="right">Add (extended register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_ext.html">ADD (extended register)</a>: </p></div><div class="permindex-right"><p class="right">Add (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="add_addsub_ext.html">ADD (extended register)</a>: Add (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_imm.html">ADDS (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Add (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_imm.html">ADD (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Add (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: Move between register and stack pointer: an alias of </p></div><div class="permindex-right"><p class="right">ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="add_addsub_imm.html">ADD (immediate)</a>: Add (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_float.html">FADD (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmadd_float.html">FMADD</a>: Floating-point fused Multiply-</p></div><div class="permindex-right"><p class="right">Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmadd_float.html">FNMADD</a>: Floating-point Negated fused Multiply-</p></div><div class="permindex-right"><p class="right">Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_shift.html">ADDS (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Add (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_shift.html">ADD (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Add (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="add_addsub_shift.html">ADD (shifted register)</a>: Add (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_advsimd.html">ADD (vector)</a>: </p></div><div class="permindex-right"><p class="right">Add (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_advsimd.html">FADD (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Add (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="add_advsimd.html">ADD (vector)</a>: Add (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addv_advsimd.html">ADDV</a>: </p></div><div class="permindex-right"><p class="right">Add across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sadalp_advsimd.html">SADALP</a>: Signed </p></div><div class="permindex-right"><p class="right">Add and Accumulate Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uadalp_advsimd.html">UADALP</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Add and Accumulate Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a>: Signed saturating Doubling Multiply-</p></div><div class="permindex-right"><p class="right">Add Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddl_advsimd.html">SADDL, SADDL2</a>: Signed </p></div><div class="permindex-right"><p class="right">Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_vec.html">SMLAL, SMLAL2 (vector)</a>: Signed Multiply-</p></div><div class="permindex-right"><p class="right">Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddl_advsimd.html">UADDL, UADDL2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_vec.html">UMLAL, UMLAL2 (vector)</a>: Unsigned Multiply-</p></div><div class="permindex-right"><p class="right">Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by element)</a>: Signed Multiply-</p></div><div class="permindex-right"><p class="right">Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by element)</a>: Unsigned Multiply-</p></div><div class="permindex-right"><p class="right">Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlv_advsimd.html">SADDLV</a>: Signed </p></div><div class="permindex-right"><p class="right">Add Long across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlp_advsimd.html">SADDLP</a>: Signed </p></div><div class="permindex-right"><p class="right">Add Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlp_advsimd.html">UADDLP</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Add Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaddl.html">SMADDL</a>: Signed Multiply-</p></div><div class="permindex-right"><p class="right">Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a>: Signed saturating Doubling Multiply-</p></div><div class="permindex-right"><p class="right">Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaddl.html">UMADDL</a>: Unsigned Multiply-</p></div><div class="permindex-right"><p class="right">Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddb.html">STADDB, STADDLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">add on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">add on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddh.html">STADDH, STADDLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">add on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">add on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, STADDL</a>: Atomic </p></div><div class="permindex-right"><p class="right">add on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>: Atomic </p></div><div class="permindex-right"><p class="right">add on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_pair.html">ADDP (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Add Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Add Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_vec.html">ADDP (vector)</a>: </p></div><div class="permindex-right"><p class="right">Add Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_vec.html">FADDP (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Add Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addhn_advsimd.html">ADDHN, ADDHN2</a>: </p></div><div class="permindex-right"><p class="right">Add returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="raddhn_advsimd.html">RADDHN, RADDHN2</a>: Rounding </p></div><div class="permindex-right"><p class="right">Add returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>: Floating-point fused Multiply-</p></div><div class="permindex-right"><p class="right">Add to accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_vec.html">FMLA (vector)</a>: Floating-point fused Multiply-</p></div><div class="permindex-right"><p class="right">Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_vec.html">MLA (vector)</a>: Multiply-</p></div><div class="permindex-right"><p class="right">Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_elt.html">MLA (by element)</a>: Multiply-</p></div><div class="permindex-right"><p class="right">Add to accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddw_advsimd.html">SADDW, SADDW2</a>: Signed </p></div><div class="permindex-right"><p class="right">Add Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddw_advsimd.html">UADDW, UADDW2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Add Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adcs.html">ADCS</a>: </p></div><div class="permindex-right"><p class="right">Add with Carry, setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adc.html">ADC</a>: </p></div><div class="permindex-right"><p class="right">Add with Carry.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="madd.html">MADD</a>: Multiply-</p></div><div class="permindex-right"><p class="right">Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shadd_advsimd.html">SHADD</a>: Signed Halving </p></div><div class="permindex-right"><p class="right">Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqadd_advsimd.html">SQADD</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srhadd_advsimd.html">SRHADD</a>: Signed Rounding Halving </p></div><div class="permindex-right"><p class="right">Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uhadd_advsimd.html">UHADD</a>: Unsigned Halving </p></div><div class="permindex-right"><p class="right">Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqadd_advsimd.html">UQADD</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urhadd_advsimd.html">URHADD</a>: Unsigned Rounding Halving </p></div><div class="permindex-right"><p class="right">Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="addhn_advsimd.html">ADDHN, ADDHN2</a>: Add returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addhn_advsimd.html">ADDHN, </a></p></div><div class="permindex-right"><p class="right"><a href="addhn_advsimd.html">ADDHN2</a>: Add returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="addp_advsimd_pair.html">ADDP (scalar)</a>: Add Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="addp_advsimd_vec.html">ADDP (vector)</a>: Add Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adrp.html">ADRP</a>: Form PC-relative </p></div><div class="permindex-right"><p class="right">address to 4KB page.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="at_sys.html">AT</a>: </p></div><div class="permindex-right"><p class="right">Address Translate: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adr.html">ADR</a>: Form PC-relative </p></div><div class="permindex-right"><p class="right">address.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_ext.html">CMN (extended register)</a>: Compare Negative (extended register): an alias of </p></div><div class="permindex-right"><p class="right">ADDS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="adds_addsub_ext.html">ADDS (extended register)</a>: Add (extended register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_imm.html">CMN (immediate)</a>: Compare Negative (immediate): an alias of </p></div><div class="permindex-right"><p class="right">ADDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="adds_addsub_imm.html">ADDS (immediate)</a>: Add (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_shift.html">CMN (shifted register)</a>: Compare Negative (shifted register): an alias of </p></div><div class="permindex-right"><p class="right">ADDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="adds_addsub_shift.html">ADDS (shifted register)</a>: Add (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="addv_advsimd.html">ADDV</a>: Add across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="adr.html">ADR</a>: Form PC-relative address.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="adrp.html">ADRP</a>: Form PC-relative address to 4KB page.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesimc_advsimd.html">AESIMC</a>: </p></div><div class="permindex-right"><p class="right">AES inverse mix columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesmc_advsimd.html">AESMC</a>: </p></div><div class="permindex-right"><p class="right">AES mix columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesd_advsimd.html">AESD</a>: </p></div><div class="permindex-right"><p class="right">AES single round decryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aese_advsimd.html">AESE</a>: </p></div><div class="permindex-right"><p class="right">AES single round encryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="aesd_advsimd.html">AESD</a>: AES single round decryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="aese_advsimd.html">AESE</a>: AES single round encryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="aesimc_advsimd.html">AESIMC</a>: AES inverse mix columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="aesmc_advsimd.html">AESMC</a>: AES mix columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: Move between register and stack pointer: an </p></div><div class="permindex-right"><p class="right">alias of ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_ext.html">CMN (extended register)</a>: Compare Negative (extended register): an </p></div><div class="permindex-right"><p class="right">alias of ADDS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_imm.html">CMN (immediate)</a>: Compare Negative (immediate): an </p></div><div class="permindex-right"><p class="right">alias of ADDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_shift.html">CMN (shifted register)</a>: Compare Negative (shifted register): an </p></div><div class="permindex-right"><p class="right">alias of ADDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_imm.html">TST (immediate)</a>: Test bits (immediate): an </p></div><div class="permindex-right"><p class="right">alias of ANDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_shift.html">TST (shifted register)</a>: Test (shifted register): an </p></div><div class="permindex-right"><p class="right">alias of ANDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_asrv.html">ASR (register)</a>: Arithmetic Shift Right (register): an </p></div><div class="permindex-right"><p class="right">alias of ASRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: Bitfield Clear, leaving other bits unchanged: an </p></div><div class="permindex-right"><p class="right">alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfi_bfm.html">BFI</a>: Bitfield Insert: an </p></div><div class="permindex-right"><p class="right">alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield extract and insert at low end: an </p></div><div class="permindex-right"><p class="right">alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinc_csinc.html">CINC</a>: Conditional Increment: an </p></div><div class="permindex-right"><p class="right">alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cset_csinc.html">CSET</a>: Conditional Set: an </p></div><div class="permindex-right"><p class="right">alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinv_csinv.html">CINV</a>: Conditional Invert: an </p></div><div class="permindex-right"><p class="right">alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csetm_csinv.html">CSETM</a>: Conditional Set Mask: an </p></div><div class="permindex-right"><p class="right">alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cneg_csneg.html">CNEG</a>: Conditional Negate: an </p></div><div class="permindex-right"><p class="right">alias of CSNEG.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: Move vector element to scalar: an </p></div><div class="permindex-right"><p class="right">alias of DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_extr.html">ROR (immediate)</a>: Rotate right (immediate): an </p></div><div class="permindex-right"><p class="right">alias of EXTR.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector element to another vector element: an </p></div><div class="permindex-right"><p class="right">alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move general-purpose register to a vector element: an </p></div><div class="permindex-right"><p class="right">alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_lslv.html">LSL (register)</a>: Logical Shift Left (register): an </p></div><div class="permindex-right"><p class="right">alias of LSLV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_lsrv.html">LSR (register)</a>: Logical Shift Right (register): an </p></div><div class="permindex-right"><p class="right">alias of LSRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_madd.html">MUL</a>: Multiply: an </p></div><div class="permindex-right"><p class="right">alias of MADD.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted wide immediate)</a>: Move (inverted wide immediate): an </p></div><div class="permindex-right"><p class="right">alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movz.html">MOV (wide immediate)</a>: Move (wide immediate): an </p></div><div class="permindex-right"><p class="right">alias of MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mneg_msub.html">MNEG</a>: Multiply-Negate: an </p></div><div class="permindex-right"><p class="right">alias of MSUB.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_not_advsimd.html">MVN</a>: Bitwise NOT (vector): an </p></div><div class="permindex-right"><p class="right">alias of NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_orn_log_shift.html">MVN</a>: Bitwise NOT: an </p></div><div class="permindex-right"><p class="right">alias of ORN (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (bitmask immediate)</a>: Move (bitmask immediate): an </p></div><div class="permindex-right"><p class="right">alias of ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_shift.html">MOV (register)</a>: Move (register): an </p></div><div class="permindex-right"><p class="right">alias of ORR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_advsimd_reg.html">MOV (vector)</a>: Move vector: an </p></div><div class="permindex-right"><p class="right">alias of ORR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_rev.html">REV64</a>: Reverse Bytes: an </p></div><div class="permindex-right"><p class="right">alias of REV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_rorv.html">ROR (register)</a>: Rotate Right (register): an </p></div><div class="permindex-right"><p class="right">alias of RORV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngc_sbc.html">NGC</a>: Negate with Carry: an </p></div><div class="permindex-right"><p class="right">alias of SBC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngcs_sbcs.html">NGCS</a>: Negate with Carry, setting flags: an </p></div><div class="permindex-right"><p class="right">alias of SBCS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_sbfm.html">ASR (immediate)</a>: Arithmetic Shift Right (immediate): an </p></div><div class="permindex-right"><p class="right">alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfiz_sbfm.html">SBFIZ</a>: Signed Bitfield Insert in Zero: an </p></div><div class="permindex-right"><p class="right">alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfx_sbfm.html">SBFX</a>: Signed Bitfield Extract: an </p></div><div class="permindex-right"><p class="right">alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtb_sbfm.html">SXTB</a>: Signed Extend Byte: an </p></div><div class="permindex-right"><p class="right">alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxth_sbfm.html">SXTH</a>: Sign Extend Halfword: an </p></div><div class="permindex-right"><p class="right">alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtw_sbfm.html">SXTW</a>: Sign Extend Word: an </p></div><div class="permindex-right"><p class="right">alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_smaddl.html">SMULL</a>: Signed Multiply Long: an </p></div><div class="permindex-right"><p class="right">alias of SMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smnegl_smsubl.html">SMNEGL</a>: Signed Multiply-Negate Long: an </p></div><div class="permindex-right"><p class="right">alias of SMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtl_sshll_advsimd.html">SXTL, SXTL2</a>: Signed extend Long: an </p></div><div class="permindex-right"><p class="right">alias of SSHLL, SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_sub_addsub_shift.html">NEG (shifted register)</a>: Negate (shifted register): an </p></div><div class="permindex-right"><p class="right">alias of SUB (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_ext.html">CMP (extended register)</a>: Compare (extended register): an </p></div><div class="permindex-right"><p class="right">alias of SUBS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_imm.html">CMP (immediate)</a>: Compare (immediate): an </p></div><div class="permindex-right"><p class="right">alias of SUBS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_shift.html">CMP (shifted register)</a>: Compare (shifted register): an </p></div><div class="permindex-right"><p class="right">alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="negs_subs_addsub_shift.html">NEGS</a>: Negate, setting flags: an </p></div><div class="permindex-right"><p class="right">alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="at_sys.html">AT</a>: Address Translate: an </p></div><div class="permindex-right"><p class="right">alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dc_sys.html">DC</a>: Data Cache operation: an </p></div><div class="permindex-right"><p class="right">alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ic_sys.html">IC</a>: Instruction Cache operation: an </p></div><div class="permindex-right"><p class="right">alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tlbi_sys.html">TLBI</a>: TLB Invalidate operation: an </p></div><div class="permindex-right"><p class="right">alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_ubfm.html">LSL (immediate)</a>: Logical Shift Left (immediate): an </p></div><div class="permindex-right"><p class="right">alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_ubfm.html">LSR (immediate)</a>: Logical Shift Right (immediate): an </p></div><div class="permindex-right"><p class="right">alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfiz_ubfm.html">UBFIZ</a>: Unsigned Bitfield Insert in Zero: an </p></div><div class="permindex-right"><p class="right">alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfx_ubfm.html">UBFX</a>: Unsigned Bitfield Extract: an </p></div><div class="permindex-right"><p class="right">alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtb_ubfm.html">UXTB</a>: Unsigned Extend Byte: an </p></div><div class="permindex-right"><p class="right">alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxth_ubfm.html">UXTH</a>: Unsigned Extend Halfword: an </p></div><div class="permindex-right"><p class="right">alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_umaddl.html">UMULL</a>: Unsigned Multiply Long: an </p></div><div class="permindex-right"><p class="right">alias of UMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to general)</a>: Move vector element to general-purpose register: an </p></div><div class="permindex-right"><p class="right">alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umnegl_umsubl.html">UMNEGL</a>: Unsigned Multiply-Negate Long: an </p></div><div class="permindex-right"><p class="right">alias of UMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtl_ushll_advsimd.html">UXTL, UXTL2</a>: Unsigned extend Long: an </p></div><div class="permindex-right"><p class="right">alias of USHLL, USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: Load one single-element structure and Replicate to </p></div><div class="permindex-right"><p class="right">all lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4r_advsimd.html">LD4R</a>: Load single 4-element structure and Replicate to </p></div><div class="permindex-right"><p class="right">all lanes of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3r_advsimd.html">LD3R</a>: Load single 3-element structure and Replicate to </p></div><div class="permindex-right"><p class="right">all lanes of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2r_advsimd.html">LD2R</a>: Load single 2-element structure and Replicate to </p></div><div class="permindex-right"><p class="right">all lanes of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: Move between register and stack pointer: </p></div><div class="permindex-right"><p class="right">an alias of ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_ext.html">CMN (extended register)</a>: Compare Negative (extended register): </p></div><div class="permindex-right"><p class="right">an alias of ADDS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_imm.html">CMN (immediate)</a>: Compare Negative (immediate): </p></div><div class="permindex-right"><p class="right">an alias of ADDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_shift.html">CMN (shifted register)</a>: Compare Negative (shifted register): </p></div><div class="permindex-right"><p class="right">an alias of ADDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_imm.html">TST (immediate)</a>: Test bits (immediate): </p></div><div class="permindex-right"><p class="right">an alias of ANDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_shift.html">TST (shifted register)</a>: Test (shifted register): </p></div><div class="permindex-right"><p class="right">an alias of ANDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_asrv.html">ASR (register)</a>: Arithmetic Shift Right (register): </p></div><div class="permindex-right"><p class="right">an alias of ASRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: Bitfield Clear, leaving other bits unchanged: </p></div><div class="permindex-right"><p class="right">an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfi_bfm.html">BFI</a>: Bitfield Insert: </p></div><div class="permindex-right"><p class="right">an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield extract and insert at low end: </p></div><div class="permindex-right"><p class="right">an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinc_csinc.html">CINC</a>: Conditional Increment: </p></div><div class="permindex-right"><p class="right">an alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cset_csinc.html">CSET</a>: Conditional Set: </p></div><div class="permindex-right"><p class="right">an alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinv_csinv.html">CINV</a>: Conditional Invert: </p></div><div class="permindex-right"><p class="right">an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csetm_csinv.html">CSETM</a>: Conditional Set Mask: </p></div><div class="permindex-right"><p class="right">an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cneg_csneg.html">CNEG</a>: Conditional Negate: </p></div><div class="permindex-right"><p class="right">an alias of CSNEG.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: Move vector element to scalar: </p></div><div class="permindex-right"><p class="right">an alias of DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_extr.html">ROR (immediate)</a>: Rotate right (immediate): </p></div><div class="permindex-right"><p class="right">an alias of EXTR.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector element to another vector element: </p></div><div class="permindex-right"><p class="right">an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move general-purpose register to a vector element: </p></div><div class="permindex-right"><p class="right">an alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_lslv.html">LSL (register)</a>: Logical Shift Left (register): </p></div><div class="permindex-right"><p class="right">an alias of LSLV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_lsrv.html">LSR (register)</a>: Logical Shift Right (register): </p></div><div class="permindex-right"><p class="right">an alias of LSRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_madd.html">MUL</a>: Multiply: </p></div><div class="permindex-right"><p class="right">an alias of MADD.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted wide immediate)</a>: Move (inverted wide immediate): </p></div><div class="permindex-right"><p class="right">an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movz.html">MOV (wide immediate)</a>: Move (wide immediate): </p></div><div class="permindex-right"><p class="right">an alias of MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mneg_msub.html">MNEG</a>: Multiply-Negate: </p></div><div class="permindex-right"><p class="right">an alias of MSUB.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_not_advsimd.html">MVN</a>: Bitwise NOT (vector): </p></div><div class="permindex-right"><p class="right">an alias of NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_orn_log_shift.html">MVN</a>: Bitwise NOT: </p></div><div class="permindex-right"><p class="right">an alias of ORN (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (bitmask immediate)</a>: Move (bitmask immediate): </p></div><div class="permindex-right"><p class="right">an alias of ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_shift.html">MOV (register)</a>: Move (register): </p></div><div class="permindex-right"><p class="right">an alias of ORR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_advsimd_reg.html">MOV (vector)</a>: Move vector: </p></div><div class="permindex-right"><p class="right">an alias of ORR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_rev.html">REV64</a>: Reverse Bytes: </p></div><div class="permindex-right"><p class="right">an alias of REV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_rorv.html">ROR (register)</a>: Rotate Right (register): </p></div><div class="permindex-right"><p class="right">an alias of RORV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngc_sbc.html">NGC</a>: Negate with Carry: </p></div><div class="permindex-right"><p class="right">an alias of SBC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngcs_sbcs.html">NGCS</a>: Negate with Carry, setting flags: </p></div><div class="permindex-right"><p class="right">an alias of SBCS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_sbfm.html">ASR (immediate)</a>: Arithmetic Shift Right (immediate): </p></div><div class="permindex-right"><p class="right">an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfiz_sbfm.html">SBFIZ</a>: Signed Bitfield Insert in Zero: </p></div><div class="permindex-right"><p class="right">an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfx_sbfm.html">SBFX</a>: Signed Bitfield Extract: </p></div><div class="permindex-right"><p class="right">an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtb_sbfm.html">SXTB</a>: Signed Extend Byte: </p></div><div class="permindex-right"><p class="right">an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxth_sbfm.html">SXTH</a>: Sign Extend Halfword: </p></div><div class="permindex-right"><p class="right">an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtw_sbfm.html">SXTW</a>: Sign Extend Word: </p></div><div class="permindex-right"><p class="right">an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_smaddl.html">SMULL</a>: Signed Multiply Long: </p></div><div class="permindex-right"><p class="right">an alias of SMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smnegl_smsubl.html">SMNEGL</a>: Signed Multiply-Negate Long: </p></div><div class="permindex-right"><p class="right">an alias of SMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtl_sshll_advsimd.html">SXTL, SXTL2</a>: Signed extend Long: </p></div><div class="permindex-right"><p class="right">an alias of SSHLL, SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_sub_addsub_shift.html">NEG (shifted register)</a>: Negate (shifted register): </p></div><div class="permindex-right"><p class="right">an alias of SUB (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_ext.html">CMP (extended register)</a>: Compare (extended register): </p></div><div class="permindex-right"><p class="right">an alias of SUBS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_imm.html">CMP (immediate)</a>: Compare (immediate): </p></div><div class="permindex-right"><p class="right">an alias of SUBS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_shift.html">CMP (shifted register)</a>: Compare (shifted register): </p></div><div class="permindex-right"><p class="right">an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="negs_subs_addsub_shift.html">NEGS</a>: Negate, setting flags: </p></div><div class="permindex-right"><p class="right">an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="at_sys.html">AT</a>: Address Translate: </p></div><div class="permindex-right"><p class="right">an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dc_sys.html">DC</a>: Data Cache operation: </p></div><div class="permindex-right"><p class="right">an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ic_sys.html">IC</a>: Instruction Cache operation: </p></div><div class="permindex-right"><p class="right">an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tlbi_sys.html">TLBI</a>: TLB Invalidate operation: </p></div><div class="permindex-right"><p class="right">an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_ubfm.html">LSL (immediate)</a>: Logical Shift Left (immediate): </p></div><div class="permindex-right"><p class="right">an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_ubfm.html">LSR (immediate)</a>: Logical Shift Right (immediate): </p></div><div class="permindex-right"><p class="right">an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfiz_ubfm.html">UBFIZ</a>: Unsigned Bitfield Insert in Zero: </p></div><div class="permindex-right"><p class="right">an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfx_ubfm.html">UBFX</a>: Unsigned Bitfield Extract: </p></div><div class="permindex-right"><p class="right">an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtb_ubfm.html">UXTB</a>: Unsigned Extend Byte: </p></div><div class="permindex-right"><p class="right">an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxth_ubfm.html">UXTH</a>: Unsigned Extend Halfword: </p></div><div class="permindex-right"><p class="right">an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_umaddl.html">UMULL</a>: Unsigned Multiply Long: </p></div><div class="permindex-right"><p class="right">an alias of UMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to general)</a>: Move vector element to general-purpose register: </p></div><div class="permindex-right"><p class="right">an alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umnegl_umsubl.html">UMNEGL</a>: Unsigned Multiply-Negate Long: </p></div><div class="permindex-right"><p class="right">an alias of UMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtl_ushll_advsimd.html">UXTL, UXTL2</a>: Unsigned extend Long: </p></div><div class="permindex-right"><p class="right">an alias of USHLL, USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_imm.html">ANDS (immediate)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">AND (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_log_imm.html">AND (immediate)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">AND (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="and_log_imm.html">AND (immediate)</a>: Bitwise AND (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_shift.html">ANDS (shifted register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">AND (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_log_shift.html">AND (shifted register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">AND (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="and_log_shift.html">AND (shifted register)</a>: Bitwise AND (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_advsimd.html">AND (vector)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">AND (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="and_advsimd.html">AND (vector)</a>: Bitwise AND (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_imm.html">TST (immediate)</a>: Test bits (immediate): an alias of </p></div><div class="permindex-right"><p class="right">ANDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ands_log_imm.html">ANDS (immediate)</a>: Bitwise AND (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_shift.html">TST (shifted register)</a>: Test (shifted register): an alias of </p></div><div class="permindex-right"><p class="right">ANDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ands_log_shift.html">ANDS (shifted register)</a>: Bitwise AND (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_elt.html">INS (element)</a>: Insert vector element from </p></div><div class="permindex-right"><p class="right">another vector element.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector element to </p></div><div class="permindex-right"><p class="right">another vector element: an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_sbfm.html">ASR (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Arithmetic Shift Right (immediate): an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_asrv.html">ASR (register)</a>: </p></div><div class="permindex-right"><p class="right">Arithmetic Shift Right (register): an alias of ASRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asrv.html">ASRV</a>: </p></div><div class="permindex-right"><p class="right">Arithmetic Shift Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="asr_sbfm.html">ASR (immediate)</a>: Arithmetic Shift Right (immediate): an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="asr_asrv.html">ASR (register)</a>: Arithmetic Shift Right (register): an alias of ASRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_asrv.html">ASR (register)</a>: Arithmetic Shift Right (register): an alias of </p></div><div class="permindex-right"><p class="right">ASRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="asrv.html">ASRV</a>: Arithmetic Shift Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield extract and insert </p></div><div class="permindex-right"><p class="right">at low end: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="at_sys.html">AT</a>: Address Translate: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddb.html">STADDB, STADDLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic add on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic add on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddh.html">STADDH, STADDLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic add on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic add on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, STADDL</a>: </p></div><div class="permindex-right"><p class="right">Atomic add on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>: </p></div><div class="permindex-right"><p class="right">Atomic add on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, STCLRLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit clear on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit clear on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, STCLRLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit clear on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit clear on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit clear on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit clear on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, STSETLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit set on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit set on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, STSETLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit set on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit set on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit set on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>: </p></div><div class="permindex-right"><p class="right">Atomic bit set on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, STEORLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic exclusive OR on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic exclusive OR on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, STEORLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic exclusive OR on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic exclusive OR on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: </p></div><div class="permindex-right"><p class="right">Atomic exclusive OR on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>: </p></div><div class="permindex-right"><p class="right">Atomic exclusive OR on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, STSMINLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, STSMINLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>: </p></div><div class="permindex-right"><p class="right">Atomic signed minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, STUMINLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, STUMINLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>: </p></div><div class="permindex-right"><p class="right">Atomic unsigned minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to </p></div><div class="permindex-right"><p class="right">Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to </p></div><div class="permindex-right"><p class="right">Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (scalar)</a>: Floating-point Round to Integral, to nearest with ties to </p></div><div class="permindex-right"><p class="right">Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to </p></div><div class="permindex-right"><p class="right">Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to </p></div><div class="permindex-right"><p class="right">Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (vector)</a>: Floating-point Round to Integral, to nearest with ties to </p></div><div class="permindex-right"><p class="right">Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><a id="B" name="B"><p class="right"><a href="b_cond.html">B.cond</a>: Branch conditionally.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="b_uncond.html">B</a>: Branch.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dmb.html">DMB</a>: Data Memory </p></div><div class="permindex-right"><p class="right">Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dsb.html">DSB</a>: Data Synchronization </p></div><div class="permindex-right"><p class="right">Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="esb.html">ESB</a>: Error Synchronization </p></div><div class="permindex-right"><p class="right">Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="isb.html">ISB</a>: Instruction Synchronization </p></div><div class="permindex-right"><p class="right">Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="psb.html">PSB CSYNC</a>: Profiling Synchronization </p></div><div class="permindex-right"><p class="right">Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: Move </p></div><div class="permindex-right"><p class="right">between register and stack pointer: an alias of ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bfc_bfm.html">BFC</a>: Bitfield Clear, leaving other bits unchanged: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bfi_bfm.html">BFI</a>: Bitfield Insert: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: Bitfield Clear, leaving other bits unchanged: an alias of </p></div><div class="permindex-right"><p class="right">BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfi_bfm.html">BFI</a>: Bitfield Insert: an alias of </p></div><div class="permindex-right"><p class="right">BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield extract and insert at low end: an alias of </p></div><div class="permindex-right"><p class="right">BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bfm.html">BFM</a>: Bitfield Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield extract and insert at low end: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bic_log_shift.html">BIC (shifted register)</a>: Bitwise Bit Clear (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bic_advsimd_imm.html">BIC (vector, immediate)</a>: Bitwise bit Clear (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bic_advsimd_reg.html">BIC (vector, register)</a>: Bitwise bit Clear (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bics.html">BICS (shifted register)</a>: Bitwise Bit Clear (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bif_advsimd.html">BIF</a>: Bitwise Insert if False.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbnz.html">TBNZ</a>: Test </p></div><div class="permindex-right"><p class="right">bit and Branch if Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbz.html">TBZ</a>: Test </p></div><div class="permindex-right"><p class="right">bit and Branch if Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bics.html">BICS (shifted register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Bit Clear (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_log_shift.html">BIC (shifted register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Bit Clear (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_imm.html">BIC (vector, immediate)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">bit Clear (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_reg.html">BIC (vector, register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">bit Clear (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, STCLRLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit clear on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit clear on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, STCLRLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit clear on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit clear on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit clear on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit clear on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rbit_advsimd.html">RBIT (vector)</a>: Reverse </p></div><div class="permindex-right"><p class="right">Bit order (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, STSETLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit set on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit set on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, STSETLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit set on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit set on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit set on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>: Atomic </p></div><div class="permindex-right"><p class="right">bit set on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bit_advsimd.html">BIT</a>: Bitwise Insert if True.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: </p></div><div class="permindex-right"><p class="right">Bitfield Clear, leaving other bits unchanged: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: </p></div><div class="permindex-right"><p class="right">Bitfield extract and insert at low end: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfx_sbfm.html">SBFX</a>: Signed </p></div><div class="permindex-right"><p class="right">Bitfield Extract: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfx_ubfm.html">UBFX</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Bitfield Extract: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfiz_sbfm.html">SBFIZ</a>: Signed </p></div><div class="permindex-right"><p class="right">Bitfield Insert in Zero: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfiz_ubfm.html">UBFIZ</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Bitfield Insert in Zero: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfi_bfm.html">BFI</a>: </p></div><div class="permindex-right"><p class="right">Bitfield Insert: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfm.html">BFM</a>: </p></div><div class="permindex-right"><p class="right">Bitfield Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfm.html">SBFM</a>: Signed </p></div><div class="permindex-right"><p class="right">Bitfield Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfm.html">UBFM</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Bitfield Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (bitmask immediate)</a>: Move (</p></div><div class="permindex-right"><p class="right">bitmask immediate): an alias of ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (</a></p></div><div class="permindex-right"><p class="right"><a href="mov_orr_log_imm.html">bitmask immediate)</a>: Move (bitmask immediate): an alias of ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_imm.html">TST (immediate)</a>: Test </p></div><div class="permindex-right"><p class="right">bits (immediate): an alias of ANDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_advsimd.html">CLS (vector)</a>: Count Leading Sign </p></div><div class="permindex-right"><p class="right">bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_advsimd.html">CLZ (vector)</a>: Count Leading Zero </p></div><div class="permindex-right"><p class="right">bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmtst_advsimd.html">CMTST</a>: Compare bitwise Test </p></div><div class="permindex-right"><p class="right">bits nonzero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: Bitfield Clear, leaving other </p></div><div class="permindex-right"><p class="right">bits unchanged: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_int.html">CLS</a>: Count leading sign </p></div><div class="permindex-right"><p class="right">bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_int.html">CLZ</a>: Count leading zero </p></div><div class="permindex-right"><p class="right">bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rbit_int.html">RBIT</a>: Reverse </p></div><div class="permindex-right"><p class="right">Bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_imm.html">ANDS (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise AND (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_log_imm.html">AND (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise AND (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_shift.html">ANDS (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise AND (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_log_shift.html">AND (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise AND (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_advsimd.html">AND (vector)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise AND (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bics.html">BICS (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Bit Clear (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_log_shift.html">BIC (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Bit Clear (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_imm.html">BIC (vector, immediate)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise bit Clear (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_reg.html">BIC (vector, register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise bit Clear (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_reg.html">CMEQ (register)</a>: Compare </p></div><div class="permindex-right"><p class="right">bitwise Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_zero.html">CMEQ (zero)</a>: Compare </p></div><div class="permindex-right"><p class="right">bitwise Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_imm.html">EOR (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Exclusive OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_shift.html">EOR (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Exclusive OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_advsimd.html">EOR (vector)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Exclusive OR (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eon.html">EON (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Exclusive OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_imm.html">ORR (vector, immediate)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise inclusive OR (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_reg.html">ORR (vector, register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise inclusive OR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_advsimd.html">ORN (vector)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise inclusive OR NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bif_advsimd.html">BIF</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Insert if False.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bit_advsimd.html">BIT</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Insert if True.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="not_advsimd.html">NOT</a>: </p></div><div class="permindex-right"><p class="right">Bitwise NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_not_advsimd.html">MVN</a>: </p></div><div class="permindex-right"><p class="right">Bitwise NOT (vector): an alias of NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_orn_log_shift.html">MVN</a>: </p></div><div class="permindex-right"><p class="right">Bitwise NOT: an alias of ORN (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_log_imm.html">ORR (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_log_shift.html">ORR (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_log_shift.html">ORN (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Bitwise OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bsl_advsimd.html">BSL</a>: </p></div><div class="permindex-right"><p class="right">Bitwise Select.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmtst_advsimd.html">CMTST</a>: Compare </p></div><div class="permindex-right"><p class="right">bitwise Test bits nonzero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bl.html">BL</a>: Branch with Link.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="blr.html">BLR</a>: Branch with Link to Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="br.html">BR</a>: Branch to Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="b_cond.html">B.cond</a>: </p></div><div class="permindex-right"><p class="right">Branch conditionally.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbnz.html">TBNZ</a>: Test bit and </p></div><div class="permindex-right"><p class="right">Branch if Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbz.html">TBZ</a>: Test bit and </p></div><div class="permindex-right"><p class="right">Branch if Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cbnz.html">CBNZ</a>: Compare and </p></div><div class="permindex-right"><p class="right">Branch on Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cbz.html">CBZ</a>: Compare and </p></div><div class="permindex-right"><p class="right">Branch on Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="br.html">BR</a>: </p></div><div class="permindex-right"><p class="right">Branch to Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="blr.html">BLR</a>: </p></div><div class="permindex-right"><p class="right">Branch with Link to Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bl.html">BL</a>: </p></div><div class="permindex-right"><p class="right">Branch with Link.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="b_uncond.html">B</a>: </p></div><div class="permindex-right"><p class="right">Branch.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="brk.html">BRK</a>: </p></div><div class="permindex-right"><p class="right">Breakpoint instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="brk.html">BRK</a>: Breakpoint instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="bsl_advsimd.html">BSL</a>: Bitwise Select.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrb_imm.html">LDRB (immediate)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_imm.html">LDRSB (immediate)</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strb_imm.html">STRB (immediate)</a>: Store Register </p></div><div class="permindex-right"><p class="right">Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrb_reg.html">LDRB (register)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_reg.html">LDRSB (register)</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strb_reg.html">STRB (register)</a>: Store Register </p></div><div class="permindex-right"><p class="right">Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrb.html">LDTRB</a>: Load Register </p></div><div class="permindex-right"><p class="right">Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsb.html">LDTRSB</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttrb.html">STTRB</a>: Store Register </p></div><div class="permindex-right"><p class="right">Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldurb.html">LDURB</a>: Load Register </p></div><div class="permindex-right"><p class="right">Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursb.html">LDURSB</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sturb.html">STURB</a>: Store Register </p></div><div class="permindex-right"><p class="right">Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddb.html">STADDB, STADDLB</a>: Atomic add on </p></div><div class="permindex-right"><p class="right">byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, STCLRLB</a>: Atomic bit clear on </p></div><div class="permindex-right"><p class="right">byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, STEORLB</a>: Atomic exclusive OR on </p></div><div class="permindex-right"><p class="right">byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, STSETLB</a>: Atomic bit set on </p></div><div class="permindex-right"><p class="right">byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: Atomic signed maximum on </p></div><div class="permindex-right"><p class="right">byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, STSMINLB</a>: Atomic signed minimum on </p></div><div class="permindex-right"><p class="right">byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: Atomic unsigned maximum on </p></div><div class="permindex-right"><p class="right">byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, STUMINLB</a>: Atomic unsigned minimum on </p></div><div class="permindex-right"><p class="right">byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>: Compare and Swap </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>: Atomic add on </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>: Atomic bit clear on </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>: Atomic exclusive OR on </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>: Atomic bit set on </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>: Atomic signed maximum on </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>: Atomic signed minimum on </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>: Atomic unsigned maximum on </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>: Atomic unsigned minimum on </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swpb.html">SWPB, SWPAB, SWPALB, SWPLB</a>: Swap </p></div><div class="permindex-right"><p class="right">byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cnt_advsimd.html">CNT</a>: Population Count per </p></div><div class="permindex-right"><p class="right">byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldarb.html">LDARB</a>: Load-Acquire Register </p></div><div class="permindex-right"><p class="right">Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrb.html">LDAXRB</a>: Load-Acquire Exclusive Register </p></div><div class="permindex-right"><p class="right">Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlarb.html">LDLARB</a>: Load LOAcquire Register </p></div><div class="permindex-right"><p class="right">Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxrb.html">LDXRB</a>: Load Exclusive Register </p></div><div class="permindex-right"><p class="right">Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllrb.html">STLLRB</a>: Store LORelease Register </p></div><div class="permindex-right"><p class="right">Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlrb.html">STLRB</a>: Store-Release Register </p></div><div class="permindex-right"><p class="right">Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrb.html">STLXRB</a>: Store-Release Exclusive Register </p></div><div class="permindex-right"><p class="right">Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxrb.html">STXRB</a>: Store Exclusive Register </p></div><div class="permindex-right"><p class="right">Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtb_sbfm.html">SXTB</a>: Signed Extend </p></div><div class="permindex-right"><p class="right">Byte: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtb_ubfm.html">UXTB</a>: Unsigned Extend </p></div><div class="permindex-right"><p class="right">Byte: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_int.html">REV16</a>: Reverse </p></div><div class="permindex-right"><p class="right">bytes in 16-bit halfwords.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_int.html">REV32</a>: Reverse </p></div><div class="permindex-right"><p class="right">bytes in 32-bit words.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev.html">REV</a>: Reverse </p></div><div class="permindex-right"><p class="right">Bytes.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_rev.html">REV64</a>: Reverse </p></div><div class="permindex-right"><p class="right">Bytes: an alias of REV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dc_sys.html">DC</a>: Data </p></div><div class="permindex-right"><a id="C" name="C"><p class="right">Cache operation: an alias of SYS.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ic_sys.html">IC</a>: Instruction </p></div><div class="permindex-right"><p class="right">Cache operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="hvc.html">HVC</a>: Hypervisor </p></div><div class="permindex-right"><p class="right">Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smc.html">SMC</a>: Secure Monitor </p></div><div class="permindex-right"><p class="right">Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="svc.html">SVC</a>: Supervisor </p></div><div class="permindex-right"><p class="right">Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adcs.html">ADCS</a>: Add with </p></div><div class="permindex-right"><p class="right">Carry, setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbcs.html">SBCS</a>: Subtract with </p></div><div class="permindex-right"><p class="right">Carry, setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngcs_sbcs.html">NGCS</a>: Negate with </p></div><div class="permindex-right"><p class="right">Carry, setting flags: an alias of SBCS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adc.html">ADC</a>: Add with </p></div><div class="permindex-right"><p class="right">Carry.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbc.html">SBC</a>: Subtract with </p></div><div class="permindex-right"><p class="right">Carry.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngc_sbc.html">NGC</a>: Negate with </p></div><div class="permindex-right"><p class="right">Carry: an alias of SBC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cas.html">CAS, CASA, CASAL, CASL</a>: Compare and Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cas.html">CAS, </a></p></div><div class="permindex-right"><p class="right"><a href="cas.html">CASA, CASAL, CASL</a>: Compare and Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casb.html">CASB, </a></p></div><div class="permindex-right"><p class="right"><a href="casb.html">CASAB, CASALB, CASLB</a>: Compare and Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cash.html">CASH, </a></p></div><div class="permindex-right"><p class="right"><a href="cash.html">CASAH, CASALH, CASLH</a>: Compare and Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cas.html">CAS, CASA, </a></p></div><div class="permindex-right"><p class="right"><a href="cas.html">CASAL, CASL</a>: Compare and Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casb.html">CASB, CASAB, </a></p></div><div class="permindex-right"><p class="right"><a href="casb.html">CASALB, CASLB</a>: Compare and Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cash.html">CASH, CASAH, </a></p></div><div class="permindex-right"><p class="right"><a href="cash.html">CASALH, CASLH</a>: Compare and Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>: Compare and Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>: Compare and Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cas.html">CAS, CASA, CASAL, </a></p></div><div class="permindex-right"><p class="right"><a href="cas.html">CASL</a>: Compare and Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casb.html">CASB, CASAB, CASALB, </a></p></div><div class="permindex-right"><p class="right"><a href="casb.html">CASLB</a>: Compare and Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cash.html">CASH, CASAH, CASALH, </a></p></div><div class="permindex-right"><p class="right"><a href="cash.html">CASLH</a>: Compare and Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>: Compare and Swap Pair of words or doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, </a></p></div><div class="permindex-right"><p class="right"><a href="casp.html">CASPA, CASPAL, CASPL</a>: Compare and Swap Pair of words or doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, CASPA, </a></p></div><div class="permindex-right"><p class="right"><a href="casp.html">CASPAL, CASPL</a>: Compare and Swap Pair of words or doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, CASPA, CASPAL, </a></p></div><div class="permindex-right"><p class="right"><a href="casp.html">CASPL</a>: Compare and Swap Pair of words or doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cbnz.html">CBNZ</a>: Compare and Branch on Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cbz.html">CBZ</a>: Compare and Branch on Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ccmn_imm.html">CCMN (immediate)</a>: Conditional Compare Negative (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ccmn_reg.html">CCMN (register)</a>: Conditional Compare Negative (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ccmp_imm.html">CCMP (immediate)</a>: Conditional Compare (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ccmp_reg.html">CCMP (register)</a>: Conditional Compare (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps1.html">DCPS1</a>: Debug </p></div><div class="permindex-right"><p class="right">Change PE State to EL1..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps2.html">DCPS2</a>: Debug </p></div><div class="permindex-right"><p class="right">Change PE State to EL2..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps3.html">DCPS3</a>: Debug </p></div><div class="permindex-right"><p class="right">Change PE State to EL3.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32.html">CRC32B, CRC32H, CRC32W, CRC32X</a>: CRC32 </p></div><div class="permindex-right"><p class="right">checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32c.html">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>: CRC32C </p></div><div class="permindex-right"><p class="right">checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1c_advsimd.html">SHA1C</a>: SHA1 hash update (</p></div><div class="permindex-right"><p class="right">choose).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cinc_csinc.html">CINC</a>: Conditional Increment: an alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cinv_csinv.html">CINV</a>: Conditional Invert: an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bics.html">BICS (shifted register)</a>: Bitwise Bit </p></div><div class="permindex-right"><p class="right">Clear (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_log_shift.html">BIC (shifted register)</a>: Bitwise Bit </p></div><div class="permindex-right"><p class="right">Clear (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_imm.html">BIC (vector, immediate)</a>: Bitwise bit </p></div><div class="permindex-right"><p class="right">Clear (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_reg.html">BIC (vector, register)</a>: Bitwise bit </p></div><div class="permindex-right"><p class="right">Clear (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clrex.html">CLREX</a>: </p></div><div class="permindex-right"><p class="right">Clear Exclusive.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, STCLRLB</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">clear on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">clear on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, STCLRLH</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">clear on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">clear on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">clear on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">clear on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: Bitfield </p></div><div class="permindex-right"><p class="right">Clear, leaving other bits unchanged: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="clrex.html">CLREX</a>: Clear Exclusive.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cls_advsimd.html">CLS (vector)</a>: Count Leading Sign bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cls_int.html">CLS</a>: Count leading sign bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="clz_advsimd.html">CLZ (vector)</a>: Count Leading Zero bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="clz_int.html">CLZ</a>: Count leading zero bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmeq_advsimd_reg.html">CMEQ (register)</a>: Compare bitwise Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmeq_advsimd_zero.html">CMEQ (zero)</a>: Compare bitwise Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmge_advsimd_reg.html">CMGE (register)</a>: Compare signed Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmge_advsimd_zero.html">CMGE (zero)</a>: Compare signed Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmgt_advsimd_reg.html">CMGT (register)</a>: Compare signed Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmgt_advsimd_zero.html">CMGT (zero)</a>: Compare signed Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmhi_advsimd.html">CMHI (register)</a>: Compare unsigned Higher (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmhs_advsimd.html">CMHS (register)</a>: Compare unsigned Higher or Same (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmle_advsimd.html">CMLE (zero)</a>: Compare signed Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmlt_advsimd.html">CMLT (zero)</a>: Compare signed Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmn_adds_addsub_ext.html">CMN (extended register)</a>: Compare Negative (extended register): an alias of ADDS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmn_adds_addsub_imm.html">CMN (immediate)</a>: Compare Negative (immediate): an alias of ADDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmn_adds_addsub_shift.html">CMN (shifted register)</a>: Compare Negative (shifted register): an alias of ADDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmp_subs_addsub_ext.html">CMP (extended register)</a>: Compare (extended register): an alias of SUBS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmp_subs_addsub_imm.html">CMP (immediate)</a>: Compare (immediate): an alias of SUBS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmp_subs_addsub_shift.html">CMP (shifted register)</a>: Compare (shifted register): an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cmtst_advsimd.html">CMTST</a>: Compare bitwise Test bits nonzero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cneg_csneg.html">CNEG</a>: Conditional Negate: an alias of CSNEG.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cnt_advsimd.html">CNT</a>: Population Count per byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesimc_advsimd.html">AESIMC</a>: AES inverse mix </p></div><div class="permindex-right"><p class="right">columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesmc_advsimd.html">AESMC</a>: AES mix </p></div><div class="permindex-right"><p class="right">columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_ext.html">CMP (extended register)</a>: </p></div><div class="permindex-right"><p class="right">Compare (extended register): an alias of SUBS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmp_imm.html">CCMP (immediate)</a>: Conditional </p></div><div class="permindex-right"><p class="right">Compare (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_imm.html">CMP (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Compare (immediate): an alias of SUBS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmp_reg.html">CCMP (register)</a>: Conditional </p></div><div class="permindex-right"><p class="right">Compare (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmp_float.html">FCCMP</a>: Floating-point Conditional quiet </p></div><div class="permindex-right"><p class="right">Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmpe_float.html">FCCMPE</a>: Floating-point Conditional signaling </p></div><div class="permindex-right"><p class="right">Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmp_float.html">FCMP</a>: Floating-point quiet </p></div><div class="permindex-right"><p class="right">Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmpe_float.html">FCMPE</a>: Floating-point signaling </p></div><div class="permindex-right"><p class="right">Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_shift.html">CMP (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Compare (shifted register): an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cbnz.html">CBNZ</a>: </p></div><div class="permindex-right"><p class="right">Compare and Branch on Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cbz.html">CBZ</a>: </p></div><div class="permindex-right"><p class="right">Compare and Branch on Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>: </p></div><div class="permindex-right"><p class="right">Compare and Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>: </p></div><div class="permindex-right"><p class="right">Compare and Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>: </p></div><div class="permindex-right"><p class="right">Compare and Swap Pair of words or doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cas.html">CAS, CASA, CASAL, CASL</a>: </p></div><div class="permindex-right"><p class="right">Compare and Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_reg.html">CMEQ (register)</a>: </p></div><div class="permindex-right"><p class="right">Compare bitwise Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_zero.html">CMEQ (zero)</a>: </p></div><div class="permindex-right"><p class="right">Compare bitwise Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmtst_advsimd.html">CMTST</a>: </p></div><div class="permindex-right"><p class="right">Compare bitwise Test bits nonzero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Compare Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Compare Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facgt_advsimd.html">FACGT</a>: Floating-point Absolute </p></div><div class="permindex-right"><p class="right">Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facge_advsimd.html">FACGE</a>: Floating-point Absolute </p></div><div class="permindex-right"><p class="right">Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Compare Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Compare Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmle_advsimd.html">FCMLE (zero)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Compare Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmlt_advsimd.html">FCMLT (zero)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Compare Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_ext.html">CMN (extended register)</a>: </p></div><div class="permindex-right"><p class="right">Compare Negative (extended register): an alias of ADDS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmn_imm.html">CCMN (immediate)</a>: Conditional </p></div><div class="permindex-right"><p class="right">Compare Negative (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_imm.html">CMN (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Compare Negative (immediate): an alias of ADDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmn_reg.html">CCMN (register)</a>: Conditional </p></div><div class="permindex-right"><p class="right">Compare Negative (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_shift.html">CMN (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Compare Negative (shifted register): an alias of ADDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_reg.html">CMGT (register)</a>: </p></div><div class="permindex-right"><p class="right">Compare signed Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_reg.html">CMGE (register)</a>: </p></div><div class="permindex-right"><p class="right">Compare signed Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_zero.html">CMGE (zero)</a>: </p></div><div class="permindex-right"><p class="right">Compare signed Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_zero.html">CMGT (zero)</a>: </p></div><div class="permindex-right"><p class="right">Compare signed Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmle_advsimd.html">CMLE (zero)</a>: </p></div><div class="permindex-right"><p class="right">Compare signed Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmlt_advsimd.html">CMLT (zero)</a>: </p></div><div class="permindex-right"><p class="right">Compare signed Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhi_advsimd.html">CMHI (register)</a>: </p></div><div class="permindex-right"><p class="right">Compare unsigned Higher (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhs_advsimd.html">CMHS (register)</a>: </p></div><div class="permindex-right"><p class="right">Compare unsigned Higher or Same (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="b_cond.html">B.</a></p></div><div class="permindex-right"><p class="right"><a href="b_cond.html">cond</a>: Branch conditionally.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmp_imm.html">CCMP (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Conditional Compare (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmp_reg.html">CCMP (register)</a>: </p></div><div class="permindex-right"><p class="right">Conditional Compare (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmn_imm.html">CCMN (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Conditional Compare Negative (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmn_reg.html">CCMN (register)</a>: </p></div><div class="permindex-right"><p class="right">Conditional Compare Negative (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinc_csinc.html">CINC</a>: </p></div><div class="permindex-right"><p class="right">Conditional Increment: an alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinv_csinv.html">CINV</a>: </p></div><div class="permindex-right"><p class="right">Conditional Invert: an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cneg_csneg.html">CNEG</a>: </p></div><div class="permindex-right"><p class="right">Conditional Negate: an alias of CSNEG.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmp_float.html">FCCMP</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Conditional quiet Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcsel_float.html">FCSEL</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Conditional Select (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csinc.html">CSINC</a>: </p></div><div class="permindex-right"><p class="right">Conditional Select Increment.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csinv.html">CSINV</a>: </p></div><div class="permindex-right"><p class="right">Conditional Select Invert.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csneg.html">CSNEG</a>: </p></div><div class="permindex-right"><p class="right">Conditional Select Negation.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csel.html">CSEL</a>: </p></div><div class="permindex-right"><p class="right">Conditional Select.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csetm_csinv.html">CSETM</a>: </p></div><div class="permindex-right"><p class="right">Conditional Set Mask: an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cset_csinc.html">CSET</a>: </p></div><div class="permindex-right"><p class="right">Conditional Set: an alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmpe_float.html">FCCMPE</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Conditional signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="b_cond.html">B.cond</a>: Branch </p></div><div class="permindex-right"><p class="right">conditionally.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_gen.html">FMOV (general)</a>: Floating-point Move to or from general-purpose register without </p></div><div class="permindex-right"><p class="right">conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float.html">FMOV (register)</a>: Floating-point Move register without </p></div><div class="permindex-right"><p class="right">conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvt_float.html">FCVT</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert precision (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>: Signed fixed-point </p></div><div class="permindex-right"><p class="right">Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>: Signed integer </p></div><div class="permindex-right"><p class="right">Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>: Unsigned fixed-point </p></div><div class="permindex-right"><p class="right">Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>: Unsigned integer </p></div><div class="permindex-right"><p class="right">Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a>: Signed fixed-point </p></div><div class="permindex-right"><p class="right">Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a>: Signed integer </p></div><div class="permindex-right"><p class="right">Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a>: Unsigned fixed-point </p></div><div class="permindex-right"><p class="right">Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a>: Unsigned integer </p></div><div class="permindex-right"><p class="right">Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to higher precision Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to lower precision Narrow (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to lower precision Narrow, rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Signed integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Convert to Unsigned integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_advsimd.html">CLS (vector)</a>: </p></div><div class="permindex-right"><p class="right">Count Leading Sign bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_int.html">CLS</a>: </p></div><div class="permindex-right"><p class="right">Count leading sign bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_advsimd.html">CLZ (vector)</a>: </p></div><div class="permindex-right"><p class="right">Count Leading Zero bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_int.html">CLZ</a>: </p></div><div class="permindex-right"><p class="right">Count leading zero bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cnt_advsimd.html">CNT</a>: Population </p></div><div class="permindex-right"><p class="right">Count per byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32.html">CRC32B, CRC32H, CRC32W, CRC32X</a>: </p></div><div class="permindex-right"><p class="right">CRC32 checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="crc32.html">CRC32B, CRC32H, CRC32W, CRC32X</a>: CRC32 checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32c.html">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>: </p></div><div class="permindex-right"><p class="right">CRC32C checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="crc32c.html">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>: CRC32C checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32c.html">CRC32CB, </a></p></div><div class="permindex-right"><p class="right"><a href="crc32c.html">CRC32CH, CRC32CW, CRC32CX</a>: CRC32C checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32c.html">CRC32CB, CRC32CH, </a></p></div><div class="permindex-right"><p class="right"><a href="crc32c.html">CRC32CW, CRC32CX</a>: CRC32C checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32c.html">CRC32CB, CRC32CH, CRC32CW, </a></p></div><div class="permindex-right"><p class="right"><a href="crc32c.html">CRC32CX</a>: CRC32C checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32.html">CRC32B, </a></p></div><div class="permindex-right"><p class="right"><a href="crc32.html">CRC32H, CRC32W, CRC32X</a>: CRC32 checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32.html">CRC32B, CRC32H, </a></p></div><div class="permindex-right"><p class="right"><a href="crc32.html">CRC32W, CRC32X</a>: CRC32 checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="crc32.html">CRC32B, CRC32H, CRC32W, </a></p></div><div class="permindex-right"><p class="right"><a href="crc32.html">CRC32X</a>: CRC32 checksum.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="csel.html">CSEL</a>: Conditional Select.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="cset_csinc.html">CSET</a>: Conditional Set: an alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="csetm_csinv.html">CSETM</a>: Conditional Set Mask: an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinc_csinc.html">CINC</a>: Conditional Increment: an alias of </p></div><div class="permindex-right"><p class="right">CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cset_csinc.html">CSET</a>: Conditional Set: an alias of </p></div><div class="permindex-right"><p class="right">CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="csinc.html">CSINC</a>: Conditional Select Increment.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinv_csinv.html">CINV</a>: Conditional Invert: an alias of </p></div><div class="permindex-right"><p class="right">CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csetm_csinv.html">CSETM</a>: Conditional Set Mask: an alias of </p></div><div class="permindex-right"><p class="right">CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="csinv.html">CSINV</a>: Conditional Select Invert.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cneg_csneg.html">CNEG</a>: Conditional Negate: an alias of </p></div><div class="permindex-right"><p class="right">CSNEG.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="csneg.html">CSNEG</a>: Conditional Select Negation.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="psb.html">PSB </a></p></div><div class="permindex-right"><p class="right"><a href="psb.html">CSYNC</a>: Profiling Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-point Round to Integral, using </p></div><div class="permindex-right"><p class="right">current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point Round to Integral exact, using </p></div><div class="permindex-right"><p class="right">current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-point Round to Integral, using </p></div><div class="permindex-right"><p class="right">current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point Round to Integral exact, using </p></div><div class="permindex-right"><p class="right">current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dc_sys.html">DC</a>: </p></div><div class="permindex-right"><a id="D" name="D"><p class="right">Data Cache operation: an alias of SYS.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dmb.html">DMB</a>: </p></div><div class="permindex-right"><p class="right">Data Memory Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dsb.html">DSB</a>: </p></div><div class="permindex-right"><p class="right">Data Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="dc_sys.html">DC</a>: Data Cache operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="dcps1.html">DCPS1</a>: Debug Change PE State to EL1..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="dcps2.html">DCPS2</a>: Debug Change PE State to EL2..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="dcps3.html">DCPS3</a>: Debug Change PE State to EL3.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps1.html">DCPS1</a>: </p></div><div class="permindex-right"><p class="right">Debug Change PE State to EL1..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps2.html">DCPS2</a>: </p></div><div class="permindex-right"><p class="right">Debug Change PE State to EL2..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps3.html">DCPS3</a>: </p></div><div class="permindex-right"><p class="right">Debug Change PE State to EL3.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="drps.html">DRPS</a>: </p></div><div class="permindex-right"><p class="right">Debug restore process state.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesd_advsimd.html">AESD</a>: AES single round </p></div><div class="permindex-right"><p class="right">decryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabd_advsimd.html">FABD</a>: Floating-point Absolute </p></div><div class="permindex-right"><p class="right">Difference (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabd_advsimd.html">UABD</a>: Unsigned Absolute </p></div><div class="permindex-right"><p class="right">Difference (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabal_advsimd.html">SABAL, SABAL2</a>: Signed Absolute </p></div><div class="permindex-right"><p class="right">difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabal_advsimd.html">UABAL, UABAL2</a>: Unsigned Absolute </p></div><div class="permindex-right"><p class="right">difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saba_advsimd.html">SABA</a>: Signed Absolute </p></div><div class="permindex-right"><p class="right">difference and Accumulate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaba_advsimd.html">UABA</a>: Unsigned Absolute </p></div><div class="permindex-right"><p class="right">difference and Accumulate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabdl_advsimd.html">SABDL, SABDL2</a>: Signed Absolute </p></div><div class="permindex-right"><p class="right">Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabdl_advsimd.html">UABDL, UABDL2</a>: Unsigned Absolute </p></div><div class="permindex-right"><p class="right">Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabd_advsimd.html">SABD</a>: Signed Absolute </p></div><div class="permindex-right"><p class="right">Difference.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_float.html">FDIV (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Divide (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_advsimd.html">FDIV (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Divide (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sdiv.html">SDIV</a>: Signed </p></div><div class="permindex-right"><p class="right">Divide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="udiv.html">UDIV</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Divide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="dmb.html">DMB</a>: Data Memory Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, STADDL</a>: Atomic add on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: Atomic bit clear on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: Atomic exclusive OR on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: Atomic bit set on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic signed maximum on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic signed minimum on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic unsigned maximum on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic unsigned minimum on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cas.html">CAS, CASA, CASAL, CASL</a>: Compare and Swap word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>: Atomic add on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>: Atomic bit clear on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>: Atomic exclusive OR on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>: Atomic bit set on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>: Atomic signed maximum on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>: Atomic signed minimum on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>: Atomic unsigned maximum on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>: Atomic unsigned minimum on word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>: Swap word or </p></div><div class="permindex-right"><p class="right">doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_advsimd.html">REV64</a>: Reverse elements in 64-bit </p></div><div class="permindex-right"><p class="right">doublewords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>: Compare and Swap Pair of words or </p></div><div class="permindex-right"><p class="right">doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating Rounding </p></div><div class="permindex-right"><p class="right">Doubling Multiply Accumulate returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating Rounding </p></div><div class="permindex-right"><p class="right">Doubling Multiply Accumulate returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Doubling Multiply Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (vector)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Doubling Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed saturating Rounding </p></div><div class="permindex-right"><p class="right">Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: Signed saturating Rounding </p></div><div class="permindex-right"><p class="right">Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating Rounding </p></div><div class="permindex-right"><p class="right">Doubling Multiply Subtract returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating Rounding </p></div><div class="permindex-right"><p class="right">Doubling Multiply Subtract returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Doubling Multiply-Add Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Doubling Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Doubling Multiply-Subtract Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Doubling Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="drps.html">DRPS</a>: Debug restore process state.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="dsb.html">DSB</a>: Data Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: Move vector element to scalar: an alias of </p></div><div class="permindex-right"><p class="right">DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="dup_advsimd_elt.html">DUP (element)</a>: Duplicate vector element to vector or scalar.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="dup_advsimd_gen.html">DUP (general)</a>: Duplicate general-purpose register to vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_gen.html">DUP (general)</a>: </p></div><div class="permindex-right"><p class="right">Duplicate general-purpose register to vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_elt.html">DUP (element)</a>: </p></div><div class="permindex-right"><p class="right">Duplicate vector element to vector or scalar.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps1.html">DCPS1</a>: Debug Change PE State to </p></div><div class="permindex-right"><a id="E" name="E"><p class="right">EL1..</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps2.html">DCPS2</a>: Debug Change PE State to </p></div><div class="permindex-right"><p class="right">EL2..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps3.html">DCPS3</a>: Debug Change PE State to </p></div><div class="permindex-right"><p class="right">EL3.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_elt.html">INS (element)</a>: Insert vector </p></div><div class="permindex-right"><p class="right">element from another vector element.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_gen.html">INS (general)</a>: Insert vector </p></div><div class="permindex-right"><p class="right">element from general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shll_advsimd.html">SHLL, SHLL2</a>: Shift Left Long (by </p></div><div class="permindex-right"><p class="right">element size).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: Load one single-</p></div><div class="permindex-right"><p class="right">element structure and Replicate to all lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>: Store a single-</p></div><div class="permindex-right"><p class="right">element structure from one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: Load one single-</p></div><div class="permindex-right"><p class="right">element structure to one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store multiple single-</p></div><div class="permindex-right"><p class="right">element structures from one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load multiple single-</p></div><div class="permindex-right"><p class="right">element structures to one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector </p></div><div class="permindex-right"><p class="right">element to another vector element: an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smov_advsimd.html">SMOV</a>: Signed Move vector </p></div><div class="permindex-right"><p class="right">element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umov_advsimd.html">UMOV</a>: Unsigned Move vector </p></div><div class="permindex-right"><p class="right">element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to general)</a>: Move vector </p></div><div class="permindex-right"><p class="right">element to general-purpose register: an alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: Move vector </p></div><div class="permindex-right"><p class="right">element to scalar: an alias of DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_elt.html">DUP (element)</a>: Duplicate vector </p></div><div class="permindex-right"><p class="right">element to vector or scalar.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>: Floating-point fused Multiply-Add to accumulator (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>: Floating-point fused Multiply-Subtract from accumulator (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>: Floating-point Multiply (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>: Floating-point Multiply extended (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_elt.html">MLA (by element)</a>: Multiply-Add to accumulator (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_elt.html">MLS (by element)</a>: Multiply-Subtract from accumulator (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector element to another vector element: an alias of INS (</p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: Move vector element to scalar: an alias of DUP (</p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_advsimd_elt.html">MUL (by element)</a>: Multiply (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by element)</a>: Signed Multiply-Add Long (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by element)</a>: Signed Multiply-Subtract Long (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_elt.html">SMULL, SMULL2 (by element)</a>: Signed Multiply Long (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a>: Signed saturating Doubling Multiply-Add Long (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a>: Signed saturating Doubling Multiply-Subtract Long (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: Signed saturating Doubling Multiply returning High half (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a>: Signed saturating Doubling Multiply Long (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning High Half (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed saturating Rounding Doubling Multiply returning High half (by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by element)</a>: Unsigned Multiply-Add Long (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by element)</a>: Unsigned Multiply-Subtract Long (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_elt.html">UMULL, UMULL2 (by element)</a>: Unsigned Multiply Long (vector, by </p></div><div class="permindex-right"><p class="right">element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_elt.html">DUP (</a></p></div><div class="permindex-right"><p class="right"><a href="dup_advsimd_elt.html">element)</a>: Duplicate vector element to vector or scalar.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_elt.html">FMLA (by </a></p></div><div class="permindex-right"><p class="right"><a href="fmla_advsimd_elt.html">element)</a>: Floating-point fused Multiply-Add to accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_elt.html">FMLS (by </a></p></div><div class="permindex-right"><p class="right"><a href="fmls_advsimd_elt.html">element)</a>: Floating-point fused Multiply-Subtract from accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_elt.html">FMUL (by </a></p></div><div class="permindex-right"><p class="right"><a href="fmul_advsimd_elt.html">element)</a>: Floating-point Multiply (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_elt.html">FMULX (by </a></p></div><div class="permindex-right"><p class="right"><a href="fmulx_advsimd_elt.html">element)</a>: Floating-point Multiply extended (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_elt.html">INS (</a></p></div><div class="permindex-right"><p class="right"><a href="ins_advsimd_elt.html">element)</a>: Insert vector element from another vector element.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (</a></p></div><div class="permindex-right"><p class="right"><a href="mov_ins_advsimd_elt.html">element)</a>: Move vector element to another vector element: an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_advsimd_elt.html">MUL (by </a></p></div><div class="permindex-right"><p class="right"><a href="mul_advsimd_elt.html">element)</a>: Multiply (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_elt.html">MLA (by </a></p></div><div class="permindex-right"><p class="right"><a href="mla_advsimd_elt.html">element)</a>: Multiply-Add to accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_elt.html">MLS (by </a></p></div><div class="permindex-right"><p class="right"><a href="mls_advsimd_elt.html">element)</a>: Multiply-Subtract from accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_elt.html">SMULL, SMULL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="smull_advsimd_elt.html">element)</a>: Signed Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="smlal_advsimd_elt.html">element)</a>: Signed Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="smlsl_advsimd_elt.html">element)</a>: Signed Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmull_advsimd_elt.html">element)</a>: Signed saturating Doubling Multiply Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmulh_advsimd_elt.html">element)</a>: Signed saturating Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmlal_advsimd_elt.html">element)</a>: Signed saturating Doubling Multiply-Add Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmlsl_advsimd_elt.html">element)</a>: Signed saturating Doubling Multiply-Subtract Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by </a></p></div><div class="permindex-right"><p class="right"><a href="sqrdmlah_advsimd_elt.html">element)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by </a></p></div><div class="permindex-right"><p class="right"><a href="sqrdmulh_advsimd_elt.html">element)</a>: Signed saturating Rounding Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by </a></p></div><div class="permindex-right"><p class="right"><a href="sqrdmlsh_advsimd_elt.html">element)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_elt.html">UMULL, UMULL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="umull_advsimd_elt.html">element)</a>: Unsigned Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="umlal_advsimd_elt.html">element)</a>: Unsigned Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by </a></p></div><div class="permindex-right"><p class="right"><a href="umlsl_advsimd_elt.html">element)</a>: Unsigned Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_elt.html">INS (element)</a>: Insert vector element from another vector </p></div><div class="permindex-right"><p class="right">element.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector element to another vector </p></div><div class="permindex-right"><p class="right">element: an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move general-purpose register to a vector </p></div><div class="permindex-right"><p class="right">element: an alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_pair.html">ADDP (scalar)</a>: Add Pair of </p></div><div class="permindex-right"><p class="right">elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>: Floating-point Add Pair of </p></div><div class="permindex-right"><p class="right">elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>: Floating-point Maximum Number of Pair of </p></div><div class="permindex-right"><p class="right">elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>: Floating-point Maximum of Pair of </p></div><div class="permindex-right"><p class="right">elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>: Floating-point Minimum Number of Pair of </p></div><div class="permindex-right"><p class="right">elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>: Floating-point Minimum of Pair of </p></div><div class="permindex-right"><p class="right">elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_advsimd.html">REV16 (vector)</a>: Reverse </p></div><div class="permindex-right"><p class="right">elements in 16-bit halfwords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_advsimd.html">REV32 (vector)</a>: Reverse </p></div><div class="permindex-right"><p class="right">elements in 32-bit words (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_advsimd.html">REV64</a>: Reverse </p></div><div class="permindex-right"><p class="right">elements in 64-bit doublewords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aese_advsimd.html">AESE</a>: AES single round </p></div><div class="permindex-right"><p class="right">encryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield extract and insert at low </p></div><div class="permindex-right"><p class="right">end: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="eon.html">EON (shifted register)</a>: Bitwise Exclusive OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="eor_log_imm.html">EOR (immediate)</a>: Bitwise Exclusive OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="eor_log_shift.html">EOR (shifted register)</a>: Bitwise Exclusive OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="eor_advsimd.html">EOR (vector)</a>: Bitwise Exclusive OR (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_reg.html">CMEQ (register)</a>: Compare bitwise </p></div><div class="permindex-right"><p class="right">Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_reg.html">CMGE (register)</a>: Compare signed Greater than or </p></div><div class="permindex-right"><p class="right">Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facge_advsimd.html">FACGE</a>: Floating-point Absolute Compare Greater than or </p></div><div class="permindex-right"><p class="right">Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a>: Floating-point Compare </p></div><div class="permindex-right"><p class="right">Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a>: Floating-point Compare Greater than or </p></div><div class="permindex-right"><p class="right">Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_zero.html">CMEQ (zero)</a>: Compare bitwise </p></div><div class="permindex-right"><p class="right">Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_zero.html">CMGE (zero)</a>: Compare signed Greater than or </p></div><div class="permindex-right"><p class="right">Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmle_advsimd.html">CMLE (zero)</a>: Compare signed Less than or </p></div><div class="permindex-right"><p class="right">Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a>: Floating-point Compare </p></div><div class="permindex-right"><p class="right">Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a>: Floating-point Compare Greater than or </p></div><div class="permindex-right"><p class="right">Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmle_advsimd.html">FCMLE (zero)</a>: Floating-point Compare Less than or </p></div><div class="permindex-right"><p class="right">Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="eret.html">ERET</a>: Exception Return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="esb.html">ESB</a>: </p></div><div class="permindex-right"><p class="right">Error Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="esb.html">ESB</a>: Error Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpe_advsimd.html">FRECPE</a>: Floating-point Reciprocal </p></div><div class="permindex-right"><p class="right">Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrte_advsimd.html">FRSQRTE</a>: Floating-point Reciprocal Square Root </p></div><div class="permindex-right"><p class="right">Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urecpe_advsimd.html">URECPE</a>: Unsigned Reciprocal </p></div><div class="permindex-right"><p class="right">Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursqrte_advsimd.html">URSQRTE</a>: Unsigned Reciprocal Square Root </p></div><div class="permindex-right"><p class="right">Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to </p></div><div class="permindex-right"><p class="right">even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to </p></div><div class="permindex-right"><p class="right">even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (scalar)</a>: Floating-point Round to Integral, to nearest with ties to </p></div><div class="permindex-right"><p class="right">even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to </p></div><div class="permindex-right"><p class="right">even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to </p></div><div class="permindex-right"><p class="right">even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (vector)</a>: Floating-point Round to Integral, to nearest with ties to </p></div><div class="permindex-right"><p class="right">even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sevl.html">SEVL</a>: Send </p></div><div class="permindex-right"><p class="right">Event Local.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sev.html">SEV</a>: Send </p></div><div class="permindex-right"><p class="right">Event.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="wfe.html">WFE</a>: Wait For </p></div><div class="permindex-right"><p class="right">Event.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point Round to Integral </p></div><div class="permindex-right"><p class="right">exact, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point Round to Integral </p></div><div class="permindex-right"><p class="right">exact, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eret.html">ERET</a>: </p></div><div class="permindex-right"><p class="right">Exception Return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_imm.html">EOR (immediate)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Exclusive OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_shift.html">EOR (shifted register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Exclusive OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_advsimd.html">EOR (vector)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Exclusive OR (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eon.html">EON (shifted register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Exclusive OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, STEORLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">exclusive OR on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">exclusive OR on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, STEORLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">exclusive OR on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">exclusive OR on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: Atomic </p></div><div class="permindex-right"><p class="right">exclusive OR on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>: Atomic </p></div><div class="permindex-right"><p class="right">exclusive OR on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxp.html">LDAXP</a>: Load-Acquire </p></div><div class="permindex-right"><p class="right">Exclusive Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxp.html">LDXP</a>: Load </p></div><div class="permindex-right"><p class="right">Exclusive Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxp.html">STLXP</a>: Store-Release </p></div><div class="permindex-right"><p class="right">Exclusive Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxp.html">STXP</a>: Store </p></div><div class="permindex-right"><p class="right">Exclusive Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrb.html">LDAXRB</a>: Load-Acquire </p></div><div class="permindex-right"><p class="right">Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxrb.html">LDXRB</a>: Load </p></div><div class="permindex-right"><p class="right">Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrb.html">STLXRB</a>: Store-Release </p></div><div class="permindex-right"><p class="right">Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxrb.html">STXRB</a>: Store </p></div><div class="permindex-right"><p class="right">Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrh.html">LDAXRH</a>: Load-Acquire </p></div><div class="permindex-right"><p class="right">Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxrh.html">LDXRH</a>: Load </p></div><div class="permindex-right"><p class="right">Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrh.html">STLXRH</a>: Store-Release </p></div><div class="permindex-right"><p class="right">Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxrh.html">STXRH</a>: Store </p></div><div class="permindex-right"><p class="right">Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxr.html">LDAXR</a>: Load-Acquire </p></div><div class="permindex-right"><p class="right">Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxr.html">LDXR</a>: Load </p></div><div class="permindex-right"><p class="right">Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxr.html">STLXR</a>: Store-Release </p></div><div class="permindex-right"><p class="right">Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxr.html">STXR</a>: Store </p></div><div class="permindex-right"><p class="right">Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clrex.html">CLREX</a>: Clear </p></div><div class="permindex-right"><p class="right">Exclusive.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpx_advsimd.html">FRECPX</a>: Floating-point Reciprocal </p></div><div class="permindex-right"><p class="right">exponent (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ext_advsimd.html">EXT</a>: Extract vector from pair of vectors.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtb_sbfm.html">SXTB</a>: Signed </p></div><div class="permindex-right"><p class="right">Extend Byte: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtb_ubfm.html">UXTB</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Extend Byte: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxth_sbfm.html">SXTH</a>: Sign </p></div><div class="permindex-right"><p class="right">Extend Halfword: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxth_ubfm.html">UXTH</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Extend Halfword: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtl_sshll_advsimd.html">SXTL, SXTL2</a>: Signed </p></div><div class="permindex-right"><p class="right">extend Long: an alias of SSHLL, SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtl_ushll_advsimd.html">UXTL, UXTL2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">extend Long: an alias of USHLL, USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtw_sbfm.html">SXTW</a>: Sign </p></div><div class="permindex-right"><p class="right">Extend Word: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>: Floating-point Multiply </p></div><div class="permindex-right"><p class="right">extended (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_ext.html">ADDS (extended register)</a>: Add (</p></div><div class="permindex-right"><p class="right">extended register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_ext.html">SUBS (extended register)</a>: Subtract (</p></div><div class="permindex-right"><p class="right">extended register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_ext.html">ADD (extended register)</a>: Add (</p></div><div class="permindex-right"><p class="right">extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_ext.html">CMN (extended register)</a>: Compare Negative (extended register): an alias of ADDS (</p></div><div class="permindex-right"><p class="right">extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_ext.html">CMP (extended register)</a>: Compare (extended register): an alias of SUBS (</p></div><div class="permindex-right"><p class="right">extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_ext.html">SUB (extended register)</a>: Subtract (</p></div><div class="permindex-right"><p class="right">extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_ext.html">ADDS (</a></p></div><div class="permindex-right"><p class="right"><a href="adds_addsub_ext.html">extended register)</a>: Add (extended register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_ext.html">ADD (</a></p></div><div class="permindex-right"><p class="right"><a href="add_addsub_ext.html">extended register)</a>: Add (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_ext.html">CMN (extended register)</a>: Compare Negative (</p></div><div class="permindex-right"><p class="right">extended register): an alias of ADDS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_ext.html">CMP (extended register)</a>: Compare (</p></div><div class="permindex-right"><p class="right">extended register): an alias of SUBS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_ext.html">CMP (</a></p></div><div class="permindex-right"><p class="right"><a href="cmp_subs_addsub_ext.html">extended register)</a>: Compare (extended register): an alias of SUBS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_ext.html">CMN (</a></p></div><div class="permindex-right"><p class="right"><a href="cmn_adds_addsub_ext.html">extended register)</a>: Compare Negative (extended register): an alias of ADDS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_ext.html">SUBS (</a></p></div><div class="permindex-right"><p class="right"><a href="subs_addsub_ext.html">extended register)</a>: Subtract (extended register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_ext.html">SUB (</a></p></div><div class="permindex-right"><p class="right"><a href="sub_addsub_ext.html">extended register)</a>: Subtract (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_vec.html">FMULX</a>: Floating-point Multiply </p></div><div class="permindex-right"><p class="right">extended.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbx_advsimd.html">TBX</a>: Table vector lookup </p></div><div class="permindex-right"><p class="right">extension.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_extr.html">ROR (immediate)</a>: Rotate right (immediate): an alias of </p></div><div class="permindex-right"><p class="right">EXTR.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="extr.html">EXTR</a>: Extract register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield </p></div><div class="permindex-right"><p class="right">extract and insert at low end: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtn_advsimd.html">SQXTN, SQXTN2</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqxtn_advsimd.html">UQXTN, UQXTN2</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="xtn_advsimd.html">XTN, XTN2</a>: </p></div><div class="permindex-right"><p class="right">Extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="extr.html">EXTR</a>: </p></div><div class="permindex-right"><p class="right">Extract register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtun_advsimd.html">SQXTUN, SQXTUN2</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">extract Unsigned Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ext_advsimd.html">EXT</a>: </p></div><div class="permindex-right"><p class="right">Extract vector from pair of vectors.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfx_sbfm.html">SBFX</a>: Signed Bitfield </p></div><div class="permindex-right"><p class="right">Extract: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfx_ubfm.html">UBFX</a>: Unsigned Bitfield </p></div><div class="permindex-right"><p class="right">Extract: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><a id="F" name="F"><p class="right"><a href="fabd_advsimd.html">FABD</a>: Floating-point Absolute Difference (vector).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fabs_float.html">FABS (scalar)</a>: Floating-point Absolute value (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fabs_advsimd.html">FABS (vector)</a>: Floating-point Absolute value (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="facge_advsimd.html">FACGE</a>: Floating-point Absolute Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="facgt_advsimd.html">FACGT</a>: Floating-point Absolute Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fadd_float.html">FADD (scalar)</a>: Floating-point Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fadd_advsimd.html">FADD (vector)</a>: Floating-point Add (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>: Floating-point Add Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="faddp_advsimd_vec.html">FADDP (vector)</a>: Floating-point Add Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bif_advsimd.html">BIF</a>: Bitwise Insert if </p></div><div class="permindex-right"><p class="right">False.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fccmp_float.html">FCCMP</a>: Floating-point Conditional quiet Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fccmpe_float.html">FCCMPE</a>: Floating-point Conditional signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a>: Floating-point Compare Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a>: Floating-point Compare Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a>: Floating-point Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a>: Floating-point Compare Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a>: Floating-point Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a>: Floating-point Compare Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmle_advsimd.html">FCMLE (zero)</a>: Floating-point Compare Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmlt_advsimd.html">FCMLT (zero)</a>: Floating-point Compare Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmp_float.html">FCMP</a>: Floating-point quiet Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcmpe_float.html">FCMPE</a>: Floating-point signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcsel_float.html">FCSEL</a>: Floating-point Conditional Select (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvt_float.html">FCVT</a>: Floating-point Convert precision (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a>: Floating-point Convert to higher precision Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtl_advsimd.html">FCVTL, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtl_advsimd.html">FCVTL2</a>: Floating-point Convert to higher precision Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point Convert to Signed integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point Convert to Signed integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point Convert to Unsigned integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a>: Floating-point Convert to lower precision Narrow (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtn_advsimd.html">FCVTN, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtn_advsimd.html">FCVTN2</a>: Floating-point Convert to lower precision Narrow (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point Convert to Signed integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point Convert to Signed integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point Convert to Unsigned integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-point Convert to lower precision Narrow, rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtxn_advsimd.html">FCVTXN2</a>: Floating-point Convert to lower precision Narrow, rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-point Convert to Signed integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-point Convert to Signed integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-point Convert to Unsigned integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-point Convert to Unsigned integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fdiv_float.html">FDIV (scalar)</a>: Floating-point Divide (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fdiv_advsimd.html">FDIV (vector)</a>: Floating-point Divide (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1h_advsimd.html">SHA1H</a>: SHA1 </p></div><div class="permindex-right"><p class="right">fixed rotate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>: Signed </p></div><div class="permindex-right"><p class="right">fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a>: Signed </p></div><div class="permindex-right"><p class="right">fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_float_fix.html">fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_advsimd_fix.html">fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_float_fix.html">fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_advsimd_fix.html">fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_float_fix.html">fixed-point)</a>: Signed fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_advsimd_fix.html">fixed-point)</a>: Signed fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_float_fix.html">fixed-point)</a>: Unsigned fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_advsimd_fix.html">fixed-point)</a>: Unsigned fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adcs.html">ADCS</a>: Add with Carry, setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_ext.html">ADDS (extended register)</a>: Add (extended register), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_imm.html">ADDS (immediate)</a>: Add (immediate), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_shift.html">ADDS (shifted register)</a>: Add (shifted register), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_imm.html">ANDS (immediate)</a>: Bitwise AND (immediate), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_shift.html">ANDS (shifted register)</a>: Bitwise AND (shifted register), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bics.html">BICS (shifted register)</a>: Bitwise Bit Clear (shifted register), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbcs.html">SBCS</a>: Subtract with Carry, setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_ext.html">SUBS (extended register)</a>: Subtract (extended register), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_imm.html">SUBS (immediate)</a>: Subtract (immediate), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_shift.html">SUBS (shifted register)</a>: Subtract (shifted register), setting </p></div><div class="permindex-right"><p class="right">flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngcs_sbcs.html">NGCS</a>: Negate with Carry, setting </p></div><div class="permindex-right"><p class="right">flags: an alias of SBCS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="negs_subs_addsub_shift.html">NEGS</a>: Negate, setting </p></div><div class="permindex-right"><p class="right">flags: an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>: Signed fixed-point Convert to </p></div><div class="permindex-right"><p class="right">Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>: Signed integer Convert to </p></div><div class="permindex-right"><p class="right">Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>: Unsigned fixed-point Convert to </p></div><div class="permindex-right"><p class="right">Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>: Unsigned integer Convert to </p></div><div class="permindex-right"><p class="right">Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a>: Signed fixed-point Convert to </p></div><div class="permindex-right"><p class="right">Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a>: Signed integer Convert to </p></div><div class="permindex-right"><p class="right">Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a>: Unsigned fixed-point Convert to </p></div><div class="permindex-right"><p class="right">Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a>: Unsigned integer Convert to </p></div><div class="permindex-right"><p class="right">Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facgt_advsimd.html">FACGT</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Absolute Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facge_advsimd.html">FACGE</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Absolute Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabd_advsimd.html">FABD</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Absolute Difference (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_float.html">FABS (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Absolute value (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_advsimd.html">FABS (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Absolute value (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_float.html">FADD (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_advsimd.html">FADD (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Add (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Add Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_vec.html">FADDP (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Add Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Compare Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Compare Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Compare Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Compare Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmle_advsimd.html">FCMLE (zero)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Compare Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmlt_advsimd.html">FCMLT (zero)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Compare Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmp_float.html">FCCMP</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Conditional quiet Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcsel_float.html">FCSEL</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Conditional Select (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmpe_float.html">FCCMPE</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Conditional signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvt_float.html">FCVT</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert precision (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to higher precision Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to lower precision Narrow (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to lower precision Narrow, rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Signed integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Convert to Unsigned integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_float.html">FDIV (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Divide (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_advsimd.html">FDIV (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Divide (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmadd_float.html">FMADD</a>: </p></div><div class="permindex-right"><p class="right">Floating-point fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point fused Multiply-Add to accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_vec.html">FMLA (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point fused Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmsub_float.html">FMSUB</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point fused Multiply-Subtract from accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_vec.html">FMLS (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point fused Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_float.html">FMAX (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_advsimd.html">FMAX (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxv_advsimd.html">FMAXV</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_advsimd.html">FMAXNM (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_vec.html">FMAXP (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Maximum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_float.html">FMIN (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_advsimd.html">FMIN (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminv_advsimd.html">FMINV</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_float.html">FMINNM (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_advsimd.html">FMINNM (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmv_advsimd.html">FMINNMV</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_vec.html">FMINP (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Minimum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point move immediate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point move immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float.html">FMOV (register)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Move register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_gen.html">FMOV (general)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Move to or from general-purpose register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Multiply (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_float.html">FMUL (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Multiply (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_vec.html">FMUL (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Multiply (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Multiply extended (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_vec.html">FMULX</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Multiply extended.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmul_float.html">FNMUL (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Multiply-Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_float.html">FNEG (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_advsimd.html">FNEG (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Negate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmadd_float.html">FNMADD</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Negated fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmsub_float.html">FNMSUB</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Negated fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmp_float.html">FCMP</a>: </p></div><div class="permindex-right"><p class="right">Floating-point quiet Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpe_advsimd.html">FRECPE</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Reciprocal Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpx_advsimd.html">FRECPX</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Reciprocal exponent (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrte_advsimd.html">FRSQRTE</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Reciprocal Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrts_advsimd.html">FRSQRTS</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Reciprocal Square Root Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecps_advsimd.html">FRECPS</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Reciprocal Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral exact, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral exact, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_float.html">FRINTZ (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_advsimd.html">FRINTZ (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Round to Integral, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmpe_float.html">FCMPE</a>: </p></div><div class="permindex-right"><p class="right">Floating-point signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_float.html">FSQRT (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Square Root (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_advsimd.html">FSQRT (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Square Root (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_float.html">FSUB (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_advsimd.html">FSUB (vector)</a>: </p></div><div class="permindex-right"><p class="right">Floating-point Subtract (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmadd_float.html">FMADD</a>: Floating-point fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmax_float.html">FMAX (scalar)</a>: Floating-point Maximum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmax_advsimd.html">FMAX (vector)</a>: Floating-point Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>: Floating-point Maximum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmaxnm_advsimd.html">FMAXNM (vector)</a>: Floating-point Maximum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>: Floating-point Maximum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a>: Floating-point Maximum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>: Floating-point Maximum Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>: Floating-point Maximum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmaxp_advsimd_vec.html">FMAXP (vector)</a>: Floating-point Maximum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmaxv_advsimd.html">FMAXV</a>: Floating-point Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmin_float.html">FMIN (scalar)</a>: Floating-point Minimum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmin_advsimd.html">FMIN (vector)</a>: Floating-point minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fminnm_float.html">FMINNM (scalar)</a>: Floating-point Minimum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fminnm_advsimd.html">FMINNM (vector)</a>: Floating-point Minimum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>: Floating-point Minimum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a>: Floating-point Minimum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fminnmv_advsimd.html">FMINNMV</a>: Floating-point Minimum Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>: Floating-point Minimum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fminp_advsimd_vec.html">FMINP (vector)</a>: Floating-point Minimum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fminv_advsimd.html">FMINV</a>: Floating-point Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>: Floating-point fused Multiply-Add to accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmla_advsimd_vec.html">FMLA (vector)</a>: Floating-point fused Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>: Floating-point fused Multiply-Subtract from accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmls_advsimd_vec.html">FMLS (vector)</a>: Floating-point fused Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmov_float_gen.html">FMOV (general)</a>: Floating-point Move to or from general-purpose register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmov_float.html">FMOV (register)</a>: Floating-point Move register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>: Floating-point move immediate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>: Floating-point move immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmsub_float.html">FMSUB</a>: Floating-point Fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>: Floating-point Multiply (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmul_float.html">FMUL (scalar)</a>: Floating-point Multiply (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmul_advsimd_vec.html">FMUL (vector)</a>: Floating-point Multiply (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>: Floating-point Multiply extended (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fmulx_advsimd_vec.html">FMULX</a>: Floating-point Multiply extended.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fneg_float.html">FNEG (scalar)</a>: Floating-point Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fneg_advsimd.html">FNEG (vector)</a>: Floating-point Negate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fnmadd_float.html">FNMADD</a>: Floating-point Negated fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fnmsub_float.html">FNMSUB</a>: Floating-point Negated fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fnmul_float.html">FNMUL (scalar)</a>: Floating-point Multiply-Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="wfe.html">WFE</a>: Wait </p></div><div class="permindex-right"><p class="right">For Event.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="wfi.html">WFI</a>: Wait </p></div><div class="permindex-right"><p class="right">For Interrupt.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adrp.html">ADRP</a>: </p></div><div class="permindex-right"><p class="right">Form PC-relative address to 4KB page.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adr.html">ADR</a>: </p></div><div class="permindex-right"><p class="right">Form PC-relative address.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load multiple single-element structures to one, two, three, or </p></div><div class="permindex-right"><p class="right">four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a>: Load multiple 4-element structures to </p></div><div class="permindex-right"><p class="right">four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>: Load single 4-element structure to one lane of </p></div><div class="permindex-right"><p class="right">four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4r_advsimd.html">LD4R</a>: Load single 4-element structure and Replicate to all lanes of </p></div><div class="permindex-right"><p class="right">four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store multiple single-element structures from one, two, three, or </p></div><div class="permindex-right"><p class="right">four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a>: Store multiple 4-element structures from </p></div><div class="permindex-right"><p class="right">four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>: Store single 4-element structure from one lane of </p></div><div class="permindex-right"><p class="right">four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>: Load SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP Register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>: Store SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>: Load SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP Register (PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a>: Load SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP Register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a>: Store SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>: Load SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP Register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>: Store SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>: Load Pair of SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>: Store Pair of SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>: Load Pair of SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>: Store Pair of SIMD&amp;</p></div><div class="permindex-right"><p class="right">FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="ldnp_fpsimd.html">FP)</a>: Load Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_fpsimd.html">LDP (SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="ldp_fpsimd.html">FP)</a>: Load Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="ldr_imm_fpsimd.html">FP)</a>: Load SIMD&amp;FP Register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="ldr_lit_fpsimd.html">FP)</a>: Load SIMD&amp;FP Register (PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="ldr_reg_fpsimd.html">FP)</a>: Load SIMD&amp;FP Register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="ldur_fpsimd.html">FP)</a>: Load SIMD&amp;FP Register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="stnp_fpsimd.html">FP)</a>: Store Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_fpsimd.html">STP (SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="stp_fpsimd.html">FP)</a>: Store Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="str_imm_fpsimd.html">FP)</a>: Store SIMD&amp;FP register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="str_reg_fpsimd.html">FP)</a>: Store SIMD&amp;FP register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_fpsimd.html">STUR (SIMD&amp;</a></p></div><div class="permindex-right"><p class="right"><a href="stur_fpsimd.html">FP)</a>: Store SIMD&amp;FP register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frecpe_advsimd.html">FRECPE</a>: Floating-point Reciprocal Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frecps_advsimd.html">FRECPS</a>: Floating-point Reciprocal Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frecpx_advsimd.html">FRECPX</a>: Floating-point Reciprocal exponent (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frinta_float.html">FRINTA (scalar)</a>: Floating-point Round to Integral, to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frinta_advsimd.html">FRINTA (vector)</a>: Floating-point Round to Integral, to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-point Round to Integral, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-point Round to Integral, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintm_float.html">FRINTM (scalar)</a>: Floating-point Round to Integral, toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintm_advsimd.html">FRINTM (vector)</a>: Floating-point Round to Integral, toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintn_float.html">FRINTN (scalar)</a>: Floating-point Round to Integral, to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintn_advsimd.html">FRINTN (vector)</a>: Floating-point Round to Integral, to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintp_float.html">FRINTP (scalar)</a>: Floating-point Round to Integral, toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintp_advsimd.html">FRINTP (vector)</a>: Floating-point Round to Integral, toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point Round to Integral exact, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point Round to Integral exact, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintz_float.html">FRINTZ (scalar)</a>: Floating-point Round to Integral, toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frintz_advsimd.html">FRINTZ (vector)</a>: Floating-point Round to Integral, toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frsqrte_advsimd.html">FRSQRTE</a>: Floating-point Reciprocal Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="frsqrts_advsimd.html">FRSQRTS</a>: Floating-point Reciprocal Square Root Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fsqrt_float.html">FSQRT (scalar)</a>: Floating-point Square Root (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fsqrt_advsimd.html">FSQRT (vector)</a>: Floating-point Square Root (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fsub_float.html">FSUB (scalar)</a>: Floating-point Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="fsub_advsimd.html">FSUB (vector)</a>: Floating-point Subtract (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmadd_float.html">FMADD</a>: Floating-point </p></div><div class="permindex-right"><p class="right">fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmadd_float.html">FNMADD</a>: Floating-point Negated </p></div><div class="permindex-right"><p class="right">fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">fused Multiply-Add to accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_vec.html">FMLA (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">fused Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmsub_float.html">FMSUB</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmsub_float.html">FNMSUB</a>: Floating-point Negated </p></div><div class="permindex-right"><p class="right">fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">fused Multiply-Subtract from accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_vec.html">FMLS (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">fused Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move general-purpose register to a vector element: an alias of INS (</p></div><div class="permindex-right"><a id="G" name="G"><p class="right">general).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_gen.html">DUP (</a></p></div><div class="permindex-right"><p class="right"><a href="dup_advsimd_gen.html">general)</a>: Duplicate general-purpose register to vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_gen.html">FMOV (</a></p></div><div class="permindex-right"><p class="right"><a href="fmov_float_gen.html">general)</a>: Floating-point Move to or from general-purpose register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_gen.html">INS (</a></p></div><div class="permindex-right"><p class="right"><a href="ins_advsimd_gen.html">general)</a>: Insert vector element from general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from </a></p></div><div class="permindex-right"><p class="right"><a href="mov_ins_advsimd_gen.html">general)</a>: Move general-purpose register to a vector element: an alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to </a></p></div><div class="permindex-right"><p class="right"><a href="mov_umov_advsimd.html">general)</a>: Move vector element to general-purpose register: an alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move </p></div><div class="permindex-right"><p class="right">general-purpose register to a vector element: an alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_reg.html">MSR (register)</a>: Move </p></div><div class="permindex-right"><p class="right">general-purpose register to System Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_gen.html">DUP (general)</a>: Duplicate </p></div><div class="permindex-right"><p class="right">general-purpose register to vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_gen.html">FMOV (general)</a>: Floating-point Move to or from </p></div><div class="permindex-right"><p class="right">general-purpose register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_gen.html">INS (general)</a>: Insert vector element from </p></div><div class="permindex-right"><p class="right">general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smov_advsimd.html">SMOV</a>: Signed Move vector element to </p></div><div class="permindex-right"><p class="right">general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umov_advsimd.html">UMOV</a>: Unsigned Move vector element to </p></div><div class="permindex-right"><p class="right">general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to general)</a>: Move vector element to </p></div><div class="permindex-right"><p class="right">general-purpose register: an alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_reg.html">CMGT (register)</a>: Compare signed </p></div><div class="permindex-right"><p class="right">Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facgt_advsimd.html">FACGT</a>: Floating-point Absolute Compare </p></div><div class="permindex-right"><p class="right">Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a>: Floating-point Compare </p></div><div class="permindex-right"><p class="right">Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_reg.html">CMGE (register)</a>: Compare signed </p></div><div class="permindex-right"><p class="right">Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facge_advsimd.html">FACGE</a>: Floating-point Absolute Compare </p></div><div class="permindex-right"><p class="right">Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a>: Floating-point Compare </p></div><div class="permindex-right"><p class="right">Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_zero.html">CMGE (zero)</a>: Compare signed </p></div><div class="permindex-right"><p class="right">Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a>: Floating-point Compare </p></div><div class="permindex-right"><p class="right">Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_zero.html">CMGT (zero)</a>: Compare signed </p></div><div class="permindex-right"><p class="right">Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a>: Floating-point Compare </p></div><div class="permindex-right"><p class="right">Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: Signed saturating Doubling Multiply returning High </p></div><div class="permindex-right"><a id="H" name="H"><p class="right">half (by element).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning High </p></div><div class="permindex-right"><p class="right">Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning High </p></div><div class="permindex-right"><p class="right">Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed saturating Rounding Doubling Multiply returning High </p></div><div class="permindex-right"><p class="right">half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning High </p></div><div class="permindex-right"><p class="right">Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning High </p></div><div class="permindex-right"><p class="right">Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a>: Signed saturating Doubling Multiply returning High </p></div><div class="permindex-right"><p class="right">half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: Signed saturating Rounding Doubling Multiply returning High </p></div><div class="permindex-right"><p class="right">half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrh_imm.html">LDRH (immediate)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_imm.html">LDRSH (immediate)</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strh_imm.html">STRH (immediate)</a>: Store Register </p></div><div class="permindex-right"><p class="right">Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrh_reg.html">LDRH (register)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_reg.html">LDRSH (register)</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strh_reg.html">STRH (register)</a>: Store Register </p></div><div class="permindex-right"><p class="right">Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrh.html">LDTRH</a>: Load Register </p></div><div class="permindex-right"><p class="right">Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsh.html">LDTRSH</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttrh.html">STTRH</a>: Store Register </p></div><div class="permindex-right"><p class="right">Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldurh.html">LDURH</a>: Load Register </p></div><div class="permindex-right"><p class="right">Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursh.html">LDURSH</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sturh.html">STURH</a>: Store Register </p></div><div class="permindex-right"><p class="right">Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddh.html">STADDH, STADDLH</a>: Atomic add on </p></div><div class="permindex-right"><p class="right">halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, STCLRLH</a>: Atomic bit clear on </p></div><div class="permindex-right"><p class="right">halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, STEORLH</a>: Atomic exclusive OR on </p></div><div class="permindex-right"><p class="right">halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, STSETLH</a>: Atomic bit set on </p></div><div class="permindex-right"><p class="right">halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: Atomic signed maximum on </p></div><div class="permindex-right"><p class="right">halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, STSMINLH</a>: Atomic signed minimum on </p></div><div class="permindex-right"><p class="right">halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: Atomic unsigned maximum on </p></div><div class="permindex-right"><p class="right">halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, STUMINLH</a>: Atomic unsigned minimum on </p></div><div class="permindex-right"><p class="right">halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>: Compare and Swap </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>: Atomic add on </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>: Atomic bit clear on </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>: Atomic exclusive OR on </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>: Atomic bit set on </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>: Atomic signed maximum on </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>: Atomic signed minimum on </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>: Atomic unsigned maximum on </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>: Atomic unsigned minimum on </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swph.html">SWPH, SWPAH, SWPALH, SWPLH</a>: Swap </p></div><div class="permindex-right"><p class="right">halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldarh.html">LDARH</a>: Load-Acquire Register </p></div><div class="permindex-right"><p class="right">Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrh.html">LDAXRH</a>: Load-Acquire Exclusive Register </p></div><div class="permindex-right"><p class="right">Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlarh.html">LDLARH</a>: Load LOAcquire Register </p></div><div class="permindex-right"><p class="right">Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxrh.html">LDXRH</a>: Load Exclusive Register </p></div><div class="permindex-right"><p class="right">Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllrh.html">STLLRH</a>: Store LORelease Register </p></div><div class="permindex-right"><p class="right">Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlrh.html">STLRH</a>: Store-Release Register </p></div><div class="permindex-right"><p class="right">Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrh.html">STLXRH</a>: Store-Release Exclusive Register </p></div><div class="permindex-right"><p class="right">Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxrh.html">STXRH</a>: Store Exclusive Register </p></div><div class="permindex-right"><p class="right">Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxth_sbfm.html">SXTH</a>: Sign Extend </p></div><div class="permindex-right"><p class="right">Halfword: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxth_ubfm.html">UXTH</a>: Unsigned Extend </p></div><div class="permindex-right"><p class="right">Halfword: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_advsimd.html">REV16 (vector)</a>: Reverse elements in 16-bit </p></div><div class="permindex-right"><p class="right">halfwords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_int.html">REV16</a>: Reverse bytes in 16-bit </p></div><div class="permindex-right"><p class="right">halfwords.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="hlt.html">HLT</a>: </p></div><div class="permindex-right"><p class="right">Halt instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shadd_advsimd.html">SHADD</a>: Signed </p></div><div class="permindex-right"><p class="right">Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srhadd_advsimd.html">SRHADD</a>: Signed Rounding </p></div><div class="permindex-right"><p class="right">Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uhadd_advsimd.html">UHADD</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urhadd_advsimd.html">URHADD</a>: Unsigned Rounding </p></div><div class="permindex-right"><p class="right">Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shsub_advsimd.html">SHSUB</a>: Signed </p></div><div class="permindex-right"><p class="right">Halving Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uhsub_advsimd.html">UHSUB</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Halving Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1c_advsimd.html">SHA1C</a>: SHA1 </p></div><div class="permindex-right"><p class="right">hash update (choose).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1m_advsimd.html">SHA1M</a>: SHA1 </p></div><div class="permindex-right"><p class="right">hash update (majority).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1p_advsimd.html">SHA1P</a>: SHA1 </p></div><div class="permindex-right"><p class="right">hash update (parity).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256h_advsimd.html">SHA256H</a>: SHA256 </p></div><div class="permindex-right"><p class="right">hash update (part 1).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256h2_advsimd.html">SHA256H2</a>: SHA256 </p></div><div class="permindex-right"><p class="right">hash update (part 2).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: Signed saturating Doubling Multiply returning </p></div><div class="permindex-right"><p class="right">High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning </p></div><div class="permindex-right"><p class="right">High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning </p></div><div class="permindex-right"><p class="right">High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed saturating Rounding Doubling Multiply returning </p></div><div class="permindex-right"><p class="right">High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning </p></div><div class="permindex-right"><p class="right">High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning </p></div><div class="permindex-right"><p class="right">High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a>: Signed saturating Doubling Multiply returning </p></div><div class="permindex-right"><p class="right">High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: Signed saturating Rounding Doubling Multiply returning </p></div><div class="permindex-right"><p class="right">High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addhn_advsimd.html">ADDHN, ADDHN2</a>: Add returning </p></div><div class="permindex-right"><p class="right">High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="raddhn_advsimd.html">RADDHN, RADDHN2</a>: Rounding Add returning </p></div><div class="permindex-right"><p class="right">High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rsubhn_advsimd.html">RSUBHN, RSUBHN2</a>: Rounding Subtract returning </p></div><div class="permindex-right"><p class="right">High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subhn_advsimd.html">SUBHN, SUBHN2</a>: Subtract returning </p></div><div class="permindex-right"><p class="right">High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smulh.html">SMULH</a>: Signed Multiply </p></div><div class="permindex-right"><p class="right">High.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umulh.html">UMULH</a>: Unsigned Multiply </p></div><div class="permindex-right"><p class="right">High.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhi_advsimd.html">CMHI (register)</a>: Compare unsigned </p></div><div class="permindex-right"><p class="right">Higher (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhs_advsimd.html">CMHS (register)</a>: Compare unsigned </p></div><div class="permindex-right"><p class="right">Higher or Same (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">higher precision Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="hint.html">HINT</a>: </p></div><div class="permindex-right"><p class="right">Hint instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>: Load Pair of SIMD&amp;FP registers, with Non-temporal </p></div><div class="permindex-right"><p class="right">hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_gen.html">LDNP</a>: Load Pair of Registers, with non-temporal </p></div><div class="permindex-right"><p class="right">hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>: Store Pair of SIMD&amp;FP registers, with Non-temporal </p></div><div class="permindex-right"><p class="right">hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_gen.html">STNP</a>: Store Pair of Registers, with non-temporal </p></div><div class="permindex-right"><p class="right">hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="hint.html">HINT</a>: Hint instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="hlt.html">HLT</a>: Halt instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="hvc.html">HVC</a>: Hypervisor Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="hvc.html">HVC</a>: </p></div><div class="permindex-right"><p class="right">Hypervisor Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><a id="I" name="I"><p class="right"><a href="ic_sys.html">IC</a>: Instruction Cache operation: an alias of SYS.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>: Floating-point move </p></div><div class="permindex-right"><p class="right">immediate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>: Floating-point move </p></div><div class="permindex-right"><p class="right">immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movi_advsimd.html">MOVI</a>: Move </p></div><div class="permindex-right"><p class="right">Immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvni_advsimd.html">MVNI</a>: Move inverted </p></div><div class="permindex-right"><p class="right">Immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (</p></div><div class="permindex-right"><p class="right">immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>: Store SIMD&amp;FP register (</p></div><div class="permindex-right"><p class="right">immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_imm.html">MSR (immediate)</a>: Move </p></div><div class="permindex-right"><p class="right">immediate value to Special Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_imm.html">ADDS (immediate)</a>: Add (</p></div><div class="permindex-right"><p class="right">immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_imm.html">ANDS (immediate)</a>: Bitwise AND (</p></div><div class="permindex-right"><p class="right">immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_imm.html">SUBS (immediate)</a>: Subtract (</p></div><div class="permindex-right"><p class="right">immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_imm.html">ADD (immediate)</a>: Add (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_log_imm.html">AND (immediate)</a>: Bitwise AND (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_imm.html">BIC (vector, immediate)</a>: Bitwise bit Clear (vector, </p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmn_imm.html">CCMN (immediate)</a>: Conditional Compare Negative (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmp_imm.html">CCMP (immediate)</a>: Conditional Compare (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_imm.html">CMN (immediate)</a>: Compare Negative (immediate): an alias of ADDS (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_imm.html">CMP (immediate)</a>: Compare (immediate): an alias of SUBS (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_imm.html">EOR (immediate)</a>: Bitwise Exclusive OR (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_gen.html">LDR (immediate)</a>: Load Register (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrb_imm.html">LDRB (immediate)</a>: Load Register Byte (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrh_imm.html">LDRH (immediate)</a>: Load Register Halfword (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_imm.html">LDRSB (immediate)</a>: Load Register Signed Byte (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_imm.html">LDRSH (immediate)</a>: Load Register Signed Halfword (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_imm.html">LDRSW (immediate)</a>: Load Register Signed Word (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (bitmask immediate)</a>: Move (bitmask immediate): an alias of ORR (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: Move between register and stack pointer: an alias of ADD (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_log_imm.html">ORR (immediate)</a>: Bitwise OR (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_imm.html">ORR (vector, immediate)</a>: Bitwise inclusive OR (vector, </p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_imm.html">PRFM (immediate)</a>: Prefetch Memory (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rshrn_advsimd.html">RSHRN, RSHRN2</a>: Rounding Shift Right Narrow (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shl_advsimd.html">SHL</a>: Shift Left (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shrn_advsimd.html">SHRN, SHRN2</a>: Shift Right Narrow (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sli_advsimd.html">SLI</a>: Shift Left and Insert (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a>: Signed saturating Rounded Shift Right Narrow (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: Signed saturating Rounded Shift Right Unsigned Narrow (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_imm.html">SQSHL (immediate)</a>: Signed saturating Shift Left (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshlu_advsimd.html">SQSHLU</a>: Signed saturating Shift Left Unsigned (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a>: Signed saturating Shift Right Narrow (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a>: Signed saturating Shift Right Unsigned Narrow (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sri_advsimd.html">SRI</a>: Shift Right and Insert (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshr_advsimd.html">SRSHR</a>: Signed Rounding Shift Right (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srsra_advsimd.html">SRSRA</a>: Signed Rounding Shift Right and Accumulate (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshll_advsimd.html">SSHLL, SSHLL2</a>: Signed Shift Left Long (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshr_advsimd.html">SSHR</a>: Signed Shift Right (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssra_advsimd.html">SSRA</a>: Signed Shift Right and Accumulate (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_gen.html">STR (immediate)</a>: Store Register (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strb_imm.html">STRB (immediate)</a>: Store Register Byte (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strh_imm.html">STRH (immediate)</a>: Store Register Halfword (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_imm.html">SUB (immediate)</a>: Subtract (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_imm.html">TST (immediate)</a>: Test bits (immediate): an alias of ANDS (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a>: Unsigned saturating Rounded Shift Right Narrow (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_imm.html">UQSHL (immediate)</a>: Unsigned saturating Shift Left (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a>: Unsigned saturating Shift Right Narrow (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshr_advsimd.html">URSHR</a>: Unsigned Rounding Shift Right (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursra_advsimd.html">URSRA</a>: Unsigned Rounding Shift Right and Accumulate (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushll_advsimd.html">USHLL, USHLL2</a>: Unsigned Shift Left Long (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushr_advsimd.html">USHR</a>: Unsigned Shift Right (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usra_advsimd.html">USRA</a>: Unsigned Shift Right and Accumulate (</p></div><div class="permindex-right"><p class="right">immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_imm.html">ADDS (</a></p></div><div class="permindex-right"><p class="right"><a href="adds_addsub_imm.html">immediate)</a>: Add (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_imm.html">ADD (</a></p></div><div class="permindex-right"><p class="right"><a href="add_addsub_imm.html">immediate)</a>: Add (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_imm.html">CMN (immediate)</a>: Compare Negative (</p></div><div class="permindex-right"><p class="right">immediate): an alias of ADDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_imm.html">TST (immediate)</a>: Test bits (</p></div><div class="permindex-right"><p class="right">immediate): an alias of ANDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_extr.html">ROR (immediate)</a>: Rotate right (</p></div><div class="permindex-right"><p class="right">immediate): an alias of EXTR.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted wide immediate)</a>: Move (inverted wide </p></div><div class="permindex-right"><p class="right">immediate): an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movz.html">MOV (wide immediate)</a>: Move (wide </p></div><div class="permindex-right"><p class="right">immediate): an alias of MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (bitmask immediate)</a>: Move (bitmask </p></div><div class="permindex-right"><p class="right">immediate): an alias of ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_sbfm.html">ASR (immediate)</a>: Arithmetic Shift Right (</p></div><div class="permindex-right"><p class="right">immediate): an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_imm.html">CMP (immediate)</a>: Compare (</p></div><div class="permindex-right"><p class="right">immediate): an alias of SUBS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_ubfm.html">LSL (immediate)</a>: Logical Shift Left (</p></div><div class="permindex-right"><p class="right">immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_ubfm.html">LSR (immediate)</a>: Logical Shift Right (</p></div><div class="permindex-right"><p class="right">immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_sbfm.html">ASR (</a></p></div><div class="permindex-right"><p class="right"><a href="asr_sbfm.html">immediate)</a>: Arithmetic Shift Right (immediate): an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_imm.html">ANDS (</a></p></div><div class="permindex-right"><p class="right"><a href="ands_log_imm.html">immediate)</a>: Bitwise AND (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_log_imm.html">AND (</a></p></div><div class="permindex-right"><p class="right"><a href="and_log_imm.html">immediate)</a>: Bitwise AND (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_imm.html">BIC (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="bic_advsimd_imm.html">immediate)</a>: Bitwise bit Clear (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_imm.html">EOR (</a></p></div><div class="permindex-right"><p class="right"><a href="eor_log_imm.html">immediate)</a>: Bitwise Exclusive OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_imm.html">ORR (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="orr_advsimd_imm.html">immediate)</a>: Bitwise inclusive OR (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_log_imm.html">ORR (</a></p></div><div class="permindex-right"><p class="right"><a href="orr_log_imm.html">immediate)</a>: Bitwise OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_imm.html">CMP (</a></p></div><div class="permindex-right"><p class="right"><a href="cmp_subs_addsub_imm.html">immediate)</a>: Compare (immediate): an alias of SUBS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_imm.html">CMN (</a></p></div><div class="permindex-right"><p class="right"><a href="cmn_adds_addsub_imm.html">immediate)</a>: Compare Negative (immediate): an alias of ADDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmp_imm.html">CCMP (</a></p></div><div class="permindex-right"><p class="right"><a href="ccmp_imm.html">immediate)</a>: Conditional Compare (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmn_imm.html">CCMN (</a></p></div><div class="permindex-right"><p class="right"><a href="ccmn_imm.html">immediate)</a>: Conditional Compare Negative (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_imm.html">FMOV (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="fmov_float_imm.html">immediate)</a>: Floating-point move immediate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_advsimd.html">FMOV (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="fmov_advsimd.html">immediate)</a>: Floating-point move immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_gen.html">LDR (</a></p></div><div class="permindex-right"><p class="right"><a href="ldr_imm_gen.html">immediate)</a>: Load Register (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrb_imm.html">LDRB (</a></p></div><div class="permindex-right"><p class="right"><a href="ldrb_imm.html">immediate)</a>: Load Register Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrh_imm.html">LDRH (</a></p></div><div class="permindex-right"><p class="right"><a href="ldrh_imm.html">immediate)</a>: Load Register Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_imm.html">LDRSB (</a></p></div><div class="permindex-right"><p class="right"><a href="ldrsb_imm.html">immediate)</a>: Load Register Signed Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_imm.html">LDRSH (</a></p></div><div class="permindex-right"><p class="right"><a href="ldrsh_imm.html">immediate)</a>: Load Register Signed Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_imm.html">LDRSW (</a></p></div><div class="permindex-right"><p class="right"><a href="ldrsw_imm.html">immediate)</a>: Load Register Signed Word (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_ubfm.html">LSL (</a></p></div><div class="permindex-right"><p class="right"><a href="lsl_ubfm.html">immediate)</a>: Logical Shift Left (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_ubfm.html">LSR (</a></p></div><div class="permindex-right"><p class="right"><a href="lsr_ubfm.html">immediate)</a>: Logical Shift Right (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (bitmask </a></p></div><div class="permindex-right"><p class="right"><a href="mov_orr_log_imm.html">immediate)</a>: Move (bitmask immediate): an alias of ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted wide </a></p></div><div class="permindex-right"><p class="right"><a href="mov_movn.html">immediate)</a>: Move (inverted wide immediate): an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movz.html">MOV (wide </a></p></div><div class="permindex-right"><p class="right"><a href="mov_movz.html">immediate)</a>: Move (wide immediate): an alias of MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_imm.html">MSR (</a></p></div><div class="permindex-right"><p class="right"><a href="msr_imm.html">immediate)</a>: Move immediate value to Special Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_imm.html">PRFM (</a></p></div><div class="permindex-right"><p class="right"><a href="prfm_imm.html">immediate)</a>: Prefetch Memory (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_extr.html">ROR (</a></p></div><div class="permindex-right"><p class="right"><a href="ror_extr.html">immediate)</a>: Rotate right (immediate): an alias of EXTR.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_imm.html">SQSHL (</a></p></div><div class="permindex-right"><p class="right"><a href="sqshl_advsimd_imm.html">immediate)</a>: Signed saturating Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_gen.html">STR (</a></p></div><div class="permindex-right"><p class="right"><a href="str_imm_gen.html">immediate)</a>: Store Register (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strb_imm.html">STRB (</a></p></div><div class="permindex-right"><p class="right"><a href="strb_imm.html">immediate)</a>: Store Register Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strh_imm.html">STRH (</a></p></div><div class="permindex-right"><p class="right"><a href="strh_imm.html">immediate)</a>: Store Register Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_imm.html">SUBS (</a></p></div><div class="permindex-right"><p class="right"><a href="subs_addsub_imm.html">immediate)</a>: Subtract (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_imm.html">SUB (</a></p></div><div class="permindex-right"><p class="right"><a href="sub_addsub_imm.html">immediate)</a>: Subtract (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_imm.html">TST (</a></p></div><div class="permindex-right"><p class="right"><a href="tst_ands_log_imm.html">immediate)</a>: Test bits (immediate): an alias of ANDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_imm.html">UQSHL (</a></p></div><div class="permindex-right"><p class="right"><a href="uqshl_advsimd_imm.html">immediate)</a>: Unsigned saturating Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (</a></p></div><div class="permindex-right"><p class="right"><a href="ldr_imm_fpsimd.html">immediate, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_fpsimd.html">STR (</a></p></div><div class="permindex-right"><p class="right"><a href="str_imm_fpsimd.html">immediate, SIMD&amp;FP)</a>: Store SIMD&amp;FP register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_imm.html">ORR (vector, immediate)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">inclusive OR (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_reg.html">ORR (vector, register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">inclusive OR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_advsimd.html">ORN (vector)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">inclusive OR NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csinc.html">CSINC</a>: Conditional Select </p></div><div class="permindex-right"><p class="right">Increment.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinc_csinc.html">CINC</a>: Conditional </p></div><div class="permindex-right"><p class="right">Increment: an alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point Convert to Signed integer, rounding toward Minus </p></div><div class="permindex-right"><p class="right">infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward Minus </p></div><div class="permindex-right"><p class="right">infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point Convert to Signed integer, rounding toward Plus </p></div><div class="permindex-right"><p class="right">infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward Plus </p></div><div class="permindex-right"><p class="right">infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (scalar)</a>: Floating-point Round to Integral, toward Minus </p></div><div class="permindex-right"><p class="right">infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (scalar)</a>: Floating-point Round to Integral, toward Plus </p></div><div class="permindex-right"><p class="right">infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point Convert to Signed integer, rounding toward Minus </p></div><div class="permindex-right"><p class="right">infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point Convert to Unsigned integer, rounding toward Minus </p></div><div class="permindex-right"><p class="right">infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point Convert to Signed integer, rounding toward Plus </p></div><div class="permindex-right"><p class="right">infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point Convert to Unsigned integer, rounding toward Plus </p></div><div class="permindex-right"><p class="right">infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (vector)</a>: Floating-point Round to Integral, toward Minus </p></div><div class="permindex-right"><p class="right">infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (vector)</a>: Floating-point Round to Integral, toward Plus </p></div><div class="permindex-right"><p class="right">infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector element to another vector element: an alias of </p></div><div class="permindex-right"><p class="right">INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ins_advsimd_elt.html">INS (element)</a>: Insert vector element from another vector element.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move general-purpose register to a vector element: an alias of </p></div><div class="permindex-right"><p class="right">INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ins_advsimd_gen.html">INS (general)</a>: Insert vector element from general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sli_advsimd.html">SLI</a>: Shift Left and </p></div><div class="permindex-right"><p class="right">Insert (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sri_advsimd.html">SRI</a>: Shift Right and </p></div><div class="permindex-right"><p class="right">Insert (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield extract and </p></div><div class="permindex-right"><p class="right">insert at low end: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bif_advsimd.html">BIF</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Insert if False.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bit_advsimd.html">BIT</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Insert if True.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfiz_sbfm.html">SBFIZ</a>: Signed Bitfield </p></div><div class="permindex-right"><p class="right">Insert in Zero: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfiz_ubfm.html">UBFIZ</a>: Unsigned Bitfield </p></div><div class="permindex-right"><p class="right">Insert in Zero: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_elt.html">INS (element)</a>: </p></div><div class="permindex-right"><p class="right">Insert vector element from another vector element.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_gen.html">INS (general)</a>: </p></div><div class="permindex-right"><p class="right">Insert vector element from general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfi_bfm.html">BFI</a>: Bitfield </p></div><div class="permindex-right"><p class="right">Insert: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ic_sys.html">IC</a>: </p></div><div class="permindex-right"><p class="right">Instruction Cache operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="isb.html">ISB</a>: </p></div><div class="permindex-right"><p class="right">Instruction Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sysl.html">SYSL</a>: System </p></div><div class="permindex-right"><p class="right">instruction with result.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="brk.html">BRK</a>: Breakpoint </p></div><div class="permindex-right"><p class="right">instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="hint.html">HINT</a>: Hint </p></div><div class="permindex-right"><p class="right">instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="hlt.html">HLT</a>: Halt </p></div><div class="permindex-right"><p class="right">instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sys.html">SYS</a>: System </p></div><div class="permindex-right"><p class="right">instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>: Signed </p></div><div class="permindex-right"><p class="right">integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a>: Signed </p></div><div class="permindex-right"><p class="right">integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_float_int.html">integer)</a>: Floating-point Convert to Signed integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_advsimd_int.html">integer)</a>: Floating-point Convert to Signed integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_float_int.html">integer)</a>: Floating-point Convert to Unsigned integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_advsimd_int.html">integer)</a>: Floating-point Convert to Unsigned integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_int.html">SCVTF (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_float_int.html">integer)</a>: Signed integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_int.html">SCVTF (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_advsimd_int.html">integer)</a>: Signed integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_int.html">UCVTF (scalar, </a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_float_int.html">integer)</a>: Unsigned integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_int.html">UCVTF (vector, </a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_advsimd_int.html">integer)</a>: Unsigned integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-point Convert to Signed </p></div><div class="permindex-right"><p class="right">integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-point Convert to Unsigned </p></div><div class="permindex-right"><p class="right">integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral exact, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral exact, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (scalar)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (vector)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (scalar)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (vector)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (scalar)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (vector)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (scalar)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (vector)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_float.html">FRINTZ (scalar)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_advsimd.html">FRINTZ (vector)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-point Round to </p></div><div class="permindex-right"><p class="right">Integral, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="wfi.html">WFI</a>: Wait For </p></div><div class="permindex-right"><p class="right">Interrupt.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tlbi_sys.html">TLBI</a>: TLB </p></div><div class="permindex-right"><p class="right">Invalidate operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesimc_advsimd.html">AESIMC</a>: AES </p></div><div class="permindex-right"><p class="right">inverse mix columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csinv.html">CSINV</a>: Conditional Select </p></div><div class="permindex-right"><p class="right">Invert.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cinv_csinv.html">CINV</a>: Conditional </p></div><div class="permindex-right"><p class="right">Invert: an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvni_advsimd.html">MVNI</a>: Move </p></div><div class="permindex-right"><p class="right">inverted Immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted wide immediate)</a>: Move (</p></div><div class="permindex-right"><p class="right">inverted wide immediate): an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (</a></p></div><div class="permindex-right"><p class="right"><a href="mov_movn.html">inverted wide immediate)</a>: Move (inverted wide immediate): an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="isb.html">ISB</a>: Instruction Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adrp.html">ADRP</a>: Form PC-relative address to 4</p></div><div class="permindex-right"><a id="K" name="K"><p class="right">KB page.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movk.html">MOVK</a>: Move wide with </p></div><div class="permindex-right"><p class="right">keep.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>: Load single 4-element structure to one </p></div><div class="permindex-right"><a id="L" name="L"><p class="right">lane of four registers.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>: Store single 4-element structure from one </p></div><div class="permindex-right"><p class="right">lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: Load one single-element structure to one </p></div><div class="permindex-right"><p class="right">lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>: Store a single-element structure from one </p></div><div class="permindex-right"><p class="right">lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>: Load single 3-element structure to one </p></div><div class="permindex-right"><p class="right">lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>: Store single 3-element structure from one </p></div><div class="permindex-right"><p class="right">lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>: Load single 2-element structure to one </p></div><div class="permindex-right"><p class="right">lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>: Store single 2-element structure from one </p></div><div class="permindex-right"><p class="right">lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: Load one single-element structure and Replicate to all </p></div><div class="permindex-right"><p class="right">lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4r_advsimd.html">LD4R</a>: Load single 4-element structure and Replicate to all </p></div><div class="permindex-right"><p class="right">lanes of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3r_advsimd.html">LD3R</a>: Load single 3-element structure and Replicate to all </p></div><div class="permindex-right"><p class="right">lanes of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2r_advsimd.html">LD2R</a>: Load single 2-element structure and Replicate to all </p></div><div class="permindex-right"><p class="right">lanes of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load multiple single-element structures to one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: Load one single-element structure to one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld1r_advsimd.html">LD1R</a>: Load one single-element structure and Replicate to all lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a>: Load multiple 2-element structures to two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>: Load single 2-element structure to one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld2r_advsimd.html">LD2R</a>: Load single 2-element structure and Replicate to all lanes of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a>: Load multiple 3-element structures to three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>: Load single 3-element structure to one lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld3r_advsimd.html">LD3R</a>: Load single 3-element structure and Replicate to all lanes of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a>: Load multiple 4-element structures to four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>: Load single 4-element structure to one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ld4r_advsimd.html">LD4R</a>: Load single 4-element structure and Replicate to all lanes of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>: Atomic add on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, </a></p></div><div class="permindex-right"><p class="right"><a href="ldadd.html">LDADDA, LDADDAL, LDADDL</a>: Atomic add on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddb.html">LDADDB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldaddb.html">LDADDAB, LDADDALB, LDADDLB</a>: Atomic add on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddh.html">LDADDH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldaddh.html">LDADDAH, LDADDALH, LDADDLH</a>: Atomic add on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, LDADDA, </a></p></div><div class="permindex-right"><p class="right"><a href="ldadd.html">LDADDAL, LDADDL</a>: Atomic add on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddb.html">LDADDB, LDADDAB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldaddb.html">LDADDALB, LDADDLB</a>: Atomic add on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddh.html">LDADDH, LDADDAH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldaddh.html">LDADDALH, LDADDLH</a>: Atomic add on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>: Atomic add on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>: Atomic add on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, </a></p></div><div class="permindex-right"><p class="right"><a href="ldadd.html">LDADDL</a>: Atomic add on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldaddb.html">LDADDLB</a>: Atomic add on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldaddh.html">LDADDLH</a>: Atomic add on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldar.html">LDAR</a>: Load-Acquire Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldarb.html">LDARB</a>: Load-Acquire Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldarh.html">LDARH</a>: Load-Acquire Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldaxp.html">LDAXP</a>: Load-Acquire Exclusive Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldaxr.html">LDAXR</a>: Load-Acquire Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldaxrb.html">LDAXRB</a>: Load-Acquire Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldaxrh.html">LDAXRH</a>: Load-Acquire Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>: Atomic bit clear on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclr.html">LDCLRA, LDCLRAL, LDCLRL</a>: Atomic bit clear on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclrb.html">LDCLRAB, LDCLRALB, LDCLRLB</a>: Atomic bit clear on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclrh.html">LDCLRAH, LDCLRALH, LDCLRLH</a>: Atomic bit clear on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclr.html">LDCLRAL, LDCLRL</a>: Atomic bit clear on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, LDCLRAB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclrb.html">LDCLRALB, LDCLRLB</a>: Atomic bit clear on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, LDCLRAH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclrh.html">LDCLRALH, LDCLRLH</a>: Atomic bit clear on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>: Atomic bit clear on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>: Atomic bit clear on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclr.html">LDCLRL</a>: Atomic bit clear on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclrb.html">LDCLRLB</a>: Atomic bit clear on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldclrh.html">LDCLRLH</a>: Atomic bit clear on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>: Atomic exclusive OR on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeor.html">LDEORA, LDEORAL, LDEORL</a>: Atomic exclusive OR on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeorb.html">LDEORAB, LDEORALB, LDEORLB</a>: Atomic exclusive OR on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeorh.html">LDEORAH, LDEORALH, LDEORLH</a>: Atomic exclusive OR on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeor.html">LDEORAL, LDEORL</a>: Atomic exclusive OR on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, LDEORAB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeorb.html">LDEORALB, LDEORLB</a>: Atomic exclusive OR on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, LDEORAH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeorh.html">LDEORALH, LDEORLH</a>: Atomic exclusive OR on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>: Atomic exclusive OR on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>: Atomic exclusive OR on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeor.html">LDEORL</a>: Atomic exclusive OR on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeorb.html">LDEORLB</a>: Atomic exclusive OR on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldeorh.html">LDEORLH</a>: Atomic exclusive OR on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldlar.html">LDLAR</a>: Load LOAcquire Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldlarb.html">LDLARB</a>: Load LOAcquire Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldlarh.html">LDLARH</a>: Load LOAcquire Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>: Load Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldnp_gen.html">LDNP</a>: Load Pair of Registers, with non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>: Load Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldp_gen.html">LDP</a>: Load Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldpsw.html">LDPSW</a>: Load Pair of Registers Signed Word.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldr_imm_gen.html">LDR (immediate)</a>: Load Register (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldr_lit_gen.html">LDR (literal)</a>: Load Register (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldr_reg_gen.html">LDR (register)</a>: Load Register (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrb_imm.html">LDRB (immediate)</a>: Load Register Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrb_reg.html">LDRB (register)</a>: Load Register Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrh_imm.html">LDRH (immediate)</a>: Load Register Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrh_reg.html">LDRH (register)</a>: Load Register Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrsb_imm.html">LDRSB (immediate)</a>: Load Register Signed Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrsb_reg.html">LDRSB (register)</a>: Load Register Signed Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrsh_imm.html">LDRSH (immediate)</a>: Load Register Signed Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrsh_reg.html">LDRSH (register)</a>: Load Register Signed Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrsw_imm.html">LDRSW (immediate)</a>: Load Register Signed Word (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrsw_lit.html">LDRSW (literal)</a>: Load Register Signed Word (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldrsw_reg.html">LDRSW (register)</a>: Load Register Signed Word (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>: Atomic bit set on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, </a></p></div><div class="permindex-right"><p class="right"><a href="ldset.html">LDSETA, LDSETAL, LDSETL</a>: Atomic bit set on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsetb.html">LDSETAB, LDSETALB, LDSETLB</a>: Atomic bit set on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldseth.html">LDSETAH, LDSETALH, LDSETLH</a>: Atomic bit set on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, </a></p></div><div class="permindex-right"><p class="right"><a href="ldset.html">LDSETAL, LDSETL</a>: Atomic bit set on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, LDSETAB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsetb.html">LDSETALB, LDSETLB</a>: Atomic bit set on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, LDSETAH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldseth.html">LDSETALH, LDSETLH</a>: Atomic bit set on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>: Atomic bit set on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>: Atomic bit set on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, LDSETAL, </a></p></div><div class="permindex-right"><p class="right"><a href="ldset.html">LDSETL</a>: Atomic bit set on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsetb.html">LDSETLB</a>: Atomic bit set on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldseth.html">LDSETLH</a>: Atomic bit set on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>: Atomic signed maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmax.html">LDSMAXA, LDSMAXAL, LDSMAXL</a>: Atomic signed maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmaxb.html">LDSMAXAB, LDSMAXALB, LDSMAXLB</a>: Atomic signed maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmaxh.html">LDSMAXAH, LDSMAXALH, LDSMAXLH</a>: Atomic signed maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmax.html">LDSMAXAL, LDSMAXL</a>: Atomic signed maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmaxb.html">LDSMAXALB, LDSMAXLB</a>: Atomic signed maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmaxh.html">LDSMAXALH, LDSMAXLH</a>: Atomic signed maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>: Atomic signed maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>: Atomic signed maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmax.html">LDSMAXL</a>: Atomic signed maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmaxb.html">LDSMAXLB</a>: Atomic signed maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmaxh.html">LDSMAXLH</a>: Atomic signed maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>: Atomic signed minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmin.html">LDSMINA, LDSMINAL, LDSMINL</a>: Atomic signed minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsminb.html">LDSMINAB, LDSMINALB, LDSMINLB</a>: Atomic signed minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsminh.html">LDSMINAH, LDSMINALH, LDSMINLH</a>: Atomic signed minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmin.html">LDSMINAL, LDSMINL</a>: Atomic signed minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, LDSMINAB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsminb.html">LDSMINALB, LDSMINLB</a>: Atomic signed minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, LDSMINAH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsminh.html">LDSMINALH, LDSMINLH</a>: Atomic signed minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>: Atomic signed minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>: Atomic signed minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsmin.html">LDSMINL</a>: Atomic signed minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsminb.html">LDSMINLB</a>: Atomic signed minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldsminh.html">LDSMINLH</a>: Atomic signed minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldtr.html">LDTR</a>: Load Register (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldtrb.html">LDTRB</a>: Load Register Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldtrh.html">LDTRH</a>: Load Register Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldtrsb.html">LDTRSB</a>: Load Register Signed Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldtrsh.html">LDTRSH</a>: Load Register Signed Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldtrsw.html">LDTRSW</a>: Load Register Signed Word (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>: Atomic unsigned maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumax.html">LDUMAXA, LDUMAXAL, LDUMAXL</a>: Atomic unsigned maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumaxb.html">LDUMAXAB, LDUMAXALB, LDUMAXLB</a>: Atomic unsigned maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumaxh.html">LDUMAXAH, LDUMAXALH, LDUMAXLH</a>: Atomic unsigned maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumax.html">LDUMAXAL, LDUMAXL</a>: Atomic unsigned maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumaxb.html">LDUMAXALB, LDUMAXLB</a>: Atomic unsigned maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumaxh.html">LDUMAXALH, LDUMAXLH</a>: Atomic unsigned maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>: Atomic unsigned maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>: Atomic unsigned maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumax.html">LDUMAXL</a>: Atomic unsigned maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumaxb.html">LDUMAXLB</a>: Atomic unsigned maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumaxh.html">LDUMAXLH</a>: Atomic unsigned maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>: Atomic unsigned minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumin.html">LDUMINA, LDUMINAL, LDUMINL</a>: Atomic unsigned minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, </a></p></div><div class="permindex-right"><p class="right"><a href="lduminb.html">LDUMINAB, LDUMINALB, LDUMINLB</a>: Atomic unsigned minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, </a></p></div><div class="permindex-right"><p class="right"><a href="lduminh.html">LDUMINAH, LDUMINALH, LDUMINLH</a>: Atomic unsigned minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumin.html">LDUMINAL, LDUMINL</a>: Atomic unsigned minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, LDUMINAB, </a></p></div><div class="permindex-right"><p class="right"><a href="lduminb.html">LDUMINALB, LDUMINLB</a>: Atomic unsigned minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, LDUMINAH, </a></p></div><div class="permindex-right"><p class="right"><a href="lduminh.html">LDUMINALH, LDUMINLH</a>: Atomic unsigned minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>: Atomic unsigned minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>: Atomic unsigned minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, </a></p></div><div class="permindex-right"><p class="right"><a href="ldumin.html">LDUMINL</a>: Atomic unsigned minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, </a></p></div><div class="permindex-right"><p class="right"><a href="lduminb.html">LDUMINLB</a>: Atomic unsigned minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, </a></p></div><div class="permindex-right"><p class="right"><a href="lduminh.html">LDUMINLH</a>: Atomic unsigned minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldur_gen.html">LDUR</a>: Load Register (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldurb.html">LDURB</a>: Load Register Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldurh.html">LDURH</a>: Load Register Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldursb.html">LDURSB</a>: Load Register Signed Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldursh.html">LDURSH</a>: Load Register Signed Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldursw.html">LDURSW</a>: Load Register Signed Word (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldxp.html">LDXP</a>: Load Exclusive Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldxr.html">LDXR</a>: Load Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldxrb.html">LDXRB</a>: Load Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ldxrh.html">LDXRH</a>: Load Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_advsimd.html">CLS (vector)</a>: Count </p></div><div class="permindex-right"><p class="right">Leading Sign bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_int.html">CLS</a>: Count </p></div><div class="permindex-right"><p class="right">leading sign bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_advsimd.html">CLZ (vector)</a>: Count </p></div><div class="permindex-right"><p class="right">Leading Zero bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_int.html">CLZ</a>: Count </p></div><div class="permindex-right"><p class="right">leading zero bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: Bitfield Clear, </p></div><div class="permindex-right"><p class="right">leaving other bits unchanged: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shl_advsimd.html">SHL</a>: Shift </p></div><div class="permindex-right"><p class="right">Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_imm.html">SQSHL (immediate)</a>: Signed saturating Shift </p></div><div class="permindex-right"><p class="right">Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_imm.html">UQSHL (immediate)</a>: Unsigned saturating Shift </p></div><div class="permindex-right"><p class="right">Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_ubfm.html">LSL (immediate)</a>: Logical Shift </p></div><div class="permindex-right"><p class="right">Left (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshl_advsimd.html">SQRSHL</a>: Signed saturating Rounding Shift </p></div><div class="permindex-right"><p class="right">Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a>: Signed saturating Shift </p></div><div class="permindex-right"><p class="right">Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshl_advsimd.html">SRSHL</a>: Signed Rounding Shift </p></div><div class="permindex-right"><p class="right">Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshl_advsimd.html">SSHL</a>: Signed Shift </p></div><div class="permindex-right"><p class="right">Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshl_advsimd.html">UQRSHL</a>: Unsigned saturating Rounding Shift </p></div><div class="permindex-right"><p class="right">Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a>: Unsigned saturating Shift </p></div><div class="permindex-right"><p class="right">Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshl_advsimd.html">URSHL</a>: Unsigned Rounding Shift </p></div><div class="permindex-right"><p class="right">Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushl_advsimd.html">USHL</a>: Unsigned Shift </p></div><div class="permindex-right"><p class="right">Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_lslv.html">LSL (register)</a>: Logical Shift </p></div><div class="permindex-right"><p class="right">Left (register): an alias of LSLV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sli_advsimd.html">SLI</a>: Shift </p></div><div class="permindex-right"><p class="right">Left and Insert (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shll_advsimd.html">SHLL, SHLL2</a>: Shift </p></div><div class="permindex-right"><p class="right">Left Long (by element size).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshll_advsimd.html">SSHLL, SSHLL2</a>: Signed Shift </p></div><div class="permindex-right"><p class="right">Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushll_advsimd.html">USHLL, USHLL2</a>: Unsigned Shift </p></div><div class="permindex-right"><p class="right">Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshlu_advsimd.html">SQSHLU</a>: Signed saturating Shift </p></div><div class="permindex-right"><p class="right">Left Unsigned (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lslv.html">LSLV</a>: Logical Shift </p></div><div class="permindex-right"><p class="right">Left Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmle_advsimd.html">CMLE (zero)</a>: Compare signed </p></div><div class="permindex-right"><p class="right">Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmle_advsimd.html">FCMLE (zero)</a>: Floating-point Compare </p></div><div class="permindex-right"><p class="right">Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmlt_advsimd.html">CMLT (zero)</a>: Compare signed </p></div><div class="permindex-right"><p class="right">Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmlt_advsimd.html">FCMLT (zero)</a>: Floating-point Compare </p></div><div class="permindex-right"><p class="right">Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="blr.html">BLR</a>: Branch with </p></div><div class="permindex-right"><p class="right">Link to Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bl.html">BL</a>: Branch with </p></div><div class="permindex-right"><p class="right">Link.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_gen.html">LDR (literal)</a>: Load Register (</p></div><div class="permindex-right"><p class="right">literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (PC-relative </p></div><div class="permindex-right"><p class="right">literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_lit.html">LDRSW (literal)</a>: Load Register Signed Word (</p></div><div class="permindex-right"><p class="right">literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_lit.html">PRFM (literal)</a>: Prefetch Memory (</p></div><div class="permindex-right"><p class="right">literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_gen.html">LDR (</a></p></div><div class="permindex-right"><p class="right"><a href="ldr_lit_gen.html">literal)</a>: Load Register (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_lit.html">LDRSW (</a></p></div><div class="permindex-right"><p class="right"><a href="ldrsw_lit.html">literal)</a>: Load Register Signed Word (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_lit.html">PRFM (</a></p></div><div class="permindex-right"><p class="right"><a href="prfm_lit.html">literal)</a>: Prefetch Memory (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (</a></p></div><div class="permindex-right"><p class="right"><a href="ldr_lit_fpsimd.html">literal, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxp.html">LDXP</a>: </p></div><div class="permindex-right"><p class="right">Load Exclusive Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxrb.html">LDXRB</a>: </p></div><div class="permindex-right"><p class="right">Load Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxrh.html">LDXRH</a>: </p></div><div class="permindex-right"><p class="right">Load Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxr.html">LDXR</a>: </p></div><div class="permindex-right"><p class="right">Load Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlarb.html">LDLARB</a>: </p></div><div class="permindex-right"><p class="right">Load LOAcquire Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlarh.html">LDLARH</a>: </p></div><div class="permindex-right"><p class="right">Load LOAcquire Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlar.html">LDLAR</a>: </p></div><div class="permindex-right"><p class="right">Load LOAcquire Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a>: </p></div><div class="permindex-right"><p class="right">Load multiple 2-element structures to two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a>: </p></div><div class="permindex-right"><p class="right">Load multiple 3-element structures to three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a>: </p></div><div class="permindex-right"><p class="right">Load multiple 4-element structures to four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: </p></div><div class="permindex-right"><p class="right">Load multiple single-element structures to one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: </p></div><div class="permindex-right"><p class="right">Load one single-element structure and Replicate to all lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: </p></div><div class="permindex-right"><p class="right">Load one single-element structure to one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldpsw.html">LDPSW</a>: </p></div><div class="permindex-right"><p class="right">Load Pair of Registers Signed Word.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_gen.html">LDNP</a>: </p></div><div class="permindex-right"><p class="right">Load Pair of Registers, with non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_gen.html">LDP</a>: </p></div><div class="permindex-right"><p class="right">Load Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Load Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Load Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_gen.html">LDR (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Load Register (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_gen.html">LDR (literal)</a>: </p></div><div class="permindex-right"><p class="right">Load Register (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_gen.html">LDR (register)</a>: </p></div><div class="permindex-right"><p class="right">Load Register (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtr.html">LDTR</a>: </p></div><div class="permindex-right"><p class="right">Load Register (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_gen.html">LDUR</a>: </p></div><div class="permindex-right"><p class="right">Load Register (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrb_imm.html">LDRB (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrb_reg.html">LDRB (register)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrb.html">LDTRB</a>: </p></div><div class="permindex-right"><p class="right">Load Register Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldurb.html">LDURB</a>: </p></div><div class="permindex-right"><p class="right">Load Register Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrh_imm.html">LDRH (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrh_reg.html">LDRH (register)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrh.html">LDTRH</a>: </p></div><div class="permindex-right"><p class="right">Load Register Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldurh.html">LDURH</a>: </p></div><div class="permindex-right"><p class="right">Load Register Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_imm.html">LDRSB (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_reg.html">LDRSB (register)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsb.html">LDTRSB</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursb.html">LDURSB</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_imm.html">LDRSH (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_reg.html">LDRSH (register)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsh.html">LDTRSH</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursh.html">LDURSH</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_imm.html">LDRSW (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Word (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_lit.html">LDRSW (literal)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Word (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_reg.html">LDRSW (register)</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Word (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsw.html">LDTRSW</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Word (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursw.html">LDURSW</a>: </p></div><div class="permindex-right"><p class="right">Load Register Signed Word (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Load SIMD&amp;FP Register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Load SIMD&amp;FP Register (PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Load SIMD&amp;FP Register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Load SIMD&amp;FP Register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2r_advsimd.html">LD2R</a>: </p></div><div class="permindex-right"><p class="right">Load single 2-element structure and Replicate to all lanes of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>: </p></div><div class="permindex-right"><p class="right">Load single 2-element structure to one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3r_advsimd.html">LD3R</a>: </p></div><div class="permindex-right"><p class="right">Load single 3-element structure and Replicate to all lanes of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>: </p></div><div class="permindex-right"><p class="right">Load single 3-element structure to one lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4r_advsimd.html">LD4R</a>: </p></div><div class="permindex-right"><p class="right">Load single 4-element structure and Replicate to all lanes of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>: </p></div><div class="permindex-right"><p class="right">Load single 4-element structure to one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxp.html">LDAXP</a>: </p></div><div class="permindex-right"><p class="right">Load-Acquire Exclusive Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrb.html">LDAXRB</a>: </p></div><div class="permindex-right"><p class="right">Load-Acquire Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrh.html">LDAXRH</a>: </p></div><div class="permindex-right"><p class="right">Load-Acquire Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxr.html">LDAXR</a>: </p></div><div class="permindex-right"><p class="right">Load-Acquire Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldarb.html">LDARB</a>: </p></div><div class="permindex-right"><p class="right">Load-Acquire Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldarh.html">LDARH</a>: </p></div><div class="permindex-right"><p class="right">Load-Acquire Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldar.html">LDAR</a>: </p></div><div class="permindex-right"><p class="right">Load-Acquire Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sevl.html">SEVL</a>: Send Event </p></div><div class="permindex-right"><p class="right">Local.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_ubfm.html">LSL (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Logical Shift Left (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_lslv.html">LSL (register)</a>: </p></div><div class="permindex-right"><p class="right">Logical Shift Left (register): an alias of LSLV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lslv.html">LSLV</a>: </p></div><div class="permindex-right"><p class="right">Logical Shift Left Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_ubfm.html">LSR (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Logical Shift Right (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_lsrv.html">LSR (register)</a>: </p></div><div class="permindex-right"><p class="right">Logical Shift Right (register): an alias of LSRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsrv.html">LSRV</a>: </p></div><div class="permindex-right"><p class="right">Logical Shift Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shll_advsimd.html">SHLL, SHLL2</a>: Shift Left </p></div><div class="permindex-right"><p class="right">Long (by element size).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a>: Signed saturating Doubling Multiply-Add </p></div><div class="permindex-right"><p class="right">Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a>: Signed saturating Doubling Multiply-Subtract </p></div><div class="permindex-right"><p class="right">Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a>: Signed saturating Doubling Multiply </p></div><div class="permindex-right"><p class="right">Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshll_advsimd.html">SSHLL, SSHLL2</a>: Signed Shift Left </p></div><div class="permindex-right"><p class="right">Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushll_advsimd.html">USHLL, USHLL2</a>: Unsigned Shift Left </p></div><div class="permindex-right"><p class="right">Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a>: Floating-point Convert to higher precision </p></div><div class="permindex-right"><p class="right">Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddl_advsimd.html">SADDL, SADDL2</a>: Signed Add </p></div><div class="permindex-right"><p class="right">Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_vec.html">SMLAL, SMLAL2 (vector)</a>: Signed Multiply-Add </p></div><div class="permindex-right"><p class="right">Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_vec.html">SMLSL, SMLSL2 (vector)</a>: Signed Multiply-Subtract </p></div><div class="permindex-right"><p class="right">Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_vec.html">SMULL, SMULL2 (vector)</a>: Signed Multiply </p></div><div class="permindex-right"><p class="right">Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddl_advsimd.html">UADDL, UADDL2</a>: Unsigned Add </p></div><div class="permindex-right"><p class="right">Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_vec.html">UMLAL, UMLAL2 (vector)</a>: Unsigned Multiply-Add </p></div><div class="permindex-right"><p class="right">Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_vec.html">UMLSL, UMLSL2 (vector)</a>: Unsigned Multiply-Subtract </p></div><div class="permindex-right"><p class="right">Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_vec.html">UMULL, UMULL2 (vector)</a>: Unsigned Multiply </p></div><div class="permindex-right"><p class="right">long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by element)</a>: Signed Multiply-Add </p></div><div class="permindex-right"><p class="right">Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by element)</a>: Signed Multiply-Subtract </p></div><div class="permindex-right"><p class="right">Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_elt.html">SMULL, SMULL2 (by element)</a>: Signed Multiply </p></div><div class="permindex-right"><p class="right">Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by element)</a>: Unsigned Multiply-Add </p></div><div class="permindex-right"><p class="right">Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by element)</a>: Unsigned Multiply-Subtract </p></div><div class="permindex-right"><p class="right">Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_elt.html">UMULL, UMULL2 (by element)</a>: Unsigned Multiply </p></div><div class="permindex-right"><p class="right">Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlv_advsimd.html">SADDLV</a>: Signed Add </p></div><div class="permindex-right"><p class="right">Long across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlv_advsimd.html">UADDLV</a>: Unsigned sum </p></div><div class="permindex-right"><p class="right">Long across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sadalp_advsimd.html">SADALP</a>: Signed Add and Accumulate </p></div><div class="permindex-right"><p class="right">Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlp_advsimd.html">SADDLP</a>: Signed Add </p></div><div class="permindex-right"><p class="right">Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uadalp_advsimd.html">UADALP</a>: Unsigned Add and Accumulate </p></div><div class="permindex-right"><p class="right">Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlp_advsimd.html">UADDLP</a>: Unsigned Add </p></div><div class="permindex-right"><p class="right">Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="pmull_advsimd.html">PMULL, PMULL2</a>: Polynomial Multiply </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabal_advsimd.html">SABAL, SABAL2</a>: Signed Absolute difference and Accumulate </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabdl_advsimd.html">SABDL, SABDL2</a>: Signed Absolute Difference </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaddl.html">SMADDL</a>: Signed Multiply-Add </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smsubl.html">SMSUBL</a>: Signed Multiply-Subtract </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a>: Signed saturating Doubling Multiply-Add </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a>: Signed saturating Doubling Multiply-Subtract </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (vector)</a>: Signed saturating Doubling Multiply </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssubl_advsimd.html">SSUBL, SSUBL2</a>: Signed Subtract </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabal_advsimd.html">UABAL, UABAL2</a>: Unsigned Absolute difference and Accumulate </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabdl_advsimd.html">UABDL, UABDL2</a>: Unsigned Absolute Difference </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaddl.html">UMADDL</a>: Unsigned Multiply-Add </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umsubl.html">UMSUBL</a>: Unsigned Multiply-Subtract </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usubl_advsimd.html">USUBL, USUBL2</a>: Unsigned Subtract </p></div><div class="permindex-right"><p class="right">Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_smaddl.html">SMULL</a>: Signed Multiply </p></div><div class="permindex-right"><p class="right">Long: an alias of SMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smnegl_smsubl.html">SMNEGL</a>: Signed Multiply-Negate </p></div><div class="permindex-right"><p class="right">Long: an alias of SMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtl_sshll_advsimd.html">SXTL, SXTL2</a>: Signed extend </p></div><div class="permindex-right"><p class="right">Long: an alias of SSHLL, SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_umaddl.html">UMULL</a>: Unsigned Multiply </p></div><div class="permindex-right"><p class="right">Long: an alias of UMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umnegl_umsubl.html">UMNEGL</a>: Unsigned Multiply-Negate </p></div><div class="permindex-right"><p class="right">Long: an alias of UMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtl_ushll_advsimd.html">UXTL, UXTL2</a>: Unsigned extend </p></div><div class="permindex-right"><p class="right">Long: an alias of USHLL, USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbx_advsimd.html">TBX</a>: Table vector </p></div><div class="permindex-right"><p class="right">lookup extension.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbl_advsimd.html">TBL</a>: Table vector </p></div><div class="permindex-right"><p class="right">Lookup.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfxil_bfm.html">BFXIL</a>: Bitfield extract and insert at </p></div><div class="permindex-right"><p class="right">low end: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">lower precision Narrow (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">lower precision Narrow, rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="lsl_ubfm.html">LSL (immediate)</a>: Logical Shift Left (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="lsl_lslv.html">LSL (register)</a>: Logical Shift Left (register): an alias of LSLV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_lslv.html">LSL (register)</a>: Logical Shift Left (register): an alias of </p></div><div class="permindex-right"><p class="right">LSLV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="lslv.html">LSLV</a>: Logical Shift Left Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="lsr_ubfm.html">LSR (immediate)</a>: Logical Shift Right (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="lsr_lsrv.html">LSR (register)</a>: Logical Shift Right (register): an alias of LSRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_lsrv.html">LSR (register)</a>: Logical Shift Right (register): an alias of </p></div><div class="permindex-right"><p class="right">LSRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="lsrv.html">LSRV</a>: Logical Shift Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_madd.html">MUL</a>: Multiply: an alias of </p></div><div class="permindex-right"><a id="M" name="M"><p class="right">MADD.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="madd.html">MADD</a>: Multiply-Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1m_advsimd.html">SHA1M</a>: SHA1 hash update (</p></div><div class="permindex-right"><p class="right">majority).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csetm_csinv.html">CSETM</a>: Conditional Set </p></div><div class="permindex-right"><p class="right">Mask: an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_float.html">FMAX (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_advsimd.html">FMAX (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smax_advsimd.html">SMAX</a>: Signed </p></div><div class="permindex-right"><p class="right">Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umax_advsimd.html">UMAX</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxv_advsimd.html">FMAXV</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaxv_advsimd.html">SMAXV</a>: Signed </p></div><div class="permindex-right"><p class="right">Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaxv_advsimd.html">UMAXV</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_advsimd.html">FMAXNM (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_vec.html">FMAXP (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Maximum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaxp_advsimd.html">SMAXP</a>: Signed </p></div><div class="permindex-right"><p class="right">Maximum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaxp_advsimd.html">UMAXP</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Maximum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_imm.html">PRFM (immediate)</a>: Prefetch </p></div><div class="permindex-right"><p class="right">Memory (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_lit.html">PRFM (literal)</a>: Prefetch </p></div><div class="permindex-right"><p class="right">Memory (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_reg.html">PRFM (register)</a>: Prefetch </p></div><div class="permindex-right"><p class="right">Memory (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfum.html">PRFM (unscaled offset)</a>: Prefetch </p></div><div class="permindex-right"><p class="right">Memory (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dmb.html">DMB</a>: Data </p></div><div class="permindex-right"><p class="right">Memory Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, STADDL</a>: Atomic add on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddb.html">STADDB, STADDLB</a>: Atomic add on byte in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddh.html">STADDH, STADDLH</a>: Atomic add on halfword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: Atomic bit clear on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, STCLRLB</a>: Atomic bit clear on byte in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, STCLRLH</a>: Atomic bit clear on halfword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: Atomic exclusive OR on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, STEORLB</a>: Atomic exclusive OR on byte in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, STEORLH</a>: Atomic exclusive OR on halfword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: Atomic bit set on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, STSETLB</a>: Atomic bit set on byte in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, STSETLH</a>: Atomic bit set on halfword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic signed maximum on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: Atomic signed maximum on byte in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: Atomic signed maximum on halfword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic signed minimum on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, STSMINLB</a>: Atomic signed minimum on byte in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, STSMINLH</a>: Atomic signed minimum on halfword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic unsigned maximum on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: Atomic unsigned maximum on byte in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: Atomic unsigned maximum on halfword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic unsigned minimum on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, STUMINLB</a>: Atomic unsigned minimum on byte in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, STUMINLH</a>: Atomic unsigned minimum on halfword in </p></div><div class="permindex-right"><p class="right">memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cas.html">CAS, CASA, CASAL, CASL</a>: Compare and Swap word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>: Compare and Swap byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>: Compare and Swap halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>: Compare and Swap Pair of words or doublewords in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>: Atomic add on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>: Atomic add on byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>: Atomic add on halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>: Atomic bit clear on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>: Atomic bit clear on byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>: Atomic bit clear on halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>: Atomic exclusive OR on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>: Atomic exclusive OR on byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>: Atomic exclusive OR on halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>: Atomic bit set on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>: Atomic bit set on byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>: Atomic bit set on halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>: Atomic signed maximum on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>: Atomic signed maximum on byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>: Atomic signed maximum on halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>: Atomic signed minimum on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>: Atomic signed minimum on byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>: Atomic signed minimum on halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>: Atomic unsigned maximum on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>: Atomic unsigned maximum on byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>: Atomic unsigned maximum on halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>: Atomic unsigned minimum on word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>: Atomic unsigned minimum on byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>: Atomic unsigned minimum on halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>: Swap word or doubleword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swpb.html">SWPB, SWPAB, SWPALB, SWPLB</a>: Swap byte in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swph.html">SWPH, SWPAH, SWPALH, SWPLH</a>: Swap halfword in </p></div><div class="permindex-right"><p class="right">memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_float.html">FMIN (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_advsimd.html">FMIN (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smin_advsimd.html">SMIN</a>: Signed </p></div><div class="permindex-right"><p class="right">Minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umin_advsimd.html">UMIN</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminv_advsimd.html">FMINV</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sminv_advsimd.html">SMINV</a>: Signed </p></div><div class="permindex-right"><p class="right">Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uminv_advsimd.html">UMINV</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_float.html">FMINNM (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_advsimd.html">FMINNM (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmv_advsimd.html">FMINNMV</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, STSMINLB</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, STUMINLB</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, STSMINLH</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, STUMINLH</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>: Atomic signed </p></div><div class="permindex-right"><p class="right">minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>: Atomic unsigned </p></div><div class="permindex-right"><p class="right">minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_vec.html">FMINP (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Minimum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sminp_advsimd.html">SMINP</a>: Signed </p></div><div class="permindex-right"><p class="right">Minimum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uminp_advsimd.html">UMINP</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Minimum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point Convert to Signed integer, rounding toward </p></div><div class="permindex-right"><p class="right">Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward </p></div><div class="permindex-right"><p class="right">Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (scalar)</a>: Floating-point Round to Integral, toward </p></div><div class="permindex-right"><p class="right">Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point Convert to Signed integer, rounding toward </p></div><div class="permindex-right"><p class="right">Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point Convert to Unsigned integer, rounding toward </p></div><div class="permindex-right"><p class="right">Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (vector)</a>: Floating-point Round to Integral, toward </p></div><div class="permindex-right"><p class="right">Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesimc_advsimd.html">AESIMC</a>: AES inverse </p></div><div class="permindex-right"><p class="right">mix columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesmc_advsimd.html">AESMC</a>: AES </p></div><div class="permindex-right"><p class="right">mix columns.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mla_advsimd_elt.html">MLA (by element)</a>: Multiply-Add to accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mla_advsimd_vec.html">MLA (vector)</a>: Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mls_advsimd_elt.html">MLS (by element)</a>: Multiply-Subtract from accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mls_advsimd_vec.html">MLS (vector)</a>: Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mneg_msub.html">MNEG</a>: Multiply-Negate: an alias of MSUB.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-point Round to Integral, using current rounding </p></div><div class="permindex-right"><p class="right">mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point Round to Integral exact, using current rounding </p></div><div class="permindex-right"><p class="right">mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-point Round to Integral, using current rounding </p></div><div class="permindex-right"><p class="right">mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point Round to Integral exact, using current rounding </p></div><div class="permindex-right"><p class="right">mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smc.html">SMC</a>: Secure </p></div><div class="permindex-right"><p class="right">Monitor Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_orr_log_imm.html">MOV (bitmask immediate)</a>: Move (bitmask immediate): an alias of ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector element to another vector element: an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move general-purpose register to a vector element: an alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_movn.html">MOV (inverted wide immediate)</a>: Move (inverted wide immediate): an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_orr_log_shift.html">MOV (register)</a>: Move (register): an alias of ORR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: Move vector element to scalar: an alias of DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_umov_advsimd.html">MOV (to general)</a>: Move vector element to general-purpose register: an alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: Move between register and stack pointer: an alias of ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_orr_advsimd_reg.html">MOV (vector)</a>: Move vector: an alias of ORR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mov_movz.html">MOV (wide immediate)</a>: Move (wide immediate): an alias of MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (bitmask immediate)</a>: </p></div><div class="permindex-right"><p class="right">Move (bitmask immediate): an alias of ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted wide immediate)</a>: </p></div><div class="permindex-right"><p class="right">Move (inverted wide immediate): an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_shift.html">MOV (register)</a>: </p></div><div class="permindex-right"><p class="right">Move (register): an alias of ORR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movz.html">MOV (wide immediate)</a>: </p></div><div class="permindex-right"><p class="right">Move (wide immediate): an alias of MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: </p></div><div class="permindex-right"><p class="right">Move between register and stack pointer: an alias of ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: </p></div><div class="permindex-right"><p class="right">Move general-purpose register to a vector element: an alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_reg.html">MSR (register)</a>: </p></div><div class="permindex-right"><p class="right">Move general-purpose register to System Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">move immediate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">move immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movi_advsimd.html">MOVI</a>: </p></div><div class="permindex-right"><p class="right">Move Immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_imm.html">MSR (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Move immediate value to Special Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvni_advsimd.html">MVNI</a>: </p></div><div class="permindex-right"><p class="right">Move inverted Immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float.html">FMOV (register)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Move register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mrs.html">MRS</a>: </p></div><div class="permindex-right"><p class="right">Move System Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_gen.html">FMOV (general)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Move to or from general-purpose register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: </p></div><div class="permindex-right"><p class="right">Move vector element to another vector element: an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smov_advsimd.html">SMOV</a>: Signed </p></div><div class="permindex-right"><p class="right">Move vector element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umov_advsimd.html">UMOV</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Move vector element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to general)</a>: </p></div><div class="permindex-right"><p class="right">Move vector element to general-purpose register: an alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: </p></div><div class="permindex-right"><p class="right">Move vector element to scalar: an alias of DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_advsimd_reg.html">MOV (vector)</a>: </p></div><div class="permindex-right"><p class="right">Move vector: an alias of ORR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movk.html">MOVK</a>: </p></div><div class="permindex-right"><p class="right">Move wide with keep.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movn.html">MOVN</a>: </p></div><div class="permindex-right"><p class="right">Move wide with NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movz.html">MOVZ</a>: </p></div><div class="permindex-right"><p class="right">Move wide with zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfm.html">BFM</a>: Bitfield </p></div><div class="permindex-right"><p class="right">Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfm.html">SBFM</a>: Signed Bitfield </p></div><div class="permindex-right"><p class="right">Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfm.html">UBFM</a>: Unsigned Bitfield </p></div><div class="permindex-right"><p class="right">Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="movi_advsimd.html">MOVI</a>: Move Immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="movk.html">MOVK</a>: Move wide with keep.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted wide immediate)</a>: Move (inverted wide immediate): an alias of </p></div><div class="permindex-right"><p class="right">MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="movn.html">MOVN</a>: Move wide with NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movz.html">MOV (wide immediate)</a>: Move (wide immediate): an alias of </p></div><div class="permindex-right"><p class="right">MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="movz.html">MOVZ</a>: Move wide with zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mrs.html">MRS</a>: Move System Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="msr_imm.html">MSR (immediate)</a>: Move immediate value to Special Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="msr_reg.html">MSR (register)</a>: Move general-purpose register to System Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mneg_msub.html">MNEG</a>: Multiply-Negate: an alias of </p></div><div class="permindex-right"><p class="right">MSUB.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="msub.html">MSUB</a>: Multiply-Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mul_advsimd_elt.html">MUL (by element)</a>: Multiply (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mul_advsimd_vec.html">MUL (vector)</a>: Multiply (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mul_madd.html">MUL</a>: Multiply: an alias of MADD.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a>: Store </p></div><div class="permindex-right"><p class="right">multiple 2-element structures from two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a>: Load </p></div><div class="permindex-right"><p class="right">multiple 2-element structures to two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a>: Store </p></div><div class="permindex-right"><p class="right">multiple 3-element structures from three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a>: Load </p></div><div class="permindex-right"><p class="right">multiple 3-element structures to three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a>: Store </p></div><div class="permindex-right"><p class="right">multiple 4-element structures from four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a>: Load </p></div><div class="permindex-right"><p class="right">multiple 4-element structures to four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store </p></div><div class="permindex-right"><p class="right">multiple single-element structures from one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load </p></div><div class="permindex-right"><p class="right">multiple single-element structures to one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_mult.html">LD2 (</a></p></div><div class="permindex-right"><p class="right"><a href="ld2_advsimd_mult.html">multiple structures)</a>: Load multiple 2-element structures to two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_mult.html">LD3 (</a></p></div><div class="permindex-right"><p class="right"><a href="ld3_advsimd_mult.html">multiple structures)</a>: Load multiple 3-element structures to three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_mult.html">LD4 (</a></p></div><div class="permindex-right"><p class="right"><a href="ld4_advsimd_mult.html">multiple structures)</a>: Load multiple 4-element structures to four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (</a></p></div><div class="permindex-right"><p class="right"><a href="ld1_advsimd_mult.html">multiple structures)</a>: Load multiple single-element structures to one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_mult.html">ST2 (</a></p></div><div class="permindex-right"><p class="right"><a href="st2_advsimd_mult.html">multiple structures)</a>: Store multiple 2-element structures from two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_mult.html">ST3 (</a></p></div><div class="permindex-right"><p class="right"><a href="st3_advsimd_mult.html">multiple structures)</a>: Store multiple 3-element structures from three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_mult.html">ST4 (</a></p></div><div class="permindex-right"><p class="right"><a href="st4_advsimd_mult.html">multiple structures)</a>: Store multiple 4-element structures from four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (</a></p></div><div class="permindex-right"><p class="right"><a href="st1_advsimd_mult.html">multiple structures)</a>: Store multiple single-element structures from one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Multiply (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_float.html">FMUL (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Multiply (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_vec.html">FMUL (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Multiply (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_advsimd_vec.html">MUL (vector)</a>: </p></div><div class="permindex-right"><p class="right">Multiply (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_advsimd_elt.html">MUL (by element)</a>: </p></div><div class="permindex-right"><p class="right">Multiply (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating Rounding Doubling </p></div><div class="permindex-right"><p class="right">Multiply Accumulate returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating Rounding Doubling </p></div><div class="permindex-right"><p class="right">Multiply Accumulate returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Multiply extended (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_vec.html">FMULX</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Multiply extended.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smulh.html">SMULH</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply High.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umulh.html">UMULH</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply High.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a>: Signed saturating Doubling </p></div><div class="permindex-right"><p class="right">Multiply Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_vec.html">SMULL, SMULL2 (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_vec.html">UMULL, UMULL2 (vector)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_elt.html">SMULL, SMULL2 (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_elt.html">UMULL, UMULL2 (by element)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="pmull_advsimd.html">PMULL, PMULL2</a>: Polynomial </p></div><div class="permindex-right"><p class="right">Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (vector)</a>: Signed saturating Doubling </p></div><div class="permindex-right"><p class="right">Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_smaddl.html">SMULL</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply Long: an alias of SMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_umaddl.html">UMULL</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply Long: an alias of UMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: Signed saturating Doubling </p></div><div class="permindex-right"><p class="right">Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed saturating Rounding Doubling </p></div><div class="permindex-right"><p class="right">Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a>: Signed saturating Doubling </p></div><div class="permindex-right"><p class="right">Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: Signed saturating Rounding Doubling </p></div><div class="permindex-right"><p class="right">Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating Rounding Doubling </p></div><div class="permindex-right"><p class="right">Multiply Subtract returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating Rounding Doubling </p></div><div class="permindex-right"><p class="right">Multiply Subtract returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmadd_float.html">FMADD</a>: Floating-point fused </p></div><div class="permindex-right"><p class="right">Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmadd_float.html">FNMADD</a>: Floating-point Negated fused </p></div><div class="permindex-right"><p class="right">Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a>: Signed saturating Doubling </p></div><div class="permindex-right"><p class="right">Multiply-Add Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_vec.html">SMLAL, SMLAL2 (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_vec.html">UMLAL, UMLAL2 (vector)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by element)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaddl.html">SMADDL</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a>: Signed saturating Doubling </p></div><div class="permindex-right"><p class="right">Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaddl.html">UMADDL</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>: Floating-point fused </p></div><div class="permindex-right"><p class="right">Multiply-Add to accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_vec.html">FMLA (vector)</a>: Floating-point fused </p></div><div class="permindex-right"><p class="right">Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_vec.html">MLA (vector)</a>: </p></div><div class="permindex-right"><p class="right">Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_elt.html">MLA (by element)</a>: </p></div><div class="permindex-right"><p class="right">Multiply-Add to accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="madd.html">MADD</a>: </p></div><div class="permindex-right"><p class="right">Multiply-Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmul_float.html">FNMUL (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Multiply-Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smnegl_smsubl.html">SMNEGL</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply-Negate Long: an alias of SMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umnegl_umsubl.html">UMNEGL</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply-Negate Long: an alias of UMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mneg_msub.html">MNEG</a>: </p></div><div class="permindex-right"><p class="right">Multiply-Negate: an alias of MSUB.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmsub_float.html">FMSUB</a>: Floating-point Fused </p></div><div class="permindex-right"><p class="right">Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmsub_float.html">FNMSUB</a>: Floating-point Negated fused </p></div><div class="permindex-right"><p class="right">Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>: Floating-point fused </p></div><div class="permindex-right"><p class="right">Multiply-Subtract from accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_vec.html">FMLS (vector)</a>: Floating-point fused </p></div><div class="permindex-right"><p class="right">Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_vec.html">MLS (vector)</a>: </p></div><div class="permindex-right"><p class="right">Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_elt.html">MLS (by element)</a>: </p></div><div class="permindex-right"><p class="right">Multiply-Subtract from accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a>: Signed saturating Doubling </p></div><div class="permindex-right"><p class="right">Multiply-Subtract Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_vec.html">SMLSL, SMLSL2 (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_vec.html">UMLSL, UMLSL2 (vector)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by element)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smsubl.html">SMSUBL</a>: Signed </p></div><div class="permindex-right"><p class="right">Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a>: Signed saturating Doubling </p></div><div class="permindex-right"><p class="right">Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umsubl.html">UMSUBL</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msub.html">MSUB</a>: </p></div><div class="permindex-right"><p class="right">Multiply-Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="pmul_advsimd.html">PMUL</a>: Polynomial </p></div><div class="permindex-right"><p class="right">Multiply.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_madd.html">MUL</a>: </p></div><div class="permindex-right"><p class="right">Multiply: an alias of MADD.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mvn_not_advsimd.html">MVN</a>: Bitwise NOT (vector): an alias of NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mvn_orn_log_shift.html">MVN</a>: Bitwise NOT: an alias of ORN (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="mvni_advsimd.html">MVNI</a>: Move inverted Immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rshrn_advsimd.html">RSHRN, RSHRN2</a>: Rounding Shift Right </p></div><div class="permindex-right"><a id="N" name="N"><p class="right">Narrow (immediate).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shrn_advsimd.html">SHRN, SHRN2</a>: Shift Right </p></div><div class="permindex-right"><p class="right">Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a>: Signed saturating Rounded Shift Right </p></div><div class="permindex-right"><p class="right">Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: Signed saturating Rounded Shift Right Unsigned </p></div><div class="permindex-right"><p class="right">Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a>: Signed saturating Shift Right </p></div><div class="permindex-right"><p class="right">Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a>: Signed saturating Shift Right Unsigned </p></div><div class="permindex-right"><p class="right">Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a>: Unsigned saturating Rounded Shift Right </p></div><div class="permindex-right"><p class="right">Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a>: Unsigned saturating Shift Right </p></div><div class="permindex-right"><p class="right">Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a>: Floating-point Convert to lower precision </p></div><div class="permindex-right"><p class="right">Narrow (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-point Convert to lower precision </p></div><div class="permindex-right"><p class="right">Narrow, rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addhn_advsimd.html">ADDHN, ADDHN2</a>: Add returning High </p></div><div class="permindex-right"><p class="right">Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="raddhn_advsimd.html">RADDHN, RADDHN2</a>: Rounding Add returning High </p></div><div class="permindex-right"><p class="right">Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rsubhn_advsimd.html">RSUBHN, RSUBHN2</a>: Rounding Subtract returning High </p></div><div class="permindex-right"><p class="right">Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtn_advsimd.html">SQXTN, SQXTN2</a>: Signed saturating extract </p></div><div class="permindex-right"><p class="right">Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtun_advsimd.html">SQXTUN, SQXTUN2</a>: Signed saturating extract Unsigned </p></div><div class="permindex-right"><p class="right">Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subhn_advsimd.html">SUBHN, SUBHN2</a>: Subtract returning High </p></div><div class="permindex-right"><p class="right">Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqxtn_advsimd.html">UQXTN, UQXTN2</a>: Unsigned saturating extract </p></div><div class="permindex-right"><p class="right">Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="xtn_advsimd.html">XTN, XTN2</a>: Extract </p></div><div class="permindex-right"><p class="right">Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point Convert to Signed integer, rounding to </p></div><div class="permindex-right"><p class="right">nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to </p></div><div class="permindex-right"><p class="right">nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (scalar)</a>: Floating-point Round to Integral, to </p></div><div class="permindex-right"><p class="right">nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point Convert to Signed integer, rounding to </p></div><div class="permindex-right"><p class="right">nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to </p></div><div class="permindex-right"><p class="right">nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (vector)</a>: Floating-point Round to Integral, to </p></div><div class="permindex-right"><p class="right">nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point Convert to Signed integer, rounding to </p></div><div class="permindex-right"><p class="right">nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to </p></div><div class="permindex-right"><p class="right">nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (scalar)</a>: Floating-point Round to Integral, to </p></div><div class="permindex-right"><p class="right">nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point Convert to Signed integer, rounding to </p></div><div class="permindex-right"><p class="right">nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to </p></div><div class="permindex-right"><p class="right">nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (vector)</a>: Floating-point Round to Integral, to </p></div><div class="permindex-right"><p class="right">nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="neg_sub_addsub_shift.html">NEG (shifted register)</a>: Negate (shifted register): an alias of SUB (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="neg_advsimd.html">NEG (vector)</a>: Negate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_float.html">FNEG (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmul_float.html">FNMUL (scalar)</a>: Floating-point Multiply-</p></div><div class="permindex-right"><p class="right">Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_sub_addsub_shift.html">NEG (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Negate (shifted register): an alias of SUB (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_advsimd.html">FNEG (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Negate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_advsimd.html">NEG (vector)</a>: </p></div><div class="permindex-right"><p class="right">Negate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smnegl_smsubl.html">SMNEGL</a>: Signed Multiply-</p></div><div class="permindex-right"><p class="right">Negate Long: an alias of SMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umnegl_umsubl.html">UMNEGL</a>: Unsigned Multiply-</p></div><div class="permindex-right"><p class="right">Negate Long: an alias of UMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngcs_sbcs.html">NGCS</a>: </p></div><div class="permindex-right"><p class="right">Negate with Carry, setting flags: an alias of SBCS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngc_sbc.html">NGC</a>: </p></div><div class="permindex-right"><p class="right">Negate with Carry: an alias of SBC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="negs_subs_addsub_shift.html">NEGS</a>: </p></div><div class="permindex-right"><p class="right">Negate, setting flags: an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqneg_advsimd.html">SQNEG</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Negate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cneg_csneg.html">CNEG</a>: Conditional </p></div><div class="permindex-right"><p class="right">Negate: an alias of CSNEG.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mneg_msub.html">MNEG</a>: Multiply-</p></div><div class="permindex-right"><p class="right">Negate: an alias of MSUB.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmadd_float.html">FNMADD</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Negated fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmsub_float.html">FNMSUB</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Negated fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csneg.html">CSNEG</a>: Conditional Select </p></div><div class="permindex-right"><p class="right">Negation.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_ext.html">CMN (extended register)</a>: Compare </p></div><div class="permindex-right"><p class="right">Negative (extended register): an alias of ADDS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmn_imm.html">CCMN (immediate)</a>: Conditional Compare </p></div><div class="permindex-right"><p class="right">Negative (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_imm.html">CMN (immediate)</a>: Compare </p></div><div class="permindex-right"><p class="right">Negative (immediate): an alias of ADDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ccmn_reg.html">CCMN (register)</a>: Conditional Compare </p></div><div class="permindex-right"><p class="right">Negative (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_shift.html">CMN (shifted register)</a>: Compare </p></div><div class="permindex-right"><p class="right">Negative (shifted register): an alias of ADDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="negs_subs_addsub_shift.html">NEGS</a>: Negate, setting flags: an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ngc_sbc.html">NGC</a>: Negate with Carry: an alias of SBC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ngcs_sbcs.html">NGCS</a>: Negate with Carry, setting flags: an alias of SBCS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="nop.html">NOP</a>: </p></div><div class="permindex-right"><p class="right">No Operation.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>: Load Pair of SIMD&amp;FP registers, with </p></div><div class="permindex-right"><p class="right">Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_gen.html">LDNP</a>: Load Pair of Registers, with </p></div><div class="permindex-right"><p class="right">non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>: Store Pair of SIMD&amp;FP registers, with </p></div><div class="permindex-right"><p class="right">Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_gen.html">STNP</a>: Store Pair of Registers, with </p></div><div class="permindex-right"><p class="right">non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmtst_advsimd.html">CMTST</a>: Compare bitwise Test bits </p></div><div class="permindex-right"><p class="right">nonzero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cbnz.html">CBNZ</a>: Compare and Branch on </p></div><div class="permindex-right"><p class="right">Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbnz.html">TBNZ</a>: Test bit and Branch if </p></div><div class="permindex-right"><p class="right">Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="nop.html">NOP</a>: No Operation.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eon.html">EON (shifted register)</a>: Bitwise Exclusive OR </p></div><div class="permindex-right"><p class="right">NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_log_shift.html">ORN (shifted register)</a>: Bitwise OR </p></div><div class="permindex-right"><p class="right">NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="not_advsimd.html">NOT</a>: Bitwise </p></div><div class="permindex-right"><p class="right">NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_advsimd.html">ORN (vector)</a>: Bitwise inclusive OR </p></div><div class="permindex-right"><p class="right">NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_not_advsimd.html">MVN</a>: Bitwise </p></div><div class="permindex-right"><p class="right">NOT (vector): an alias of NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movn.html">MOVN</a>: Move wide with </p></div><div class="permindex-right"><p class="right">NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_not_advsimd.html">MVN</a>: Bitwise NOT (vector): an alias of </p></div><div class="permindex-right"><p class="right">NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_orn_log_shift.html">MVN</a>: Bitwise </p></div><div class="permindex-right"><p class="right">NOT: an alias of ORN (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="not_advsimd.html">NOT</a>: Bitwise NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>: Floating-point Maximum </p></div><div class="permindex-right"><p class="right">Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_float.html">FMINNM (scalar)</a>: Floating-point Minimum </p></div><div class="permindex-right"><p class="right">Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_advsimd.html">FMAXNM (vector)</a>: Floating-point Maximum </p></div><div class="permindex-right"><p class="right">Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_advsimd.html">FMINNM (vector)</a>: Floating-point Minimum </p></div><div class="permindex-right"><p class="right">Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>: Floating-point Maximum </p></div><div class="permindex-right"><p class="right">Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmv_advsimd.html">FMINNMV</a>: Floating-point Minimum </p></div><div class="permindex-right"><p class="right">Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>: Floating-point Maximum </p></div><div class="permindex-right"><p class="right">Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>: Floating-point Minimum </p></div><div class="permindex-right"><p class="right">Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a>: Floating-point Maximum </p></div><div class="permindex-right"><p class="right">Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a>: Floating-point Minimum </p></div><div class="permindex-right"><p class="right">Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-point Convert to lower precision Narrow, rounding to </p></div><div class="permindex-right"><a id="O" name="O"><p class="right">odd (vector).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (immediate </p></div><div class="permindex-right"><p class="right">offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (register </p></div><div class="permindex-right"><p class="right">offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (unscaled </p></div><div class="permindex-right"><p class="right">offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfum.html">PRFM (unscaled offset)</a>: Prefetch Memory (unscaled </p></div><div class="permindex-right"><p class="right">offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>: Store SIMD&amp;FP register (immediate </p></div><div class="permindex-right"><p class="right">offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a>: Store SIMD&amp;FP register (register </p></div><div class="permindex-right"><p class="right">offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>: Store SIMD&amp;FP register (unscaled </p></div><div class="permindex-right"><p class="right">offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfum.html">PRFM (unscaled </a></p></div><div class="permindex-right"><p class="right"><a href="prfum.html">offset)</a>: Prefetch Memory (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddb.html">STADDB, STADDLB</a>: Atomic add </p></div><div class="permindex-right"><p class="right">on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, STCLRLB</a>: Atomic bit clear </p></div><div class="permindex-right"><p class="right">on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, STEORLB</a>: Atomic exclusive OR </p></div><div class="permindex-right"><p class="right">on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, STSETLB</a>: Atomic bit set </p></div><div class="permindex-right"><p class="right">on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: Atomic signed maximum </p></div><div class="permindex-right"><p class="right">on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, STSMINLB</a>: Atomic signed minimum </p></div><div class="permindex-right"><p class="right">on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: Atomic unsigned maximum </p></div><div class="permindex-right"><p class="right">on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, STUMINLB</a>: Atomic unsigned minimum </p></div><div class="permindex-right"><p class="right">on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddb.html">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>: Atomic add </p></div><div class="permindex-right"><p class="right">on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrb.html">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>: Atomic bit clear </p></div><div class="permindex-right"><p class="right">on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>: Atomic exclusive OR </p></div><div class="permindex-right"><p class="right">on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>: Atomic bit set </p></div><div class="permindex-right"><p class="right">on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>: Atomic signed maximum </p></div><div class="permindex-right"><p class="right">on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>: Atomic signed minimum </p></div><div class="permindex-right"><p class="right">on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>: Atomic unsigned maximum </p></div><div class="permindex-right"><p class="right">on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>: Atomic unsigned minimum </p></div><div class="permindex-right"><p class="right">on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddh.html">STADDH, STADDLH</a>: Atomic add </p></div><div class="permindex-right"><p class="right">on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, STCLRLH</a>: Atomic bit clear </p></div><div class="permindex-right"><p class="right">on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, STEORLH</a>: Atomic exclusive OR </p></div><div class="permindex-right"><p class="right">on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, STSETLH</a>: Atomic bit set </p></div><div class="permindex-right"><p class="right">on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: Atomic signed maximum </p></div><div class="permindex-right"><p class="right">on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, STSMINLH</a>: Atomic signed minimum </p></div><div class="permindex-right"><p class="right">on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: Atomic unsigned maximum </p></div><div class="permindex-right"><p class="right">on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, STUMINLH</a>: Atomic unsigned minimum </p></div><div class="permindex-right"><p class="right">on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaddh.html">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>: Atomic add </p></div><div class="permindex-right"><p class="right">on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclrh.html">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>: Atomic bit clear </p></div><div class="permindex-right"><p class="right">on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>: Atomic exclusive OR </p></div><div class="permindex-right"><p class="right">on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>: Atomic bit set </p></div><div class="permindex-right"><p class="right">on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>: Atomic signed maximum </p></div><div class="permindex-right"><p class="right">on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>: Atomic signed minimum </p></div><div class="permindex-right"><p class="right">on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>: Atomic unsigned maximum </p></div><div class="permindex-right"><p class="right">on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>: Atomic unsigned minimum </p></div><div class="permindex-right"><p class="right">on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cbnz.html">CBNZ</a>: Compare and Branch </p></div><div class="permindex-right"><p class="right">on Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, STADDL</a>: Atomic add </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: Atomic bit clear </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: Atomic exclusive OR </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: Atomic bit set </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic signed maximum </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic signed minimum </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic unsigned maximum </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic unsigned minimum </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>: Atomic add </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>: Atomic bit clear </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>: Atomic exclusive OR </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>: Atomic bit set </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>: Atomic signed maximum </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>: Atomic signed minimum </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>: Atomic unsigned maximum </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>: Atomic unsigned minimum </p></div><div class="permindex-right"><p class="right">on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cbz.html">CBZ</a>: Compare and Branch </p></div><div class="permindex-right"><p class="right">on Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>: Load single 4-element structure to </p></div><div class="permindex-right"><p class="right">one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>: Store single 4-element structure from </p></div><div class="permindex-right"><p class="right">one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: Load one single-element structure to </p></div><div class="permindex-right"><p class="right">one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>: Store a single-element structure from </p></div><div class="permindex-right"><p class="right">one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>: Load single 3-element structure to </p></div><div class="permindex-right"><p class="right">one lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>: Store single 3-element structure from </p></div><div class="permindex-right"><p class="right">one lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>: Load single 2-element structure to </p></div><div class="permindex-right"><p class="right">one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>: Store single 2-element structure from </p></div><div class="permindex-right"><p class="right">one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: Load one single-element structure and Replicate to all lanes (of </p></div><div class="permindex-right"><p class="right">one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: Load one single-element structure to one lane of </p></div><div class="permindex-right"><p class="right">one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>: Store a single-element structure from one lane of </p></div><div class="permindex-right"><p class="right">one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: Load </p></div><div class="permindex-right"><p class="right">one single-element structure and Replicate to all lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: Load </p></div><div class="permindex-right"><p class="right">one single-element structure to one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load multiple single-element structures to </p></div><div class="permindex-right"><p class="right">one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store multiple single-element structures from </p></div><div class="permindex-right"><p class="right">one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="nop.html">NOP</a>: No </p></div><div class="permindex-right"><p class="right">Operation.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dc_sys.html">DC</a>: Data Cache </p></div><div class="permindex-right"><p class="right">operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ic_sys.html">IC</a>: Instruction Cache </p></div><div class="permindex-right"><p class="right">operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tlbi_sys.html">TLBI</a>: TLB Invalidate </p></div><div class="permindex-right"><p class="right">operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_imm.html">EOR (immediate)</a>: Bitwise Exclusive </p></div><div class="permindex-right"><p class="right">OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_log_imm.html">ORR (immediate)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_shift.html">EOR (shifted register)</a>: Bitwise Exclusive </p></div><div class="permindex-right"><p class="right">OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_log_shift.html">ORR (shifted register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_advsimd.html">EOR (vector)</a>: Bitwise Exclusive </p></div><div class="permindex-right"><p class="right">OR (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_imm.html">ORR (vector, immediate)</a>: Bitwise inclusive </p></div><div class="permindex-right"><p class="right">OR (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_reg.html">ORR (vector, register)</a>: Bitwise inclusive </p></div><div class="permindex-right"><p class="right">OR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eon.html">EON (shifted register)</a>: Bitwise Exclusive </p></div><div class="permindex-right"><p class="right">OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_log_shift.html">ORN (shifted register)</a>: Bitwise </p></div><div class="permindex-right"><p class="right">OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_advsimd.html">ORN (vector)</a>: Bitwise inclusive </p></div><div class="permindex-right"><p class="right">OR NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, STEORLB</a>: Atomic exclusive </p></div><div class="permindex-right"><p class="right">OR on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorb.html">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>: Atomic exclusive </p></div><div class="permindex-right"><p class="right">OR on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, STEORLH</a>: Atomic exclusive </p></div><div class="permindex-right"><p class="right">OR on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeorh.html">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>: Atomic exclusive </p></div><div class="permindex-right"><p class="right">OR on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: Atomic exclusive </p></div><div class="permindex-right"><p class="right">OR on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>: Atomic exclusive </p></div><div class="permindex-right"><p class="right">OR on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rbit_advsimd.html">RBIT (vector)</a>: Reverse Bit </p></div><div class="permindex-right"><p class="right">order (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_orn_log_shift.html">MVN</a>: Bitwise NOT: an alias of </p></div><div class="permindex-right"><p class="right">ORN (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="orn_log_shift.html">ORN (shifted register)</a>: Bitwise OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="orn_advsimd.html">ORN (vector)</a>: Bitwise inclusive OR NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_imm.html">MOV (bitmask immediate)</a>: Move (bitmask immediate): an alias of </p></div><div class="permindex-right"><p class="right">ORR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="orr_log_imm.html">ORR (immediate)</a>: Bitwise OR (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_shift.html">MOV (register)</a>: Move (register): an alias of </p></div><div class="permindex-right"><p class="right">ORR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="orr_log_shift.html">ORR (shifted register)</a>: Bitwise OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="orr_advsimd_imm.html">ORR (vector, immediate)</a>: Bitwise inclusive OR (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_advsimd_reg.html">MOV (vector)</a>: Move vector: an alias of </p></div><div class="permindex-right"><p class="right">ORR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="orr_advsimd_reg.html">ORR (vector, register)</a>: Bitwise inclusive OR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: Bitfield Clear, leaving </p></div><div class="permindex-right"><p class="right">other bits unchanged: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adrp.html">ADRP</a>: Form PC-relative address to 4KB </p></div><div class="permindex-right"><a id="P" name="P"><p class="right">page.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_pair.html">ADDP (scalar)</a>: Add </p></div><div class="permindex-right"><p class="right">Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>: Floating-point Add </p></div><div class="permindex-right"><p class="right">Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>: Floating-point Maximum Number of </p></div><div class="permindex-right"><p class="right">Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>: Floating-point Maximum of </p></div><div class="permindex-right"><p class="right">Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>: Floating-point Minimum Number of </p></div><div class="permindex-right"><p class="right">Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>: Floating-point Minimum of </p></div><div class="permindex-right"><p class="right">Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldpsw.html">LDPSW</a>: Load </p></div><div class="permindex-right"><p class="right">Pair of Registers Signed Word.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_gen.html">LDNP</a>: Load </p></div><div class="permindex-right"><p class="right">Pair of Registers, with non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_gen.html">STNP</a>: Store </p></div><div class="permindex-right"><p class="right">Pair of Registers, with non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxp.html">LDAXP</a>: Load-Acquire Exclusive </p></div><div class="permindex-right"><p class="right">Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_gen.html">LDP</a>: Load </p></div><div class="permindex-right"><p class="right">Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxp.html">LDXP</a>: Load Exclusive </p></div><div class="permindex-right"><p class="right">Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxp.html">STLXP</a>: Store-Release Exclusive </p></div><div class="permindex-right"><p class="right">Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_gen.html">STP</a>: Store </p></div><div class="permindex-right"><p class="right">Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxp.html">STXP</a>: Store Exclusive </p></div><div class="permindex-right"><p class="right">Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>: Load </p></div><div class="permindex-right"><p class="right">Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>: Store </p></div><div class="permindex-right"><p class="right">Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>: Load </p></div><div class="permindex-right"><p class="right">Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>: Store </p></div><div class="permindex-right"><p class="right">Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ext_advsimd.html">EXT</a>: Extract vector from </p></div><div class="permindex-right"><p class="right">pair of vectors.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>: Compare and Swap </p></div><div class="permindex-right"><p class="right">Pair of words or doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_vec.html">ADDP (vector)</a>: Add </p></div><div class="permindex-right"><p class="right">Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_vec.html">FADDP (vector)</a>: Floating-point Add </p></div><div class="permindex-right"><p class="right">Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a>: Floating-point Maximum Number </p></div><div class="permindex-right"><p class="right">Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_vec.html">FMAXP (vector)</a>: Floating-point Maximum </p></div><div class="permindex-right"><p class="right">Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a>: Floating-point Minimum Number </p></div><div class="permindex-right"><p class="right">Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_vec.html">FMINP (vector)</a>: Floating-point Minimum </p></div><div class="permindex-right"><p class="right">Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sadalp_advsimd.html">SADALP</a>: Signed Add and Accumulate Long </p></div><div class="permindex-right"><p class="right">Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlp_advsimd.html">SADDLP</a>: Signed Add Long </p></div><div class="permindex-right"><p class="right">Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaxp_advsimd.html">SMAXP</a>: Signed Maximum </p></div><div class="permindex-right"><p class="right">Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sminp_advsimd.html">SMINP</a>: Signed Minimum </p></div><div class="permindex-right"><p class="right">Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uadalp_advsimd.html">UADALP</a>: Unsigned Add and Accumulate Long </p></div><div class="permindex-right"><p class="right">Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlp_advsimd.html">UADDLP</a>: Unsigned Add Long </p></div><div class="permindex-right"><p class="right">Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaxp_advsimd.html">UMAXP</a>: Unsigned Maximum </p></div><div class="permindex-right"><p class="right">Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uminp_advsimd.html">UMINP</a>: Unsigned Minimum </p></div><div class="permindex-right"><p class="right">Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1p_advsimd.html">SHA1P</a>: SHA1 hash update (</p></div><div class="permindex-right"><p class="right">parity).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256h_advsimd.html">SHA256H</a>: SHA256 hash update (</p></div><div class="permindex-right"><p class="right">part 1).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256h2_advsimd.html">SHA256H2</a>: SHA256 hash update (</p></div><div class="permindex-right"><p class="right">part 2).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adrp.html">ADRP</a>: Form </p></div><div class="permindex-right"><p class="right">PC-relative address to 4KB page.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adr.html">ADR</a>: Form </p></div><div class="permindex-right"><p class="right">PC-relative address.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (</p></div><div class="permindex-right"><p class="right">PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps1.html">DCPS1</a>: Debug Change </p></div><div class="permindex-right"><p class="right">PE State to EL1..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps2.html">DCPS2</a>: Debug Change </p></div><div class="permindex-right"><p class="right">PE State to EL2..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps3.html">DCPS3</a>: Debug Change </p></div><div class="permindex-right"><p class="right">PE State to EL3.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cnt_advsimd.html">CNT</a>: Population Count </p></div><div class="permindex-right"><p class="right">per byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point Convert to Signed integer, rounding toward </p></div><div class="permindex-right"><p class="right">Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward </p></div><div class="permindex-right"><p class="right">Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (scalar)</a>: Floating-point Round to Integral, toward </p></div><div class="permindex-right"><p class="right">Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point Convert to Signed integer, rounding toward </p></div><div class="permindex-right"><p class="right">Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point Convert to Unsigned integer, rounding toward </p></div><div class="permindex-right"><p class="right">Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (vector)</a>: Floating-point Round to Integral, toward </p></div><div class="permindex-right"><p class="right">Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="pmul_advsimd.html">PMUL</a>: Polynomial Multiply.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="pmull_advsimd.html">PMULL, PMULL2</a>: Polynomial Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="pmull_advsimd.html">PMULL, </a></p></div><div class="permindex-right"><p class="right"><a href="pmull_advsimd.html">PMULL2</a>: Polynomial Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>: Signed fixed-point Convert to Floating-</p></div><div class="permindex-right"><p class="right">point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>: Signed integer Convert to Floating-</p></div><div class="permindex-right"><p class="right">point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>: Unsigned fixed-point Convert to Floating-</p></div><div class="permindex-right"><p class="right">point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>: Unsigned integer Convert to Floating-</p></div><div class="permindex-right"><p class="right">point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a>: Signed fixed-point Convert to Floating-</p></div><div class="permindex-right"><p class="right">point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a>: Signed integer Convert to Floating-</p></div><div class="permindex-right"><p class="right">point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a>: Unsigned fixed-point Convert to Floating-</p></div><div class="permindex-right"><p class="right">point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a>: Unsigned integer Convert to Floating-</p></div><div class="permindex-right"><p class="right">point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facgt_advsimd.html">FACGT</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Absolute Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facge_advsimd.html">FACGE</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Absolute Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabd_advsimd.html">FABD</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Absolute Difference (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_float.html">FABS (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Absolute value (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_advsimd.html">FABS (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Absolute value (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_float.html">FADD (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_advsimd.html">FADD (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Add (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Add Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_vec.html">FADDP (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Add Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Compare Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Compare Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Compare Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Compare Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Compare Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Compare Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmle_advsimd.html">FCMLE (zero)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Compare Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmlt_advsimd.html">FCMLT (zero)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Compare Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmp_float.html">FCCMP</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Conditional quiet Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcsel_float.html">FCSEL</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Conditional Select (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmpe_float.html">FCCMPE</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Conditional signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvt_float.html">FCVT</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert precision (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>: Signed fixed-</p></div><div class="permindex-right"><p class="right">point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>: Unsigned fixed-</p></div><div class="permindex-right"><p class="right">point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a>: Signed fixed-</p></div><div class="permindex-right"><p class="right">point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a>: Unsigned fixed-</p></div><div class="permindex-right"><p class="right">point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to higher precision Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to lower precision Narrow (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to lower precision Narrow, rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Signed integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Convert to Unsigned integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_float.html">FDIV (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Divide (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_advsimd.html">FDIV (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Divide (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmadd_float.html">FMADD</a>: Floating-</p></div><div class="permindex-right"><p class="right">point fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_elt.html">FMLA (by element)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point fused Multiply-Add to accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_vec.html">FMLA (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point fused Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmsub_float.html">FMSUB</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point fused Multiply-Subtract from accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_vec.html">FMLS (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point fused Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_float.html">FMAX (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_advsimd.html">FMAX (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxv_advsimd.html">FMAXV</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_advsimd.html">FMAXNM (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_vec.html">FMAXP (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Maximum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_float.html">FMIN (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_advsimd.html">FMIN (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminv_advsimd.html">FMINV</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_float.html">FMINNM (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_advsimd.html">FMINNM (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmv_advsimd.html">FMINNMV</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum Number across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_vec.html">FMINP (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Minimum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point move immediate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point move immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float.html">FMOV (register)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Move register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_gen.html">FMOV (general)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Move to or from general-purpose register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_elt.html">FMUL (by element)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Multiply (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_float.html">FMUL (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Multiply (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_vec.html">FMUL (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Multiply (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_elt.html">FMULX (by element)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Multiply extended (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmulx_advsimd_vec.html">FMULX</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Multiply extended.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmul_float.html">FNMUL (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Multiply-Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_float.html">FNEG (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_advsimd.html">FNEG (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Negate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmadd_float.html">FNMADD</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Negated fused Multiply-Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmsub_float.html">FNMSUB</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Negated fused Multiply-Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmp_float.html">FCMP</a>: Floating-</p></div><div class="permindex-right"><p class="right">point quiet Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpe_advsimd.html">FRECPE</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Reciprocal Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpx_advsimd.html">FRECPX</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Reciprocal exponent (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrte_advsimd.html">FRSQRTE</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Reciprocal Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrts_advsimd.html">FRSQRTS</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Reciprocal Square Root Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecps_advsimd.html">FRECPS</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Reciprocal Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral exact, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral exact, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_float.html">FRINTZ (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_advsimd.html">FRINTZ (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Round to Integral, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmpe_float.html">FCMPE</a>: Floating-</p></div><div class="permindex-right"><p class="right">point signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_float.html">FSQRT (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Square Root (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_advsimd.html">FSQRT (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Square Root (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_float.html">FSUB (scalar)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_advsimd.html">FSUB (vector)</a>: Floating-</p></div><div class="permindex-right"><p class="right">point Subtract (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_float_fix.html">point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_advsimd_fix.html">point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_float_fix.html">point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_advsimd_fix.html">point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-</a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_float_fix.html">point)</a>: Signed fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-</a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_advsimd_fix.html">point)</a>: Signed fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-</a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_float_fix.html">point)</a>: Unsigned fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-</a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_advsimd_fix.html">point)</a>: Unsigned fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point Convert to Signed fixed-</p></div><div class="permindex-right"><p class="right">point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point Convert to Unsigned fixed-</p></div><div class="permindex-right"><p class="right">point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point Convert to Signed fixed-</p></div><div class="permindex-right"><p class="right">point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point Convert to Unsigned fixed-</p></div><div class="permindex-right"><p class="right">point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: Move between register and stack </p></div><div class="permindex-right"><p class="right">pointer: an alias of ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="pmull_advsimd.html">PMULL, PMULL2</a>: </p></div><div class="permindex-right"><p class="right">Polynomial Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="pmul_advsimd.html">PMUL</a>: </p></div><div class="permindex-right"><p class="right">Polynomial Multiply.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cnt_advsimd.html">CNT</a>: </p></div><div class="permindex-right"><p class="right">Population Count per byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvt_float.html">FCVT</a>: Floating-point Convert </p></div><div class="permindex-right"><p class="right">precision (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a>: Floating-point Convert to higher </p></div><div class="permindex-right"><p class="right">precision Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a>: Floating-point Convert to lower </p></div><div class="permindex-right"><p class="right">precision Narrow (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-point Convert to lower </p></div><div class="permindex-right"><p class="right">precision Narrow, rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_imm.html">PRFM (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Prefetch Memory (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_lit.html">PRFM (literal)</a>: </p></div><div class="permindex-right"><p class="right">Prefetch Memory (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfm_reg.html">PRFM (register)</a>: </p></div><div class="permindex-right"><p class="right">Prefetch Memory (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfum.html">PRFM (unscaled offset)</a>: </p></div><div class="permindex-right"><p class="right">Prefetch Memory (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="prfm_imm.html">PRFM (immediate)</a>: Prefetch Memory (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="prfm_lit.html">PRFM (literal)</a>: Prefetch Memory (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="prfm_reg.html">PRFM (register)</a>: Prefetch Memory (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="prfum.html">PRFM (unscaled offset)</a>: Prefetch Memory (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="trn1_advsimd.html">TRN1</a>: Transpose vectors (</p></div><div class="permindex-right"><p class="right">primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uzp1_advsimd.html">UZP1</a>: Unzip vectors (</p></div><div class="permindex-right"><p class="right">primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="zip1_advsimd.html">ZIP1</a>: Zip vectors (</p></div><div class="permindex-right"><p class="right">primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="drps.html">DRPS</a>: Debug restore </p></div><div class="permindex-right"><p class="right">process state.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="psb.html">PSB CSYNC</a>: </p></div><div class="permindex-right"><p class="right">Profiling Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="psb.html">PSB CSYNC</a>: Profiling Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move general-</p></div><div class="permindex-right"><p class="right">purpose register to a vector element: an alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_reg.html">MSR (register)</a>: Move general-</p></div><div class="permindex-right"><p class="right">purpose register to System Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_gen.html">DUP (general)</a>: Duplicate general-</p></div><div class="permindex-right"><p class="right">purpose register to vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_gen.html">FMOV (general)</a>: Floating-point Move to or from general-</p></div><div class="permindex-right"><p class="right">purpose register without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_gen.html">INS (general)</a>: Insert vector element from general-</p></div><div class="permindex-right"><p class="right">purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smov_advsimd.html">SMOV</a>: Signed Move vector element to general-</p></div><div class="permindex-right"><p class="right">purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umov_advsimd.html">UMOV</a>: Unsigned Move vector element to general-</p></div><div class="permindex-right"><p class="right">purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to general)</a>: Move vector element to general-</p></div><div class="permindex-right"><p class="right">purpose register: an alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmp_float.html">FCCMP</a>: Floating-point Conditional </p></div><div class="permindex-right"><a id="Q" name="Q"><p class="right">quiet Compare (scalar).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmp_float.html">FCMP</a>: Floating-point </p></div><div class="permindex-right"><p class="right">quiet Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><a id="R" name="R"><p class="right"><a href="raddhn_advsimd.html">RADDHN, RADDHN2</a>: Rounding Add returning High Narrow.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="raddhn_advsimd.html">RADDHN, </a></p></div><div class="permindex-right"><p class="right"><a href="raddhn_advsimd.html">RADDHN2</a>: Rounding Add returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rbit_advsimd.html">RBIT (vector)</a>: Reverse Bit order (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rbit_int.html">RBIT</a>: Reverse Bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpe_advsimd.html">FRECPE</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Reciprocal Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urecpe_advsimd.html">URECPE</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Reciprocal Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpx_advsimd.html">FRECPX</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Reciprocal exponent (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrte_advsimd.html">FRSQRTE</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Reciprocal Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursqrte_advsimd.html">URSQRTE</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Reciprocal Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrts_advsimd.html">FRSQRTS</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Reciprocal Square Root Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecps_advsimd.html">FRECPS</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Reciprocal Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>: Load SIMD&amp;FP </p></div><div class="permindex-right"><p class="right">Register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_gen.html">LDR (immediate)</a>: Load </p></div><div class="permindex-right"><p class="right">Register (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_gen.html">STR (immediate)</a>: Store </p></div><div class="permindex-right"><p class="right">Register (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_gen.html">LDR (literal)</a>: Load </p></div><div class="permindex-right"><p class="right">Register (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>: Load SIMD&amp;FP </p></div><div class="permindex-right"><p class="right">Register (PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a>: Load SIMD&amp;FP </p></div><div class="permindex-right"><p class="right">Register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_gen.html">LDR (register)</a>: Load </p></div><div class="permindex-right"><p class="right">Register (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_reg_gen.html">STR (register)</a>: Store </p></div><div class="permindex-right"><p class="right">Register (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtr.html">LDTR</a>: Load </p></div><div class="permindex-right"><p class="right">Register (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttr.html">STTR</a>: Store </p></div><div class="permindex-right"><p class="right">Register (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>: Load SIMD&amp;FP </p></div><div class="permindex-right"><p class="right">Register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_gen.html">LDUR</a>: Load </p></div><div class="permindex-right"><p class="right">Register (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_gen.html">STUR</a>: Store </p></div><div class="permindex-right"><p class="right">Register (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrb_imm.html">LDRB (immediate)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strb_imm.html">STRB (immediate)</a>: Store </p></div><div class="permindex-right"><p class="right">Register Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrb_reg.html">LDRB (register)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strb_reg.html">STRB (register)</a>: Store </p></div><div class="permindex-right"><p class="right">Register Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrb.html">LDTRB</a>: Load </p></div><div class="permindex-right"><p class="right">Register Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttrb.html">STTRB</a>: Store </p></div><div class="permindex-right"><p class="right">Register Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldurb.html">LDURB</a>: Load </p></div><div class="permindex-right"><p class="right">Register Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sturb.html">STURB</a>: Store </p></div><div class="permindex-right"><p class="right">Register Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldarb.html">LDARB</a>: Load-Acquire </p></div><div class="permindex-right"><p class="right">Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrb.html">LDAXRB</a>: Load-Acquire Exclusive </p></div><div class="permindex-right"><p class="right">Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlarb.html">LDLARB</a>: Load LOAcquire </p></div><div class="permindex-right"><p class="right">Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxrb.html">LDXRB</a>: Load Exclusive </p></div><div class="permindex-right"><p class="right">Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllrb.html">STLLRB</a>: Store LORelease </p></div><div class="permindex-right"><p class="right">Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlrb.html">STLRB</a>: Store-Release </p></div><div class="permindex-right"><p class="right">Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrb.html">STLXRB</a>: Store-Release Exclusive </p></div><div class="permindex-right"><p class="right">Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxrb.html">STXRB</a>: Store Exclusive </p></div><div class="permindex-right"><p class="right">Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrh_imm.html">LDRH (immediate)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strh_imm.html">STRH (immediate)</a>: Store </p></div><div class="permindex-right"><p class="right">Register Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrh_reg.html">LDRH (register)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strh_reg.html">STRH (register)</a>: Store </p></div><div class="permindex-right"><p class="right">Register Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrh.html">LDTRH</a>: Load </p></div><div class="permindex-right"><p class="right">Register Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttrh.html">STTRH</a>: Store </p></div><div class="permindex-right"><p class="right">Register Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldurh.html">LDURH</a>: Load </p></div><div class="permindex-right"><p class="right">Register Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sturh.html">STURH</a>: Store </p></div><div class="permindex-right"><p class="right">Register Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldarh.html">LDARH</a>: Load-Acquire </p></div><div class="permindex-right"><p class="right">Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxrh.html">LDAXRH</a>: Load-Acquire Exclusive </p></div><div class="permindex-right"><p class="right">Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlarh.html">LDLARH</a>: Load LOAcquire </p></div><div class="permindex-right"><p class="right">Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxrh.html">LDXRH</a>: Load Exclusive </p></div><div class="permindex-right"><p class="right">Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllrh.html">STLLRH</a>: Store LORelease </p></div><div class="permindex-right"><p class="right">Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlrh.html">STLRH</a>: Store-Release </p></div><div class="permindex-right"><p class="right">Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrh.html">STLXRH</a>: Store-Release Exclusive </p></div><div class="permindex-right"><p class="right">Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxrh.html">STXRH</a>: Store Exclusive </p></div><div class="permindex-right"><p class="right">Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_imm.html">LDRSB (immediate)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_reg.html">LDRSB (register)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsb.html">LDTRSB</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursb.html">LDURSB</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_imm.html">LDRSH (immediate)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_reg.html">LDRSH (register)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsh.html">LDTRSH</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursh.html">LDURSH</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_imm.html">LDRSW (immediate)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Word (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_lit.html">LDRSW (literal)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Word (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_reg.html">LDRSW (register)</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Word (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsw.html">LDTRSW</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Word (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursw.html">LDURSW</a>: Load </p></div><div class="permindex-right"><p class="right">Register Signed Word (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="blr.html">BLR</a>: Branch with Link to </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="br.html">BR</a>: Branch to </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldar.html">LDAR</a>: Load-Acquire </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxr.html">LDAXR</a>: Load-Acquire Exclusive </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldlar.html">LDLAR</a>: Load LOAcquire </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxr.html">LDXR</a>: Load Exclusive </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mrs.html">MRS</a>: Move System </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_imm.html">MSR (immediate)</a>: Move immediate value to Special </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_reg.html">MSR (register)</a>: Move general-purpose register to System </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllr.html">STLLR</a>: Store LORelease </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlr.html">STLR</a>: Store-Release </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxr.html">STLXR</a>: Store-Release Exclusive </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxr.html">STXR</a>: Store Exclusive </p></div><div class="permindex-right"><p class="right">Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldpsw.html">LDPSW</a>: Load Pair of </p></div><div class="permindex-right"><p class="right">Registers Signed Word.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_gen.html">LDNP</a>: Load Pair of </p></div><div class="permindex-right"><p class="right">Registers, with non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_gen.html">STNP</a>: Store Pair of </p></div><div class="permindex-right"><p class="right">Registers, with non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldaxp.html">LDAXP</a>: Load-Acquire Exclusive Pair of </p></div><div class="permindex-right"><p class="right">Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_gen.html">LDP</a>: Load Pair of </p></div><div class="permindex-right"><p class="right">Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldxp.html">LDXP</a>: Load Exclusive Pair of </p></div><div class="permindex-right"><p class="right">Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_gen.html">STP</a>: Store Pair of </p></div><div class="permindex-right"><p class="right">Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxp.html">STLXP</a>: Store-</p></div><div class="permindex-right"><p class="right">Release Exclusive Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrb.html">STLXRB</a>: Store-</p></div><div class="permindex-right"><p class="right">Release Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrh.html">STLXRH</a>: Store-</p></div><div class="permindex-right"><p class="right">Release Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxr.html">STLXR</a>: Store-</p></div><div class="permindex-right"><p class="right">Release Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllrb.html">STLLRB</a>: Store LO</p></div><div class="permindex-right"><p class="right">Release Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlrb.html">STLRB</a>: Store-</p></div><div class="permindex-right"><p class="right">Release Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllrh.html">STLLRH</a>: Store LO</p></div><div class="permindex-right"><p class="right">Release Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlrh.html">STLRH</a>: Store-</p></div><div class="permindex-right"><p class="right">Release Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllr.html">STLLR</a>: Store LO</p></div><div class="permindex-right"><p class="right">Release Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlr.html">STLR</a>: Store-</p></div><div class="permindex-right"><p class="right">Release Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: Load one single-element structure and </p></div><div class="permindex-right"><p class="right">Replicate to all lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4r_advsimd.html">LD4R</a>: Load single 4-element structure and </p></div><div class="permindex-right"><p class="right">Replicate to all lanes of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3r_advsimd.html">LD3R</a>: Load single 3-element structure and </p></div><div class="permindex-right"><p class="right">Replicate to all lanes of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2r_advsimd.html">LD2R</a>: Load single 2-element structure and </p></div><div class="permindex-right"><p class="right">Replicate to all lanes of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="drps.html">DRPS</a>: Debug </p></div><div class="permindex-right"><p class="right">restore process state.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sysl.html">SYSL</a>: System instruction with </p></div><div class="permindex-right"><p class="right">result.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ret.html">RET</a>: Return from subroutine.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ret.html">RET</a>: </p></div><div class="permindex-right"><p class="right">Return from subroutine.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eret.html">ERET</a>: Exception </p></div><div class="permindex-right"><p class="right">Return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, STADDL</a>: Atomic add on word or doubleword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddb.html">STADDB, STADDLB</a>: Atomic add on byte in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddh.html">STADDH, STADDLH</a>: Atomic add on halfword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: Atomic bit clear on word or doubleword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, STCLRLB</a>: Atomic bit clear on byte in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, STCLRLH</a>: Atomic bit clear on halfword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: Atomic exclusive OR on word or doubleword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, STEORLB</a>: Atomic exclusive OR on byte in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, STEORLH</a>: Atomic exclusive OR on halfword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: Atomic bit set on word or doubleword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, STSETLB</a>: Atomic bit set on byte in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, STSETLH</a>: Atomic bit set on halfword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic signed maximum on word or doubleword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: Atomic signed maximum on byte in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: Atomic signed maximum on halfword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic signed minimum on word or doubleword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, STSMINLB</a>: Atomic signed minimum on byte in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, STSMINLH</a>: Atomic signed minimum on halfword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic unsigned maximum on word or doubleword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: Atomic unsigned maximum on byte in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: Atomic unsigned maximum on halfword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic unsigned minimum on word or doubleword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, STUMINLB</a>: Atomic unsigned minimum on byte in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, STUMINLH</a>: Atomic unsigned minimum on halfword in memory, without </p></div><div class="permindex-right"><p class="right">return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: Signed saturating Doubling Multiply </p></div><div class="permindex-right"><p class="right">returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating Rounding Doubling Multiply Accumulate </p></div><div class="permindex-right"><p class="right">returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating Rounding Doubling Multiply Subtract </p></div><div class="permindex-right"><p class="right">returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed saturating Rounding Doubling Multiply </p></div><div class="permindex-right"><p class="right">returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating Rounding Doubling Multiply Accumulate </p></div><div class="permindex-right"><p class="right">returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating Rounding Doubling Multiply Subtract </p></div><div class="permindex-right"><p class="right">returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a>: Signed saturating Doubling Multiply </p></div><div class="permindex-right"><p class="right">returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: Signed saturating Rounding Doubling Multiply </p></div><div class="permindex-right"><p class="right">returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addhn_advsimd.html">ADDHN, ADDHN2</a>: Add </p></div><div class="permindex-right"><p class="right">returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="raddhn_advsimd.html">RADDHN, RADDHN2</a>: Rounding Add </p></div><div class="permindex-right"><p class="right">returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rsubhn_advsimd.html">RSUBHN, RSUBHN2</a>: Rounding Subtract </p></div><div class="permindex-right"><p class="right">returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subhn_advsimd.html">SUBHN, SUBHN2</a>: Subtract </p></div><div class="permindex-right"><p class="right">returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_rev.html">REV64</a>: Reverse Bytes: an alias of </p></div><div class="permindex-right"><p class="right">REV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rev16_advsimd.html">REV16 (vector)</a>: Reverse elements in 16-bit halfwords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rev16_int.html">REV16</a>: Reverse bytes in 16-bit halfwords.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rev32_advsimd.html">REV32 (vector)</a>: Reverse elements in 32-bit words (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rev32_int.html">REV32</a>: Reverse bytes in 32-bit words.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rev64_rev.html">REV64</a>: Reverse Bytes: an alias of REV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rev64_advsimd.html">REV64</a>: Reverse elements in 64-bit doublewords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rev.html">REV</a>: Reverse Bytes.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rbit_advsimd.html">RBIT (vector)</a>: </p></div><div class="permindex-right"><p class="right">Reverse Bit order (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rbit_int.html">RBIT</a>: </p></div><div class="permindex-right"><p class="right">Reverse Bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_int.html">REV16</a>: </p></div><div class="permindex-right"><p class="right">Reverse bytes in 16-bit halfwords.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_int.html">REV32</a>: </p></div><div class="permindex-right"><p class="right">Reverse bytes in 32-bit words.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev.html">REV</a>: </p></div><div class="permindex-right"><p class="right">Reverse Bytes.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_rev.html">REV64</a>: </p></div><div class="permindex-right"><p class="right">Reverse Bytes: an alias of REV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_advsimd.html">REV16 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Reverse elements in 16-bit halfwords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_advsimd.html">REV32 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Reverse elements in 32-bit words (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_advsimd.html">REV64</a>: </p></div><div class="permindex-right"><p class="right">Reverse elements in 64-bit doublewords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshr_advsimd.html">SRSHR</a>: Signed Rounding Shift </p></div><div class="permindex-right"><p class="right">Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshr_advsimd.html">SSHR</a>: Signed Shift </p></div><div class="permindex-right"><p class="right">Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshr_advsimd.html">URSHR</a>: Unsigned Rounding Shift </p></div><div class="permindex-right"><p class="right">Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushr_advsimd.html">USHR</a>: Unsigned Shift </p></div><div class="permindex-right"><p class="right">Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_extr.html">ROR (immediate)</a>: Rotate </p></div><div class="permindex-right"><p class="right">right (immediate): an alias of EXTR.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_sbfm.html">ASR (immediate)</a>: Arithmetic Shift </p></div><div class="permindex-right"><p class="right">Right (immediate): an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_ubfm.html">LSR (immediate)</a>: Logical Shift </p></div><div class="permindex-right"><p class="right">Right (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_asrv.html">ASR (register)</a>: Arithmetic Shift </p></div><div class="permindex-right"><p class="right">Right (register): an alias of ASRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_lsrv.html">LSR (register)</a>: Logical Shift </p></div><div class="permindex-right"><p class="right">Right (register): an alias of LSRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_rorv.html">ROR (register)</a>: Rotate </p></div><div class="permindex-right"><p class="right">Right (register): an alias of RORV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srsra_advsimd.html">SRSRA</a>: Signed Rounding Shift </p></div><div class="permindex-right"><p class="right">Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssra_advsimd.html">SSRA</a>: Signed Shift </p></div><div class="permindex-right"><p class="right">Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursra_advsimd.html">URSRA</a>: Unsigned Rounding Shift </p></div><div class="permindex-right"><p class="right">Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usra_advsimd.html">USRA</a>: Unsigned Shift </p></div><div class="permindex-right"><p class="right">Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sri_advsimd.html">SRI</a>: Shift </p></div><div class="permindex-right"><p class="right">Right and Insert (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rshrn_advsimd.html">RSHRN, RSHRN2</a>: Rounding Shift </p></div><div class="permindex-right"><p class="right">Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shrn_advsimd.html">SHRN, SHRN2</a>: Shift </p></div><div class="permindex-right"><p class="right">Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a>: Signed saturating Rounded Shift </p></div><div class="permindex-right"><p class="right">Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a>: Signed saturating Shift </p></div><div class="permindex-right"><p class="right">Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a>: Unsigned saturating Rounded Shift </p></div><div class="permindex-right"><p class="right">Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a>: Unsigned saturating Shift </p></div><div class="permindex-right"><p class="right">Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: Signed saturating Rounded Shift </p></div><div class="permindex-right"><p class="right">Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a>: Signed saturating Shift </p></div><div class="permindex-right"><p class="right">Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asrv.html">ASRV</a>: Arithmetic Shift </p></div><div class="permindex-right"><p class="right">Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsrv.html">LSRV</a>: Logical Shift </p></div><div class="permindex-right"><p class="right">Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rorv.html">RORV</a>: Rotate </p></div><div class="permindex-right"><p class="right">Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_float.html">FSQRT (scalar)</a>: Floating-point Square </p></div><div class="permindex-right"><p class="right">Root (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_advsimd.html">FSQRT (vector)</a>: Floating-point Square </p></div><div class="permindex-right"><p class="right">Root (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrte_advsimd.html">FRSQRTE</a>: Floating-point Reciprocal Square </p></div><div class="permindex-right"><p class="right">Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursqrte_advsimd.html">URSQRTE</a>: Unsigned Reciprocal Square </p></div><div class="permindex-right"><p class="right">Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrts_advsimd.html">FRSQRTS</a>: Floating-point Reciprocal Square </p></div><div class="permindex-right"><p class="right">Root Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ror_extr.html">ROR (immediate)</a>: Rotate right (immediate): an alias of EXTR.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ror_rorv.html">ROR (register)</a>: Rotate Right (register): an alias of RORV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_rorv.html">ROR (register)</a>: Rotate Right (register): an alias of </p></div><div class="permindex-right"><p class="right">RORV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rorv.html">RORV</a>: Rotate Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_extr.html">ROR (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Rotate right (immediate): an alias of EXTR.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ror_rorv.html">ROR (register)</a>: </p></div><div class="permindex-right"><p class="right">Rotate Right (register): an alias of RORV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rorv.html">RORV</a>: </p></div><div class="permindex-right"><p class="right">Rotate Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1h_advsimd.html">SHA1H</a>: SHA1 fixed </p></div><div class="permindex-right"><p class="right">rotate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesd_advsimd.html">AESD</a>: AES single </p></div><div class="permindex-right"><p class="right">round decryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aese_advsimd.html">AESE</a>: AES single </p></div><div class="permindex-right"><p class="right">round encryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral exact, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral exact, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_float.html">FRINTZ (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_advsimd.html">FRINTZ (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Round to Integral, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Rounded Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="raddhn_advsimd.html">RADDHN, RADDHN2</a>: </p></div><div class="permindex-right"><p class="right">Rounding Add returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating </p></div><div class="permindex-right"><p class="right">Rounding Doubling Multiply Accumulate returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating </p></div><div class="permindex-right"><p class="right">Rounding Doubling Multiply Accumulate returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Rounding Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Rounding Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating </p></div><div class="permindex-right"><p class="right">Rounding Doubling Multiply Subtract returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating </p></div><div class="permindex-right"><p class="right">Rounding Doubling Multiply Subtract returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srhadd_advsimd.html">SRHADD</a>: Signed </p></div><div class="permindex-right"><p class="right">Rounding Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urhadd_advsimd.html">URHADD</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Rounding Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-point Round to Integral, using current </p></div><div class="permindex-right"><p class="right">rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point Round to Integral exact, using current </p></div><div class="permindex-right"><p class="right">rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-point Round to Integral, using current </p></div><div class="permindex-right"><p class="right">rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point Round to Integral exact, using current </p></div><div class="permindex-right"><p class="right">rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshl_advsimd.html">SQRSHL</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshl_advsimd.html">SRSHL</a>: Signed </p></div><div class="permindex-right"><p class="right">Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshl_advsimd.html">UQRSHL</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshl_advsimd.html">URSHL</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshr_advsimd.html">SRSHR</a>: Signed </p></div><div class="permindex-right"><p class="right">Rounding Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshr_advsimd.html">URSHR</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Rounding Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srsra_advsimd.html">SRSRA</a>: Signed </p></div><div class="permindex-right"><p class="right">Rounding Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursra_advsimd.html">URSRA</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Rounding Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rshrn_advsimd.html">RSHRN, RSHRN2</a>: </p></div><div class="permindex-right"><p class="right">Rounding Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rsubhn_advsimd.html">RSUBHN, RSUBHN2</a>: </p></div><div class="permindex-right"><p class="right">Rounding Subtract returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-point Convert to lower precision Narrow, </p></div><div class="permindex-right"><p class="right">rounding to odd (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point Convert to Signed fixed-point, </p></div><div class="permindex-right"><p class="right">rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, </p></div><div class="permindex-right"><p class="right">rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point Convert to Signed fixed-point, </p></div><div class="permindex-right"><p class="right">rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-point Convert to Signed integer, </p></div><div class="permindex-right"><p class="right">rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, </p></div><div class="permindex-right"><p class="right">rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-point Convert to Unsigned integer, </p></div><div class="permindex-right"><p class="right">rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rshrn_advsimd.html">RSHRN, RSHRN2</a>: Rounding Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rshrn_advsimd.html">RSHRN, </a></p></div><div class="permindex-right"><p class="right"><a href="rshrn_advsimd.html">RSHRN2</a>: Rounding Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="rsubhn_advsimd.html">RSUBHN, RSUBHN2</a>: Rounding Subtract returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rsubhn_advsimd.html">RSUBHN, </a></p></div><div class="permindex-right"><p class="right"><a href="rsubhn_advsimd.html">RSUBHN2</a>: Rounding Subtract returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><a id="S" name="S"><p class="right"><a href="saba_advsimd.html">SABA</a>: Signed Absolute difference and Accumulate.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sabal_advsimd.html">SABAL, SABAL2</a>: Signed Absolute difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabal_advsimd.html">SABAL, </a></p></div><div class="permindex-right"><p class="right"><a href="sabal_advsimd.html">SABAL2</a>: Signed Absolute difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sabd_advsimd.html">SABD</a>: Signed Absolute Difference.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sabdl_advsimd.html">SABDL, SABDL2</a>: Signed Absolute Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabdl_advsimd.html">SABDL, </a></p></div><div class="permindex-right"><p class="right"><a href="sabdl_advsimd.html">SABDL2</a>: Signed Absolute Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sadalp_advsimd.html">SADALP</a>: Signed Add and Accumulate Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="saddl_advsimd.html">SADDL, SADDL2</a>: Signed Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddl_advsimd.html">SADDL, </a></p></div><div class="permindex-right"><p class="right"><a href="saddl_advsimd.html">SADDL2</a>: Signed Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="saddlp_advsimd.html">SADDLP</a>: Signed Add Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="saddlv_advsimd.html">SADDLV</a>: Signed Add Long across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="saddw_advsimd.html">SADDW, SADDW2</a>: Signed Add Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddw_advsimd.html">SADDW, </a></p></div><div class="permindex-right"><p class="right"><a href="saddw_advsimd.html">SADDW2</a>: Signed Add Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhs_advsimd.html">CMHS (register)</a>: Compare unsigned Higher or </p></div><div class="permindex-right"><p class="right">Same (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqabs_advsimd.html">SQABS</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Absolute value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usqadd_advsimd.html">USQADD</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating Accumulate of Signed value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="suqadd_advsimd.html">SUQADD</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Accumulate of Unsigned value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqadd_advsimd.html">SQADD</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqadd_advsimd.html">UQADD</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Doubling Multiply Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Doubling Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Doubling Multiply-Add Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Doubling Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Doubling Multiply-Subtract Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Doubling Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtn_advsimd.html">SQXTN, SQXTN2</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqxtn_advsimd.html">UQXTN, UQXTN2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtun_advsimd.html">SQXTUN, SQXTUN2</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating extract Unsigned Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqneg_advsimd.html">SQNEG</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Negate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Rounded Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">Saturating Rounding Doubling Multiply Accumulate returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">Saturating Rounding Doubling Multiply Accumulate returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Rounding Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Rounding Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed </p></div><div class="permindex-right"><p class="right">Saturating Rounding Doubling Multiply Subtract returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed </p></div><div class="permindex-right"><p class="right">Saturating Rounding Doubling Multiply Subtract returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshl_advsimd.html">SQRSHL</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshl_advsimd.html">UQRSHL</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_imm.html">SQSHL (immediate)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_imm.html">UQSHL (immediate)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshlu_advsimd.html">SQSHLU</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Shift Left Unsigned (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqsub_advsimd.html">SQSUB</a>: Signed </p></div><div class="permindex-right"><p class="right">saturating Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqsub_advsimd.html">UQSUB</a>: Unsigned </p></div><div class="permindex-right"><p class="right">saturating Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngc_sbc.html">NGC</a>: Negate with Carry: an alias of </p></div><div class="permindex-right"><p class="right">SBC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sbc.html">SBC</a>: Subtract with Carry.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ngcs_sbcs.html">NGCS</a>: Negate with Carry, setting flags: an alias of </p></div><div class="permindex-right"><p class="right">SBCS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sbcs.html">SBCS</a>: Subtract with Carry, setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sbfiz_sbfm.html">SBFIZ</a>: Signed Bitfield Insert in Zero: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_sbfm.html">ASR (immediate)</a>: Arithmetic Shift Right (immediate): an alias of </p></div><div class="permindex-right"><p class="right">SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfiz_sbfm.html">SBFIZ</a>: Signed Bitfield Insert in Zero: an alias of </p></div><div class="permindex-right"><p class="right">SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfx_sbfm.html">SBFX</a>: Signed Bitfield Extract: an alias of </p></div><div class="permindex-right"><p class="right">SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtb_sbfm.html">SXTB</a>: Signed Extend Byte: an alias of </p></div><div class="permindex-right"><p class="right">SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxth_sbfm.html">SXTH</a>: Sign Extend Halfword: an alias of </p></div><div class="permindex-right"><p class="right">SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtw_sbfm.html">SXTW</a>: Sign Extend Word: an alias of </p></div><div class="permindex-right"><p class="right">SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sbfm.html">SBFM</a>: Signed Bitfield Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sbfx_sbfm.html">SBFX</a>: Signed Bitfield Extract: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_pair.html">ADDP (scalar)</a>: Add Pair of elements (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_float.html">FABS (scalar)</a>: Floating-point Absolute value (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_float.html">FADD (scalar)</a>: Floating-point Add (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_pair.html">FADDP (scalar)</a>: Floating-point Add Pair of elements (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmp_float.html">FCCMP</a>: Floating-point Conditional quiet Compare (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmpe_float.html">FCCMPE</a>: Floating-point Conditional signaling Compare (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmp_float.html">FCMP</a>: Floating-point quiet Compare (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmpe_float.html">FCMPE</a>: Floating-point signaling Compare (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcsel_float.html">FCSEL</a>: Floating-point Conditional Select (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvt_float.html">FCVT</a>: Floating-point Convert precision (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to Away (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point Convert to Signed integer, rounding toward Minus infinity (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward Minus infinity (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to even (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point Convert to Signed integer, rounding toward Plus infinity (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward Plus infinity (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-point Convert to Signed integer, rounding toward Zero (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-point Convert to Unsigned integer, rounding toward Zero (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_float.html">FDIV (scalar)</a>: Floating-point Divide (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmadd_float.html">FMADD</a>: Floating-point fused Multiply-Add (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_float.html">FMAX (scalar)</a>: Floating-point Maximum (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_float.html">FMAXNM (scalar)</a>: Floating-point Maximum Number (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (scalar)</a>: Floating-point Maximum Number of Pair of elements (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_pair.html">FMAXP (scalar)</a>: Floating-point Maximum of Pair of elements (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_float.html">FMIN (scalar)</a>: Floating-point Minimum (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_float.html">FMINNM (scalar)</a>: Floating-point Minimum Number (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_pair.html">FMINNMP (scalar)</a>: Floating-point Minimum Number of Pair of elements (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_pair.html">FMINP (scalar)</a>: Floating-point Minimum of Pair of elements (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_imm.html">FMOV (scalar, immediate)</a>: Floating-point move immediate (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmsub_float.html">FMSUB</a>: Floating-point Fused Multiply-Subtract (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_float.html">FMUL (scalar)</a>: Floating-point Multiply (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_float.html">FNEG (scalar)</a>: Floating-point Negate (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmadd_float.html">FNMADD</a>: Floating-point Negated fused Multiply-Add (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmsub_float.html">FNMSUB</a>: Floating-point Negated fused Multiply-Subtract (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmul_float.html">FNMUL (scalar)</a>: Floating-point Multiply-Negate (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecpx_advsimd.html">FRECPX</a>: Floating-point Reciprocal exponent (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (scalar)</a>: Floating-point Round to Integral, to nearest with ties to Away (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-point Round to Integral, using current rounding mode (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (scalar)</a>: Floating-point Round to Integral, toward Minus infinity (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (scalar)</a>: Floating-point Round to Integral, to nearest with ties to even (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (scalar)</a>: Floating-point Round to Integral, toward Plus infinity (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point Round to Integral exact, using current rounding mode (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_float.html">FRINTZ (scalar)</a>: Floating-point Round to Integral, toward Zero (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_float.html">FSQRT (scalar)</a>: Floating-point Square Root (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_float.html">FSUB (scalar)</a>: Floating-point Subtract (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>: Signed fixed-point Convert to Floating-point (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>: Signed integer Convert to Floating-point (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>: Unsigned fixed-point Convert to Floating-point (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>: Unsigned integer Convert to Floating-point (</p></div><div class="permindex-right"><p class="right">scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_pair.html">ADDP (</a></p></div><div class="permindex-right"><p class="right"><a href="addp_advsimd_pair.html">scalar)</a>: Add Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_float.html">FABS (</a></p></div><div class="permindex-right"><p class="right"><a href="fabs_float.html">scalar)</a>: Floating-point Absolute value (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_float.html">FADD (</a></p></div><div class="permindex-right"><p class="right"><a href="fadd_float.html">scalar)</a>: Floating-point Add (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_pair.html">FADDP (</a></p></div><div class="permindex-right"><p class="right"><a href="faddp_advsimd_pair.html">scalar)</a>: Floating-point Add Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtas_float.html">scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtns_float.html">scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtms_float.html">scalar)</a>: Floating-point Convert to Signed integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtps_float.html">scalar)</a>: Floating-point Convert to Signed integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtau_float.html">scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtnu_float.html">scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtmu_float.html">scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtpu_float.html">scalar)</a>: Floating-point Convert to Unsigned integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_float.html">FDIV (</a></p></div><div class="permindex-right"><p class="right"><a href="fdiv_float.html">scalar)</a>: Floating-point Divide (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_float.html">FMAX (</a></p></div><div class="permindex-right"><p class="right"><a href="fmax_float.html">scalar)</a>: Floating-point Maximum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_float.html">FMAXNM (</a></p></div><div class="permindex-right"><p class="right"><a href="fmaxnm_float.html">scalar)</a>: Floating-point Maximum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_pair.html">FMAXNMP (</a></p></div><div class="permindex-right"><p class="right"><a href="fmaxnmp_advsimd_pair.html">scalar)</a>: Floating-point Maximum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_pair.html">FMAXP (</a></p></div><div class="permindex-right"><p class="right"><a href="fmaxp_advsimd_pair.html">scalar)</a>: Floating-point Maximum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_float.html">FMIN (</a></p></div><div class="permindex-right"><p class="right"><a href="fmin_float.html">scalar)</a>: Floating-point Minimum (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_float.html">FMINNM (</a></p></div><div class="permindex-right"><p class="right"><a href="fminnm_float.html">scalar)</a>: Floating-point Minimum Number (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_pair.html">FMINNMP (</a></p></div><div class="permindex-right"><p class="right"><a href="fminnmp_advsimd_pair.html">scalar)</a>: Floating-point Minimum Number of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_pair.html">FMINP (</a></p></div><div class="permindex-right"><p class="right"><a href="fminp_advsimd_pair.html">scalar)</a>: Floating-point Minimum of Pair of elements (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_float.html">FMUL (</a></p></div><div class="permindex-right"><p class="right"><a href="fmul_float.html">scalar)</a>: Floating-point Multiply (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmul_float.html">FNMUL (</a></p></div><div class="permindex-right"><p class="right"><a href="fnmul_float.html">scalar)</a>: Floating-point Multiply-Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_float.html">FNEG (</a></p></div><div class="permindex-right"><p class="right"><a href="fneg_float.html">scalar)</a>: Floating-point Negate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (</a></p></div><div class="permindex-right"><p class="right"><a href="frintx_float.html">scalar)</a>: Floating-point Round to Integral exact, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (</a></p></div><div class="permindex-right"><p class="right"><a href="frinta_float.html">scalar)</a>: Floating-point Round to Integral, to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (</a></p></div><div class="permindex-right"><p class="right"><a href="frintn_float.html">scalar)</a>: Floating-point Round to Integral, to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (</a></p></div><div class="permindex-right"><p class="right"><a href="frintm_float.html">scalar)</a>: Floating-point Round to Integral, toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (</a></p></div><div class="permindex-right"><p class="right"><a href="frintp_float.html">scalar)</a>: Floating-point Round to Integral, toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_float.html">FRINTZ (</a></p></div><div class="permindex-right"><p class="right"><a href="frintz_float.html">scalar)</a>: Floating-point Round to Integral, toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (</a></p></div><div class="permindex-right"><p class="right"><a href="frinti_float.html">scalar)</a>: Floating-point Round to Integral, using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_float.html">FSQRT (</a></p></div><div class="permindex-right"><p class="right"><a href="fsqrt_float.html">scalar)</a>: Floating-point Square Root (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_float.html">FSUB (</a></p></div><div class="permindex-right"><p class="right"><a href="fsub_float.html">scalar)</a>: Floating-point Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (</a></p></div><div class="permindex-right"><p class="right"><a href="mov_dup_advsimd_elt.html">scalar)</a>: Move vector element to scalar: an alias of DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_float_fix.html">scalar, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_float_fix.html">scalar, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (</a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_float_fix.html">scalar, fixed-point)</a>: Signed fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (</a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_float_fix.html">scalar, fixed-point)</a>: Unsigned fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_imm.html">FMOV (</a></p></div><div class="permindex-right"><p class="right"><a href="fmov_float_imm.html">scalar, immediate)</a>: Floating-point move immediate (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_float_int.html">scalar, integer)</a>: Floating-point Convert to Signed integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_float_int.html">scalar, integer)</a>: Floating-point Convert to Unsigned integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_int.html">SCVTF (</a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_float_int.html">scalar, integer)</a>: Signed integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_int.html">UCVTF (</a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_float_int.html">scalar, integer)</a>: Unsigned integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_elt.html">DUP (element)</a>: Duplicate vector element to vector or </p></div><div class="permindex-right"><p class="right">scalar.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: Move vector element to </p></div><div class="permindex-right"><p class="right">scalar: an alias of DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1su0_advsimd.html">SHA1SU0</a>: SHA1 </p></div><div class="permindex-right"><p class="right">schedule update 0.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256su0_advsimd.html">SHA256SU0</a>: SHA256 </p></div><div class="permindex-right"><p class="right">schedule update 0.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1su1_advsimd.html">SHA1SU1</a>: SHA1 </p></div><div class="permindex-right"><p class="right">schedule update 1.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256su1_advsimd.html">SHA256SU1</a>: SHA256 </p></div><div class="permindex-right"><p class="right">schedule update 1.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>: Signed fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>: Signed integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a>: Signed fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a>: Signed integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sdiv.html">SDIV</a>: Signed Divide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="trn2_advsimd.html">TRN2</a>: Transpose vectors (</p></div><div class="permindex-right"><p class="right">secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uzp2_advsimd.html">UZP2</a>: Unzip vectors (</p></div><div class="permindex-right"><p class="right">secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="zip2_advsimd.html">ZIP2</a>: Zip vectors (</p></div><div class="permindex-right"><p class="right">secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smc.html">SMC</a>: </p></div><div class="permindex-right"><p class="right">Secure Monitor Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcsel_float.html">FCSEL</a>: Floating-point Conditional </p></div><div class="permindex-right"><p class="right">Select (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csinc.html">CSINC</a>: Conditional </p></div><div class="permindex-right"><p class="right">Select Increment.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csinv.html">CSINV</a>: Conditional </p></div><div class="permindex-right"><p class="right">Select Invert.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csneg.html">CSNEG</a>: Conditional </p></div><div class="permindex-right"><p class="right">Select Negation.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bsl_advsimd.html">BSL</a>: Bitwise </p></div><div class="permindex-right"><p class="right">Select.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csel.html">CSEL</a>: Conditional </p></div><div class="permindex-right"><p class="right">Select.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sevl.html">SEVL</a>: </p></div><div class="permindex-right"><p class="right">Send Event Local.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sev.html">SEV</a>: </p></div><div class="permindex-right"><p class="right">Send Event.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="csetm_csinv.html">CSETM</a>: Conditional </p></div><div class="permindex-right"><p class="right">Set Mask: an alias of CSINV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, STSETLB</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">set on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsetb.html">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">set on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, STSETLH</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">set on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldseth.html">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">set on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">set on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>: Atomic bit </p></div><div class="permindex-right"><p class="right">set on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cset_csinc.html">CSET</a>: Conditional </p></div><div class="permindex-right"><p class="right">Set: an alias of CSINC.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sev.html">SEV</a>: Send Event.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sevl.html">SEVL</a>: Send Event Local.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1h_advsimd.html">SHA1H</a>: </p></div><div class="permindex-right"><p class="right">SHA1 fixed rotate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1c_advsimd.html">SHA1C</a>: </p></div><div class="permindex-right"><p class="right">SHA1 hash update (choose).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1m_advsimd.html">SHA1M</a>: </p></div><div class="permindex-right"><p class="right">SHA1 hash update (majority).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1p_advsimd.html">SHA1P</a>: </p></div><div class="permindex-right"><p class="right">SHA1 hash update (parity).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1su0_advsimd.html">SHA1SU0</a>: </p></div><div class="permindex-right"><p class="right">SHA1 schedule update 0.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1su1_advsimd.html">SHA1SU1</a>: </p></div><div class="permindex-right"><p class="right">SHA1 schedule update 1.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha1c_advsimd.html">SHA1C</a>: SHA1 hash update (choose).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha1h_advsimd.html">SHA1H</a>: SHA1 fixed rotate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha1m_advsimd.html">SHA1M</a>: SHA1 hash update (majority).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha1p_advsimd.html">SHA1P</a>: SHA1 hash update (parity).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha1su0_advsimd.html">SHA1SU0</a>: SHA1 schedule update 0.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha1su1_advsimd.html">SHA1SU1</a>: SHA1 schedule update 1.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256h_advsimd.html">SHA256H</a>: </p></div><div class="permindex-right"><p class="right">SHA256 hash update (part 1).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256h2_advsimd.html">SHA256H2</a>: </p></div><div class="permindex-right"><p class="right">SHA256 hash update (part 2).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256su0_advsimd.html">SHA256SU0</a>: </p></div><div class="permindex-right"><p class="right">SHA256 schedule update 0.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256su1_advsimd.html">SHA256SU1</a>: </p></div><div class="permindex-right"><p class="right">SHA256 schedule update 1.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha256h2_advsimd.html">SHA256H2</a>: SHA256 hash update (part 2).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha256h_advsimd.html">SHA256H</a>: SHA256 hash update (part 1).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha256su0_advsimd.html">SHA256SU0</a>: SHA256 schedule update 0.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sha256su1_advsimd.html">SHA256SU1</a>: SHA256 schedule update 1.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="shadd_advsimd.html">SHADD</a>: Signed Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shl_advsimd.html">SHL</a>: </p></div><div class="permindex-right"><p class="right">Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_imm.html">SQSHL (immediate)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_imm.html">UQSHL (immediate)</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_ubfm.html">LSL (immediate)</a>: Logical </p></div><div class="permindex-right"><p class="right">Shift Left (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshl_advsimd.html">SQRSHL</a>: Signed saturating Rounding </p></div><div class="permindex-right"><p class="right">Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshl_advsimd.html">SRSHL</a>: Signed Rounding </p></div><div class="permindex-right"><p class="right">Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshl_advsimd.html">SSHL</a>: Signed </p></div><div class="permindex-right"><p class="right">Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshl_advsimd.html">UQRSHL</a>: Unsigned saturating Rounding </p></div><div class="permindex-right"><p class="right">Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshl_advsimd.html">URSHL</a>: Unsigned Rounding </p></div><div class="permindex-right"><p class="right">Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushl_advsimd.html">USHL</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_lslv.html">LSL (register)</a>: Logical </p></div><div class="permindex-right"><p class="right">Shift Left (register): an alias of LSLV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sli_advsimd.html">SLI</a>: </p></div><div class="permindex-right"><p class="right">Shift Left and Insert (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shll_advsimd.html">SHLL, SHLL2</a>: </p></div><div class="permindex-right"><p class="right">Shift Left Long (by element size).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshll_advsimd.html">SSHLL, SSHLL2</a>: Signed </p></div><div class="permindex-right"><p class="right">Shift Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushll_advsimd.html">USHLL, USHLL2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Shift Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshlu_advsimd.html">SQSHLU</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Shift Left Unsigned (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lslv.html">LSLV</a>: Logical </p></div><div class="permindex-right"><p class="right">Shift Left Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshr_advsimd.html">SRSHR</a>: Signed Rounding </p></div><div class="permindex-right"><p class="right">Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshr_advsimd.html">SSHR</a>: Signed </p></div><div class="permindex-right"><p class="right">Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshr_advsimd.html">URSHR</a>: Unsigned Rounding </p></div><div class="permindex-right"><p class="right">Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushr_advsimd.html">USHR</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_sbfm.html">ASR (immediate)</a>: Arithmetic </p></div><div class="permindex-right"><p class="right">Shift Right (immediate): an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_ubfm.html">LSR (immediate)</a>: Logical </p></div><div class="permindex-right"><p class="right">Shift Right (immediate): an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asr_asrv.html">ASR (register)</a>: Arithmetic </p></div><div class="permindex-right"><p class="right">Shift Right (register): an alias of ASRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_lsrv.html">LSR (register)</a>: Logical </p></div><div class="permindex-right"><p class="right">Shift Right (register): an alias of LSRV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srsra_advsimd.html">SRSRA</a>: Signed Rounding </p></div><div class="permindex-right"><p class="right">Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssra_advsimd.html">SSRA</a>: Signed </p></div><div class="permindex-right"><p class="right">Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursra_advsimd.html">URSRA</a>: Unsigned Rounding </p></div><div class="permindex-right"><p class="right">Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usra_advsimd.html">USRA</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sri_advsimd.html">SRI</a>: </p></div><div class="permindex-right"><p class="right">Shift Right and Insert (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rshrn_advsimd.html">RSHRN, RSHRN2</a>: Rounding </p></div><div class="permindex-right"><p class="right">Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shrn_advsimd.html">SHRN, SHRN2</a>: </p></div><div class="permindex-right"><p class="right">Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a>: Signed saturating Rounded </p></div><div class="permindex-right"><p class="right">Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a>: Unsigned saturating Rounded </p></div><div class="permindex-right"><p class="right">Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: Signed saturating Rounded </p></div><div class="permindex-right"><p class="right">Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asrv.html">ASRV</a>: Arithmetic </p></div><div class="permindex-right"><p class="right">Shift Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsrv.html">LSRV</a>: Logical </p></div><div class="permindex-right"><p class="right">Shift Right Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_shift.html">ADDS (shifted register)</a>: Add (</p></div><div class="permindex-right"><p class="right">shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_shift.html">ANDS (shifted register)</a>: Bitwise AND (</p></div><div class="permindex-right"><p class="right">shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bics.html">BICS (shifted register)</a>: Bitwise Bit Clear (</p></div><div class="permindex-right"><p class="right">shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_shift.html">SUBS (shifted register)</a>: Subtract (</p></div><div class="permindex-right"><p class="right">shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_shift.html">ADD (shifted register)</a>: Add (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_log_shift.html">AND (shifted register)</a>: Bitwise AND (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_log_shift.html">BIC (shifted register)</a>: Bitwise Bit Clear (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_shift.html">CMN (shifted register)</a>: Compare Negative (shifted register): an alias of ADDS (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_shift.html">CMP (shifted register)</a>: Compare (shifted register): an alias of SUBS (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eon.html">EON (shifted register)</a>: Bitwise Exclusive OR NOT (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_shift.html">EOR (shifted register)</a>: Bitwise Exclusive OR (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_log_shift.html">MOV (register)</a>: Move (register): an alias of ORR (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_orn_log_shift.html">MVN</a>: Bitwise NOT: an alias of ORN (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_sub_addsub_shift.html">NEG (shifted register)</a>: Negate (shifted register): an alias of SUB (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="negs_subs_addsub_shift.html">NEGS</a>: Negate, setting flags: an alias of SUBS (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_log_shift.html">ORN (shifted register)</a>: Bitwise OR NOT (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_log_shift.html">ORR (shifted register)</a>: Bitwise OR (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_shift.html">SUB (shifted register)</a>: Subtract (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_shift.html">TST (shifted register)</a>: Test (shifted register): an alias of ANDS (</p></div><div class="permindex-right"><p class="right">shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="adds_addsub_shift.html">ADDS (</a></p></div><div class="permindex-right"><p class="right"><a href="adds_addsub_shift.html">shifted register)</a>: Add (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_addsub_shift.html">ADD (</a></p></div><div class="permindex-right"><p class="right"><a href="add_addsub_shift.html">shifted register)</a>: Add (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_shift.html">CMN (shifted register)</a>: Compare Negative (</p></div><div class="permindex-right"><p class="right">shifted register): an alias of ADDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_shift.html">TST (shifted register)</a>: Test (</p></div><div class="permindex-right"><p class="right">shifted register): an alias of ANDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_sub_addsub_shift.html">NEG (shifted register)</a>: Negate (</p></div><div class="permindex-right"><p class="right">shifted register): an alias of SUB (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_shift.html">CMP (shifted register)</a>: Compare (</p></div><div class="permindex-right"><p class="right">shifted register): an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ands_log_shift.html">ANDS (</a></p></div><div class="permindex-right"><p class="right"><a href="ands_log_shift.html">shifted register)</a>: Bitwise AND (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_log_shift.html">AND (</a></p></div><div class="permindex-right"><p class="right"><a href="and_log_shift.html">shifted register)</a>: Bitwise AND (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bics.html">BICS (</a></p></div><div class="permindex-right"><p class="right"><a href="bics.html">shifted register)</a>: Bitwise Bit Clear (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_log_shift.html">BIC (</a></p></div><div class="permindex-right"><p class="right"><a href="bic_log_shift.html">shifted register)</a>: Bitwise Bit Clear (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_log_shift.html">EOR (</a></p></div><div class="permindex-right"><p class="right"><a href="eor_log_shift.html">shifted register)</a>: Bitwise Exclusive OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eon.html">EON (</a></p></div><div class="permindex-right"><p class="right"><a href="eon.html">shifted register)</a>: Bitwise Exclusive OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_log_shift.html">ORR (</a></p></div><div class="permindex-right"><p class="right"><a href="orr_log_shift.html">shifted register)</a>: Bitwise OR (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_log_shift.html">ORN (</a></p></div><div class="permindex-right"><p class="right"><a href="orn_log_shift.html">shifted register)</a>: Bitwise OR NOT (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_shift.html">CMP (</a></p></div><div class="permindex-right"><p class="right"><a href="cmp_subs_addsub_shift.html">shifted register)</a>: Compare (shifted register): an alias of SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmn_adds_addsub_shift.html">CMN (</a></p></div><div class="permindex-right"><p class="right"><a href="cmn_adds_addsub_shift.html">shifted register)</a>: Compare Negative (shifted register): an alias of ADDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_sub_addsub_shift.html">NEG (</a></p></div><div class="permindex-right"><p class="right"><a href="neg_sub_addsub_shift.html">shifted register)</a>: Negate (shifted register): an alias of SUB (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_shift.html">SUBS (</a></p></div><div class="permindex-right"><p class="right"><a href="subs_addsub_shift.html">shifted register)</a>: Subtract (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_shift.html">SUB (</a></p></div><div class="permindex-right"><p class="right"><a href="sub_addsub_shift.html">shifted register)</a>: Subtract (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_shift.html">TST (</a></p></div><div class="permindex-right"><p class="right"><a href="tst_ands_log_shift.html">shifted register)</a>: Test (shifted register): an alias of ANDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="shl_advsimd.html">SHL</a>: Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="shll_advsimd.html">SHLL, SHLL2</a>: Shift Left Long (by element size).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shll_advsimd.html">SHLL, </a></p></div><div class="permindex-right"><p class="right"><a href="shll_advsimd.html">SHLL2</a>: Shift Left Long (by element size).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="shrn_advsimd.html">SHRN, SHRN2</a>: Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shrn_advsimd.html">SHRN, </a></p></div><div class="permindex-right"><p class="right"><a href="shrn_advsimd.html">SHRN2</a>: Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="shsub_advsimd.html">SHSUB</a>: Signed Halving Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_advsimd.html">CLS (vector)</a>: Count Leading </p></div><div class="permindex-right"><p class="right">Sign bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_int.html">CLS</a>: Count leading </p></div><div class="permindex-right"><p class="right">sign bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxth_sbfm.html">SXTH</a>: </p></div><div class="permindex-right"><p class="right">Sign Extend Halfword: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtw_sbfm.html">SXTW</a>: </p></div><div class="permindex-right"><p class="right">Sign Extend Word: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fccmpe_float.html">FCCMPE</a>: Floating-point Conditional </p></div><div class="permindex-right"><p class="right">signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmpe_float.html">FCMPE</a>: Floating-point </p></div><div class="permindex-right"><p class="right">signaling Compare (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabal_advsimd.html">SABAL, SABAL2</a>: </p></div><div class="permindex-right"><p class="right">Signed Absolute difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saba_advsimd.html">SABA</a>: </p></div><div class="permindex-right"><p class="right">Signed Absolute difference and Accumulate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabdl_advsimd.html">SABDL, SABDL2</a>: </p></div><div class="permindex-right"><p class="right">Signed Absolute Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sabd_advsimd.html">SABD</a>: </p></div><div class="permindex-right"><p class="right">Signed Absolute Difference.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sadalp_advsimd.html">SADALP</a>: </p></div><div class="permindex-right"><p class="right">Signed Add and Accumulate Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddl_advsimd.html">SADDL, SADDL2</a>: </p></div><div class="permindex-right"><p class="right">Signed Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlv_advsimd.html">SADDLV</a>: </p></div><div class="permindex-right"><p class="right">Signed Add Long across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlp_advsimd.html">SADDLP</a>: </p></div><div class="permindex-right"><p class="right">Signed Add Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddw_advsimd.html">SADDW, SADDW2</a>: </p></div><div class="permindex-right"><p class="right">Signed Add Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfx_sbfm.html">SBFX</a>: </p></div><div class="permindex-right"><p class="right">Signed Bitfield Extract: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfiz_sbfm.html">SBFIZ</a>: </p></div><div class="permindex-right"><p class="right">Signed Bitfield Insert in Zero: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfm.html">SBFM</a>: </p></div><div class="permindex-right"><p class="right">Signed Bitfield Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_imm.html">LDRSB (immediate)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsb_reg.html">LDRSB (register)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsb.html">LDTRSB</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursb.html">LDURSB</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sdiv.html">SDIV</a>: </p></div><div class="permindex-right"><p class="right">Signed Divide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtb_sbfm.html">SXTB</a>: </p></div><div class="permindex-right"><p class="right">Signed Extend Byte: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtl_sshll_advsimd.html">SXTL, SXTL2</a>: </p></div><div class="permindex-right"><p class="right">Signed extend Long: an alias of SSHLL, SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_fix.html">SCVTF (scalar, fixed-point)</a>: </p></div><div class="permindex-right"><p class="right">Signed fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a>: </p></div><div class="permindex-right"><p class="right">Signed fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_reg.html">CMGT (register)</a>: Compare </p></div><div class="permindex-right"><p class="right">signed Greater than (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_reg.html">CMGE (register)</a>: Compare </p></div><div class="permindex-right"><p class="right">signed Greater than or Equal (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_zero.html">CMGE (zero)</a>: Compare </p></div><div class="permindex-right"><p class="right">signed Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_zero.html">CMGT (zero)</a>: Compare </p></div><div class="permindex-right"><p class="right">signed Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_imm.html">LDRSH (immediate)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsh_reg.html">LDRSH (register)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsh.html">LDTRSH</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursh.html">LDURSH</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shadd_advsimd.html">SHADD</a>: </p></div><div class="permindex-right"><p class="right">Signed Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shsub_advsimd.html">SHSUB</a>: </p></div><div class="permindex-right"><p class="right">Signed Halving Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_float_int.html">SCVTF (scalar, integer)</a>: </p></div><div class="permindex-right"><p class="right">Signed integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a>: </p></div><div class="permindex-right"><p class="right">Signed integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Signed integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmle_advsimd.html">CMLE (zero)</a>: Compare </p></div><div class="permindex-right"><p class="right">signed Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmlt_advsimd.html">CMLT (zero)</a>: Compare </p></div><div class="permindex-right"><p class="right">signed Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smax_advsimd.html">SMAX</a>: </p></div><div class="permindex-right"><p class="right">Signed Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaxv_advsimd.html">SMAXV</a>: </p></div><div class="permindex-right"><p class="right">Signed Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxb.html">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmaxh.html">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaxp_advsimd.html">SMAXP</a>: </p></div><div class="permindex-right"><p class="right">Signed Maximum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smin_advsimd.html">SMIN</a>: </p></div><div class="permindex-right"><p class="right">Signed Minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sminv_advsimd.html">SMINV</a>: </p></div><div class="permindex-right"><p class="right">Signed Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, STSMINLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminb.html">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, STSMINLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsminh.html">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>: Atomic </p></div><div class="permindex-right"><p class="right">signed minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sminp_advsimd.html">SMINP</a>: </p></div><div class="permindex-right"><p class="right">Signed Minimum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smov_advsimd.html">SMOV</a>: </p></div><div class="permindex-right"><p class="right">Signed Move vector element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smulh.html">SMULH</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply High.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_vec.html">SMULL, SMULL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_elt.html">SMULL, SMULL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_smaddl.html">SMULL</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply Long: an alias of SMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_vec.html">SMLAL, SMLAL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaddl.html">SMADDL</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smnegl_smsubl.html">SMNEGL</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply-Negate Long: an alias of SMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_vec.html">SMLSL, SMLSL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smsubl.html">SMSUBL</a>: </p></div><div class="permindex-right"><p class="right">Signed Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srhadd_advsimd.html">SRHADD</a>: </p></div><div class="permindex-right"><p class="right">Signed Rounding Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshl_advsimd.html">SRSHL</a>: </p></div><div class="permindex-right"><p class="right">Signed Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srshr_advsimd.html">SRSHR</a>: </p></div><div class="permindex-right"><p class="right">Signed Rounding Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="srsra_advsimd.html">SRSRA</a>: </p></div><div class="permindex-right"><p class="right">Signed Rounding Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqabs_advsimd.html">SQABS</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Absolute value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="suqadd_advsimd.html">SUQADD</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Accumulate of Unsigned value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqadd_advsimd.html">SQADD</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Doubling Multiply Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Doubling Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Doubling Multiply-Add Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Doubling Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Doubling Multiply-Subtract Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Doubling Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtn_advsimd.html">SQXTN, SQXTN2</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtun_advsimd.html">SQXTUN, SQXTUN2</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating extract Unsigned Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqneg_advsimd.html">SQNEG</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Negate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Rounded Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Rounding Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Rounding Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: </p></div><div class="permindex-right"><p class="right">Signed Saturating Rounding Doubling Multiply Subtract returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: </p></div><div class="permindex-right"><p class="right">Signed Saturating Rounding Doubling Multiply Subtract returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshl_advsimd.html">SQRSHL</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_imm.html">SQSHL (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshlu_advsimd.html">SQSHLU</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Shift Left Unsigned (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqsub_advsimd.html">SQSUB</a>: </p></div><div class="permindex-right"><p class="right">Signed saturating Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshl_advsimd.html">SSHL</a>: </p></div><div class="permindex-right"><p class="right">Signed Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshll_advsimd.html">SSHLL, SSHLL2</a>: </p></div><div class="permindex-right"><p class="right">Signed Shift Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshr_advsimd.html">SSHR</a>: </p></div><div class="permindex-right"><p class="right">Signed Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssra_advsimd.html">SSRA</a>: </p></div><div class="permindex-right"><p class="right">Signed Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssubl_advsimd.html">SSUBL, SSUBL2</a>: </p></div><div class="permindex-right"><p class="right">Signed Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssubw_advsimd.html">SSUBW, SSUBW2</a>: </p></div><div class="permindex-right"><p class="right">Signed Subtract Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usqadd_advsimd.html">USQADD</a>: Unsigned saturating Accumulate of </p></div><div class="permindex-right"><p class="right">Signed value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_imm.html">LDRSW (immediate)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Word (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_lit.html">LDRSW (literal)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Word (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_reg.html">LDRSW (register)</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Word (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsw.html">LDTRSW</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Word (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursw.html">LDURSW</a>: Load Register </p></div><div class="permindex-right"><p class="right">Signed Word (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldpsw.html">LDPSW</a>: Load Pair of Registers </p></div><div class="permindex-right"><p class="right">Signed Word.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (immediate, SIMD&amp;FP)</a>: Load </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP Register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>: Store </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (literal, SIMD&amp;FP)</a>: Load </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP Register (PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_fpsimd.html">LDR (register, SIMD&amp;FP)</a>: Load </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP Register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a>: Store </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>: Load </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP Register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>: Store </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>: Load Pair of </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>: Store Pair of </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_fpsimd.html">LDP (SIMD&amp;FP)</a>: Load Pair of </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>: Store Pair of </p></div><div class="permindex-right"><p class="right">SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (</a></p></div><div class="permindex-right"><p class="right"><a href="ldnp_fpsimd.html">SIMD&amp;FP)</a>: Load Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldp_fpsimd.html">LDP (</a></p></div><div class="permindex-right"><p class="right"><a href="ldp_fpsimd.html">SIMD&amp;FP)</a>: Load Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_imm_fpsimd.html">LDR (immediate, </a></p></div><div class="permindex-right"><p class="right"><a href="ldr_imm_fpsimd.html">SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_lit_fpsimd.html">LDR (literal, </a></p></div><div class="permindex-right"><p class="right"><a href="ldr_lit_fpsimd.html">SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (PC-relative literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldr_reg_fpsimd.html">LDR (register, </a></p></div><div class="permindex-right"><p class="right"><a href="ldr_reg_fpsimd.html">SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_fpsimd.html">LDUR (</a></p></div><div class="permindex-right"><p class="right"><a href="ldur_fpsimd.html">SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (</a></p></div><div class="permindex-right"><p class="right"><a href="stnp_fpsimd.html">SIMD&amp;FP)</a>: Store Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_fpsimd.html">STP (</a></p></div><div class="permindex-right"><p class="right"><a href="stp_fpsimd.html">SIMD&amp;FP)</a>: Store Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_fpsimd.html">STR (immediate, </a></p></div><div class="permindex-right"><p class="right"><a href="str_imm_fpsimd.html">SIMD&amp;FP)</a>: Store SIMD&amp;FP register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_reg_fpsimd.html">STR (register, </a></p></div><div class="permindex-right"><p class="right"><a href="str_reg_fpsimd.html">SIMD&amp;FP)</a>: Store SIMD&amp;FP register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_fpsimd.html">STUR (</a></p></div><div class="permindex-right"><p class="right"><a href="stur_fpsimd.html">SIMD&amp;FP)</a>: Store SIMD&amp;FP register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2r_advsimd.html">LD2R</a>: Load </p></div><div class="permindex-right"><p class="right">single 2-element structure and Replicate to all lanes of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>: Store </p></div><div class="permindex-right"><p class="right">single 2-element structure from one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>: Load </p></div><div class="permindex-right"><p class="right">single 2-element structure to one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3r_advsimd.html">LD3R</a>: Load </p></div><div class="permindex-right"><p class="right">single 3-element structure and Replicate to all lanes of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>: Store </p></div><div class="permindex-right"><p class="right">single 3-element structure from one lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>: Load </p></div><div class="permindex-right"><p class="right">single 3-element structure to one lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4r_advsimd.html">LD4R</a>: Load </p></div><div class="permindex-right"><p class="right">single 4-element structure and Replicate to all lanes of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>: Store </p></div><div class="permindex-right"><p class="right">single 4-element structure from one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>: Load </p></div><div class="permindex-right"><p class="right">single 4-element structure to one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aesd_advsimd.html">AESD</a>: AES </p></div><div class="permindex-right"><p class="right">single round decryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="aese_advsimd.html">AESE</a>: AES </p></div><div class="permindex-right"><p class="right">single round encryption.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (</a></p></div><div class="permindex-right"><p class="right"><a href="ld1_advsimd_sngl.html">single structure)</a>: Load one single-element structure to one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (</a></p></div><div class="permindex-right"><p class="right"><a href="ld2_advsimd_sngl.html">single structure)</a>: Load single 2-element structure to one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (</a></p></div><div class="permindex-right"><p class="right"><a href="ld3_advsimd_sngl.html">single structure)</a>: Load single 3-element structure to one lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (</a></p></div><div class="permindex-right"><p class="right"><a href="ld4_advsimd_sngl.html">single structure)</a>: Load single 4-element structure to one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (</a></p></div><div class="permindex-right"><p class="right"><a href="st1_advsimd_sngl.html">single structure)</a>: Store a single-element structure from one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (</a></p></div><div class="permindex-right"><p class="right"><a href="st2_advsimd_sngl.html">single structure)</a>: Store single 2-element structure from one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (</a></p></div><div class="permindex-right"><p class="right"><a href="st3_advsimd_sngl.html">single structure)</a>: Store single 3-element structure from one lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (</a></p></div><div class="permindex-right"><p class="right"><a href="st4_advsimd_sngl.html">single structure)</a>: Store single 4-element structure from one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: Load one </p></div><div class="permindex-right"><p class="right">single-element structure and Replicate to all lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>: Store a </p></div><div class="permindex-right"><p class="right">single-element structure from one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: Load one </p></div><div class="permindex-right"><p class="right">single-element structure to one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store multiple </p></div><div class="permindex-right"><p class="right">single-element structures from one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load multiple </p></div><div class="permindex-right"><p class="right">single-element structures to one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shll_advsimd.html">SHLL, SHLL2</a>: Shift Left Long (by element </p></div><div class="permindex-right"><p class="right">size).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sli_advsimd.html">SLI</a>: Shift Left and Insert (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_smaddl.html">SMULL</a>: Signed Multiply Long: an alias of </p></div><div class="permindex-right"><p class="right">SMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smaddl.html">SMADDL</a>: Signed Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smax_advsimd.html">SMAX</a>: Signed Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smaxp_advsimd.html">SMAXP</a>: Signed Maximum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smaxv_advsimd.html">SMAXV</a>: Signed Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smc.html">SMC</a>: Secure Monitor Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smin_advsimd.html">SMIN</a>: Signed Minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sminp_advsimd.html">SMINP</a>: Signed Minimum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sminv_advsimd.html">SMINV</a>: Signed Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by element)</a>: Signed Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smlal_advsimd_vec.html">SMLAL, SMLAL2 (vector)</a>: Signed Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_elt.html">SMLAL, </a></p></div><div class="permindex-right"><p class="right"><a href="smlal_advsimd_elt.html">SMLAL2 (by element)</a>: Signed Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_vec.html">SMLAL, </a></p></div><div class="permindex-right"><p class="right"><a href="smlal_advsimd_vec.html">SMLAL2 (vector)</a>: Signed Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by element)</a>: Signed Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smlsl_advsimd_vec.html">SMLSL, SMLSL2 (vector)</a>: Signed Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_elt.html">SMLSL, </a></p></div><div class="permindex-right"><p class="right"><a href="smlsl_advsimd_elt.html">SMLSL2 (by element)</a>: Signed Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_vec.html">SMLSL, </a></p></div><div class="permindex-right"><p class="right"><a href="smlsl_advsimd_vec.html">SMLSL2 (vector)</a>: Signed Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smnegl_smsubl.html">SMNEGL</a>: Signed Multiply-Negate Long: an alias of SMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smov_advsimd.html">SMOV</a>: Signed Move vector element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smnegl_smsubl.html">SMNEGL</a>: Signed Multiply-Negate Long: an alias of </p></div><div class="permindex-right"><p class="right">SMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smsubl.html">SMSUBL</a>: Signed Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smulh.html">SMULH</a>: Signed Multiply High.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smull_advsimd_elt.html">SMULL, SMULL2 (by element)</a>: Signed Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smull_advsimd_vec.html">SMULL, SMULL2 (vector)</a>: Signed Multiply Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_elt.html">SMULL, </a></p></div><div class="permindex-right"><p class="right"><a href="smull_advsimd_elt.html">SMULL2 (by element)</a>: Signed Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_vec.html">SMULL, </a></p></div><div class="permindex-right"><p class="right"><a href="smull_advsimd_vec.html">SMULL2 (vector)</a>: Signed Multiply Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="smull_smaddl.html">SMULL</a>: Signed Multiply Long: an alias of SMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from </a></p></div><div class="permindex-right"><p class="right"><a href="mov_add_addsub_imm.html">SP)</a>: Move between register and stack pointer: an alias of ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_imm.html">MSR (immediate)</a>: Move immediate value to </p></div><div class="permindex-right"><p class="right">Special Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqabs_advsimd.html">SQABS</a>: Signed saturating Absolute value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqadd_advsimd.html">SQADD</a>: Signed saturating Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, SQDMLAL2 (by element)</a>: Signed saturating Doubling Multiply-Add Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (vector)</a>: Signed saturating Doubling Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_elt.html">SQDMLAL, </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmlal_advsimd_elt.html">SQDMLAL2 (by element)</a>: Signed saturating Doubling Multiply-Add Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmlal_advsimd_vec.html">SQDMLAL2 (vector)</a>: Signed saturating Doubling Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a>: Signed saturating Doubling Multiply-Subtract Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a>: Signed saturating Doubling Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL2 (by element)</a>: Signed saturating Doubling Multiply-Subtract Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL2 (vector)</a>: Signed saturating Doubling Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqdmulh_advsimd_elt.html">SQDMULH (by element)</a>: Signed saturating Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqdmulh_advsimd_vec.html">SQDMULH (vector)</a>: Signed saturating Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqdmull_advsimd_elt.html">SQDMULL, SQDMULL2 (by element)</a>: Signed saturating Doubling Multiply Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (vector)</a>: Signed saturating Doubling Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_elt.html">SQDMULL, </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmull_advsimd_elt.html">SQDMULL2 (by element)</a>: Signed saturating Doubling Multiply Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_vec.html">SQDMULL, </a></p></div><div class="permindex-right"><p class="right"><a href="sqdmull_advsimd_vec.html">SQDMULL2 (vector)</a>: Signed saturating Doubling Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqneg_advsimd.html">SQNEG</a>: Signed saturating Negate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrdmlah_advsimd_elt.html">SQRDMLAH (by element)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrdmulh_advsimd_elt.html">SQRDMULH (by element)</a>: Signed saturating Rounding Doubling Multiply returning High half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (vector)</a>: Signed saturating Rounding Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrshl_advsimd.html">SQRSHL</a>: Signed saturating Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrshrn_advsimd.html">SQRSHRN, SQRSHRN2</a>: Signed saturating Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrn_advsimd.html">SQRSHRN, </a></p></div><div class="permindex-right"><p class="right"><a href="sqrshrn_advsimd.html">SQRSHRN2</a>: Signed saturating Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: Signed saturating Rounded Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, </a></p></div><div class="permindex-right"><p class="right"><a href="sqrshrun_advsimd.html">SQRSHRUN2</a>: Signed saturating Rounded Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqshl_advsimd_imm.html">SQSHL (immediate)</a>: Signed saturating Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqshl_advsimd_reg.html">SQSHL (register)</a>: Signed saturating Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqshlu_advsimd.html">SQSHLU</a>: Signed saturating Shift Left Unsigned (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqshrn_advsimd.html">SQSHRN, SQSHRN2</a>: Signed saturating Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrn_advsimd.html">SQSHRN, </a></p></div><div class="permindex-right"><p class="right"><a href="sqshrn_advsimd.html">SQSHRN2</a>: Signed saturating Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a>: Signed saturating Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrun_advsimd.html">SQSHRUN, </a></p></div><div class="permindex-right"><p class="right"><a href="sqshrun_advsimd.html">SQSHRUN2</a>: Signed saturating Shift Right Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqsub_advsimd.html">SQSUB</a>: Signed saturating Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_float.html">FSQRT (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Square Root (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_advsimd.html">FSQRT (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Square Root (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrte_advsimd.html">FRSQRTE</a>: Floating-point Reciprocal </p></div><div class="permindex-right"><p class="right">Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursqrte_advsimd.html">URSQRTE</a>: Unsigned Reciprocal </p></div><div class="permindex-right"><p class="right">Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrts_advsimd.html">FRSQRTS</a>: Floating-point Reciprocal </p></div><div class="permindex-right"><p class="right">Square Root Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqxtn_advsimd.html">SQXTN, SQXTN2</a>: Signed saturating extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtn_advsimd.html">SQXTN, </a></p></div><div class="permindex-right"><p class="right"><a href="sqxtn_advsimd.html">SQXTN2</a>: Signed saturating extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sqxtun_advsimd.html">SQXTUN, SQXTUN2</a>: Signed saturating extract Unsigned Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtun_advsimd.html">SQXTUN, </a></p></div><div class="permindex-right"><p class="right"><a href="sqxtun_advsimd.html">SQXTUN2</a>: Signed saturating extract Unsigned Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="srhadd_advsimd.html">SRHADD</a>: Signed Rounding Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sri_advsimd.html">SRI</a>: Shift Right and Insert (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="srshl_advsimd.html">SRSHL</a>: Signed Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="srshr_advsimd.html">SRSHR</a>: Signed Rounding Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="srsra_advsimd.html">SRSRA</a>: Signed Rounding Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sshl_advsimd.html">SSHL</a>: Signed Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtl_sshll_advsimd.html">SXTL, SXTL2</a>: Signed extend Long: an alias of </p></div><div class="permindex-right"><p class="right">SSHLL, SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sshll_advsimd.html">SSHLL, SSHLL2</a>: Signed Shift Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtl_sshll_advsimd.html">SXTL, SXTL2</a>: Signed extend Long: an alias of SSHLL, </p></div><div class="permindex-right"><p class="right">SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sshll_advsimd.html">SSHLL, </a></p></div><div class="permindex-right"><p class="right"><a href="sshll_advsimd.html">SSHLL2</a>: Signed Shift Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sshr_advsimd.html">SSHR</a>: Signed Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ssra_advsimd.html">SSRA</a>: Signed Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ssubl_advsimd.html">SSUBL, SSUBL2</a>: Signed Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssubl_advsimd.html">SSUBL, </a></p></div><div class="permindex-right"><p class="right"><a href="ssubl_advsimd.html">SSUBL2</a>: Signed Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ssubw_advsimd.html">SSUBW, SSUBW2</a>: Signed Subtract Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssubw_advsimd.html">SSUBW, </a></p></div><div class="permindex-right"><p class="right"><a href="ssubw_advsimd.html">SSUBW2</a>: Signed Subtract Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store multiple single-element structures from one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>: Store a single-element structure from one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a>: Store multiple 2-element structures from two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>: Store single 2-element structure from one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a>: Store multiple 3-element structures from three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>: Store single 3-element structure from one lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a>: Store multiple 4-element structures from four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>: Store single 4-element structure from one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_add_addsub_imm.html">MOV (to/from SP)</a>: Move between register and </p></div><div class="permindex-right"><p class="right">stack pointer: an alias of ADD (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stadd.html">STADD, STADDL</a>: Atomic add on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="staddb.html">STADDB, STADDLB</a>: Atomic add on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="staddh.html">STADDH, STADDLH</a>: Atomic add on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, </a></p></div><div class="permindex-right"><p class="right"><a href="stadd.html">STADDL</a>: Atomic add on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddb.html">STADDB, </a></p></div><div class="permindex-right"><p class="right"><a href="staddb.html">STADDLB</a>: Atomic add on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddh.html">STADDH, </a></p></div><div class="permindex-right"><p class="right"><a href="staddh.html">STADDLH</a>: Atomic add on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps1.html">DCPS1</a>: Debug Change PE </p></div><div class="permindex-right"><p class="right">State to EL1..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps2.html">DCPS2</a>: Debug Change PE </p></div><div class="permindex-right"><p class="right">State to EL2..</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dcps3.html">DCPS3</a>: Debug Change PE </p></div><div class="permindex-right"><p class="right">State to EL3.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="drps.html">DRPS</a>: Debug restore process </p></div><div class="permindex-right"><p class="right">state.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stclr.html">STCLR, STCLRL</a>: Atomic bit clear on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stclrb.html">STCLRB, STCLRLB</a>: Atomic bit clear on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stclrh.html">STCLRH, STCLRLH</a>: Atomic bit clear on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, </a></p></div><div class="permindex-right"><p class="right"><a href="stclr.html">STCLRL</a>: Atomic bit clear on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, </a></p></div><div class="permindex-right"><p class="right"><a href="stclrb.html">STCLRLB</a>: Atomic bit clear on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, </a></p></div><div class="permindex-right"><p class="right"><a href="stclrh.html">STCLRLH</a>: Atomic bit clear on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="steor.html">STEOR, STEORL</a>: Atomic exclusive OR on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="steorb.html">STEORB, STEORLB</a>: Atomic exclusive OR on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="steorh.html">STEORH, STEORLH</a>: Atomic exclusive OR on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, </a></p></div><div class="permindex-right"><p class="right"><a href="steor.html">STEORL</a>: Atomic exclusive OR on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, </a></p></div><div class="permindex-right"><p class="right"><a href="steorb.html">STEORLB</a>: Atomic exclusive OR on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, </a></p></div><div class="permindex-right"><p class="right"><a href="steorh.html">STEORLH</a>: Atomic exclusive OR on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frecps_advsimd.html">FRECPS</a>: Floating-point Reciprocal </p></div><div class="permindex-right"><p class="right">Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frsqrts_advsimd.html">FRSQRTS</a>: Floating-point Reciprocal Square Root </p></div><div class="permindex-right"><p class="right">Step.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stllr.html">STLLR</a>: Store LORelease Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stllrb.html">STLLRB</a>: Store LORelease Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stllrh.html">STLLRH</a>: Store LORelease Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stlr.html">STLR</a>: Store-Release Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stlrb.html">STLRB</a>: Store-Release Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stlrh.html">STLRH</a>: Store-Release Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stlxp.html">STLXP</a>: Store-Release Exclusive Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stlxr.html">STLXR</a>: Store-Release Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stlxrb.html">STLXRB</a>: Store-Release Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stlxrh.html">STLXRH</a>: Store-Release Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>: Store Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stnp_gen.html">STNP</a>: Store Pair of Registers, with non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>: </p></div><div class="permindex-right"><p class="right">Store a single-element structure from one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxp.html">STXP</a>: </p></div><div class="permindex-right"><p class="right">Store Exclusive Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxrb.html">STXRB</a>: </p></div><div class="permindex-right"><p class="right">Store Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxrh.html">STXRH</a>: </p></div><div class="permindex-right"><p class="right">Store Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stxr.html">STXR</a>: </p></div><div class="permindex-right"><p class="right">Store Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllrb.html">STLLRB</a>: </p></div><div class="permindex-right"><p class="right">Store LORelease Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllrh.html">STLLRH</a>: </p></div><div class="permindex-right"><p class="right">Store LORelease Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stllr.html">STLLR</a>: </p></div><div class="permindex-right"><p class="right">Store LORelease Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a>: </p></div><div class="permindex-right"><p class="right">Store multiple 2-element structures from two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a>: </p></div><div class="permindex-right"><p class="right">Store multiple 3-element structures from three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a>: </p></div><div class="permindex-right"><p class="right">Store multiple 4-element structures from four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: </p></div><div class="permindex-right"><p class="right">Store multiple single-element structures from one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_gen.html">STNP</a>: </p></div><div class="permindex-right"><p class="right">Store Pair of Registers, with non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_gen.html">STP</a>: </p></div><div class="permindex-right"><p class="right">Store Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Store Pair of SIMD&amp;FP registers, with Non-temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Store Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_gen.html">STR (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Store Register (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_reg_gen.html">STR (register)</a>: </p></div><div class="permindex-right"><p class="right">Store Register (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttr.html">STTR</a>: </p></div><div class="permindex-right"><p class="right">Store Register (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_gen.html">STUR</a>: </p></div><div class="permindex-right"><p class="right">Store Register (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strb_imm.html">STRB (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Store Register Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strb_reg.html">STRB (register)</a>: </p></div><div class="permindex-right"><p class="right">Store Register Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttrb.html">STTRB</a>: </p></div><div class="permindex-right"><p class="right">Store Register Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sturb.html">STURB</a>: </p></div><div class="permindex-right"><p class="right">Store Register Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strh_imm.html">STRH (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Store Register Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="strh_reg.html">STRH (register)</a>: </p></div><div class="permindex-right"><p class="right">Store Register Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttrh.html">STTRH</a>: </p></div><div class="permindex-right"><p class="right">Store Register Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sturh.html">STURH</a>: </p></div><div class="permindex-right"><p class="right">Store Register Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Store SIMD&amp;FP register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Store SIMD&amp;FP register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>: </p></div><div class="permindex-right"><p class="right">Store SIMD&amp;FP register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>: </p></div><div class="permindex-right"><p class="right">Store single 2-element structure from one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>: </p></div><div class="permindex-right"><p class="right">Store single 3-element structure from one lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>: </p></div><div class="permindex-right"><p class="right">Store single 4-element structure from one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxp.html">STLXP</a>: </p></div><div class="permindex-right"><p class="right">Store-Release Exclusive Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrb.html">STLXRB</a>: </p></div><div class="permindex-right"><p class="right">Store-Release Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxrh.html">STLXRH</a>: </p></div><div class="permindex-right"><p class="right">Store-Release Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlxr.html">STLXR</a>: </p></div><div class="permindex-right"><p class="right">Store-Release Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlrb.html">STLRB</a>: </p></div><div class="permindex-right"><p class="right">Store-Release Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlrh.html">STLRH</a>: </p></div><div class="permindex-right"><p class="right">Store-Release Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stlr.html">STLR</a>: </p></div><div class="permindex-right"><p class="right">Store-Release Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stp_fpsimd.html">STP (SIMD&amp;FP)</a>: Store Pair of SIMD&amp;FP registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stp_gen.html">STP</a>: Store Pair of Registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="str_imm_gen.html">STR (immediate)</a>: Store Register (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="str_imm_fpsimd.html">STR (immediate, SIMD&amp;FP)</a>: Store SIMD&amp;FP register (immediate offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="str_reg_gen.html">STR (register)</a>: Store Register (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="str_reg_fpsimd.html">STR (register, SIMD&amp;FP)</a>: Store SIMD&amp;FP register (register offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="strb_imm.html">STRB (immediate)</a>: Store Register Byte (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="strb_reg.html">STRB (register)</a>: Store Register Byte (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="strh_imm.html">STRH (immediate)</a>: Store Register Halfword (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="strh_reg.html">STRH (register)</a>: Store Register Halfword (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1r_advsimd.html">LD1R</a>: Load one single-element </p></div><div class="permindex-right"><p class="right">structure and Replicate to all lanes (of one register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4r_advsimd.html">LD4R</a>: Load single 4-element </p></div><div class="permindex-right"><p class="right">structure and Replicate to all lanes of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3r_advsimd.html">LD3R</a>: Load single 3-element </p></div><div class="permindex-right"><p class="right">structure and Replicate to all lanes of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2r_advsimd.html">LD2R</a>: Load single 2-element </p></div><div class="permindex-right"><p class="right">structure and Replicate to all lanes of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (single structure)</a>: Store single 4-element </p></div><div class="permindex-right"><p class="right">structure from one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (single structure)</a>: Store a single-element </p></div><div class="permindex-right"><p class="right">structure from one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>: Store single 3-element </p></div><div class="permindex-right"><p class="right">structure from one lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>: Store single 2-element </p></div><div class="permindex-right"><p class="right">structure from one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (single structure)</a>: Load single 4-element </p></div><div class="permindex-right"><p class="right">structure to one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single structure)</a>: Load one single-element </p></div><div class="permindex-right"><p class="right">structure to one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>: Load single 3-element </p></div><div class="permindex-right"><p class="right">structure to one lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>: Load single 2-element </p></div><div class="permindex-right"><p class="right">structure to one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_sngl.html">LD1 (single </a></p></div><div class="permindex-right"><p class="right"><a href="ld1_advsimd_sngl.html">structure)</a>: Load one single-element structure to one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (single </a></p></div><div class="permindex-right"><p class="right"><a href="ld2_advsimd_sngl.html">structure)</a>: Load single 2-element structure to one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (single </a></p></div><div class="permindex-right"><p class="right"><a href="ld3_advsimd_sngl.html">structure)</a>: Load single 3-element structure to one lane of three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_sngl.html">LD4 (single </a></p></div><div class="permindex-right"><p class="right"><a href="ld4_advsimd_sngl.html">structure)</a>: Load single 4-element structure to one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_sngl.html">ST1 (single </a></p></div><div class="permindex-right"><p class="right"><a href="st1_advsimd_sngl.html">structure)</a>: Store a single-element structure from one lane of one register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (single </a></p></div><div class="permindex-right"><p class="right"><a href="st2_advsimd_sngl.html">structure)</a>: Store single 2-element structure from one lane of two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (single </a></p></div><div class="permindex-right"><p class="right"><a href="st3_advsimd_sngl.html">structure)</a>: Store single 3-element structure from one lane of three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_sngl.html">ST4 (single </a></p></div><div class="permindex-right"><p class="right"><a href="st4_advsimd_sngl.html">structure)</a>: Store single 4-element structure from one lane of four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_mult.html">ST4 (multiple structures)</a>: Store multiple 4-element </p></div><div class="permindex-right"><p class="right">structures from four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store multiple single-element </p></div><div class="permindex-right"><p class="right">structures from one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a>: Store multiple 3-element </p></div><div class="permindex-right"><p class="right">structures from three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a>: Store multiple 2-element </p></div><div class="permindex-right"><p class="right">structures from two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_mult.html">LD4 (multiple structures)</a>: Load multiple 4-element </p></div><div class="permindex-right"><p class="right">structures to four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load multiple single-element </p></div><div class="permindex-right"><p class="right">structures to one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a>: Load multiple 3-element </p></div><div class="permindex-right"><p class="right">structures to three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a>: Load multiple 2-element </p></div><div class="permindex-right"><p class="right">structures to two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_mult.html">LD2 (multiple </a></p></div><div class="permindex-right"><p class="right"><a href="ld2_advsimd_mult.html">structures)</a>: Load multiple 2-element structures to two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_mult.html">LD3 (multiple </a></p></div><div class="permindex-right"><p class="right"><a href="ld3_advsimd_mult.html">structures)</a>: Load multiple 3-element structures to three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld4_advsimd_mult.html">LD4 (multiple </a></p></div><div class="permindex-right"><p class="right"><a href="ld4_advsimd_mult.html">structures)</a>: Load multiple 4-element structures to four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple </a></p></div><div class="permindex-right"><p class="right"><a href="ld1_advsimd_mult.html">structures)</a>: Load multiple single-element structures to one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_mult.html">ST2 (multiple </a></p></div><div class="permindex-right"><p class="right"><a href="st2_advsimd_mult.html">structures)</a>: Store multiple 2-element structures from two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_mult.html">ST3 (multiple </a></p></div><div class="permindex-right"><p class="right"><a href="st3_advsimd_mult.html">structures)</a>: Store multiple 3-element structures from three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st4_advsimd_mult.html">ST4 (multiple </a></p></div><div class="permindex-right"><p class="right"><a href="st4_advsimd_mult.html">structures)</a>: Store multiple 4-element structures from four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple </a></p></div><div class="permindex-right"><p class="right"><a href="st1_advsimd_mult.html">structures)</a>: Store multiple single-element structures from one, two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stset.html">STSET, STSETL</a>: Atomic bit set on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stsetb.html">STSETB, STSETLB</a>: Atomic bit set on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stseth.html">STSETH, STSETLH</a>: Atomic bit set on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, </a></p></div><div class="permindex-right"><p class="right"><a href="stset.html">STSETL</a>: Atomic bit set on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, </a></p></div><div class="permindex-right"><p class="right"><a href="stsetb.html">STSETLB</a>: Atomic bit set on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, </a></p></div><div class="permindex-right"><p class="right"><a href="stseth.html">STSETLH</a>: Atomic bit set on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic signed maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: Atomic signed maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: Atomic signed maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, </a></p></div><div class="permindex-right"><p class="right"><a href="stsmax.html">STSMAXL</a>: Atomic signed maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, </a></p></div><div class="permindex-right"><p class="right"><a href="stsmaxb.html">STSMAXLB</a>: Atomic signed maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, </a></p></div><div class="permindex-right"><p class="right"><a href="stsmaxh.html">STSMAXLH</a>: Atomic signed maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic signed minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stsminb.html">STSMINB, STSMINLB</a>: Atomic signed minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stsminh.html">STSMINH, STSMINLH</a>: Atomic signed minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, </a></p></div><div class="permindex-right"><p class="right"><a href="stsmin.html">STSMINL</a>: Atomic signed minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, </a></p></div><div class="permindex-right"><p class="right"><a href="stsminb.html">STSMINLB</a>: Atomic signed minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, </a></p></div><div class="permindex-right"><p class="right"><a href="stsminh.html">STSMINLH</a>: Atomic signed minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sttr.html">STTR</a>: Store Register (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sttrb.html">STTRB</a>: Store Register Byte (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sttrh.html">STTRH</a>: Store Register Halfword (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic unsigned maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: Atomic unsigned maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: Atomic unsigned maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, </a></p></div><div class="permindex-right"><p class="right"><a href="stumax.html">STUMAXL</a>: Atomic unsigned maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, </a></p></div><div class="permindex-right"><p class="right"><a href="stumaxb.html">STUMAXLB</a>: Atomic unsigned maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, </a></p></div><div class="permindex-right"><p class="right"><a href="stumaxh.html">STUMAXLH</a>: Atomic unsigned maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic unsigned minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stuminb.html">STUMINB, STUMINLB</a>: Atomic unsigned minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stuminh.html">STUMINH, STUMINLH</a>: Atomic unsigned minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, </a></p></div><div class="permindex-right"><p class="right"><a href="stumin.html">STUMINL</a>: Atomic unsigned minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, </a></p></div><div class="permindex-right"><p class="right"><a href="stuminb.html">STUMINLB</a>: Atomic unsigned minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, </a></p></div><div class="permindex-right"><p class="right"><a href="stuminh.html">STUMINLH</a>: Atomic unsigned minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>: Store SIMD&amp;FP register (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stur_gen.html">STUR</a>: Store Register (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sturb.html">STURB</a>: Store Register Byte (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sturh.html">STURH</a>: Store Register Halfword (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stxp.html">STXP</a>: Store Exclusive Pair of registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stxr.html">STXR</a>: Store Exclusive Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stxrb.html">STXRB</a>: Store Exclusive Register Byte.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="stxrh.html">STXRH</a>: Store Exclusive Register Halfword.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sub_addsub_ext.html">SUB (extended register)</a>: Subtract (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sub_addsub_imm.html">SUB (immediate)</a>: Subtract (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_sub_addsub_shift.html">NEG (shifted register)</a>: Negate (shifted register): an alias of </p></div><div class="permindex-right"><p class="right">SUB (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sub_addsub_shift.html">SUB (shifted register)</a>: Subtract (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sub_advsimd.html">SUB (vector)</a>: Subtract (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="subhn_advsimd.html">SUBHN, SUBHN2</a>: Subtract returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subhn_advsimd.html">SUBHN, </a></p></div><div class="permindex-right"><p class="right"><a href="subhn_advsimd.html">SUBHN2</a>: Subtract returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ret.html">RET</a>: Return from </p></div><div class="permindex-right"><p class="right">subroutine.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_ext.html">CMP (extended register)</a>: Compare (extended register): an alias of </p></div><div class="permindex-right"><p class="right">SUBS (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="subs_addsub_ext.html">SUBS (extended register)</a>: Subtract (extended register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_imm.html">CMP (immediate)</a>: Compare (immediate): an alias of </p></div><div class="permindex-right"><p class="right">SUBS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="subs_addsub_imm.html">SUBS (immediate)</a>: Subtract (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmp_subs_addsub_shift.html">CMP (shifted register)</a>: Compare (shifted register): an alias of </p></div><div class="permindex-right"><p class="right">SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="negs_subs_addsub_shift.html">NEGS</a>: Negate, setting flags: an alias of </p></div><div class="permindex-right"><p class="right">SUBS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="subs_addsub_shift.html">SUBS (shifted register)</a>: Subtract (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_ext.html">SUBS (extended register)</a>: </p></div><div class="permindex-right"><p class="right">Subtract (extended register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_ext.html">SUB (extended register)</a>: </p></div><div class="permindex-right"><p class="right">Subtract (extended register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_imm.html">SUBS (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Subtract (immediate), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_imm.html">SUB (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Subtract (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmsub_float.html">FMSUB</a>: Floating-point Fused Multiply-</p></div><div class="permindex-right"><p class="right">Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fnmsub_float.html">FNMSUB</a>: Floating-point Negated fused Multiply-</p></div><div class="permindex-right"><p class="right">Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_float.html">FSUB (scalar)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Subtract (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subs_addsub_shift.html">SUBS (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Subtract (shifted register), setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_addsub_shift.html">SUB (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Subtract (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_advsimd.html">FSUB (vector)</a>: Floating-point </p></div><div class="permindex-right"><p class="right">Subtract (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_advsimd.html">SUB (vector)</a>: </p></div><div class="permindex-right"><p class="right">Subtract (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_elt.html">FMLS (by element)</a>: Floating-point fused Multiply-</p></div><div class="permindex-right"><p class="right">Subtract from accumulator (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_vec.html">FMLS (vector)</a>: Floating-point fused Multiply-</p></div><div class="permindex-right"><p class="right">Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_vec.html">MLS (vector)</a>: Multiply-</p></div><div class="permindex-right"><p class="right">Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_elt.html">MLS (by element)</a>: Multiply-</p></div><div class="permindex-right"><p class="right">Subtract from accumulator (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_elt.html">SQDMLSL, SQDMLSL2 (by element)</a>: Signed saturating Doubling Multiply-</p></div><div class="permindex-right"><p class="right">Subtract Long (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_vec.html">SMLSL, SMLSL2 (vector)</a>: Signed Multiply-</p></div><div class="permindex-right"><p class="right">Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_vec.html">UMLSL, UMLSL2 (vector)</a>: Unsigned Multiply-</p></div><div class="permindex-right"><p class="right">Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by element)</a>: Signed Multiply-</p></div><div class="permindex-right"><p class="right">Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by element)</a>: Unsigned Multiply-</p></div><div class="permindex-right"><p class="right">Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smsubl.html">SMSUBL</a>: Signed Multiply-</p></div><div class="permindex-right"><p class="right">Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (vector)</a>: Signed saturating Doubling Multiply-</p></div><div class="permindex-right"><p class="right">Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssubl_advsimd.html">SSUBL, SSUBL2</a>: Signed </p></div><div class="permindex-right"><p class="right">Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umsubl.html">UMSUBL</a>: Unsigned Multiply-</p></div><div class="permindex-right"><p class="right">Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usubl_advsimd.html">USUBL, USUBL2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_elt.html">SQRDMLSH (by element)</a>: Signed Saturating Rounding Doubling Multiply </p></div><div class="permindex-right"><p class="right">Subtract returning High Half (by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating Rounding Doubling Multiply </p></div><div class="permindex-right"><p class="right">Subtract returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rsubhn_advsimd.html">RSUBHN, RSUBHN2</a>: Rounding </p></div><div class="permindex-right"><p class="right">Subtract returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="subhn_advsimd.html">SUBHN, SUBHN2</a>: </p></div><div class="permindex-right"><p class="right">Subtract returning High Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssubw_advsimd.html">SSUBW, SSUBW2</a>: Signed </p></div><div class="permindex-right"><p class="right">Subtract Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usubw_advsimd.html">USUBW, USUBW2</a>: Unsigned </p></div><div class="permindex-right"><p class="right">Subtract Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbcs.html">SBCS</a>: </p></div><div class="permindex-right"><p class="right">Subtract with Carry, setting flags.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbc.html">SBC</a>: </p></div><div class="permindex-right"><p class="right">Subtract with Carry.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msub.html">MSUB</a>: Multiply-</p></div><div class="permindex-right"><p class="right">Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="shsub_advsimd.html">SHSUB</a>: Signed Halving </p></div><div class="permindex-right"><p class="right">Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqsub_advsimd.html">SQSUB</a>: Signed saturating </p></div><div class="permindex-right"><p class="right">Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uhsub_advsimd.html">UHSUB</a>: Unsigned Halving </p></div><div class="permindex-right"><p class="right">Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqsub_advsimd.html">UQSUB</a>: Unsigned saturating </p></div><div class="permindex-right"><p class="right">Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlv_advsimd.html">UADDLV</a>: Unsigned </p></div><div class="permindex-right"><p class="right">sum Long across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="svc.html">SVC</a>: </p></div><div class="permindex-right"><p class="right">Supervisor Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="suqadd_advsimd.html">SUQADD</a>: Signed saturating Accumulate of Unsigned value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="svc.html">SVC</a>: Supervisor Call.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casb.html">CASB, CASAB, CASALB, CASLB</a>: Compare and </p></div><div class="permindex-right"><p class="right">Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swpb.html">SWPB, SWPAB, SWPALB, SWPLB</a>: </p></div><div class="permindex-right"><p class="right">Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cash.html">CASH, CASAH, CASALH, CASLH</a>: Compare and </p></div><div class="permindex-right"><p class="right">Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swph.html">SWPH, SWPAH, SWPALH, SWPLH</a>: </p></div><div class="permindex-right"><p class="right">Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>: Compare and </p></div><div class="permindex-right"><p class="right">Swap Pair of words or doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cas.html">CAS, CASA, CASAL, CASL</a>: Compare and </p></div><div class="permindex-right"><p class="right">Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>: </p></div><div class="permindex-right"><p class="right">Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>: Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swp.html">SWP, </a></p></div><div class="permindex-right"><p class="right"><a href="swp.html">SWPA, SWPAL, SWPL</a>: Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swpb.html">SWPB, </a></p></div><div class="permindex-right"><p class="right"><a href="swpb.html">SWPAB, SWPALB, SWPLB</a>: Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swph.html">SWPH, </a></p></div><div class="permindex-right"><p class="right"><a href="swph.html">SWPAH, SWPALH, SWPLH</a>: Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swp.html">SWP, SWPA, </a></p></div><div class="permindex-right"><p class="right"><a href="swp.html">SWPAL, SWPL</a>: Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swpb.html">SWPB, SWPAB, </a></p></div><div class="permindex-right"><p class="right"><a href="swpb.html">SWPALB, SWPLB</a>: Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swph.html">SWPH, SWPAH, </a></p></div><div class="permindex-right"><p class="right"><a href="swph.html">SWPALH, SWPLH</a>: Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="swpb.html">SWPB, SWPAB, SWPALB, SWPLB</a>: Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="swph.html">SWPH, SWPAH, SWPALH, SWPLH</a>: Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swp.html">SWP, SWPA, SWPAL, </a></p></div><div class="permindex-right"><p class="right"><a href="swp.html">SWPL</a>: Swap word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swpb.html">SWPB, SWPAB, SWPALB, </a></p></div><div class="permindex-right"><p class="right"><a href="swpb.html">SWPLB</a>: Swap byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swph.html">SWPH, SWPAH, SWPALH, </a></p></div><div class="permindex-right"><p class="right"><a href="swph.html">SWPLH</a>: Swap halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sxtb_sbfm.html">SXTB</a>: Signed Extend Byte: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sxth_sbfm.html">SXTH</a>: Sign Extend Halfword: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sxtl_sshll_advsimd.html">SXTL, SXTL2</a>: Signed extend Long: an alias of SSHLL, SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtl_sshll_advsimd.html">SXTL, </a></p></div><div class="permindex-right"><p class="right"><a href="sxtl_sshll_advsimd.html">SXTL2</a>: Signed extend Long: an alias of SSHLL, SSHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sxtw_sbfm.html">SXTW</a>: Sign Extend Word: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dsb.html">DSB</a>: Data </p></div><div class="permindex-right"><p class="right">Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="esb.html">ESB</a>: Error </p></div><div class="permindex-right"><p class="right">Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="isb.html">ISB</a>: Instruction </p></div><div class="permindex-right"><p class="right">Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="psb.html">PSB CSYNC</a>: Profiling </p></div><div class="permindex-right"><p class="right">Synchronization Barrier.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="at_sys.html">AT</a>: Address Translate: an alias of </p></div><div class="permindex-right"><p class="right">SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dc_sys.html">DC</a>: Data Cache operation: an alias of </p></div><div class="permindex-right"><p class="right">SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ic_sys.html">IC</a>: Instruction Cache operation: an alias of </p></div><div class="permindex-right"><p class="right">SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tlbi_sys.html">TLBI</a>: TLB Invalidate operation: an alias of </p></div><div class="permindex-right"><p class="right">SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sys.html">SYS</a>: System instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="sysl.html">SYSL</a>: System instruction with result.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sysl.html">SYSL</a>: </p></div><div class="permindex-right"><p class="right">System instruction with result.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sys.html">SYS</a>: </p></div><div class="permindex-right"><p class="right">System instruction.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mrs.html">MRS</a>: Move </p></div><div class="permindex-right"><p class="right">System Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="msr_reg.html">MSR (register)</a>: Move general-purpose register to </p></div><div class="permindex-right"><p class="right">System Register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbx_advsimd.html">TBX</a>: </p></div><div class="permindex-right"><a id="T" name="T"><p class="right">Table vector lookup extension.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbl_advsimd.html">TBL</a>: </p></div><div class="permindex-right"><p class="right">Table vector Lookup.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="tbl_advsimd.html">TBL</a>: Table vector Lookup.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="tbnz.html">TBNZ</a>: Test bit and Branch if Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="tbx_advsimd.html">TBX</a>: Table vector lookup extension.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="tbz.html">TBZ</a>: Test bit and Branch if Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_fpsimd.html">LDNP (SIMD&amp;FP)</a>: Load Pair of SIMD&amp;FP registers, with Non-</p></div><div class="permindex-right"><p class="right">temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldnp_gen.html">LDNP</a>: Load Pair of Registers, with non-</p></div><div class="permindex-right"><p class="right">temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_fpsimd.html">STNP (SIMD&amp;FP)</a>: Store Pair of SIMD&amp;FP registers, with Non-</p></div><div class="permindex-right"><p class="right">temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stnp_gen.html">STNP</a>: Store Pair of Registers, with non-</p></div><div class="permindex-right"><p class="right">temporal hint.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_shift.html">TST (shifted register)</a>: </p></div><div class="permindex-right"><p class="right">Test (shifted register): an alias of ANDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbnz.html">TBNZ</a>: </p></div><div class="permindex-right"><p class="right">Test bit and Branch if Nonzero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbz.html">TBZ</a>: </p></div><div class="permindex-right"><p class="right">Test bit and Branch if Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tst_ands_log_imm.html">TST (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Test bits (immediate): an alias of ANDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmtst_advsimd.html">CMTST</a>: Compare bitwise </p></div><div class="permindex-right"><p class="right">Test bits nonzero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_sngl.html">LD3 (single structure)</a>: Load single 3-element structure to one lane of </p></div><div class="permindex-right"><p class="right">three registers).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3_advsimd_mult.html">LD3 (multiple structures)</a>: Load multiple 3-element structures to </p></div><div class="permindex-right"><p class="right">three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld3r_advsimd.html">LD3R</a>: Load single 3-element structure and Replicate to all lanes of </p></div><div class="permindex-right"><p class="right">three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_mult.html">ST3 (multiple structures)</a>: Store multiple 3-element structures from </p></div><div class="permindex-right"><p class="right">three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st3_advsimd_sngl.html">ST3 (single structure)</a>: Store single 3-element structure from one lane of </p></div><div class="permindex-right"><p class="right">three registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load multiple single-element structures to one, two, </p></div><div class="permindex-right"><p class="right">three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store multiple single-element structures from one, two, </p></div><div class="permindex-right"><p class="right">three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_float.html">FCVTAS (scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with </p></div><div class="permindex-right"><p class="right">ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with </p></div><div class="permindex-right"><p class="right">ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_float.html">FRINTA (scalar)</a>: Floating-point Round to Integral, to nearest with </p></div><div class="permindex-right"><p class="right">ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with </p></div><div class="permindex-right"><p class="right">ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with </p></div><div class="permindex-right"><p class="right">ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (vector)</a>: Floating-point Round to Integral, to nearest with </p></div><div class="permindex-right"><p class="right">ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_float.html">FCVTNS (scalar)</a>: Floating-point Convert to Signed integer, rounding to nearest with </p></div><div class="permindex-right"><p class="right">ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with </p></div><div class="permindex-right"><p class="right">ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_float.html">FRINTN (scalar)</a>: Floating-point Round to Integral, to nearest with </p></div><div class="permindex-right"><p class="right">ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with </p></div><div class="permindex-right"><p class="right">ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with </p></div><div class="permindex-right"><p class="right">ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (vector)</a>: Floating-point Round to Integral, to nearest with </p></div><div class="permindex-right"><p class="right">ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tlbi_sys.html">TLBI</a>: </p></div><div class="permindex-right"><p class="right">TLB Invalidate operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="tlbi_sys.html">TLBI</a>: TLB Invalidate operation: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_float.html">FCVTMS (scalar)</a>: Floating-point Convert to Signed integer, rounding </p></div><div class="permindex-right"><p class="right">toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding </p></div><div class="permindex-right"><p class="right">toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_float.html">FRINTM (scalar)</a>: Floating-point Round to Integral, </p></div><div class="permindex-right"><p class="right">toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point Convert to Signed integer, rounding </p></div><div class="permindex-right"><p class="right">toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point Convert to Unsigned integer, rounding </p></div><div class="permindex-right"><p class="right">toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (vector)</a>: Floating-point Round to Integral, </p></div><div class="permindex-right"><p class="right">toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_float.html">FCVTPS (scalar)</a>: Floating-point Convert to Signed integer, rounding </p></div><div class="permindex-right"><p class="right">toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point Convert to Unsigned integer, rounding </p></div><div class="permindex-right"><p class="right">toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_float.html">FRINTP (scalar)</a>: Floating-point Round to Integral, </p></div><div class="permindex-right"><p class="right">toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point Convert to Signed integer, rounding </p></div><div class="permindex-right"><p class="right">toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point Convert to Unsigned integer, rounding </p></div><div class="permindex-right"><p class="right">toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (vector)</a>: Floating-point Round to Integral, </p></div><div class="permindex-right"><p class="right">toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding </p></div><div class="permindex-right"><p class="right">toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-point Convert to Signed integer, rounding </p></div><div class="permindex-right"><p class="right">toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding </p></div><div class="permindex-right"><p class="right">toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-point Convert to Unsigned integer, rounding </p></div><div class="permindex-right"><p class="right">toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_float.html">FRINTZ (scalar)</a>: Floating-point Round to Integral, </p></div><div class="permindex-right"><p class="right">toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding </p></div><div class="permindex-right"><p class="right">toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-point Convert to Signed integer, rounding </p></div><div class="permindex-right"><p class="right">toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding </p></div><div class="permindex-right"><p class="right">toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-point Convert to Unsigned integer, rounding </p></div><div class="permindex-right"><p class="right">toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_advsimd.html">FRINTZ (vector)</a>: Floating-point Round to Integral, </p></div><div class="permindex-right"><p class="right">toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="at_sys.html">AT</a>: Address </p></div><div class="permindex-right"><p class="right">Translate: an alias of SYS.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="trn1_advsimd.html">TRN1</a>: </p></div><div class="permindex-right"><p class="right">Transpose vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="trn2_advsimd.html">TRN2</a>: </p></div><div class="permindex-right"><p class="right">Transpose vectors (secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="trn1_advsimd.html">TRN1</a>: Transpose vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="trn2_advsimd.html">TRN2</a>: Transpose vectors (secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bit_advsimd.html">BIT</a>: Bitwise Insert if </p></div><div class="permindex-right"><p class="right">True.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="tst_ands_log_imm.html">TST (immediate)</a>: Test bits (immediate): an alias of ANDS (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="tst_ands_log_shift.html">TST (shifted register)</a>: Test (shifted register): an alias of ANDS (shifted register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_mult.html">LD2 (multiple structures)</a>: Load multiple 2-element structures to </p></div><div class="permindex-right"><p class="right">two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2_advsimd_sngl.html">LD2 (single structure)</a>: Load single 2-element structure to one lane of </p></div><div class="permindex-right"><p class="right">two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld2r_advsimd.html">LD2R</a>: Load single 2-element structure and Replicate to all lanes of </p></div><div class="permindex-right"><p class="right">two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_mult.html">ST2 (multiple structures)</a>: Store multiple 2-element structures from </p></div><div class="permindex-right"><p class="right">two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st2_advsimd_sngl.html">ST2 (single structure)</a>: Store single 2-element structure from one lane of </p></div><div class="permindex-right"><p class="right">two registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ld1_advsimd_mult.html">LD1 (multiple structures)</a>: Load multiple single-element structures to one, </p></div><div class="permindex-right"><p class="right">two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="st1_advsimd_mult.html">ST1 (multiple structures)</a>: Store multiple single-element structures from one, </p></div><div class="permindex-right"><p class="right">two, three, or four registers.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><a id="U" name="U"><p class="right"><a href="uaba_advsimd.html">UABA</a>: Unsigned Absolute difference and Accumulate.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uabal_advsimd.html">UABAL, UABAL2</a>: Unsigned Absolute difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabal_advsimd.html">UABAL, </a></p></div><div class="permindex-right"><p class="right"><a href="uabal_advsimd.html">UABAL2</a>: Unsigned Absolute difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uabd_advsimd.html">UABD</a>: Unsigned Absolute Difference (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uabdl_advsimd.html">UABDL, UABDL2</a>: Unsigned Absolute Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabdl_advsimd.html">UABDL, </a></p></div><div class="permindex-right"><p class="right"><a href="uabdl_advsimd.html">UABDL2</a>: Unsigned Absolute Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uadalp_advsimd.html">UADALP</a>: Unsigned Add and Accumulate Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uaddl_advsimd.html">UADDL, UADDL2</a>: Unsigned Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddl_advsimd.html">UADDL, </a></p></div><div class="permindex-right"><p class="right"><a href="uaddl_advsimd.html">UADDL2</a>: Unsigned Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uaddlp_advsimd.html">UADDLP</a>: Unsigned Add Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uaddlv_advsimd.html">UADDLV</a>: Unsigned sum Long across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uaddw_advsimd.html">UADDW, UADDW2</a>: Unsigned Add Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddw_advsimd.html">UADDW, </a></p></div><div class="permindex-right"><p class="right"><a href="uaddw_advsimd.html">UADDW2</a>: Unsigned Add Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ubfiz_ubfm.html">UBFIZ</a>: Unsigned Bitfield Insert in Zero: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsl_ubfm.html">LSL (immediate)</a>: Logical Shift Left (immediate): an alias of </p></div><div class="permindex-right"><p class="right">UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsr_ubfm.html">LSR (immediate)</a>: Logical Shift Right (immediate): an alias of </p></div><div class="permindex-right"><p class="right">UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfiz_ubfm.html">UBFIZ</a>: Unsigned Bitfield Insert in Zero: an alias of </p></div><div class="permindex-right"><p class="right">UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfx_ubfm.html">UBFX</a>: Unsigned Bitfield Extract: an alias of </p></div><div class="permindex-right"><p class="right">UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtb_ubfm.html">UXTB</a>: Unsigned Extend Byte: an alias of </p></div><div class="permindex-right"><p class="right">UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxth_ubfm.html">UXTH</a>: Unsigned Extend Halfword: an alias of </p></div><div class="permindex-right"><p class="right">UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ubfm.html">UBFM</a>: Unsigned Bitfield Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ubfx_ubfm.html">UBFX</a>: Unsigned Bitfield Extract: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>: Unsigned fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>: Unsigned integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a>: Unsigned fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a>: Unsigned integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="udiv.html">UDIV</a>: Unsigned Divide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uhadd_advsimd.html">UHADD</a>: Unsigned Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uhsub_advsimd.html">UHSUB</a>: Unsigned Halving Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_umaddl.html">UMULL</a>: Unsigned Multiply Long: an alias of </p></div><div class="permindex-right"><p class="right">UMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umaddl.html">UMADDL</a>: Unsigned Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umax_advsimd.html">UMAX</a>: Unsigned Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umaxp_advsimd.html">UMAXP</a>: Unsigned Maximum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umaxv_advsimd.html">UMAXV</a>: Unsigned Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umin_advsimd.html">UMIN</a>: Unsigned Minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uminp_advsimd.html">UMINP</a>: Unsigned Minimum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uminv_advsimd.html">UMINV</a>: Unsigned Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by element)</a>: Unsigned Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umlal_advsimd_vec.html">UMLAL, UMLAL2 (vector)</a>: Unsigned Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_elt.html">UMLAL, </a></p></div><div class="permindex-right"><p class="right"><a href="umlal_advsimd_elt.html">UMLAL2 (by element)</a>: Unsigned Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_vec.html">UMLAL, </a></p></div><div class="permindex-right"><p class="right"><a href="umlal_advsimd_vec.html">UMLAL2 (vector)</a>: Unsigned Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by element)</a>: Unsigned Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umlsl_advsimd_vec.html">UMLSL, UMLSL2 (vector)</a>: Unsigned Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_elt.html">UMLSL, </a></p></div><div class="permindex-right"><p class="right"><a href="umlsl_advsimd_elt.html">UMLSL2 (by element)</a>: Unsigned Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_vec.html">UMLSL, </a></p></div><div class="permindex-right"><p class="right"><a href="umlsl_advsimd_vec.html">UMLSL2 (vector)</a>: Unsigned Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umnegl_umsubl.html">UMNEGL</a>: Unsigned Multiply-Negate Long: an alias of UMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to general)</a>: Move vector element to general-purpose register: an alias of </p></div><div class="permindex-right"><p class="right">UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umov_advsimd.html">UMOV</a>: Unsigned Move vector element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umnegl_umsubl.html">UMNEGL</a>: Unsigned Multiply-Negate Long: an alias of </p></div><div class="permindex-right"><p class="right">UMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umsubl.html">UMSUBL</a>: Unsigned Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umulh.html">UMULH</a>: Unsigned Multiply High.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umull_advsimd_elt.html">UMULL, UMULL2 (by element)</a>: Unsigned Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umull_advsimd_vec.html">UMULL, UMULL2 (vector)</a>: Unsigned Multiply long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_elt.html">UMULL, </a></p></div><div class="permindex-right"><p class="right"><a href="umull_advsimd_elt.html">UMULL2 (by element)</a>: Unsigned Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_vec.html">UMULL, </a></p></div><div class="permindex-right"><p class="right"><a href="umull_advsimd_vec.html">UMULL2 (vector)</a>: Unsigned Multiply long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="umull_umaddl.html">UMULL</a>: Unsigned Multiply Long: an alias of UMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bfc_bfm.html">BFC</a>: Bitfield Clear, leaving other bits </p></div><div class="permindex-right"><p class="right">unchanged: an alias of BFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtr.html">LDTR</a>: Load Register (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrb.html">LDTRB</a>: Load Register Byte (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrh.html">LDTRH</a>: Load Register Halfword (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsb.html">LDTRSB</a>: Load Register Signed Byte (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsh.html">LDTRSH</a>: Load Register Signed Halfword (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsw.html">LDTRSW</a>: Load Register Signed Word (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttr.html">STTR</a>: Store Register (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttrb.html">STTRB</a>: Store Register Byte (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sttrh.html">STTRH</a>: Store Register Halfword (</p></div><div class="permindex-right"><p class="right">unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_fpsimd.html">LDUR (SIMD&amp;FP)</a>: Load SIMD&amp;FP Register (</p></div><div class="permindex-right"><p class="right">unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfum.html">PRFM (unscaled offset)</a>: Prefetch Memory (</p></div><div class="permindex-right"><p class="right">unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_fpsimd.html">STUR (SIMD&amp;FP)</a>: Store SIMD&amp;FP register (</p></div><div class="permindex-right"><p class="right">unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="prfum.html">PRFM (</a></p></div><div class="permindex-right"><p class="right"><a href="prfum.html">unscaled offset)</a>: Prefetch Memory (unscaled offset).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldur_gen.html">LDUR</a>: Load Register (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldurb.html">LDURB</a>: Load Register Byte (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldurh.html">LDURH</a>: Load Register Halfword (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursb.html">LDURSB</a>: Load Register Signed Byte (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursh.html">LDURSH</a>: Load Register Signed Halfword (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursw.html">LDURSW</a>: Load Register Signed Word (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stur_gen.html">STUR</a>: Store Register (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sturb.html">STURB</a>: Store Register Byte (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sturh.html">STURH</a>: Store Register Halfword (</p></div><div class="permindex-right"><p class="right">unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshlu_advsimd.html">SQSHLU</a>: Signed saturating Shift Left </p></div><div class="permindex-right"><p class="right">Unsigned (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabd_advsimd.html">UABD</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Absolute Difference (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabal_advsimd.html">UABAL, UABAL2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Absolute difference and Accumulate Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaba_advsimd.html">UABA</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Absolute difference and Accumulate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabdl_advsimd.html">UABDL, UABDL2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Absolute Difference Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uadalp_advsimd.html">UADALP</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Add and Accumulate Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddl_advsimd.html">UADDL, UADDL2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlp_advsimd.html">UADDLP</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Add Long Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddw_advsimd.html">UADDW, UADDW2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Add Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfx_ubfm.html">UBFX</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Bitfield Extract: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfiz_ubfm.html">UBFIZ</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Bitfield Insert in Zero: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfm.html">UBFM</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Bitfield Move.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="udiv.html">UDIV</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Divide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtb_ubfm.html">UXTB</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Extend Byte: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxth_ubfm.html">UXTH</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Extend Halfword: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtl_ushll_advsimd.html">UXTL, UXTL2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned extend Long: an alias of USHLL, USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_fix.html">UCVTF (scalar, fixed-point)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned fixed-point Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned fixed-point, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uhadd_advsimd.html">UHADD</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uhsub_advsimd.html">UHSUB</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Halving Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhi_advsimd.html">CMHI (register)</a>: Compare </p></div><div class="permindex-right"><p class="right">unsigned Higher (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhs_advsimd.html">CMHS (register)</a>: Compare </p></div><div class="permindex-right"><p class="right">unsigned Higher or Same (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_float_int.html">UCVTF (scalar, integer)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned integer Convert to Floating-point (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_float.html">FCVTAU (scalar)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding to nearest with ties to Away (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_float.html">FCVTNU (scalar)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding to nearest with ties to even (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_float.html">FCVTMU (scalar)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding toward Minus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_float.html">FCVTPU (scalar)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding toward Plus infinity (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding toward Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-point Convert to </p></div><div class="permindex-right"><p class="right">Unsigned integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umax_advsimd.html">UMAX</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaxv_advsimd.html">UMAXV</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Maximum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned maximum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxb.html">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned maximum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned maximum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumaxh.html">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned maximum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned maximum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned maximum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaxp_advsimd.html">UMAXP</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Maximum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umin_advsimd.html">UMIN</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uminv_advsimd.html">UMINV</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Minimum across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, STUMINLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned minimum on byte in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminb.html">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned minimum on byte in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, STUMINLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned minimum on halfword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lduminh.html">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned minimum on halfword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned minimum on word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>: Atomic </p></div><div class="permindex-right"><p class="right">unsigned minimum on word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uminp_advsimd.html">UMINP</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Minimum Pairwise.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umov_advsimd.html">UMOV</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Move vector element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umulh.html">UMULH</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply High.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_vec.html">UMULL, UMULL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_elt.html">UMULL, UMULL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_umaddl.html">UMULL</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply Long: an alias of UMADDL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_vec.html">UMLAL, UMLAL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply-Add Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaddl.html">UMADDL</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umnegl_umsubl.html">UMNEGL</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply-Negate Long: an alias of UMSUBL.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_vec.html">UMLSL, UMLSL2 (vector)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by element)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply-Subtract Long (vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umsubl.html">UMSUBL</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrshrun_advsimd.html">SQRSHRUN, SQRSHRUN2</a>: Signed saturating Rounded Shift Right </p></div><div class="permindex-right"><p class="right">Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqshrun_advsimd.html">SQSHRUN, SQSHRUN2</a>: Signed saturating Shift Right </p></div><div class="permindex-right"><p class="right">Unsigned Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqxtun_advsimd.html">SQXTUN, SQXTUN2</a>: Signed saturating extract </p></div><div class="permindex-right"><p class="right">Unsigned Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urecpe_advsimd.html">URECPE</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Reciprocal Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursqrte_advsimd.html">URSQRTE</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Reciprocal Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urhadd_advsimd.html">URHADD</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Rounding Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshl_advsimd.html">URSHL</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="urshr_advsimd.html">URSHR</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Rounding Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ursra_advsimd.html">URSRA</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Rounding Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usqadd_advsimd.html">USQADD</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating Accumulate of Signed value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqadd_advsimd.html">UQADD</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqxtn_advsimd.html">UQXTN, UQXTN2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshl_advsimd.html">UQRSHL</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_imm.html">UQSHL (immediate)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqsub_advsimd.html">UQSUB</a>: </p></div><div class="permindex-right"><p class="right">Unsigned saturating Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushl_advsimd.html">USHL</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushll_advsimd.html">USHLL, USHLL2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Shift Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushr_advsimd.html">USHR</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usra_advsimd.html">USRA</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usubl_advsimd.html">USUBL, USUBL2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usubw_advsimd.html">USUBW, USUBW2</a>: </p></div><div class="permindex-right"><p class="right">Unsigned Subtract Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlv_advsimd.html">UADDLV</a>: </p></div><div class="permindex-right"><p class="right">Unsigned sum Long across Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="suqadd_advsimd.html">SUQADD</a>: Signed saturating Accumulate of </p></div><div class="permindex-right"><p class="right">Unsigned value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uzp1_advsimd.html">UZP1</a>: </p></div><div class="permindex-right"><p class="right">Unzip vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uzp2_advsimd.html">UZP2</a>: </p></div><div class="permindex-right"><p class="right">Unzip vectors (secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1c_advsimd.html">SHA1C</a>: SHA1 hash </p></div><div class="permindex-right"><p class="right">update (choose).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1m_advsimd.html">SHA1M</a>: SHA1 hash </p></div><div class="permindex-right"><p class="right">update (majority).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1p_advsimd.html">SHA1P</a>: SHA1 hash </p></div><div class="permindex-right"><p class="right">update (parity).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256h_advsimd.html">SHA256H</a>: SHA256 hash </p></div><div class="permindex-right"><p class="right">update (part 1).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256h2_advsimd.html">SHA256H2</a>: SHA256 hash </p></div><div class="permindex-right"><p class="right">update (part 2).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1su0_advsimd.html">SHA1SU0</a>: SHA1 schedule </p></div><div class="permindex-right"><p class="right">update 0.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256su0_advsimd.html">SHA256SU0</a>: SHA256 schedule </p></div><div class="permindex-right"><p class="right">update 0.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha1su1_advsimd.html">SHA1SU1</a>: SHA1 schedule </p></div><div class="permindex-right"><p class="right">update 1.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sha256su1_advsimd.html">SHA256SU1</a>: SHA256 schedule </p></div><div class="permindex-right"><p class="right">update 1.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uqadd_advsimd.html">UQADD</a>: Unsigned saturating Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uqrshl_advsimd.html">UQRSHL</a>: Unsigned saturating Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uqrshrn_advsimd.html">UQRSHRN, UQRSHRN2</a>: Unsigned saturating Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqrshrn_advsimd.html">UQRSHRN, </a></p></div><div class="permindex-right"><p class="right"><a href="uqrshrn_advsimd.html">UQRSHRN2</a>: Unsigned saturating Rounded Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uqshl_advsimd_imm.html">UQSHL (immediate)</a>: Unsigned saturating Shift Left (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uqshl_advsimd_reg.html">UQSHL (register)</a>: Unsigned saturating Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uqshrn_advsimd.html">UQSHRN, UQSHRN2</a>: Unsigned saturating Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqshrn_advsimd.html">UQSHRN, </a></p></div><div class="permindex-right"><p class="right"><a href="uqshrn_advsimd.html">UQSHRN2</a>: Unsigned saturating Shift Right Narrow (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uqsub_advsimd.html">UQSUB</a>: Unsigned saturating Subtract.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uqxtn_advsimd.html">UQXTN, UQXTN2</a>: Unsigned saturating extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uqxtn_advsimd.html">UQXTN, </a></p></div><div class="permindex-right"><p class="right"><a href="uqxtn_advsimd.html">UQXTN2</a>: Unsigned saturating extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="urecpe_advsimd.html">URECPE</a>: Unsigned Reciprocal Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="urhadd_advsimd.html">URHADD</a>: Unsigned Rounding Halving Add.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="urshl_advsimd.html">URSHL</a>: Unsigned Rounding Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="urshr_advsimd.html">URSHR</a>: Unsigned Rounding Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ursqrte_advsimd.html">URSQRTE</a>: Unsigned Reciprocal Square Root Estimate.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ursra_advsimd.html">URSRA</a>: Unsigned Rounding Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ushl_advsimd.html">USHL</a>: Unsigned Shift Left (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtl_ushll_advsimd.html">UXTL, UXTL2</a>: Unsigned extend Long: an alias of </p></div><div class="permindex-right"><p class="right">USHLL, USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ushll_advsimd.html">USHLL, USHLL2</a>: Unsigned Shift Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtl_ushll_advsimd.html">UXTL, UXTL2</a>: Unsigned extend Long: an alias of USHLL, </p></div><div class="permindex-right"><p class="right">USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ushll_advsimd.html">USHLL, </a></p></div><div class="permindex-right"><p class="right"><a href="ushll_advsimd.html">USHLL2</a>: Unsigned Shift Left Long (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="ushr_advsimd.html">USHR</a>: Unsigned Shift Right (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_float.html">FRINTI (scalar)</a>: Floating-point Round to Integral, </p></div><div class="permindex-right"><p class="right">using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_float.html">FRINTX (scalar)</a>: Floating-point Round to Integral exact, </p></div><div class="permindex-right"><p class="right">using current rounding mode (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-point Round to Integral, </p></div><div class="permindex-right"><p class="right">using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point Round to Integral exact, </p></div><div class="permindex-right"><p class="right">using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="usqadd_advsimd.html">USQADD</a>: Unsigned saturating Accumulate of Signed value.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="usra_advsimd.html">USRA</a>: Unsigned Shift Right and Accumulate (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="usubl_advsimd.html">USUBL, USUBL2</a>: Unsigned Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usubl_advsimd.html">USUBL, </a></p></div><div class="permindex-right"><p class="right"><a href="usubl_advsimd.html">USUBL2</a>: Unsigned Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="usubw_advsimd.html">USUBW, USUBW2</a>: Unsigned Subtract Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usubw_advsimd.html">USUBW, </a></p></div><div class="permindex-right"><p class="right"><a href="usubw_advsimd.html">USUBW2</a>: Unsigned Subtract Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uxtb_ubfm.html">UXTB</a>: Unsigned Extend Byte: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uxth_ubfm.html">UXTH</a>: Unsigned Extend Halfword: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uxtl_ushll_advsimd.html">UXTL, UXTL2</a>: Unsigned extend Long: an alias of USHLL, USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uxtl_ushll_advsimd.html">UXTL, </a></p></div><div class="permindex-right"><p class="right"><a href="uxtl_ushll_advsimd.html">UXTL2</a>: Unsigned extend Long: an alias of USHLL, USHLL2.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uzp1_advsimd.html">UZP1</a>: Unzip vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="uzp2_advsimd.html">UZP2</a>: Unzip vectors (secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="asrv.html">ASRV</a>: Arithmetic Shift Right </p></div><div class="permindex-right"><a id="V" name="V"><p class="right">Variable.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lslv.html">LSLV</a>: Logical Shift Left </p></div><div class="permindex-right"><p class="right">Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="lsrv.html">LSRV</a>: Logical Shift Right </p></div><div class="permindex-right"><p class="right">Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rorv.html">RORV</a>: Rotate Right </p></div><div class="permindex-right"><p class="right">Variable.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_elt.html">INS (element)</a>: Insert </p></div><div class="permindex-right"><p class="right">vector element from another vector element.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_gen.html">INS (general)</a>: Insert </p></div><div class="permindex-right"><p class="right">vector element from general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move </p></div><div class="permindex-right"><p class="right">vector element to another vector element: an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smov_advsimd.html">SMOV</a>: Signed Move </p></div><div class="permindex-right"><p class="right">vector element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umov_advsimd.html">UMOV</a>: Unsigned Move </p></div><div class="permindex-right"><p class="right">vector element to general-purpose register.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_umov_advsimd.html">MOV (to general)</a>: Move </p></div><div class="permindex-right"><p class="right">vector element to general-purpose register: an alias of UMOV.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_dup_advsimd_elt.html">MOV (scalar)</a>: Move </p></div><div class="permindex-right"><p class="right">vector element to scalar: an alias of DUP (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_elt.html">DUP (element)</a>: Duplicate </p></div><div class="permindex-right"><p class="right">vector element to vector or scalar.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ins_advsimd_elt.html">INS (element)</a>: Insert vector element from another </p></div><div class="permindex-right"><p class="right">vector element.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_elt.html">MOV (element)</a>: Move vector element to another </p></div><div class="permindex-right"><p class="right">vector element: an alias of INS (element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_ins_advsimd_gen.html">MOV (from general)</a>: Move general-purpose register to a </p></div><div class="permindex-right"><p class="right">vector element: an alias of INS (general).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ext_advsimd.html">EXT</a>: Extract </p></div><div class="permindex-right"><p class="right">vector from pair of vectors.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbx_advsimd.html">TBX</a>: Table </p></div><div class="permindex-right"><p class="right">vector lookup extension.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbl_advsimd.html">TBL</a>: Table </p></div><div class="permindex-right"><p class="right">vector Lookup.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_elt.html">DUP (element)</a>: Duplicate vector element to </p></div><div class="permindex-right"><p class="right">vector or scalar.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="abs_advsimd.html">ABS</a>: Absolute value (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_advsimd.html">ADD (vector)</a>: Add (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_vec.html">ADDP (vector)</a>: Add Pairwise (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_advsimd.html">AND (vector)</a>: Bitwise AND (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_advsimd.html">CLS (vector)</a>: Count Leading Sign bits (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_advsimd.html">CLZ (vector)</a>: Count Leading Zero bits (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_reg.html">CMEQ (register)</a>: Compare bitwise Equal (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_zero.html">CMEQ (zero)</a>: Compare bitwise Equal to zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_reg.html">CMGE (register)</a>: Compare signed Greater than or Equal (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_zero.html">CMGE (zero)</a>: Compare signed Greater than or Equal to zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_reg.html">CMGT (register)</a>: Compare signed Greater than (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_zero.html">CMGT (zero)</a>: Compare signed Greater than zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhi_advsimd.html">CMHI (register)</a>: Compare unsigned Higher (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmhs_advsimd.html">CMHS (register)</a>: Compare unsigned Higher or Same (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmle_advsimd.html">CMLE (zero)</a>: Compare signed Less than or Equal to zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmlt_advsimd.html">CMLT (zero)</a>: Compare signed Less than zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmtst_advsimd.html">CMTST</a>: Compare bitwise Test bits nonzero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_advsimd.html">EOR (vector)</a>: Bitwise Exclusive OR (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabd_advsimd.html">FABD</a>: Floating-point Absolute Difference (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_advsimd.html">FABS (vector)</a>: Floating-point Absolute value (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facge_advsimd.html">FACGE</a>: Floating-point Absolute Compare Greater than or Equal (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="facgt_advsimd.html">FACGT</a>: Floating-point Absolute Compare Greater than (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_advsimd.html">FADD (vector)</a>: Floating-point Add (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_vec.html">FADDP (vector)</a>: Floating-point Add Pairwise (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_reg.html">FCMEQ (register)</a>: Floating-point Compare Equal (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a>: Floating-point Compare Equal to zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_reg.html">FCMGE (register)</a>: Floating-point Compare Greater than or Equal (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a>: Floating-point Compare Greater than or Equal to zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_reg.html">FCMGT (register)</a>: Floating-point Compare Greater than (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a>: Floating-point Compare Greater than zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmle_advsimd.html">FCMLE (zero)</a>: Floating-point Compare Less than or Equal to zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmlt_advsimd.html">FCMLT (zero)</a>: Floating-point Compare Less than zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to Away (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtl_advsimd.html">FCVTL, FCVTL2</a>: Floating-point Convert to higher precision Long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (vector)</a>: Floating-point Convert to Signed integer, rounding toward Minus infinity (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (vector)</a>: Floating-point Convert to Unsigned integer, rounding toward Minus infinity (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtn_advsimd.html">FCVTN, FCVTN2</a>: Floating-point Convert to lower precision Narrow (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to even (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (vector)</a>: Floating-point Convert to Signed integer, rounding toward Plus infinity (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (vector)</a>: Floating-point Convert to Unsigned integer, rounding toward Plus infinity (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtxn_advsimd.html">FCVTXN, FCVTXN2</a>: Floating-point Convert to lower precision Narrow, rounding to odd (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-point Convert to Signed integer, rounding toward Zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-point Convert to Unsigned integer, rounding toward Zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_advsimd.html">FDIV (vector)</a>: Floating-point Divide (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_advsimd.html">FMAX (vector)</a>: Floating-point Maximum (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_advsimd.html">FMAXNM (vector)</a>: Floating-point Maximum Number (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (vector)</a>: Floating-point Maximum Number Pairwise (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_vec.html">FMAXP (vector)</a>: Floating-point Maximum Pairwise (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_advsimd.html">FMIN (vector)</a>: Floating-point minimum (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_advsimd.html">FMINNM (vector)</a>: Floating-point Minimum Number (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_vec.html">FMINNMP (vector)</a>: Floating-point Minimum Number Pairwise (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_vec.html">FMINP (vector)</a>: Floating-point Minimum Pairwise (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_vec.html">FMLA (vector)</a>: Floating-point fused Multiply-Add to accumulator (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_vec.html">FMLS (vector)</a>: Floating-point fused Multiply-Subtract from accumulator (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_advsimd.html">FMOV (vector, immediate)</a>: Floating-point move immediate (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_vec.html">FMUL (vector)</a>: Floating-point Multiply (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_advsimd.html">FNEG (vector)</a>: Floating-point Negate (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (vector)</a>: Floating-point Round to Integral, to nearest with ties to Away (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (vector)</a>: Floating-point Round to Integral, using current rounding mode (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (vector)</a>: Floating-point Round to Integral, toward Minus infinity (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (vector)</a>: Floating-point Round to Integral, to nearest with ties to even (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (vector)</a>: Floating-point Round to Integral, toward Plus infinity (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (vector)</a>: Floating-point Round to Integral exact, using current rounding mode (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_advsimd.html">FRINTZ (vector)</a>: Floating-point Round to Integral, toward Zero (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_advsimd.html">FSQRT (vector)</a>: Floating-point Square Root (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_advsimd.html">FSUB (vector)</a>: Floating-point Subtract (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_vec.html">MLA (vector)</a>: Multiply-Add to accumulator (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_vec.html">MLS (vector)</a>: Multiply-Subtract from accumulator (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movi_advsimd.html">MOVI</a>: Move Immediate (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_advsimd_vec.html">MUL (vector)</a>: Multiply (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvni_advsimd.html">MVNI</a>: Move inverted Immediate (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_advsimd.html">NEG (vector)</a>: Negate (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="not_advsimd.html">NOT</a>: Bitwise NOT (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_advsimd.html">ORN (vector)</a>: Bitwise inclusive OR NOT (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rbit_advsimd.html">RBIT (vector)</a>: Reverse Bit order (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_advsimd.html">REV16 (vector)</a>: Reverse elements in 16-bit halfwords (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_advsimd.html">REV32 (vector)</a>: Reverse elements in 32-bit words (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev64_advsimd.html">REV64</a>: Reverse elements in 64-bit doublewords (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddl_advsimd.html">SADDL, SADDL2</a>: Signed Add Long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (vector, fixed-point)</a>: Signed fixed-point Convert to Floating-point (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_int.html">SCVTF (vector, integer)</a>: Signed integer Convert to Floating-point (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smax_advsimd.html">SMAX</a>: Signed Maximum (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smin_advsimd.html">SMIN</a>: Signed Minimum (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_vec.html">SMLAL, SMLAL2 (vector)</a>: Signed Multiply-Add Long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_vec.html">SMLSL, SMLSL2 (vector)</a>: Signed Multiply-Subtract Long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_vec.html">SMULL, SMULL2 (vector)</a>: Signed Multiply Long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (vector)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (vector)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning High Half (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_advsimd.html">SUB (vector)</a>: Subtract (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uabd_advsimd.html">UABD</a>: Unsigned Absolute Difference (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddl_advsimd.html">UADDL, UADDL2</a>: Unsigned Add Long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (vector, fixed-point)</a>: Unsigned fixed-point Convert to Floating-point (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_int.html">UCVTF (vector, integer)</a>: Unsigned integer Convert to Floating-point (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umax_advsimd.html">UMAX</a>: Unsigned Maximum (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umin_advsimd.html">UMIN</a>: Unsigned Minimum (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_vec.html">UMLAL, UMLAL2 (vector)</a>: Unsigned Multiply-Add Long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_vec.html">UMLSL, UMLSL2 (vector)</a>: Unsigned Multiply-Subtract Long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_vec.html">UMULL, UMULL2 (vector)</a>: Unsigned Multiply long (</p></div><div class="permindex-right"><p class="right">vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="add_advsimd.html">ADD (</a></p></div><div class="permindex-right"><p class="right"><a href="add_advsimd.html">vector)</a>: Add (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addp_advsimd_vec.html">ADDP (</a></p></div><div class="permindex-right"><p class="right"><a href="addp_advsimd_vec.html">vector)</a>: Add Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mvn_not_advsimd.html">MVN</a>: Bitwise NOT (</p></div><div class="permindex-right"><p class="right">vector): an alias of NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="and_advsimd.html">AND (</a></p></div><div class="permindex-right"><p class="right"><a href="and_advsimd.html">vector)</a>: Bitwise AND (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="eor_advsimd.html">EOR (</a></p></div><div class="permindex-right"><p class="right"><a href="eor_advsimd.html">vector)</a>: Bitwise Exclusive OR (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orn_advsimd.html">ORN (</a></p></div><div class="permindex-right"><p class="right"><a href="orn_advsimd.html">vector)</a>: Bitwise inclusive OR NOT (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cls_advsimd.html">CLS (</a></p></div><div class="permindex-right"><p class="right"><a href="cls_advsimd.html">vector)</a>: Count Leading Sign bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_advsimd.html">CLZ (</a></p></div><div class="permindex-right"><p class="right"><a href="clz_advsimd.html">vector)</a>: Count Leading Zero bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fabs_advsimd.html">FABS (</a></p></div><div class="permindex-right"><p class="right"><a href="fabs_advsimd.html">vector)</a>: Floating-point Absolute value (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fadd_advsimd.html">FADD (</a></p></div><div class="permindex-right"><p class="right"><a href="fadd_advsimd.html">vector)</a>: Floating-point Add (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="faddp_advsimd_vec.html">FADDP (</a></p></div><div class="permindex-right"><p class="right"><a href="faddp_advsimd_vec.html">vector)</a>: Floating-point Add Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtas_advsimd.html">FCVTAS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtas_advsimd.html">vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtns_advsimd.html">FCVTNS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtns_advsimd.html">vector)</a>: Floating-point Convert to Signed integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtms_advsimd.html">FCVTMS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtms_advsimd.html">vector)</a>: Floating-point Convert to Signed integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtps_advsimd.html">FCVTPS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtps_advsimd.html">vector)</a>: Floating-point Convert to Signed integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtau_advsimd.html">FCVTAU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtau_advsimd.html">vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtnu_advsimd.html">FCVTNU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtnu_advsimd.html">vector)</a>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtmu_advsimd.html">FCVTMU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtmu_advsimd.html">vector)</a>: Floating-point Convert to Unsigned integer, rounding toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtpu_advsimd.html">FCVTPU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtpu_advsimd.html">vector)</a>: Floating-point Convert to Unsigned integer, rounding toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fdiv_advsimd.html">FDIV (</a></p></div><div class="permindex-right"><p class="right"><a href="fdiv_advsimd.html">vector)</a>: Floating-point Divide (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmla_advsimd_vec.html">FMLA (</a></p></div><div class="permindex-right"><p class="right"><a href="fmla_advsimd_vec.html">vector)</a>: Floating-point fused Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmls_advsimd_vec.html">FMLS (</a></p></div><div class="permindex-right"><p class="right"><a href="fmls_advsimd_vec.html">vector)</a>: Floating-point fused Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmax_advsimd.html">FMAX (</a></p></div><div class="permindex-right"><p class="right"><a href="fmax_advsimd.html">vector)</a>: Floating-point Maximum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnm_advsimd.html">FMAXNM (</a></p></div><div class="permindex-right"><p class="right"><a href="fmaxnm_advsimd.html">vector)</a>: Floating-point Maximum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmp_advsimd_vec.html">FMAXNMP (</a></p></div><div class="permindex-right"><p class="right"><a href="fmaxnmp_advsimd_vec.html">vector)</a>: Floating-point Maximum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxp_advsimd_vec.html">FMAXP (</a></p></div><div class="permindex-right"><p class="right"><a href="fmaxp_advsimd_vec.html">vector)</a>: Floating-point Maximum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmin_advsimd.html">FMIN (</a></p></div><div class="permindex-right"><p class="right"><a href="fmin_advsimd.html">vector)</a>: Floating-point minimum (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnm_advsimd.html">FMINNM (</a></p></div><div class="permindex-right"><p class="right"><a href="fminnm_advsimd.html">vector)</a>: Floating-point Minimum Number (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmp_advsimd_vec.html">FMINNMP (</a></p></div><div class="permindex-right"><p class="right"><a href="fminnmp_advsimd_vec.html">vector)</a>: Floating-point Minimum Number Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminp_advsimd_vec.html">FMINP (</a></p></div><div class="permindex-right"><p class="right"><a href="fminp_advsimd_vec.html">vector)</a>: Floating-point Minimum Pairwise (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmul_advsimd_vec.html">FMUL (</a></p></div><div class="permindex-right"><p class="right"><a href="fmul_advsimd_vec.html">vector)</a>: Floating-point Multiply (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fneg_advsimd.html">FNEG (</a></p></div><div class="permindex-right"><p class="right"><a href="fneg_advsimd.html">vector)</a>: Floating-point Negate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintx_advsimd.html">FRINTX (</a></p></div><div class="permindex-right"><p class="right"><a href="frintx_advsimd.html">vector)</a>: Floating-point Round to Integral exact, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinta_advsimd.html">FRINTA (</a></p></div><div class="permindex-right"><p class="right"><a href="frinta_advsimd.html">vector)</a>: Floating-point Round to Integral, to nearest with ties to Away (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintn_advsimd.html">FRINTN (</a></p></div><div class="permindex-right"><p class="right"><a href="frintn_advsimd.html">vector)</a>: Floating-point Round to Integral, to nearest with ties to even (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintm_advsimd.html">FRINTM (</a></p></div><div class="permindex-right"><p class="right"><a href="frintm_advsimd.html">vector)</a>: Floating-point Round to Integral, toward Minus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintp_advsimd.html">FRINTP (</a></p></div><div class="permindex-right"><p class="right"><a href="frintp_advsimd.html">vector)</a>: Floating-point Round to Integral, toward Plus infinity (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_advsimd.html">FRINTZ (</a></p></div><div class="permindex-right"><p class="right"><a href="frintz_advsimd.html">vector)</a>: Floating-point Round to Integral, toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frinti_advsimd.html">FRINTI (</a></p></div><div class="permindex-right"><p class="right"><a href="frinti_advsimd.html">vector)</a>: Floating-point Round to Integral, using current rounding mode (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsqrt_advsimd.html">FSQRT (</a></p></div><div class="permindex-right"><p class="right"><a href="fsqrt_advsimd.html">vector)</a>: Floating-point Square Root (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fsub_advsimd.html">FSUB (</a></p></div><div class="permindex-right"><p class="right"><a href="fsub_advsimd.html">vector)</a>: Floating-point Subtract (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_advsimd_reg.html">MOV (</a></p></div><div class="permindex-right"><p class="right"><a href="mov_orr_advsimd_reg.html">vector)</a>: Move vector: an alias of ORR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_advsimd_vec.html">MUL (</a></p></div><div class="permindex-right"><p class="right"><a href="mul_advsimd_vec.html">vector)</a>: Multiply (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_vec.html">MLA (</a></p></div><div class="permindex-right"><p class="right"><a href="mla_advsimd_vec.html">vector)</a>: Multiply-Add to accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_vec.html">MLS (</a></p></div><div class="permindex-right"><p class="right"><a href="mls_advsimd_vec.html">vector)</a>: Multiply-Subtract from accumulator (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="neg_advsimd.html">NEG (</a></p></div><div class="permindex-right"><p class="right"><a href="neg_advsimd.html">vector)</a>: Negate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rbit_advsimd.html">RBIT (</a></p></div><div class="permindex-right"><p class="right"><a href="rbit_advsimd.html">vector)</a>: Reverse Bit order (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev16_advsimd.html">REV16 (</a></p></div><div class="permindex-right"><p class="right"><a href="rev16_advsimd.html">vector)</a>: Reverse elements in 16-bit halfwords (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_advsimd.html">REV32 (</a></p></div><div class="permindex-right"><p class="right"><a href="rev32_advsimd.html">vector)</a>: Reverse elements in 32-bit words (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_vec.html">SMULL, SMULL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="smull_advsimd_vec.html">vector)</a>: Signed Multiply Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_vec.html">SMLAL, SMLAL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="smlal_advsimd_vec.html">vector)</a>: Signed Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_vec.html">SMLSL, SMLSL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="smlsl_advsimd_vec.html">vector)</a>: Signed Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmull_advsimd_vec.html">SQDMULL, SQDMULL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="sqdmull_advsimd_vec.html">vector)</a>: Signed saturating Doubling Multiply Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmulh_advsimd_vec.html">SQDMULH (</a></p></div><div class="permindex-right"><p class="right"><a href="sqdmulh_advsimd_vec.html">vector)</a>: Signed saturating Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlal_advsimd_vec.html">SQDMLAL, SQDMLAL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="sqdmlal_advsimd_vec.html">vector)</a>: Signed saturating Doubling Multiply-Add Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqdmlsl_advsimd_vec.html">SQDMLSL, SQDMLSL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="sqdmlsl_advsimd_vec.html">vector)</a>: Signed saturating Doubling Multiply-Subtract Long.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlah_advsimd_vec.html">SQRDMLAH (</a></p></div><div class="permindex-right"><p class="right"><a href="sqrdmlah_advsimd_vec.html">vector)</a>: Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmulh_advsimd_vec.html">SQRDMULH (</a></p></div><div class="permindex-right"><p class="right"><a href="sqrdmulh_advsimd_vec.html">vector)</a>: Signed saturating Rounding Doubling Multiply returning High half.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sqrdmlsh_advsimd_vec.html">SQRDMLSH (</a></p></div><div class="permindex-right"><p class="right"><a href="sqrdmlsh_advsimd_vec.html">vector)</a>: Signed Saturating Rounding Doubling Multiply Subtract returning High Half (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sub_advsimd.html">SUB (</a></p></div><div class="permindex-right"><p class="right"><a href="sub_advsimd.html">vector)</a>: Subtract (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_vec.html">UMULL, UMULL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="umull_advsimd_vec.html">vector)</a>: Unsigned Multiply long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_vec.html">UMLAL, UMLAL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="umlal_advsimd_vec.html">vector)</a>: Unsigned Multiply-Add Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_vec.html">UMLSL, UMLSL2 (</a></p></div><div class="permindex-right"><p class="right"><a href="umlsl_advsimd_vec.html">vector)</a>: Unsigned Multiply-Subtract Long (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mla_advsimd_elt.html">MLA (by element)</a>: Multiply-Add to accumulator (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mls_advsimd_elt.html">MLS (by element)</a>: Multiply-Subtract from accumulator (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mul_advsimd_elt.html">MUL (by element)</a>: Multiply (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlal_advsimd_elt.html">SMLAL, SMLAL2 (by element)</a>: Signed Multiply-Add Long (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smlsl_advsimd_elt.html">SMLSL, SMLSL2 (by element)</a>: Signed Multiply-Subtract Long (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smull_advsimd_elt.html">SMULL, SMULL2 (by element)</a>: Signed Multiply Long (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlal_advsimd_elt.html">UMLAL, UMLAL2 (by element)</a>: Unsigned Multiply-Add Long (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umlsl_advsimd_elt.html">UMLSL, UMLSL2 (by element)</a>: Unsigned Multiply-Subtract Long (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umull_advsimd_elt.html">UMULL, UMULL2 (by element)</a>: Unsigned Multiply Long (</p></div><div class="permindex-right"><p class="right">vector, by element).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_advsimd_fix.html">vector, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_advsimd_fix.html">vector, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_fix.html">SCVTF (</a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_advsimd_fix.html">vector, fixed-point)</a>: Signed fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_fix.html">UCVTF (</a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_advsimd_fix.html">vector, fixed-point)</a>: Unsigned fixed-point Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_imm.html">BIC (vector, immediate)</a>: Bitwise bit Clear (</p></div><div class="permindex-right"><p class="right">vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_imm.html">ORR (vector, immediate)</a>: Bitwise inclusive OR (</p></div><div class="permindex-right"><p class="right">vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_imm.html">BIC (</a></p></div><div class="permindex-right"><p class="right"><a href="bic_advsimd_imm.html">vector, immediate)</a>: Bitwise bit Clear (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_imm.html">ORR (</a></p></div><div class="permindex-right"><p class="right"><a href="orr_advsimd_imm.html">vector, immediate)</a>: Bitwise inclusive OR (vector, immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_advsimd.html">FMOV (</a></p></div><div class="permindex-right"><p class="right"><a href="fmov_advsimd.html">vector, immediate)</a>: Floating-point move immediate (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzs_advsimd_int.html">vector, integer)</a>: Floating-point Convert to Signed integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (</a></p></div><div class="permindex-right"><p class="right"><a href="fcvtzu_advsimd_int.html">vector, integer)</a>: Floating-point Convert to Unsigned integer, rounding toward Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="scvtf_advsimd_int.html">SCVTF (</a></p></div><div class="permindex-right"><p class="right"><a href="scvtf_advsimd_int.html">vector, integer)</a>: Signed integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ucvtf_advsimd_int.html">UCVTF (</a></p></div><div class="permindex-right"><p class="right"><a href="ucvtf_advsimd_int.html">vector, integer)</a>: Unsigned integer Convert to Floating-point (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_reg.html">BIC (vector, register)</a>: Bitwise bit Clear (</p></div><div class="permindex-right"><p class="right">vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_advsimd_reg.html">MOV (vector)</a>: Move vector: an alias of ORR (</p></div><div class="permindex-right"><p class="right">vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_reg.html">ORR (vector, register)</a>: Bitwise inclusive OR (</p></div><div class="permindex-right"><p class="right">vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="bic_advsimd_reg.html">BIC (</a></p></div><div class="permindex-right"><p class="right"><a href="bic_advsimd_reg.html">vector, register)</a>: Bitwise bit Clear (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="orr_advsimd_reg.html">ORR (</a></p></div><div class="permindex-right"><p class="right"><a href="orr_advsimd_reg.html">vector, register)</a>: Bitwise inclusive OR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="addv_advsimd.html">ADDV</a>: Add across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="dup_advsimd_gen.html">DUP (general)</a>: Duplicate general-purpose register to </p></div><div class="permindex-right"><p class="right">vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxnmv_advsimd.html">FMAXNMV</a>: Floating-point Maximum Number across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmaxv_advsimd.html">FMAXV</a>: Floating-point Maximum across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminnmv_advsimd.html">FMINNMV</a>: Floating-point Minimum Number across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fminv_advsimd.html">FMINV</a>: Floating-point Minimum across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddlv_advsimd.html">SADDLV</a>: Signed Add Long across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="smaxv_advsimd.html">SMAXV</a>: Signed Maximum across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sminv_advsimd.html">SMINV</a>: Signed Minimum across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddlv_advsimd.html">UADDLV</a>: Unsigned sum Long across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="umaxv_advsimd.html">UMAXV</a>: Unsigned Maximum across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uminv_advsimd.html">UMINV</a>: Unsigned Minimum across </p></div><div class="permindex-right"><p class="right">Vector.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_orr_advsimd_reg.html">MOV (vector)</a>: Move </p></div><div class="permindex-right"><p class="right">vector: an alias of ORR (vector, register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="trn1_advsimd.html">TRN1</a>: Transpose </p></div><div class="permindex-right"><p class="right">vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uzp1_advsimd.html">UZP1</a>: Unzip </p></div><div class="permindex-right"><p class="right">vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="zip1_advsimd.html">ZIP1</a>: Zip </p></div><div class="permindex-right"><p class="right">vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="trn2_advsimd.html">TRN2</a>: Transpose </p></div><div class="permindex-right"><p class="right">vectors (secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uzp2_advsimd.html">UZP2</a>: Unzip </p></div><div class="permindex-right"><p class="right">vectors (secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="zip2_advsimd.html">ZIP2</a>: Zip </p></div><div class="permindex-right"><p class="right">vectors (secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ext_advsimd.html">EXT</a>: Extract vector from pair of </p></div><div class="permindex-right"><p class="right">vectors.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="wfe.html">WFE</a>: </p></div><div class="permindex-right"><a id="W" name="W"><p class="right">Wait For Event.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="wfi.html">WFI</a>: </p></div><div class="permindex-right"><p class="right">Wait For Interrupt.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="wfe.html">WFE</a>: Wait For Event.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="wfi.html">WFI</a>: Wait For Interrupt.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted wide immediate)</a>: Move (inverted </p></div><div class="permindex-right"><p class="right">wide immediate): an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movz.html">MOV (wide immediate)</a>: Move (</p></div><div class="permindex-right"><p class="right">wide immediate): an alias of MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movn.html">MOV (inverted </a></p></div><div class="permindex-right"><p class="right"><a href="mov_movn.html">wide immediate)</a>: Move (inverted wide immediate): an alias of MOVN.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="mov_movz.html">MOV (</a></p></div><div class="permindex-right"><p class="right"><a href="mov_movz.html">wide immediate)</a>: Move (wide immediate): an alias of MOVZ.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movk.html">MOVK</a>: Move </p></div><div class="permindex-right"><p class="right">wide with keep.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movn.html">MOVN</a>: Move </p></div><div class="permindex-right"><p class="right">wide with NOT.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movz.html">MOVZ</a>: Move </p></div><div class="permindex-right"><p class="right">wide with zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="saddw_advsimd.html">SADDW, SADDW2</a>: Signed Add </p></div><div class="permindex-right"><p class="right">Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ssubw_advsimd.html">SSUBW, SSUBW2</a>: Signed Subtract </p></div><div class="permindex-right"><p class="right">Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="uaddw_advsimd.html">UADDW, UADDW2</a>: Unsigned Add </p></div><div class="permindex-right"><p class="right">Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="usubw_advsimd.html">USUBW, USUBW2</a>: Unsigned Subtract </p></div><div class="permindex-right"><p class="right">Wide.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float_gen.html">FMOV (general)</a>: Floating-point Move to or from general-purpose register </p></div><div class="permindex-right"><p class="right">without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fmov_float.html">FMOV (register)</a>: Floating-point Move register </p></div><div class="permindex-right"><p class="right">without conversion.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, STADDL</a>: Atomic add on word or doubleword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddb.html">STADDB, STADDLB</a>: Atomic add on byte in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="staddh.html">STADDH, STADDLH</a>: Atomic add on halfword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: Atomic bit clear on word or doubleword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrb.html">STCLRB, STCLRLB</a>: Atomic bit clear on byte in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclrh.html">STCLRH, STCLRLH</a>: Atomic bit clear on halfword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: Atomic exclusive OR on word or doubleword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorb.html">STEORB, STEORLB</a>: Atomic exclusive OR on byte in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steorh.html">STEORH, STEORLH</a>: Atomic exclusive OR on halfword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: Atomic bit set on word or doubleword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsetb.html">STSETB, STSETLB</a>: Atomic bit set on byte in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stseth.html">STSETH, STSETLH</a>: Atomic bit set on halfword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic signed maximum on word or doubleword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxb.html">STSMAXB, STSMAXLB</a>: Atomic signed maximum on byte in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmaxh.html">STSMAXH, STSMAXLH</a>: Atomic signed maximum on halfword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic signed minimum on word or doubleword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminb.html">STSMINB, STSMINLB</a>: Atomic signed minimum on byte in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsminh.html">STSMINH, STSMINLH</a>: Atomic signed minimum on halfword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic unsigned maximum on word or doubleword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxb.html">STUMAXB, STUMAXLB</a>: Atomic unsigned maximum on byte in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumaxh.html">STUMAXH, STUMAXLH</a>: Atomic unsigned maximum on halfword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic unsigned minimum on word or doubleword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminb.html">STUMINB, STUMINLB</a>: Atomic unsigned minimum on byte in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stuminh.html">STUMINH, STUMINLH</a>: Atomic unsigned minimum on halfword in memory, </p></div><div class="permindex-right"><p class="right">without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_imm.html">LDRSW (immediate)</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Word (immediate).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_lit.html">LDRSW (literal)</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Word (literal).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldrsw_reg.html">LDRSW (register)</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Word (register).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldtrsw.html">LDTRSW</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Word (unprivileged).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldursw.html">LDURSW</a>: Load Register Signed </p></div><div class="permindex-right"><p class="right">Word (unscaled).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stadd.html">STADD, STADDL</a>: Atomic add on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stclr.html">STCLR, STCLRL</a>: Atomic bit clear on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="steor.html">STEOR, STEORL</a>: Atomic exclusive OR on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stset.html">STSET, STSETL</a>: Atomic bit set on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmax.html">STSMAX, STSMAXL</a>: Atomic signed maximum on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stsmin.html">STSMIN, STSMINL</a>: Atomic signed minimum on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumax.html">STUMAX, STUMAXL</a>: Atomic unsigned maximum on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="stumin.html">STUMIN, STUMINL</a>: Atomic unsigned minimum on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory, without return.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cas.html">CAS, CASA, CASAL, CASL</a>: Compare and Swap </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldadd.html">LDADD, LDADDA, LDADDAL, LDADDL</a>: Atomic add on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldclr.html">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>: Atomic bit clear on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldeor.html">LDEOR, LDEORA, LDEORAL, LDEORL</a>: Atomic exclusive OR on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldset.html">LDSET, LDSETA, LDSETAL, LDSETL</a>: Atomic bit set on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmax.html">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>: Atomic signed maximum on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldsmin.html">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>: Atomic signed minimum on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumax.html">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>: Atomic unsigned maximum on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldumin.html">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>: Atomic unsigned minimum on </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="swp.html">SWP, SWPA, SWPAL, SWPL</a>: Swap </p></div><div class="permindex-right"><p class="right">word or doubleword in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ldpsw.html">LDPSW</a>: Load Pair of Registers Signed </p></div><div class="permindex-right"><p class="right">Word.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sxtw_sbfm.html">SXTW</a>: Sign Extend </p></div><div class="permindex-right"><p class="right">Word: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_advsimd.html">REV32 (vector)</a>: Reverse elements in 32-bit </p></div><div class="permindex-right"><p class="right">words (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="casp.html">CASP, CASPA, CASPAL, CASPL</a>: Compare and Swap Pair of </p></div><div class="permindex-right"><p class="right">words or doublewords in memory.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="rev32_int.html">REV32</a>: Reverse bytes in 32-bit </p></div><div class="permindex-right"><p class="right">words.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><a id="X" name="X"><p class="right"><a href="xtn_advsimd.html">XTN, XTN2</a>: Extract Narrow.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="xtn_advsimd.html">XTN, </a></p></div><div class="permindex-right"><p class="right"><a href="xtn_advsimd.html">XTN2</a>: Extract Narrow.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="yield.html">YIELD</a>: </p></div><div class="permindex-right"><a id="Y" name="Y"><p class="right">YIELD.</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="yield.html">YIELD</a>: YIELD.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_fix.html">FCVTZS (scalar, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward </p></div><div class="permindex-right"><a id="Z" name="Z"><p class="right">Zero (scalar).</p></a></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_float_int.html">FCVTZS (scalar, integer)</a>: Floating-point Convert to Signed integer, rounding toward </p></div><div class="permindex-right"><p class="right">Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_fix.html">FCVTZU (scalar, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward </p></div><div class="permindex-right"><p class="right">Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_float_int.html">FCVTZU (scalar, integer)</a>: Floating-point Convert to Unsigned integer, rounding toward </p></div><div class="permindex-right"><p class="right">Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_float.html">FRINTZ (scalar)</a>: Floating-point Round to Integral, toward </p></div><div class="permindex-right"><p class="right">Zero (scalar).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_zero.html">CMEQ (zero)</a>: Compare bitwise Equal to </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_zero.html">CMGE (zero)</a>: Compare signed Greater than or Equal to </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_zero.html">CMGT (zero)</a>: Compare signed Greater than </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmle_advsimd.html">CMLE (zero)</a>: Compare signed Less than or Equal to </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmlt_advsimd.html">CMLT (zero)</a>: Compare signed Less than </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_zero.html">FCMEQ (zero)</a>: Floating-point Compare Equal to </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_zero.html">FCMGE (zero)</a>: Floating-point Compare Greater than or Equal to </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_zero.html">FCMGT (zero)</a>: Floating-point Compare Greater than </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmle_advsimd.html">FCMLE (zero)</a>: Floating-point Compare Less than or Equal to </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmlt_advsimd.html">FCMLT (zero)</a>: Floating-point Compare Less than </p></div><div class="permindex-right"><p class="right">zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_fix.html">FCVTZS (vector, fixed-point)</a>: Floating-point Convert to Signed fixed-point, rounding toward </p></div><div class="permindex-right"><p class="right">Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzs_advsimd_int.html">FCVTZS (vector, integer)</a>: Floating-point Convert to Signed integer, rounding toward </p></div><div class="permindex-right"><p class="right">Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_fix.html">FCVTZU (vector, fixed-point)</a>: Floating-point Convert to Unsigned fixed-point, rounding toward </p></div><div class="permindex-right"><p class="right">Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcvtzu_advsimd_int.html">FCVTZU (vector, integer)</a>: Floating-point Convert to Unsigned integer, rounding toward </p></div><div class="permindex-right"><p class="right">Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="frintz_advsimd.html">FRINTZ (vector)</a>: Floating-point Round to Integral, toward </p></div><div class="permindex-right"><p class="right">Zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_advsimd.html">CLZ (vector)</a>: Count Leading </p></div><div class="permindex-right"><p class="right">Zero bits (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="clz_int.html">CLZ</a>: Count leading </p></div><div class="permindex-right"><p class="right">zero bits.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmeq_advsimd_zero.html">CMEQ (</a></p></div><div class="permindex-right"><p class="right"><a href="cmeq_advsimd_zero.html">zero)</a>: Compare bitwise Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmge_advsimd_zero.html">CMGE (</a></p></div><div class="permindex-right"><p class="right"><a href="cmge_advsimd_zero.html">zero)</a>: Compare signed Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmgt_advsimd_zero.html">CMGT (</a></p></div><div class="permindex-right"><p class="right"><a href="cmgt_advsimd_zero.html">zero)</a>: Compare signed Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmle_advsimd.html">CMLE (</a></p></div><div class="permindex-right"><p class="right"><a href="cmle_advsimd.html">zero)</a>: Compare signed Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cmlt_advsimd.html">CMLT (</a></p></div><div class="permindex-right"><p class="right"><a href="cmlt_advsimd.html">zero)</a>: Compare signed Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmeq_advsimd_zero.html">FCMEQ (</a></p></div><div class="permindex-right"><p class="right"><a href="fcmeq_advsimd_zero.html">zero)</a>: Floating-point Compare Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmge_advsimd_zero.html">FCMGE (</a></p></div><div class="permindex-right"><p class="right"><a href="fcmge_advsimd_zero.html">zero)</a>: Floating-point Compare Greater than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmgt_advsimd_zero.html">FCMGT (</a></p></div><div class="permindex-right"><p class="right"><a href="fcmgt_advsimd_zero.html">zero)</a>: Floating-point Compare Greater than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmle_advsimd.html">FCMLE (</a></p></div><div class="permindex-right"><p class="right"><a href="fcmle_advsimd.html">zero)</a>: Floating-point Compare Less than or Equal to zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="fcmlt_advsimd.html">FCMLT (</a></p></div><div class="permindex-right"><p class="right"><a href="fcmlt_advsimd.html">zero)</a>: Floating-point Compare Less than zero (vector).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="cbz.html">CBZ</a>: Compare and Branch on </p></div><div class="permindex-right"><p class="right">Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="movz.html">MOVZ</a>: Move wide with </p></div><div class="permindex-right"><p class="right">zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="tbz.html">TBZ</a>: Test bit and Branch if </p></div><div class="permindex-right"><p class="right">Zero.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="sbfiz_sbfm.html">SBFIZ</a>: Signed Bitfield Insert in </p></div><div class="permindex-right"><p class="right">Zero: an alias of SBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="ubfiz_ubfm.html">UBFIZ</a>: Unsigned Bitfield Insert in </p></div><div class="permindex-right"><p class="right">Zero: an alias of UBFM.</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="zip1_advsimd.html">ZIP1</a>: </p></div><div class="permindex-right"><p class="right">Zip vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"><a href="zip2_advsimd.html">ZIP2</a>: </p></div><div class="permindex-right"><p class="right">Zip vectors (secondary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="zip1_advsimd.html">ZIP1</a>: Zip vectors (primary).</p></div></div><div class="permindex-line"><div class="permindex-left"><p class="left"></p></div><div class="permindex-right"><p class="right"><a href="zip2_advsimd.html">ZIP2</a>: Zip vectors (secondary).</p></div></div></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
          Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3      
        </p><p class="copyconf">
	  Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
	  This document is Confidential.
	</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/permindex.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/permindex.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>