Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jan 18 19:09:18 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_methodology -file YAHTZEE_methodology_drc_routed.rpt -pb YAHTZEE_methodology_drc_routed.pb -rpx YAHTZEE_methodology_drc_routed.rpx
| Design       : YAHTZEE
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 121
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 34         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 2          |
| TIMING-16 | Warning          | Large setup violation          | 4          |
| TIMING-18 | Warning          | Missing input or output delay  | 25         |
| TIMING-20 | Warning          | Non-clocked latch              | 55         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin display/contador_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin display/contador_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin display/contador_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin display/digictrl_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin display/digisel_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin display/digisel_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin display/digisel_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin display/digisel_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin display/digisel_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin display/digisel_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin display/digisel_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin display/digisel_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin display/segmentos_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin display/segmentos_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin display/segmentos_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin display/segmentos_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin display/segmentos_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin display/segmentos_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin display/segmentos_reg[6]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell display/HZ2/digictrl_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) display/digictrl_reg[0]_C/CLR, display/digictrl_reg[1]_C/CLR,
display/digictrl_reg[2]_C/CLR, display/digictrl_reg[3]_C/CLR,
display/digictrl_reg[4]_C/CLR, display/digictrl_reg[5]_C/CLR,
display/digictrl_reg[6]_C/CLR, display/digictrl_reg[7]_C/CLR
display/digictrl_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell fsm/digictrl_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) display/digictrl_reg[0]_P/PRE, display/digictrl_reg[1]_P/PRE,
display/digictrl_reg[2]_P/PRE, display/digictrl_reg[3]_P/PRE,
display/digictrl_reg[4]_P/PRE, display/digictrl_reg[5]_P/PRE,
display/digictrl_reg[6]_P/PRE, display/digictrl_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -6.775 ns between dados_aleatorios/dados_i_reg[1][2]/C (clocked by sys_clk_pin) and puntuaciones2/instance_caso_ep/resultado_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -6.938 ns between dados_aleatorios/dados_i_reg[0][0]_replica/C (clocked by sys_clk_pin) and puntuaciones2/instance_caso_eg/resultado_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -7.061 ns between dados_aleatorios/dados_i_reg[0][0]_replica/C (clocked by sys_clk_pin) and puntuaciones1/instance_caso_eg/resultado_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -7.614 ns between dados_aleatorios/dados_i_reg[0][0]_replica/C (clocked by sys_clk_pin) and puntuaciones1/instance_caso_ep/resultado_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on boton_abajo relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on boton_arriba relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on boton_enter relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw_enclave[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw_enclave[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw_enclave[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw_enclave[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw_enclave[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on leds[10] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on leds[11] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on leds[12] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on leds[13] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on leds[14] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds[15] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds[16] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on leds[8] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on leds[9] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch display/digictrl_reg[7]_LDC cannot be properly analyzed as its control pin display/digictrl_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch puntuaciones1/instance1/resultado_reg[0] cannot be properly analyzed as its control pin puntuaciones1/instance1/resultado_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch puntuaciones1/instance1/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones1/instance1/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch puntuaciones1/instance1/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones1/instance1/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch puntuaciones1/instance2/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones1/instance2/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch puntuaciones1/instance2/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones1/instance2/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch puntuaciones1/instance2/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones1/instance2/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch puntuaciones1/instance3/resultado_reg[0] cannot be properly analyzed as its control pin puntuaciones1/instance3/resultado_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch puntuaciones1/instance3/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones1/instance3/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch puntuaciones1/instance3/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones1/instance3/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch puntuaciones1/instance3/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones1/instance3/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch puntuaciones1/instance3/resultado_reg[4] cannot be properly analyzed as its control pin puntuaciones1/instance3/resultado_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch puntuaciones1/instance3/resultado_reg[9] cannot be properly analyzed as its control pin puntuaciones1/instance3/resultado_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch puntuaciones1/instance4/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones1/instance4/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch puntuaciones1/instance4/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones1/instance4/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch puntuaciones1/instance4/resultado_reg[4] cannot be properly analyzed as its control pin puntuaciones1/instance4/resultado_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch puntuaciones1/instance5/resultado_reg[0] cannot be properly analyzed as its control pin puntuaciones1/instance5/resultado_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch puntuaciones1/instance5/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones1/instance5/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch puntuaciones1/instance5/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones1/instance5/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch puntuaciones1/instance5/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones1/instance5/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch puntuaciones1/instance5/resultado_reg[4] cannot be properly analyzed as its control pin puntuaciones1/instance5/resultado_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch puntuaciones1/instance5/resultado_reg[5] cannot be properly analyzed as its control pin puntuaciones1/instance5/resultado_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch puntuaciones1/instance6/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones1/instance6/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch puntuaciones1/instance6/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones1/instance6/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch puntuaciones1/instance6/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones1/instance6/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch puntuaciones1/instance6/resultado_reg[4] cannot be properly analyzed as its control pin puntuaciones1/instance6/resultado_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch puntuaciones1/instance6/resultado_reg[5] cannot be properly analyzed as its control pin puntuaciones1/instance6/resultado_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch puntuaciones1/instance6/resultado_reg[9] cannot be properly analyzed as its control pin puntuaciones1/instance6/resultado_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch puntuaciones2/instance1/resultado_reg[0] cannot be properly analyzed as its control pin puntuaciones2/instance1/resultado_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch puntuaciones2/instance1/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones2/instance1/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch puntuaciones2/instance1/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones2/instance1/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch puntuaciones2/instance2/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones2/instance2/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch puntuaciones2/instance2/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones2/instance2/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch puntuaciones2/instance2/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones2/instance2/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch puntuaciones2/instance3/resultado_reg[0] cannot be properly analyzed as its control pin puntuaciones2/instance3/resultado_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch puntuaciones2/instance3/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones2/instance3/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch puntuaciones2/instance3/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones2/instance3/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch puntuaciones2/instance3/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones2/instance3/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch puntuaciones2/instance3/resultado_reg[4] cannot be properly analyzed as its control pin puntuaciones2/instance3/resultado_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch puntuaciones2/instance3/resultado_reg[9] cannot be properly analyzed as its control pin puntuaciones2/instance3/resultado_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch puntuaciones2/instance4/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones2/instance4/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch puntuaciones2/instance4/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones2/instance4/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch puntuaciones2/instance4/resultado_reg[4] cannot be properly analyzed as its control pin puntuaciones2/instance4/resultado_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch puntuaciones2/instance5/resultado_reg[0] cannot be properly analyzed as its control pin puntuaciones2/instance5/resultado_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch puntuaciones2/instance5/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones2/instance5/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch puntuaciones2/instance5/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones2/instance5/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch puntuaciones2/instance5/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones2/instance5/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch puntuaciones2/instance5/resultado_reg[4] cannot be properly analyzed as its control pin puntuaciones2/instance5/resultado_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch puntuaciones2/instance5/resultado_reg[5] cannot be properly analyzed as its control pin puntuaciones2/instance5/resultado_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch puntuaciones2/instance6/resultado_reg[1] cannot be properly analyzed as its control pin puntuaciones2/instance6/resultado_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch puntuaciones2/instance6/resultado_reg[2] cannot be properly analyzed as its control pin puntuaciones2/instance6/resultado_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch puntuaciones2/instance6/resultado_reg[3] cannot be properly analyzed as its control pin puntuaciones2/instance6/resultado_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch puntuaciones2/instance6/resultado_reg[4] cannot be properly analyzed as its control pin puntuaciones2/instance6/resultado_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch puntuaciones2/instance6/resultado_reg[5] cannot be properly analyzed as its control pin puntuaciones2/instance6/resultado_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch puntuaciones2/instance6/resultado_reg[9] cannot be properly analyzed as its control pin puntuaciones2/instance6/resultado_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 55 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


