verilog work "Adder_1bit_M.v"
verilog work "Adder_1bit_M_Test.v"
verilog work "D:/APP/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
