#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Sep  5 15:41:08 2019
# Process ID: 1960
# Current directory: C:/fft-parallel4/verilog/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2020 C:\fft-parallel4\verilog\topfft\topfft.xpr
# Log file: C:/fft-parallel4/verilog/topfft/vivado.log
# Journal file: C:/fft-parallel4/verilog/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1169.082 ; gain = 178.629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter NBITSI bound to: 6 - type: integer 
	Parameter NBITSF bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:41]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:168]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (16#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:197]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:204]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:233]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:240]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port result[31]
WARNING: [Synth 8-3331] design multip has unconnected port result[30]
WARNING: [Synth 8-3331] design multip has unconnected port result[29]
WARNING: [Synth 8-3331] design multip has unconnected port result[28]
WARNING: [Synth 8-3331] design multip has unconnected port result[27]
WARNING: [Synth 8-3331] design multip has unconnected port result[26]
WARNING: [Synth 8-3331] design multip has unconnected port result[25]
WARNING: [Synth 8-3331] design multip has unconnected port result[24]
WARNING: [Synth 8-3331] design multip has unconnected port result[23]
WARNING: [Synth 8-3331] design multip has unconnected port result[22]
WARNING: [Synth 8-3331] design multip has unconnected port result[21]
WARNING: [Synth 8-3331] design multip has unconnected port result[20]
WARNING: [Synth 8-3331] design multip has unconnected port result[19]
WARNING: [Synth 8-3331] design multip has unconnected port result[18]
WARNING: [Synth 8-3331] design multip has unconnected port result[17]
WARNING: [Synth 8-3331] design multip has unconnected port result[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1209.625 ; gain = 219.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.625 ; gain = 219.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.625 ; gain = 219.172
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.211 ; gain = 387.758
70 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1378.211 ; gain = 595.297
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1386.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter NBITSI bound to: 6 - type: integer 
	Parameter NBITSF bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:126]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:133]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:140]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:147]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:154]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:168]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (16#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:197]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:204]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:233]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:240]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port result[31]
WARNING: [Synth 8-3331] design multip has unconnected port result[30]
WARNING: [Synth 8-3331] design multip has unconnected port result[29]
WARNING: [Synth 8-3331] design multip has unconnected port result[28]
WARNING: [Synth 8-3331] design multip has unconnected port result[27]
WARNING: [Synth 8-3331] design multip has unconnected port result[26]
WARNING: [Synth 8-3331] design multip has unconnected port result[25]
WARNING: [Synth 8-3331] design multip has unconnected port result[24]
WARNING: [Synth 8-3331] design multip has unconnected port result[23]
WARNING: [Synth 8-3331] design multip has unconnected port result[22]
WARNING: [Synth 8-3331] design multip has unconnected port result[21]
WARNING: [Synth 8-3331] design multip has unconnected port result[20]
WARNING: [Synth 8-3331] design multip has unconnected port result[19]
WARNING: [Synth 8-3331] design multip has unconnected port result[18]
WARNING: [Synth 8-3331] design multip has unconnected port result[17]
WARNING: [Synth 8-3331] design multip has unconnected port result[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1433.090 ; gain = 46.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1455.953 ; gain = 69.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1455.953 ; gain = 69.305
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1664.027 ; gain = 277.379
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1690.621 ; gain = 20.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter NBITSI bound to: 6 - type: integer 
	Parameter NBITSF bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:126]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:133]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:140]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:147]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:154]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:168]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:179]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:186]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:195]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:202]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port result[31]
WARNING: [Synth 8-3331] design multip has unconnected port result[30]
WARNING: [Synth 8-3331] design multip has unconnected port result[29]
WARNING: [Synth 8-3331] design multip has unconnected port result[28]
WARNING: [Synth 8-3331] design multip has unconnected port result[27]
WARNING: [Synth 8-3331] design multip has unconnected port result[26]
WARNING: [Synth 8-3331] design multip has unconnected port result[25]
WARNING: [Synth 8-3331] design multip has unconnected port result[24]
WARNING: [Synth 8-3331] design multip has unconnected port result[23]
WARNING: [Synth 8-3331] design multip has unconnected port result[22]
WARNING: [Synth 8-3331] design multip has unconnected port result[21]
WARNING: [Synth 8-3331] design multip has unconnected port result[20]
WARNING: [Synth 8-3331] design multip has unconnected port result[19]
WARNING: [Synth 8-3331] design multip has unconnected port result[18]
WARNING: [Synth 8-3331] design multip has unconnected port result[17]
WARNING: [Synth 8-3331] design multip has unconnected port result[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.887 ; gain = 22.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.715 ; gain = 46.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1716.715 ; gain = 46.746
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.715 ; gain = 46.746
export_ip_user_files -of_objects  [get_files C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/mult_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/mult_tb.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'fftIn_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'fftIn_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'fftOut_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v:43]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'fftOut_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v:44]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:133]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:140]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:147]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:168]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:179]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:186]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:195]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:202]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'BFOut_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'BFOut_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:273]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:281]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:300]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 38 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:313]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 38 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:321]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=9)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=9)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=9)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=9)
Compiling module xil_defaultlib.multip(Nbits=8)
Compiling module xil_defaultlib.D_reg(Nbits=8)
Compiling module xil_defaultlib.topD(Nbits=8)
Compiling module xil_defaultlib.switch(Nbits=8)
Compiling module xil_defaultlib.BF(Nbits=8)
Compiling module xil_defaultlib.Blq(Nbits=8)
Compiling module xil_defaultlib.topD(ND=2,Nbits=8)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=8)
Compiling module xil_defaultlib.topD(ND=1,Nbits=8)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1,Nbits=8)
Compiling module xil_defaultlib.sat(NBITS_IN=18,NBITS_OUT=8)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=18,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=19,NBITS_OUT=8)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=19,NBITS_OUT...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav

****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/xsim.dir/topfft_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/xsim.dir/topfft_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep  5 15:50:28 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  5 15:50:28 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1782.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1782.863 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1782.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:124]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:131]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:138]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:145]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:41]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:152]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:166]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:177]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:184]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:193]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:200]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_up' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_down' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_up' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_down' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_up' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_down' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 6 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 6 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 7 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 7 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port result[7]
WARNING: [Synth 8-3331] design multip has unconnected port result[6]
WARNING: [Synth 8-3331] design multip has unconnected port result[5]
WARNING: [Synth 8-3331] design multip has unconnected port result[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.863 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1897.477 ; gain = 114.613
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2026.961 ; gain = 22.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:124]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:131]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:138]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:145]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 3 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
WARNING: [Synth 8-689] width (48) of port connection 'coeff_data' does not match port width (144) of module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:41]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'coeff_out' does not match port width (6) of module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:152]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:166]
WARNING: [Synth 8-689] width (6) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:177]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:184]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:193]
WARNING: [Synth 8-689] width (4) of port connection 'result' does not match port width (8) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:200]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_up' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_down' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_up' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_down' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_up' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (4) of port connection 'BFOut_down' does not match port width (5) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
WARNING: [Synth 8-689] width (7) of port connection 'BlqOut_up' does not match port width (4) of module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:244]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 6 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 6 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 7 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 7 - type: integer 
	Parameter NBITS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port result[7]
WARNING: [Synth 8-3331] design multip has unconnected port result[6]
WARNING: [Synth 8-3331] design multip has unconnected port result[5]
WARNING: [Synth 8-3331] design multip has unconnected port result[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2026.961 ; gain = 22.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.020 ; gain = 25.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.020 ; gain = 25.090
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2030.020 ; gain = 25.090
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:124]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:131]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:138]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:145]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'coeff_out' does not match port width (18) of module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:152]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:166]
WARNING: [Synth 8-689] width (18) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:177]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:184]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:193]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:200]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
WARNING: [Synth 8-689] width (19) of port connection 'BlqOut_up' does not match port width (16) of module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:244]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port result[31]
WARNING: [Synth 8-3331] design multip has unconnected port result[30]
WARNING: [Synth 8-3331] design multip has unconnected port result[29]
WARNING: [Synth 8-3331] design multip has unconnected port result[28]
WARNING: [Synth 8-3331] design multip has unconnected port result[27]
WARNING: [Synth 8-3331] design multip has unconnected port result[26]
WARNING: [Synth 8-3331] design multip has unconnected port result[25]
WARNING: [Synth 8-3331] design multip has unconnected port result[24]
WARNING: [Synth 8-3331] design multip has unconnected port result[23]
WARNING: [Synth 8-3331] design multip has unconnected port result[22]
WARNING: [Synth 8-3331] design multip has unconnected port result[21]
WARNING: [Synth 8-3331] design multip has unconnected port result[20]
WARNING: [Synth 8-3331] design multip has unconnected port result[19]
WARNING: [Synth 8-3331] design multip has unconnected port result[18]
WARNING: [Synth 8-3331] design multip has unconnected port result[17]
WARNING: [Synth 8-3331] design multip has unconnected port result[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.020 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2030.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.020 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:124]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:131]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:138]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:145]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:152]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:166]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:177]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:184]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:193]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:200]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'BFOut_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'BFOut_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 16 for port 'BlqOut_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:244]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:271]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:279]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:291]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:298]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 38 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:311]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 38 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:319]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=9)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=9)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=9)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=9)
Compiling module xil_defaultlib.multip(Nbits=8)
Compiling module xil_defaultlib.D_reg(Nbits=8)
Compiling module xil_defaultlib.topD(Nbits=8)
Compiling module xil_defaultlib.switch(Nbits=8)
Compiling module xil_defaultlib.BF(Nbits=8)
Compiling module xil_defaultlib.Blq(Nbits=8)
Compiling module xil_defaultlib.topD(ND=2,Nbits=8)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=8)
Compiling module xil_defaultlib.topD(ND=1,Nbits=8)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1,Nbits=8)
Compiling module xil_defaultlib.sat(NBITS_IN=18,NBITS_OUT=8)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=18,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=19,NBITS_OUT=8)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=19,NBITS_OUT...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2030.020 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'coeff_out' does not match port width (18) of module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:130]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
WARNING: [Synth 8-689] width (18) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:165]
WARNING: [Synth 8-689] width (18) of port connection 'coeff' does not match port width (16) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:167]
WARNING: [Synth 8-689] width (18) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:174]
WARNING: [Synth 8-689] width (19) of port connection 'coeff' does not match port width (16) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:176]
WARNING: [Synth 8-689] width (18) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:181]
WARNING: [Synth 8-689] width (18) of port connection 'coeff' does not match port width (16) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:183]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:190]
WARNING: [Synth 8-689] width (18) of port connection 'coeff' does not match port width (16) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:192]
WARNING: [Synth 8-689] width (16) of port connection 'result' does not match port width (32) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:197]
WARNING: [Synth 8-689] width (18) of port connection 'coeff' does not match port width (16) of module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:199]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_up' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'BFOut_down' does not match port width (17) of module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
WARNING: [Synth 8-689] width (19) of port connection 'BlqOut_up' does not match port width (16) of module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:241]
WARNING: [Synth 8-689] width (18) of port connection 'BlqOut_down' does not match port width (16) of module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:242]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 19 - type: integer 
	Parameter NBITS_OUT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port result[31]
WARNING: [Synth 8-3331] design multip has unconnected port result[30]
WARNING: [Synth 8-3331] design multip has unconnected port result[29]
WARNING: [Synth 8-3331] design multip has unconnected port result[28]
WARNING: [Synth 8-3331] design multip has unconnected port result[27]
WARNING: [Synth 8-3331] design multip has unconnected port result[26]
WARNING: [Synth 8-3331] design multip has unconnected port result[25]
WARNING: [Synth 8-3331] design multip has unconnected port result[24]
WARNING: [Synth 8-3331] design multip has unconnected port result[23]
WARNING: [Synth 8-3331] design multip has unconnected port result[22]
WARNING: [Synth 8-3331] design multip has unconnected port result[21]
WARNING: [Synth 8-3331] design multip has unconnected port result[20]
WARNING: [Synth 8-3331] design multip has unconnected port result[19]
WARNING: [Synth 8-3331] design multip has unconnected port result[18]
WARNING: [Synth 8-3331] design multip has unconnected port result[17]
WARNING: [Synth 8-3331] design multip has unconnected port result[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.020 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2030.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2162.164 ; gain = 132.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixtop_sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 18 for port 'coeff_out' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:130]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:165]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:167]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:174]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 16 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:176]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:181]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:183]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:190]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:192]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'result' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:197]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'coeff' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:199]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'BFOut_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'BFOut_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:71]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 16 for port 'BlqOut_up' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:241]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 16 for port 'BlqOut_down' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:242]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:257]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:265]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:277]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 36 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:284]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 38 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:297]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 38 for port 'sat_in' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:305]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0(Nbits=9)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1(Nbits=9)
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2(Nbits=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3(Nbits=9)
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4(Nbits=9)
Compiling module xil_defaultlib.multip(Nbits=8)
Compiling module xil_defaultlib.D_reg(Nbits=8)
Compiling module xil_defaultlib.topD(Nbits=8)
Compiling module xil_defaultlib.switch(Nbits=8)
Compiling module xil_defaultlib.BF(Nbits=8)
Compiling module xil_defaultlib.Blq(Nbits=8)
Compiling module xil_defaultlib.topD(ND=2,Nbits=8)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2,Nbits=8)
Compiling module xil_defaultlib.topD(ND=1,Nbits=8)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1,Nbits=8)
Compiling module xil_defaultlib.sat(NBITS_IN=18,NBITS_OUT=8)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=18,NBITS_OUT...
Compiling module xil_defaultlib.sat(NBITS_IN=19,NBITS_OUT=8)
Compiling module xil_defaultlib.fixtop_sat(NBITS_IN=19,NBITS_OUT...
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft-parallel4/verilog/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 62 ns : File "C:/fft-parallel4/verilog/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.848 ; gain = 0.980
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 16:23:45 2019...
