ARM GAS  /tmp/ccUhtlcC.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccUhtlcC.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan1;
  44:Core/Src/main.c **** CAN_HandleTypeDef hcan2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_tx;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** uint8_t led_1 = 0;
  53:Core/Src/main.c **** uint8_t led_2 = 0;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_DMA_Init(void);
  61:Core/Src/main.c **** static void MX_CAN2_Init(void);
  62:Core/Src/main.c **** static void MX_CAN1_Init(void);
  63:Core/Src/main.c **** static void MX_SPI2_Init(void);
  64:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  65:Core/Src/main.c **** int led_flag = 0;
  66:Core/Src/main.c **** /* USER CODE END PFP */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  69:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  85:Core/Src/main.c ****   HAL_Init();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccUhtlcC.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Configure the system clock */
  92:Core/Src/main.c ****   SystemClock_Config();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Initialize all configured peripherals */
  99:Core/Src/main.c ****   MX_GPIO_Init();
 100:Core/Src/main.c ****   MX_DMA_Init();
 101:Core/Src/main.c ****   MX_CAN2_Init();
 102:Core/Src/main.c ****   MX_CAN1_Init();
 103:Core/Src/main.c ****   MX_SPI2_Init();
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 105:Core/Src/main.c ****   ecatapp_init();
 106:Core/Src/main.c ****   /* USER CODE END 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Infinite loop */
 109:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 110:Core/Src/main.c ****   while (1)
 111:Core/Src/main.c ****   {
 112:Core/Src/main.c ****     /* USER CODE END WHILE */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 115:Core/Src/main.c ****     if (led_1 >= 1)
 116:Core/Src/main.c ****     {
 117:Core/Src/main.c ****       HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 118:Core/Src/main.c ****     }
 119:Core/Src/main.c ****     else
 120:Core/Src/main.c ****     {
 121:Core/Src/main.c ****       HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 122:Core/Src/main.c ****     }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     ecatapp_loop();
 125:Core/Src/main.c ****   }
 126:Core/Src/main.c ****   /* USER CODE END 3 */
 127:Core/Src/main.c **** }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c **** /**
 130:Core/Src/main.c ****   * @brief System Clock Configuration
 131:Core/Src/main.c ****   * @retval None
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c **** void SystemClock_Config(void)
 134:Core/Src/main.c **** {
 135:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 144:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 145:Core/Src/main.c ****   */
ARM GAS  /tmp/ccUhtlcC.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 156:Core/Src/main.c ****   {
 157:Core/Src/main.c ****     Error_Handler();
 158:Core/Src/main.c ****   }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     Error_Handler();
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c **** }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** /**
 176:Core/Src/main.c ****   * @brief CAN1 Initialization Function
 177:Core/Src/main.c ****   * @param None
 178:Core/Src/main.c ****   * @retval None
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c **** static void MX_CAN1_Init(void)
 181:Core/Src/main.c **** {
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 0 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 1 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE END CAN1_Init 1 */
 190:Core/Src/main.c ****   hcan1.Instance = CAN1;
 191:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 192:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 193:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 194:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 195:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 196:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 197:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 198:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 199:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 200:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 201:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 202:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
ARM GAS  /tmp/ccUhtlcC.s 			page 5


 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
 205:Core/Src/main.c ****   }
 206:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 2 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /**
 213:Core/Src/main.c ****   * @brief CAN2 Initialization Function
 214:Core/Src/main.c ****   * @param None
 215:Core/Src/main.c ****   * @retval None
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c **** static void MX_CAN2_Init(void)
 218:Core/Src/main.c **** {
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 0 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END CAN2_Init 0 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 1 */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /* USER CODE END CAN2_Init 1 */
 227:Core/Src/main.c ****   hcan2.Instance = CAN2;
 228:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 229:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 230:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 231:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 232:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 233:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 234:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 235:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 236:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 237:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 238:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 239:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     Error_Handler();
 242:Core/Src/main.c ****   }
 243:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE END CAN2_Init 2 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** }
 248:Core/Src/main.c **** 
 249:Core/Src/main.c **** /**
 250:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 251:Core/Src/main.c ****   * @param None
 252:Core/Src/main.c ****   * @retval None
 253:Core/Src/main.c ****   */
 254:Core/Src/main.c **** static void MX_SPI2_Init(void)
 255:Core/Src/main.c **** {
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
ARM GAS  /tmp/ccUhtlcC.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 264:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 265:Core/Src/main.c ****   hspi2.Instance = SPI2;
 266:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 267:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 268:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 269:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 270:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 271:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 272:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 273:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 274:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 275:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 276:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 277:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****     Error_Handler();
 280:Core/Src/main.c ****   }
 281:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 282:Core/Src/main.c ****   
 283:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** /**
 288:Core/Src/main.c ****   * Enable DMA controller clock
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c **** static void MX_DMA_Init(void)
 291:Core/Src/main.c **** {
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* DMA controller clock enable */
 294:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* DMA interrupt init */
 297:Core/Src/main.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
 298:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 299:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 300:Core/Src/main.c **** 
 301:Core/Src/main.c **** }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** /**
 304:Core/Src/main.c ****   * @brief GPIO Initialization Function
 305:Core/Src/main.c ****   * @param None
 306:Core/Src/main.c ****   * @retval None
 307:Core/Src/main.c ****   */
 308:Core/Src/main.c **** static void MX_GPIO_Init(void)
 309:Core/Src/main.c **** {
  28              		.loc 1 309 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
ARM GAS  /tmp/ccUhtlcC.s 			page 7


  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              		.cfi_def_cfa_offset 64
 310:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 310 3 view .LVU1
  42              		.loc 1 310 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 311:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 312:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 315:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 315 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 315 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 315 3 view .LVU5
  54 0012 384B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 315 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F08002 		and	r2, r2, #128
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 315 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 315 3 view .LVU8
 316:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  66              		.loc 1 316 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 316 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 316 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00402 		orr	r2, r2, #4
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 316 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F00402 		and	r2, r2, #4
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 316 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 316 3 view .LVU14
 317:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 317 3 view .LVU15
  83              	.LBB6:
ARM GAS  /tmp/ccUhtlcC.s 			page 8


  84              		.loc 1 317 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 317 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 317 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 317 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 317 3 view .LVU20
 318:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 318 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 318 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 318 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 318 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 318 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 318 3 view .LVU26
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 321:Core/Src/main.c ****   HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin, GPIO_PIN_RESET);
 114              		.loc 1 321 3 view .LVU27
 115 0062 254F     		ldr	r7, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 0421     		movs	r1, #4
 118 0068 3846     		mov	r0, r7
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 324:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin|LED1_Pin|SPI2_NSS_Pin, GPIO_PIN_RESET);
 121              		.loc 1 324 3 view .LVU28
 122 006e 234E     		ldr	r6, .L3+8
 123 0070 2246     		mov	r2, r4
 124 0072 4FF46141 		mov	r1, #57600
 125 0076 3046     		mov	r0, r6
 126 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL1:
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /*Configure GPIO pins : SYNC_L0_Pin SPI2_IRQ_Pin */
 327:Core/Src/main.c ****   GPIO_InitStruct.Pin = SYNC_L0_Pin|SPI2_IRQ_Pin;
 128              		.loc 1 327 3 view .LVU29
 129              		.loc 1 327 23 is_stmt 0 view .LVU30
 130 007c 40F20113 		movw	r3, #257
ARM GAS  /tmp/ccUhtlcC.s 			page 9


 131 0080 0593     		str	r3, [sp, #20]
 328:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 132              		.loc 1 328 3 is_stmt 1 view .LVU31
 133              		.loc 1 328 24 is_stmt 0 view .LVU32
 134 0082 4FF40413 		mov	r3, #2162688
 135 0086 0693     		str	r3, [sp, #24]
 329:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 329 3 is_stmt 1 view .LVU33
 137              		.loc 1 329 24 is_stmt 0 view .LVU34
 138 0088 0794     		str	r4, [sp, #28]
 330:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 139              		.loc 1 330 3 is_stmt 1 view .LVU35
 140 008a 05A9     		add	r1, sp, #20
 141 008c 3846     		mov	r0, r7
 142 008e FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /*Configure GPIO pin : nRST_Pin */
 333:Core/Src/main.c ****   GPIO_InitStruct.Pin = nRST_Pin;
 144              		.loc 1 333 3 view .LVU36
 145              		.loc 1 333 23 is_stmt 0 view .LVU37
 146 0092 0423     		movs	r3, #4
 147 0094 0593     		str	r3, [sp, #20]
 334:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 148              		.loc 1 334 3 is_stmt 1 view .LVU38
 149              		.loc 1 334 24 is_stmt 0 view .LVU39
 150 0096 0125     		movs	r5, #1
 151 0098 0695     		str	r5, [sp, #24]
 335:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 152              		.loc 1 335 3 is_stmt 1 view .LVU40
 153              		.loc 1 335 24 is_stmt 0 view .LVU41
 154 009a 0795     		str	r5, [sp, #28]
 336:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 155              		.loc 1 336 3 is_stmt 1 view .LVU42
 156              		.loc 1 336 25 is_stmt 0 view .LVU43
 157 009c 0894     		str	r4, [sp, #32]
 337:Core/Src/main.c ****   HAL_GPIO_Init(nRST_GPIO_Port, &GPIO_InitStruct);
 158              		.loc 1 337 3 is_stmt 1 view .LVU44
 159 009e 05A9     		add	r1, sp, #20
 160 00a0 3846     		mov	r0, r7
 161 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL3:
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /*Configure GPIO pins : LED3_Pin LED2_Pin LED1_Pin */
 340:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 163              		.loc 1 340 3 view .LVU45
 164              		.loc 1 340 23 is_stmt 0 view .LVU46
 165 00a6 4FF46043 		mov	r3, #57344
 166 00aa 0593     		str	r3, [sp, #20]
 341:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 167              		.loc 1 341 3 is_stmt 1 view .LVU47
 168              		.loc 1 341 24 is_stmt 0 view .LVU48
 169 00ac 0695     		str	r5, [sp, #24]
 342:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 170              		.loc 1 342 3 is_stmt 1 view .LVU49
 171              		.loc 1 342 24 is_stmt 0 view .LVU50
 172 00ae 0227     		movs	r7, #2
ARM GAS  /tmp/ccUhtlcC.s 			page 10


 173 00b0 0797     		str	r7, [sp, #28]
 343:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 174              		.loc 1 343 3 is_stmt 1 view .LVU51
 175              		.loc 1 343 25 is_stmt 0 view .LVU52
 176 00b2 0894     		str	r4, [sp, #32]
 344:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 177              		.loc 1 344 3 is_stmt 1 view .LVU53
 178 00b4 05A9     		add	r1, sp, #20
 179 00b6 3046     		mov	r0, r6
 180 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /*Configure GPIO pin : SPI2_NSS_Pin */
 347:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 182              		.loc 1 347 3 view .LVU54
 183              		.loc 1 347 23 is_stmt 0 view .LVU55
 184 00bc 4FF48073 		mov	r3, #256
 185 00c0 0593     		str	r3, [sp, #20]
 348:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 186              		.loc 1 348 3 is_stmt 1 view .LVU56
 187              		.loc 1 348 24 is_stmt 0 view .LVU57
 188 00c2 0695     		str	r5, [sp, #24]
 349:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 189              		.loc 1 349 3 is_stmt 1 view .LVU58
 190              		.loc 1 349 24 is_stmt 0 view .LVU59
 191 00c4 0795     		str	r5, [sp, #28]
 350:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 350 3 is_stmt 1 view .LVU60
 193              		.loc 1 350 25 is_stmt 0 view .LVU61
 194 00c6 0894     		str	r4, [sp, #32]
 351:Core/Src/main.c ****   HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 351 3 is_stmt 1 view .LVU62
 196 00c8 05A9     		add	r1, sp, #20
 197 00ca 3046     		mov	r0, r6
 198 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* EXTI interrupt init*/
 354:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 200              		.loc 1 354 3 view .LVU63
 201 00d0 2246     		mov	r2, r4
 202 00d2 3946     		mov	r1, r7
 203 00d4 0620     		movs	r0, #6
 204 00d6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL6:
 355:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 206              		.loc 1 355 3 view .LVU64
 207 00da 0620     		movs	r0, #6
 208 00dc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL7:
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 210              		.loc 1 357 3 view .LVU65
 211 00e0 2246     		mov	r2, r4
 212 00e2 2946     		mov	r1, r5
 213 00e4 1720     		movs	r0, #23
 214 00e6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccUhtlcC.s 			page 11


 215              	.LVL8:
 358:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 216              		.loc 1 358 3 view .LVU66
 217 00ea 1720     		movs	r0, #23
 218 00ec FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 219              	.LVL9:
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 361:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 362:Core/Src/main.c **** }
 220              		.loc 1 362 1 is_stmt 0 view .LVU67
 221 00f0 0BB0     		add	sp, sp, #44
 222              		.cfi_def_cfa_offset 20
 223              		@ sp needed
 224 00f2 F0BD     		pop	{r4, r5, r6, r7, pc}
 225              	.L4:
 226              		.align	2
 227              	.L3:
 228 00f4 00380240 		.word	1073887232
 229 00f8 00000240 		.word	1073872896
 230 00fc 00040240 		.word	1073873920
 231              		.cfi_endproc
 232              	.LFE136:
 234              		.section	.text.MX_DMA_Init,"ax",%progbits
 235              		.align	1
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	MX_DMA_Init:
 241              	.LFB135:
 291:Core/Src/main.c **** 
 242              		.loc 1 291 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 8
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246 0000 00B5     		push	{lr}
 247              		.cfi_def_cfa_offset 4
 248              		.cfi_offset 14, -4
 249 0002 83B0     		sub	sp, sp, #12
 250              		.cfi_def_cfa_offset 16
 294:Core/Src/main.c **** 
 251              		.loc 1 294 3 view .LVU69
 252              	.LBB8:
 294:Core/Src/main.c **** 
 253              		.loc 1 294 3 view .LVU70
 254 0004 0021     		movs	r1, #0
 255 0006 0191     		str	r1, [sp, #4]
 294:Core/Src/main.c **** 
 256              		.loc 1 294 3 view .LVU71
 257 0008 094B     		ldr	r3, .L7
 258 000a 1A6B     		ldr	r2, [r3, #48]
 259 000c 42F40012 		orr	r2, r2, #2097152
 260 0010 1A63     		str	r2, [r3, #48]
 294:Core/Src/main.c **** 
 261              		.loc 1 294 3 view .LVU72
 262 0012 1B6B     		ldr	r3, [r3, #48]
 263 0014 03F40013 		and	r3, r3, #2097152
ARM GAS  /tmp/ccUhtlcC.s 			page 12


 264 0018 0193     		str	r3, [sp, #4]
 294:Core/Src/main.c **** 
 265              		.loc 1 294 3 view .LVU73
 266 001a 019B     		ldr	r3, [sp, #4]
 267              	.LBE8:
 294:Core/Src/main.c **** 
 268              		.loc 1 294 3 view .LVU74
 298:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 269              		.loc 1 298 3 view .LVU75
 270 001c 0A46     		mov	r2, r1
 271 001e 0E20     		movs	r0, #14
 272 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 273              	.LVL10:
 299:Core/Src/main.c **** 
 274              		.loc 1 299 3 view .LVU76
 275 0024 0E20     		movs	r0, #14
 276 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 277              	.LVL11:
 301:Core/Src/main.c **** 
 278              		.loc 1 301 1 is_stmt 0 view .LVU77
 279 002a 03B0     		add	sp, sp, #12
 280              		.cfi_def_cfa_offset 4
 281              		@ sp needed
 282 002c 5DF804FB 		ldr	pc, [sp], #4
 283              	.L8:
 284              		.align	2
 285              	.L7:
 286 0030 00380240 		.word	1073887232
 287              		.cfi_endproc
 288              	.LFE135:
 290              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 291              		.align	1
 292              		.global	HAL_TIM_PeriodElapsedCallback
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	HAL_TIM_PeriodElapsedCallback:
 298              	.LVL12:
 299              	.LFB137:
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** /* USER CODE END 4 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** /**
 369:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 370:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 371:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 372:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 373:Core/Src/main.c ****   * @param  htim : TIM handle
 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
 376:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 377:Core/Src/main.c **** {
 300              		.loc 1 377 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccUhtlcC.s 			page 13


 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304              		.loc 1 377 1 is_stmt 0 view .LVU79
 305 0000 08B5     		push	{r3, lr}
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 3, -8
 308              		.cfi_offset 14, -4
 378:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 381:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 309              		.loc 1 381 3 is_stmt 1 view .LVU80
 310              		.loc 1 381 11 is_stmt 0 view .LVU81
 311 0002 0268     		ldr	r2, [r0]
 312              		.loc 1 381 6 view .LVU82
 313 0004 034B     		ldr	r3, .L13
 314 0006 9A42     		cmp	r2, r3
 315 0008 00D0     		beq	.L12
 316              	.LVL13:
 317              	.L9:
 382:Core/Src/main.c ****     HAL_IncTick();
 383:Core/Src/main.c ****   }
 384:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 387:Core/Src/main.c **** }
 318              		.loc 1 387 1 view .LVU83
 319 000a 08BD     		pop	{r3, pc}
 320              	.LVL14:
 321              	.L12:
 382:Core/Src/main.c ****     HAL_IncTick();
 322              		.loc 1 382 5 is_stmt 1 view .LVU84
 323 000c FFF7FEFF 		bl	HAL_IncTick
 324              	.LVL15:
 325              		.loc 1 387 1 is_stmt 0 view .LVU85
 326 0010 FBE7     		b	.L9
 327              	.L14:
 328 0012 00BF     		.align	2
 329              	.L13:
 330 0014 00100040 		.word	1073745920
 331              		.cfi_endproc
 332              	.LFE137:
 334              		.section	.text.Error_Handler,"ax",%progbits
 335              		.align	1
 336              		.global	Error_Handler
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	Error_Handler:
 342              	.LFB138:
 388:Core/Src/main.c **** 
 389:Core/Src/main.c **** /**
 390:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 391:Core/Src/main.c ****   * @retval None
 392:Core/Src/main.c ****   */
 393:Core/Src/main.c **** void Error_Handler(void)
 394:Core/Src/main.c **** {
 343              		.loc 1 394 1 is_stmt 1 view -0
ARM GAS  /tmp/ccUhtlcC.s 			page 14


 344              		.cfi_startproc
 345              		@ Volatile: function does not return.
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 395:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 396:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 397:Core/Src/main.c ****   __disable_irq();
 349              		.loc 1 397 3 view .LVU87
 350              	.LBB9:
 351              	.LBI9:
 352              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccUhtlcC.s 			page 15


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  /tmp/ccUhtlcC.s 			page 16


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 353              		.loc 2 140 27 view .LVU88
 354              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 355              		.loc 2 142 3 view .LVU89
 356              		.syntax unified
 357              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 358 0000 72B6     		cpsid i
 359              	@ 0 "" 2
 360              		.thumb
 361              		.syntax unified
 362              	.L16:
 363              	.LBE10:
 364              	.LBE9:
 398:Core/Src/main.c ****   while (1)
 365              		.loc 1 398 3 discriminator 1 view .LVU90
 399:Core/Src/main.c ****   {
 400:Core/Src/main.c ****   }
 366              		.loc 1 400 3 discriminator 1 view .LVU91
ARM GAS  /tmp/ccUhtlcC.s 			page 17


 398:Core/Src/main.c ****   while (1)
 367              		.loc 1 398 9 discriminator 1 view .LVU92
 368 0002 FEE7     		b	.L16
 369              		.cfi_endproc
 370              	.LFE138:
 372              		.section	.text.MX_CAN2_Init,"ax",%progbits
 373              		.align	1
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	MX_CAN2_Init:
 379              	.LFB133:
 218:Core/Src/main.c **** 
 380              		.loc 1 218 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384 0000 08B5     		push	{r3, lr}
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 3, -8
 387              		.cfi_offset 14, -4
 227:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 388              		.loc 1 227 3 view .LVU94
 227:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 389              		.loc 1 227 18 is_stmt 0 view .LVU95
 390 0002 0D48     		ldr	r0, .L21
 391 0004 0D4B     		ldr	r3, .L21+4
 392 0006 0360     		str	r3, [r0]
 228:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 393              		.loc 1 228 3 is_stmt 1 view .LVU96
 228:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 394              		.loc 1 228 24 is_stmt 0 view .LVU97
 395 0008 0623     		movs	r3, #6
 396 000a 4360     		str	r3, [r0, #4]
 229:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 397              		.loc 1 229 3 is_stmt 1 view .LVU98
 229:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 398              		.loc 1 229 19 is_stmt 0 view .LVU99
 399 000c 0023     		movs	r3, #0
 400 000e 8360     		str	r3, [r0, #8]
 230:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 401              		.loc 1 230 3 is_stmt 1 view .LVU100
 230:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 402              		.loc 1 230 28 is_stmt 0 view .LVU101
 403 0010 C360     		str	r3, [r0, #12]
 231:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 404              		.loc 1 231 3 is_stmt 1 view .LVU102
 231:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 405              		.loc 1 231 23 is_stmt 0 view .LVU103
 406 0012 4FF40032 		mov	r2, #131072
 407 0016 0261     		str	r2, [r0, #16]
 232:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 408              		.loc 1 232 3 is_stmt 1 view .LVU104
 232:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 409              		.loc 1 232 23 is_stmt 0 view .LVU105
 410 0018 4FF40012 		mov	r2, #2097152
 411 001c 4261     		str	r2, [r0, #20]
ARM GAS  /tmp/ccUhtlcC.s 			page 18


 233:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 412              		.loc 1 233 3 is_stmt 1 view .LVU106
 233:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 413              		.loc 1 233 32 is_stmt 0 view .LVU107
 414 001e 0376     		strb	r3, [r0, #24]
 234:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 415              		.loc 1 234 3 is_stmt 1 view .LVU108
 234:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 416              		.loc 1 234 25 is_stmt 0 view .LVU109
 417 0020 4376     		strb	r3, [r0, #25]
 235:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 418              		.loc 1 235 3 is_stmt 1 view .LVU110
 235:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 419              		.loc 1 235 25 is_stmt 0 view .LVU111
 420 0022 8376     		strb	r3, [r0, #26]
 236:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 421              		.loc 1 236 3 is_stmt 1 view .LVU112
 236:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 422              		.loc 1 236 33 is_stmt 0 view .LVU113
 423 0024 C376     		strb	r3, [r0, #27]
 237:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 424              		.loc 1 237 3 is_stmt 1 view .LVU114
 237:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 425              		.loc 1 237 32 is_stmt 0 view .LVU115
 426 0026 0377     		strb	r3, [r0, #28]
 238:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 427              		.loc 1 238 3 is_stmt 1 view .LVU116
 238:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 428              		.loc 1 238 35 is_stmt 0 view .LVU117
 429 0028 4377     		strb	r3, [r0, #29]
 239:Core/Src/main.c ****   {
 430              		.loc 1 239 3 is_stmt 1 view .LVU118
 239:Core/Src/main.c ****   {
 431              		.loc 1 239 7 is_stmt 0 view .LVU119
 432 002a FFF7FEFF 		bl	HAL_CAN_Init
 433              	.LVL16:
 239:Core/Src/main.c ****   {
 434              		.loc 1 239 6 view .LVU120
 435 002e 00B9     		cbnz	r0, .L20
 247:Core/Src/main.c **** 
 436              		.loc 1 247 1 view .LVU121
 437 0030 08BD     		pop	{r3, pc}
 438              	.L20:
 241:Core/Src/main.c ****   }
 439              		.loc 1 241 5 is_stmt 1 view .LVU122
 440 0032 FFF7FEFF 		bl	Error_Handler
 441              	.LVL17:
 442              	.L22:
 443 0036 00BF     		.align	2
 444              	.L21:
 445 0038 00000000 		.word	.LANCHOR0
 446 003c 00680040 		.word	1073768448
 447              		.cfi_endproc
 448              	.LFE133:
 450              		.section	.text.MX_CAN1_Init,"ax",%progbits
 451              		.align	1
 452              		.syntax unified
ARM GAS  /tmp/ccUhtlcC.s 			page 19


 453              		.thumb
 454              		.thumb_func
 456              	MX_CAN1_Init:
 457              	.LFB132:
 181:Core/Src/main.c **** 
 458              		.loc 1 181 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462 0000 08B5     		push	{r3, lr}
 463              		.cfi_def_cfa_offset 8
 464              		.cfi_offset 3, -8
 465              		.cfi_offset 14, -4
 190:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 466              		.loc 1 190 3 view .LVU124
 190:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 467              		.loc 1 190 18 is_stmt 0 view .LVU125
 468 0002 0C48     		ldr	r0, .L27
 469 0004 0C4B     		ldr	r3, .L27+4
 470 0006 0360     		str	r3, [r0]
 191:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 471              		.loc 1 191 3 is_stmt 1 view .LVU126
 191:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 472              		.loc 1 191 24 is_stmt 0 view .LVU127
 473 0008 0623     		movs	r3, #6
 474 000a 4360     		str	r3, [r0, #4]
 192:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 475              		.loc 1 192 3 is_stmt 1 view .LVU128
 192:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 476              		.loc 1 192 19 is_stmt 0 view .LVU129
 477 000c 0023     		movs	r3, #0
 478 000e 8360     		str	r3, [r0, #8]
 193:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 479              		.loc 1 193 3 is_stmt 1 view .LVU130
 193:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 480              		.loc 1 193 28 is_stmt 0 view .LVU131
 481 0010 C360     		str	r3, [r0, #12]
 194:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 482              		.loc 1 194 3 is_stmt 1 view .LVU132
 194:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 483              		.loc 1 194 23 is_stmt 0 view .LVU133
 484 0012 4FF48022 		mov	r2, #262144
 485 0016 0261     		str	r2, [r0, #16]
 195:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 486              		.loc 1 195 3 is_stmt 1 view .LVU134
 195:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 487              		.loc 1 195 23 is_stmt 0 view .LVU135
 488 0018 4361     		str	r3, [r0, #20]
 196:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 489              		.loc 1 196 3 is_stmt 1 view .LVU136
 196:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 490              		.loc 1 196 32 is_stmt 0 view .LVU137
 491 001a 0376     		strb	r3, [r0, #24]
 197:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 492              		.loc 1 197 3 is_stmt 1 view .LVU138
 197:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 493              		.loc 1 197 25 is_stmt 0 view .LVU139
ARM GAS  /tmp/ccUhtlcC.s 			page 20


 494 001c 4376     		strb	r3, [r0, #25]
 198:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 495              		.loc 1 198 3 is_stmt 1 view .LVU140
 198:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 496              		.loc 1 198 25 is_stmt 0 view .LVU141
 497 001e 8376     		strb	r3, [r0, #26]
 199:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 498              		.loc 1 199 3 is_stmt 1 view .LVU142
 199:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 499              		.loc 1 199 33 is_stmt 0 view .LVU143
 500 0020 C376     		strb	r3, [r0, #27]
 200:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 501              		.loc 1 200 3 is_stmt 1 view .LVU144
 200:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 502              		.loc 1 200 32 is_stmt 0 view .LVU145
 503 0022 0377     		strb	r3, [r0, #28]
 201:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 504              		.loc 1 201 3 is_stmt 1 view .LVU146
 201:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 505              		.loc 1 201 35 is_stmt 0 view .LVU147
 506 0024 4377     		strb	r3, [r0, #29]
 202:Core/Src/main.c ****   {
 507              		.loc 1 202 3 is_stmt 1 view .LVU148
 202:Core/Src/main.c ****   {
 508              		.loc 1 202 7 is_stmt 0 view .LVU149
 509 0026 FFF7FEFF 		bl	HAL_CAN_Init
 510              	.LVL18:
 202:Core/Src/main.c ****   {
 511              		.loc 1 202 6 view .LVU150
 512 002a 00B9     		cbnz	r0, .L26
 210:Core/Src/main.c **** 
 513              		.loc 1 210 1 view .LVU151
 514 002c 08BD     		pop	{r3, pc}
 515              	.L26:
 204:Core/Src/main.c ****   }
 516              		.loc 1 204 5 is_stmt 1 view .LVU152
 517 002e FFF7FEFF 		bl	Error_Handler
 518              	.LVL19:
 519              	.L28:
 520 0032 00BF     		.align	2
 521              	.L27:
 522 0034 00000000 		.word	.LANCHOR1
 523 0038 00640040 		.word	1073767424
 524              		.cfi_endproc
 525              	.LFE132:
 527              		.section	.text.MX_SPI2_Init,"ax",%progbits
 528              		.align	1
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 533              	MX_SPI2_Init:
 534              	.LFB134:
 255:Core/Src/main.c **** 
 535              		.loc 1 255 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccUhtlcC.s 			page 21


 539 0000 08B5     		push	{r3, lr}
 540              		.cfi_def_cfa_offset 8
 541              		.cfi_offset 3, -8
 542              		.cfi_offset 14, -4
 265:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 543              		.loc 1 265 3 view .LVU154
 265:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 544              		.loc 1 265 18 is_stmt 0 view .LVU155
 545 0002 0F48     		ldr	r0, .L33
 546 0004 0F4B     		ldr	r3, .L33+4
 547 0006 0360     		str	r3, [r0]
 266:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 548              		.loc 1 266 3 is_stmt 1 view .LVU156
 266:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 549              		.loc 1 266 19 is_stmt 0 view .LVU157
 550 0008 4FF48273 		mov	r3, #260
 551 000c 4360     		str	r3, [r0, #4]
 267:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 552              		.loc 1 267 3 is_stmt 1 view .LVU158
 267:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 553              		.loc 1 267 24 is_stmt 0 view .LVU159
 554 000e 0023     		movs	r3, #0
 555 0010 8360     		str	r3, [r0, #8]
 268:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 556              		.loc 1 268 3 is_stmt 1 view .LVU160
 268:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 557              		.loc 1 268 23 is_stmt 0 view .LVU161
 558 0012 C360     		str	r3, [r0, #12]
 269:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 559              		.loc 1 269 3 is_stmt 1 view .LVU162
 269:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 560              		.loc 1 269 26 is_stmt 0 view .LVU163
 561 0014 0222     		movs	r2, #2
 562 0016 0261     		str	r2, [r0, #16]
 270:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 563              		.loc 1 270 3 is_stmt 1 view .LVU164
 270:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 564              		.loc 1 270 23 is_stmt 0 view .LVU165
 565 0018 0122     		movs	r2, #1
 566 001a 4261     		str	r2, [r0, #20]
 271:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 567              		.loc 1 271 3 is_stmt 1 view .LVU166
 271:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 568              		.loc 1 271 18 is_stmt 0 view .LVU167
 569 001c 4FF40072 		mov	r2, #512
 570 0020 8261     		str	r2, [r0, #24]
 272:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 571              		.loc 1 272 3 is_stmt 1 view .LVU168
 272:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 572              		.loc 1 272 32 is_stmt 0 view .LVU169
 573 0022 C361     		str	r3, [r0, #28]
 273:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 574              		.loc 1 273 3 is_stmt 1 view .LVU170
 273:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 575              		.loc 1 273 23 is_stmt 0 view .LVU171
 576 0024 0362     		str	r3, [r0, #32]
 274:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
ARM GAS  /tmp/ccUhtlcC.s 			page 22


 577              		.loc 1 274 3 is_stmt 1 view .LVU172
 274:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 578              		.loc 1 274 21 is_stmt 0 view .LVU173
 579 0026 4362     		str	r3, [r0, #36]
 275:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 580              		.loc 1 275 3 is_stmt 1 view .LVU174
 275:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 581              		.loc 1 275 29 is_stmt 0 view .LVU175
 582 0028 4FF40053 		mov	r3, #8192
 583 002c 8362     		str	r3, [r0, #40]
 276:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 584              		.loc 1 276 3 is_stmt 1 view .LVU176
 276:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 585              		.loc 1 276 28 is_stmt 0 view .LVU177
 586 002e 0723     		movs	r3, #7
 587 0030 C362     		str	r3, [r0, #44]
 277:Core/Src/main.c ****   {
 588              		.loc 1 277 3 is_stmt 1 view .LVU178
 277:Core/Src/main.c ****   {
 589              		.loc 1 277 7 is_stmt 0 view .LVU179
 590 0032 FFF7FEFF 		bl	HAL_SPI_Init
 591              	.LVL20:
 277:Core/Src/main.c ****   {
 592              		.loc 1 277 6 view .LVU180
 593 0036 00B9     		cbnz	r0, .L32
 285:Core/Src/main.c **** 
 594              		.loc 1 285 1 view .LVU181
 595 0038 08BD     		pop	{r3, pc}
 596              	.L32:
 279:Core/Src/main.c ****   }
 597              		.loc 1 279 5 is_stmt 1 view .LVU182
 598 003a FFF7FEFF 		bl	Error_Handler
 599              	.LVL21:
 600              	.L34:
 601 003e 00BF     		.align	2
 602              	.L33:
 603 0040 00000000 		.word	.LANCHOR2
 604 0044 00380040 		.word	1073756160
 605              		.cfi_endproc
 606              	.LFE134:
 608              		.section	.text.SystemClock_Config,"ax",%progbits
 609              		.align	1
 610              		.global	SystemClock_Config
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 615              	SystemClock_Config:
 616              	.LFB131:
 134:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 617              		.loc 1 134 1 view -0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 80
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621 0000 00B5     		push	{lr}
 622              		.cfi_def_cfa_offset 4
 623              		.cfi_offset 14, -4
 624 0002 95B0     		sub	sp, sp, #84
ARM GAS  /tmp/ccUhtlcC.s 			page 23


 625              		.cfi_def_cfa_offset 88
 135:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 626              		.loc 1 135 3 view .LVU184
 135:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 627              		.loc 1 135 22 is_stmt 0 view .LVU185
 628 0004 3022     		movs	r2, #48
 629 0006 0021     		movs	r1, #0
 630 0008 08A8     		add	r0, sp, #32
 631 000a FFF7FEFF 		bl	memset
 632              	.LVL22:
 136:Core/Src/main.c **** 
 633              		.loc 1 136 3 is_stmt 1 view .LVU186
 136:Core/Src/main.c **** 
 634              		.loc 1 136 22 is_stmt 0 view .LVU187
 635 000e 0023     		movs	r3, #0
 636 0010 0393     		str	r3, [sp, #12]
 637 0012 0493     		str	r3, [sp, #16]
 638 0014 0593     		str	r3, [sp, #20]
 639 0016 0693     		str	r3, [sp, #24]
 640 0018 0793     		str	r3, [sp, #28]
 140:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 641              		.loc 1 140 3 is_stmt 1 view .LVU188
 642              	.LBB11:
 140:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 643              		.loc 1 140 3 view .LVU189
 644 001a 0193     		str	r3, [sp, #4]
 140:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 645              		.loc 1 140 3 view .LVU190
 646 001c 1F4A     		ldr	r2, .L41
 647 001e 116C     		ldr	r1, [r2, #64]
 648 0020 41F08051 		orr	r1, r1, #268435456
 649 0024 1164     		str	r1, [r2, #64]
 140:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 650              		.loc 1 140 3 view .LVU191
 651 0026 126C     		ldr	r2, [r2, #64]
 652 0028 02F08052 		and	r2, r2, #268435456
 653 002c 0192     		str	r2, [sp, #4]
 140:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 654              		.loc 1 140 3 view .LVU192
 655 002e 019A     		ldr	r2, [sp, #4]
 656              	.LBE11:
 140:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 657              		.loc 1 140 3 view .LVU193
 141:Core/Src/main.c **** 
 658              		.loc 1 141 3 view .LVU194
 659              	.LBB12:
 141:Core/Src/main.c **** 
 660              		.loc 1 141 3 view .LVU195
 661 0030 0293     		str	r3, [sp, #8]
 141:Core/Src/main.c **** 
 662              		.loc 1 141 3 view .LVU196
 663 0032 1B4A     		ldr	r2, .L41+4
 664 0034 1168     		ldr	r1, [r2]
 665 0036 41F48041 		orr	r1, r1, #16384
 666 003a 1160     		str	r1, [r2]
 141:Core/Src/main.c **** 
 667              		.loc 1 141 3 view .LVU197
ARM GAS  /tmp/ccUhtlcC.s 			page 24


 668 003c 1268     		ldr	r2, [r2]
 669 003e 02F48042 		and	r2, r2, #16384
 670 0042 0292     		str	r2, [sp, #8]
 141:Core/Src/main.c **** 
 671              		.loc 1 141 3 view .LVU198
 672 0044 029A     		ldr	r2, [sp, #8]
 673              	.LBE12:
 141:Core/Src/main.c **** 
 674              		.loc 1 141 3 view .LVU199
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 675              		.loc 1 146 3 view .LVU200
 146:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 676              		.loc 1 146 36 is_stmt 0 view .LVU201
 677 0046 0222     		movs	r2, #2
 678 0048 0892     		str	r2, [sp, #32]
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 679              		.loc 1 147 3 is_stmt 1 view .LVU202
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 680              		.loc 1 147 30 is_stmt 0 view .LVU203
 681 004a 0121     		movs	r1, #1
 682 004c 0B91     		str	r1, [sp, #44]
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 683              		.loc 1 148 3 is_stmt 1 view .LVU204
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 684              		.loc 1 148 41 is_stmt 0 view .LVU205
 685 004e 1021     		movs	r1, #16
 686 0050 0C91     		str	r1, [sp, #48]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 687              		.loc 1 149 3 is_stmt 1 view .LVU206
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 688              		.loc 1 149 34 is_stmt 0 view .LVU207
 689 0052 0E92     		str	r2, [sp, #56]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 690              		.loc 1 150 3 is_stmt 1 view .LVU208
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 691              		.loc 1 150 35 is_stmt 0 view .LVU209
 692 0054 0F93     		str	r3, [sp, #60]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 693              		.loc 1 151 3 is_stmt 1 view .LVU210
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 694              		.loc 1 151 30 is_stmt 0 view .LVU211
 695 0056 0823     		movs	r3, #8
 696 0058 1093     		str	r3, [sp, #64]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 697              		.loc 1 152 3 is_stmt 1 view .LVU212
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 698              		.loc 1 152 30 is_stmt 0 view .LVU213
 699 005a A823     		movs	r3, #168
 700 005c 1193     		str	r3, [sp, #68]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 701              		.loc 1 153 3 is_stmt 1 view .LVU214
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 702              		.loc 1 153 30 is_stmt 0 view .LVU215
 703 005e 1292     		str	r2, [sp, #72]
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 704              		.loc 1 154 3 is_stmt 1 view .LVU216
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /tmp/ccUhtlcC.s 			page 25


 705              		.loc 1 154 30 is_stmt 0 view .LVU217
 706 0060 0723     		movs	r3, #7
 707 0062 1393     		str	r3, [sp, #76]
 155:Core/Src/main.c ****   {
 708              		.loc 1 155 3 is_stmt 1 view .LVU218
 155:Core/Src/main.c ****   {
 709              		.loc 1 155 7 is_stmt 0 view .LVU219
 710 0064 08A8     		add	r0, sp, #32
 711 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 712              	.LVL23:
 155:Core/Src/main.c ****   {
 713              		.loc 1 155 6 view .LVU220
 714 006a 98B9     		cbnz	r0, .L39
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 715              		.loc 1 162 3 is_stmt 1 view .LVU221
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 716              		.loc 1 162 31 is_stmt 0 view .LVU222
 717 006c 0F23     		movs	r3, #15
 718 006e 0393     		str	r3, [sp, #12]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 719              		.loc 1 164 3 is_stmt 1 view .LVU223
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 720              		.loc 1 164 34 is_stmt 0 view .LVU224
 721 0070 0223     		movs	r3, #2
 722 0072 0493     		str	r3, [sp, #16]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 723              		.loc 1 165 3 is_stmt 1 view .LVU225
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 724              		.loc 1 165 35 is_stmt 0 view .LVU226
 725 0074 0023     		movs	r3, #0
 726 0076 0593     		str	r3, [sp, #20]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 727              		.loc 1 166 3 is_stmt 1 view .LVU227
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 728              		.loc 1 166 36 is_stmt 0 view .LVU228
 729 0078 4FF4A053 		mov	r3, #5120
 730 007c 0693     		str	r3, [sp, #24]
 167:Core/Src/main.c **** 
 731              		.loc 1 167 3 is_stmt 1 view .LVU229
 167:Core/Src/main.c **** 
 732              		.loc 1 167 36 is_stmt 0 view .LVU230
 733 007e 4FF48053 		mov	r3, #4096
 734 0082 0793     		str	r3, [sp, #28]
 169:Core/Src/main.c ****   {
 735              		.loc 1 169 3 is_stmt 1 view .LVU231
 169:Core/Src/main.c ****   {
 736              		.loc 1 169 7 is_stmt 0 view .LVU232
 737 0084 0521     		movs	r1, #5
 738 0086 03A8     		add	r0, sp, #12
 739 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 740              	.LVL24:
 169:Core/Src/main.c ****   {
 741              		.loc 1 169 6 view .LVU233
 742 008c 20B9     		cbnz	r0, .L40
 173:Core/Src/main.c **** 
 743              		.loc 1 173 1 view .LVU234
 744 008e 15B0     		add	sp, sp, #84
ARM GAS  /tmp/ccUhtlcC.s 			page 26


 745              		.cfi_remember_state
 746              		.cfi_def_cfa_offset 4
 747              		@ sp needed
 748 0090 5DF804FB 		ldr	pc, [sp], #4
 749              	.L39:
 750              		.cfi_restore_state
 157:Core/Src/main.c ****   }
 751              		.loc 1 157 5 is_stmt 1 view .LVU235
 752 0094 FFF7FEFF 		bl	Error_Handler
 753              	.LVL25:
 754              	.L40:
 171:Core/Src/main.c ****   }
 755              		.loc 1 171 5 view .LVU236
 756 0098 FFF7FEFF 		bl	Error_Handler
 757              	.LVL26:
 758              	.L42:
 759              		.align	2
 760              	.L41:
 761 009c 00380240 		.word	1073887232
 762 00a0 00700040 		.word	1073770496
 763              		.cfi_endproc
 764              	.LFE131:
 766              		.section	.text.main,"ax",%progbits
 767              		.align	1
 768              		.global	main
 769              		.syntax unified
 770              		.thumb
 771              		.thumb_func
 773              	main:
 774              	.LFB130:
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 775              		.loc 1 77 1 view -0
 776              		.cfi_startproc
 777              		@ Volatile: function does not return.
 778              		@ args = 0, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780 0000 08B5     		push	{r3, lr}
 781              		.cfi_def_cfa_offset 8
 782              		.cfi_offset 3, -8
 783              		.cfi_offset 14, -4
  85:Core/Src/main.c **** 
 784              		.loc 1 85 3 view .LVU238
 785 0002 FFF7FEFF 		bl	HAL_Init
 786              	.LVL27:
  92:Core/Src/main.c **** 
 787              		.loc 1 92 3 view .LVU239
 788 0006 FFF7FEFF 		bl	SystemClock_Config
 789              	.LVL28:
  99:Core/Src/main.c ****   MX_DMA_Init();
 790              		.loc 1 99 3 view .LVU240
 791 000a FFF7FEFF 		bl	MX_GPIO_Init
 792              	.LVL29:
 100:Core/Src/main.c ****   MX_CAN2_Init();
 793              		.loc 1 100 3 view .LVU241
 794 000e FFF7FEFF 		bl	MX_DMA_Init
 795              	.LVL30:
 101:Core/Src/main.c ****   MX_CAN1_Init();
ARM GAS  /tmp/ccUhtlcC.s 			page 27


 796              		.loc 1 101 3 view .LVU242
 797 0012 FFF7FEFF 		bl	MX_CAN2_Init
 798              	.LVL31:
 102:Core/Src/main.c ****   MX_SPI2_Init();
 799              		.loc 1 102 3 view .LVU243
 800 0016 FFF7FEFF 		bl	MX_CAN1_Init
 801              	.LVL32:
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 802              		.loc 1 103 3 view .LVU244
 803 001a FFF7FEFF 		bl	MX_SPI2_Init
 804              	.LVL33:
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 805              		.loc 1 105 3 view .LVU245
 806 001e FFF7FEFF 		bl	ecatapp_init
 807              	.LVL34:
 808 0022 07E0     		b	.L46
 809              	.L48:
 117:Core/Src/main.c ****     }
 810              		.loc 1 117 7 view .LVU246
 811 0024 0122     		movs	r2, #1
 812 0026 4FF48041 		mov	r1, #16384
 813 002a 0848     		ldr	r0, .L49
 814 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 815              	.LVL35:
 816              	.L45:
 124:Core/Src/main.c ****   }
 817              		.loc 1 124 5 view .LVU247
 818 0030 FFF7FEFF 		bl	ecatapp_loop
 819              	.LVL36:
 110:Core/Src/main.c ****   {
 820              		.loc 1 110 9 view .LVU248
 821              	.L46:
 110:Core/Src/main.c ****   {
 822              		.loc 1 110 3 view .LVU249
 115:Core/Src/main.c ****     {
 823              		.loc 1 115 5 view .LVU250
 115:Core/Src/main.c ****     {
 824              		.loc 1 115 15 is_stmt 0 view .LVU251
 825 0034 064B     		ldr	r3, .L49+4
 826 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 115:Core/Src/main.c ****     {
 827              		.loc 1 115 8 view .LVU252
 828 0038 002B     		cmp	r3, #0
 829 003a F3D1     		bne	.L48
 121:Core/Src/main.c ****     }
 830              		.loc 1 121 7 is_stmt 1 view .LVU253
 831 003c 0022     		movs	r2, #0
 832 003e 4FF48041 		mov	r1, #16384
 833 0042 0248     		ldr	r0, .L49
 834 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 835              	.LVL37:
 836 0048 F2E7     		b	.L45
 837              	.L50:
 838 004a 00BF     		.align	2
 839              	.L49:
 840 004c 00040240 		.word	1073873920
 841 0050 00000000 		.word	.LANCHOR3
ARM GAS  /tmp/ccUhtlcC.s 			page 28


 842              		.cfi_endproc
 843              	.LFE130:
 845              		.global	led_flag
 846              		.global	led_2
 847              		.global	led_1
 848              		.global	hdma_spi2_tx
 849              		.global	hdma_spi2_rx
 850              		.global	hspi2
 851              		.global	hcan2
 852              		.global	hcan1
 853              		.section	.bss.hcan1,"aw",%nobits
 854              		.align	2
 855              		.set	.LANCHOR1,. + 0
 858              	hcan1:
 859 0000 00000000 		.space	40
 859      00000000 
 859      00000000 
 859      00000000 
 859      00000000 
 860              		.section	.bss.hcan2,"aw",%nobits
 861              		.align	2
 862              		.set	.LANCHOR0,. + 0
 865              	hcan2:
 866 0000 00000000 		.space	40
 866      00000000 
 866      00000000 
 866      00000000 
 866      00000000 
 867              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 868              		.align	2
 871              	hdma_spi2_rx:
 872 0000 00000000 		.space	96
 872      00000000 
 872      00000000 
 872      00000000 
 872      00000000 
 873              		.section	.bss.hdma_spi2_tx,"aw",%nobits
 874              		.align	2
 877              	hdma_spi2_tx:
 878 0000 00000000 		.space	96
 878      00000000 
 878      00000000 
 878      00000000 
 878      00000000 
 879              		.section	.bss.hspi2,"aw",%nobits
 880              		.align	2
 881              		.set	.LANCHOR2,. + 0
 884              	hspi2:
 885 0000 00000000 		.space	88
 885      00000000 
 885      00000000 
 885      00000000 
 885      00000000 
 886              		.section	.bss.led_1,"aw",%nobits
 887              		.set	.LANCHOR3,. + 0
 890              	led_1:
 891 0000 00       		.space	1
ARM GAS  /tmp/ccUhtlcC.s 			page 29


 892              		.section	.bss.led_2,"aw",%nobits
 895              	led_2:
 896 0000 00       		.space	1
 897              		.section	.bss.led_flag,"aw",%nobits
 898              		.align	2
 901              	led_flag:
 902 0000 00000000 		.space	4
 903              		.text
 904              	.Letext0:
 905              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 906              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 907              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 908              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 909              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 910              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 911              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 912              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 913              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 914              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 915              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 916              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 917              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 918              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 919              		.file 17 "Core/Inc/ecatapp.h"
 920              		.file 18 "<built-in>"
ARM GAS  /tmp/ccUhtlcC.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccUhtlcC.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccUhtlcC.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccUhtlcC.s:228    .text.MX_GPIO_Init:00000000000000f4 $d
     /tmp/ccUhtlcC.s:235    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccUhtlcC.s:240    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccUhtlcC.s:286    .text.MX_DMA_Init:0000000000000030 $d
     /tmp/ccUhtlcC.s:291    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccUhtlcC.s:297    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccUhtlcC.s:330    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccUhtlcC.s:335    .text.Error_Handler:0000000000000000 $t
     /tmp/ccUhtlcC.s:341    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccUhtlcC.s:373    .text.MX_CAN2_Init:0000000000000000 $t
     /tmp/ccUhtlcC.s:378    .text.MX_CAN2_Init:0000000000000000 MX_CAN2_Init
     /tmp/ccUhtlcC.s:445    .text.MX_CAN2_Init:0000000000000038 $d
     /tmp/ccUhtlcC.s:451    .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/ccUhtlcC.s:456    .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/ccUhtlcC.s:522    .text.MX_CAN1_Init:0000000000000034 $d
     /tmp/ccUhtlcC.s:528    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccUhtlcC.s:533    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccUhtlcC.s:603    .text.MX_SPI2_Init:0000000000000040 $d
     /tmp/ccUhtlcC.s:609    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccUhtlcC.s:615    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccUhtlcC.s:761    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccUhtlcC.s:767    .text.main:0000000000000000 $t
     /tmp/ccUhtlcC.s:773    .text.main:0000000000000000 main
     /tmp/ccUhtlcC.s:840    .text.main:000000000000004c $d
     /tmp/ccUhtlcC.s:901    .bss.led_flag:0000000000000000 led_flag
     /tmp/ccUhtlcC.s:895    .bss.led_2:0000000000000000 led_2
     /tmp/ccUhtlcC.s:890    .bss.led_1:0000000000000000 led_1
     /tmp/ccUhtlcC.s:877    .bss.hdma_spi2_tx:0000000000000000 hdma_spi2_tx
     /tmp/ccUhtlcC.s:871    .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/ccUhtlcC.s:884    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccUhtlcC.s:865    .bss.hcan2:0000000000000000 hcan2
     /tmp/ccUhtlcC.s:858    .bss.hcan1:0000000000000000 hcan1
     /tmp/ccUhtlcC.s:854    .bss.hcan1:0000000000000000 $d
     /tmp/ccUhtlcC.s:861    .bss.hcan2:0000000000000000 $d
     /tmp/ccUhtlcC.s:868    .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/ccUhtlcC.s:874    .bss.hdma_spi2_tx:0000000000000000 $d
     /tmp/ccUhtlcC.s:880    .bss.hspi2:0000000000000000 $d
     /tmp/ccUhtlcC.s:891    .bss.led_1:0000000000000000 $d
     /tmp/ccUhtlcC.s:896    .bss.led_2:0000000000000000 $d
     /tmp/ccUhtlcC.s:898    .bss.led_flag:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_IncTick
HAL_CAN_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ARM GAS  /tmp/ccUhtlcC.s 			page 31


ecatapp_init
ecatapp_loop
