{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762269525043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762269525043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  4 08:18:44 2025 " "Processing started: Tue Nov  4 08:18:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762269525043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269525043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269525043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762269525413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762269525413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 3 3 " "Found 3 design units, including 3 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532556 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce_reset " "Found entity 2: debounce_reset" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532556 ""} { "Info" "ISGN_ENTITY_NAME" "3 debounce_clock " "Found entity 3: debounce_clock" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269532556 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/encoder_reader.v " "Can't analyze file -- file output_files/encoder_reader.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762269532559 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rotary_encoder_1x.v " "Can't analyze file -- file rotary_encoder_1x.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762269532562 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Acculumator_A.v " "Can't analyze file -- file Acculumator_A.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762269532566 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Acculumator_B.v " "Can't analyze file -- file Acculumator_B.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762269532570 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Arithmetic_Unit.v(22) " "Verilog HDL warning at Arithmetic_Unit.v(22): extended using \"x\" or \"z\"" {  } { { "Arithmetic_Unit.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/Arithmetic_Unit.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762269532572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Unit " "Found entity 1: Arithmetic_Unit" {  } { { "Arithmetic_Unit.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/Arithmetic_Unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269532573 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InRegister.v(9) " "Verilog HDL warning at InRegister.v(9): extended using \"x\" or \"z\"" {  } { { "InRegister.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/InRegister.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762269532574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inregister.v 1 1 " "Found 1 design units, including 1 entities, in source file inregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 InRegister " "Found entity 1: InRegister" {  } { { "InRegister.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/InRegister.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269532575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outregister.v 1 1 " "Found 1 design units, including 1 entities, in source file outregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutRegister " "Found entity 1: OutRegister" {  } { { "OutRegister.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/OutRegister.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269532576 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstructionReg.v(24) " "Verilog HDL warning at InstructionReg.v(24): extended using \"x\" or \"z\"" {  } { { "InstructionReg.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/InstructionReg.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762269532578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionReg " "Found entity 1: InstructionReg" {  } { { "InstructionReg.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/InstructionReg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269532578 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/main.v " "Can't analyze file -- file output_files/main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762269532581 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Memory_Nx8.v " "Can't analyze file -- file Memory_Nx8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762269532585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_microinstr.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_microinstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_MicroInstr " "Found entity 1: FSM_MicroInstr" {  } { { "FSM_MicroInstr.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/FSM_MicroInstr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269532586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_nx8.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_nx8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Nx8 " "Found entity 1: ROM_Nx8" {  } { { "ROM_Nx8.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/ROM_Nx8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269532588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/ProgramCounter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269532589 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART_Debugger.v " "Can't analyze file -- file UART_Debugger.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762269532593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762269532622 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_tx_signal main.v(196) " "Verilog HDL warning at main.v(196): object uart_tx_signal used but never assigned" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 196 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1762269532623 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_tx_signal 0 main.v(196) " "Net \"uart_tx_signal\" at main.v(196) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 196 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762269532623 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..4\] main.v(9) " "Output port \"LEDR\[8..4\]\" at main.v(9) has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1762269532623 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_reset debounce_reset:db_reset " "Elaborating entity \"debounce_reset\" for hierarchy \"debounce_reset:db_reset\"" {  } { { "main.v" "db_reset" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 main.v(216) " "Verilog HDL assignment warning at main.v(216): truncated value with size 32 to match size of target (20)" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762269532624 "|main|debounce_reset:db_reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_clock debounce_clock:db_clock " "Elaborating entity \"debounce_clock\" for hierarchy \"debounce_clock:db_clock\"" {  } { { "main.v" "db_clock" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 main.v(237) " "Verilog HDL assignment warning at main.v(237): truncated value with size 32 to match size of target (20)" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762269532625 "|main|debounce_clock:db_clock"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "accumulator_a.v(25) " "Verilog HDL warning at accumulator_a.v(25): extended using \"x\" or \"z\"" {  } { { "accumulator_a.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_a.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762269532635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accumulator_a.v 1 1 " "Using design file accumulator_a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator_A " "Found entity 1: Accumulator_A" {  } { { "accumulator_a.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_a.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762269532635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator_A Accumulator_A:AccA " "Elaborating entity \"Accumulator_A\" for hierarchy \"Accumulator_A:AccA\"" {  } { { "main.v" "AccA" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7decoder.v 1 1 " "Using design file seg7decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7Decoder " "Found entity 1: seg7Decoder" {  } { { "seg7decoder.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/seg7decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762269532647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7Decoder seg7Decoder:SEG1 " "Elaborating entity \"seg7Decoder\" for hierarchy \"seg7Decoder:SEG1\"" {  } { { "main.v" "SEG1" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532647 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "accumulator_b.v(24) " "Verilog HDL warning at accumulator_b.v(24): extended using \"x\" or \"z\"" {  } { { "accumulator_b.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_b.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762269532657 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accumulator_b.v 1 1 " "Using design file accumulator_b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator_B " "Found entity 1: Accumulator_B" {  } { { "accumulator_b.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762269532658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762269532658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator_B Accumulator_B:AccB " "Elaborating entity \"Accumulator_B\" for hierarchy \"Accumulator_B:AccB\"" {  } { { "main.v" "AccB" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Unit Arithmetic_Unit:ALU " "Elaborating entity \"Arithmetic_Unit\" for hierarchy \"Arithmetic_Unit:ALU\"" {  } { { "main.v" "ALU" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InRegister InRegister:InReg " "Elaborating entity \"InRegister\" for hierarchy \"InRegister:InReg\"" {  } { { "main.v" "InReg" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutRegister OutRegister:OutReg " "Elaborating entity \"OutRegister\" for hierarchy \"OutRegister:OutReg\"" {  } { { "main.v" "OutReg" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionReg InstructionReg:InstrReg " "Elaborating entity \"InstructionReg\" for hierarchy \"InstructionReg:InstrReg\"" {  } { { "main.v" "InstrReg" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532662 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Instr InstructionReg.v(10) " "Output port \"Instr\" at InstructionReg.v(10) has no driver" {  } { { "InstructionReg.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/InstructionReg.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1762269532663 "|main|InstructionReg:InstrReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgCounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgCounter\"" {  } { { "main.v" "ProgCounter" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Nx8 ROM_Nx8:ROM " "Elaborating entity \"ROM_Nx8\" for hierarchy \"ROM_Nx8:ROM\"" {  } { { "main.v" "ROM" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_MicroInstr FSM_MicroInstr:Controller " "Elaborating entity \"FSM_MicroInstr\" for hierarchy \"FSM_MicroInstr:Controller\"" {  } { { "main.v" "Controller" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269532665 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1762269533013 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1762269533013 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1762269533014 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1762269533014 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Accumulator_B:AccB\|IB_BUS\[0\] seg7Decoder:SEG0\|WideOr6 " "Removed fan-out from the always-disabled I/O buffer \"Accumulator_B:AccB\|IB_BUS\[0\]\" to the node \"seg7Decoder:SEG0\|WideOr6\"" {  } { { "accumulator_b.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_b.v" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1762269533015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Accumulator_B:AccB\|IB_BUS\[1\] seg7Decoder:SEG0\|WideOr6 " "Removed fan-out from the always-disabled I/O buffer \"Accumulator_B:AccB\|IB_BUS\[1\]\" to the node \"seg7Decoder:SEG0\|WideOr6\"" {  } { { "accumulator_b.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_b.v" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1762269533015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Accumulator_B:AccB\|IB_BUS\[2\] seg7Decoder:SEG0\|WideOr6 " "Removed fan-out from the always-disabled I/O buffer \"Accumulator_B:AccB\|IB_BUS\[2\]\" to the node \"seg7Decoder:SEG0\|WideOr6\"" {  } { { "accumulator_b.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_b.v" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1762269533015 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Accumulator_B:AccB\|IB_BUS\[3\] seg7Decoder:SEG0\|WideOr6 " "Removed fan-out from the always-disabled I/O buffer \"Accumulator_B:AccB\|IB_BUS\[3\]\" to the node \"seg7Decoder:SEG0\|WideOr6\"" {  } { { "accumulator_b.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_b.v" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1762269533015 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1762269533015 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Accumulator_A:AccA\|IB_BUS\[0\] seg7Decoder:SEG0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"Accumulator_A:AccA\|IB_BUS\[0\]\" to the node \"seg7Decoder:SEG0\|WideOr6\" into an OR gate" {  } { { "accumulator_a.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_a.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1762269533015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Accumulator_A:AccA\|IB_BUS\[1\] seg7Decoder:SEG0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"Accumulator_A:AccA\|IB_BUS\[1\]\" to the node \"seg7Decoder:SEG0\|WideOr6\" into an OR gate" {  } { { "accumulator_a.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_a.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1762269533015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Accumulator_A:AccA\|IB_BUS\[2\] seg7Decoder:SEG0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"Accumulator_A:AccA\|IB_BUS\[2\]\" to the node \"seg7Decoder:SEG0\|WideOr6\" into an OR gate" {  } { { "accumulator_a.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/accumulator_a.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1762269533015 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "InstructionReg:InstrReg\|IB_BUS\[3\] seg7Decoder:SEG0\|WideOr6 " "Converted the fan-out from the tri-state buffer \"InstructionReg:InstrReg\|IB_BUS\[3\]\" to the node \"seg7Decoder:SEG0\|WideOr6\" into an OR gate" {  } { { "InstructionReg.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/InstructionReg.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1762269533015 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1762269533015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762269533046 "|main|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762269533046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762269533102 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762269533383 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Golden_Top 24 " "Ignored 24 assignments for entity \"DE10_LITE_Golden_Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1762269533392 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1762269533392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269533427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762269533541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762269533541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762269533580 "|main|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762269533580 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762269533580 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762269533580 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762269533580 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Lab PC/ENCE_3100_2025/ENCE_3100_2025/Lab_08/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762269533580 "|main|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762269533580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762269533580 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762269533580 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1762269533580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762269533580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762269533580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762269533606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  4 08:18:53 2025 " "Processing ended: Tue Nov  4 08:18:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762269533606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762269533606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762269533606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762269533606 ""}
