Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : MMU
Version: Q-2019.12-SP3
Date   : Sat Jun 14 21:16:05 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.81
  Critical Path Slack:           0.03
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         16
  Hierarchical Port Count:       1584
  Leaf Cell Count:               4946
  Buf/Inv Cell Count:             599
  Buf Cell Count:                   0
  Inv Cell Count:                 599
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4398
  Sequential Cell Count:          548
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11911.983335
  Noncombinational Area:  4735.210922
  Buf/Inv Area:            762.177859
  Total Buffer Area:             0.00
  Total Inverter Area:         762.18
  Macro/Black Box Area:      0.000000
  Net Area:               4158.804379
  -----------------------------------
  Cell Area:             16647.194258
  Design Area:           20805.998636


  Design Rules
  -----------------------------------
  Total Number of Nets:          6055
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.41
  Logic Optimization:                  5.47
  Mapping Optimization:                6.02
  -----------------------------------------
  Overall Compile Time:               28.22
  Overall Compile Wall Clock Time:    23.19

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
