11:08:10 DEBUG : Logs will be stored at '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/IDE.log'.
11:08:27 INFO  : Launching XSCT server: xsct -n  -interactive /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/temp_xsdb_launch_script.tcl
11:08:27 INFO  : Registering command handlers for Vitis TCF services
11:08:27 INFO  : Platform repository initialization has completed.
11:08:29 INFO  : XSCT server has started successfully.
11:08:29 INFO  : Successfully done setting XSCT server connection channel  
11:08:29 INFO  : plnx-install-location is set to ''
11:08:29 INFO  : Successfully done setting workspace for the tool. 
11:08:29 INFO  : Successfully done query RDI_DATADIR 
11:09:26 INFO  : Result from executing command 'getProjects': wdt
11:09:26 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:09:48 INFO  : Result from executing command 'getProjects': wdt
11:09:48 INFO  : Result from executing command 'getPlatforms': wdt|/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/wdt.xpfm;xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:11:12 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:24:35 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:27:05 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:28:50 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:33:47 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:35:15 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:35:23 INFO  : XRT server has started successfully on port '4351'
11:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
11:35:24 INFO  : 'jtag frequency' command is executed.
11:35:24 INFO  : Context for 'APU' is selected.
11:35:24 INFO  : System reset is completed.
11:35:27 INFO  : 'after 3000' command is executed.
11:35:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
11:35:28 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/bitstream/subsystem_db_wrapper.bit"
11:35:28 INFO  : Context for 'APU' is selected.
11:35:28 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
11:35:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:28 INFO  : Context for 'APU' is selected.
11:35:28 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/psinit/ps7_init.tcl' is done.
11:35:29 INFO  : 'ps7_init' command is executed.
11:35:29 INFO  : 'ps7_post_config' command is executed.
11:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:29 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/Debug/wdt_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/Debug/wdt_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:29 INFO  : 'con' command is executed.
11:35:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:29 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw_system/_ide/scripts/systemdebugger_wdt_sw_system_standalone.tcl'
11:36:34 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:36:49 INFO  : Disconnected from the channel tcfchan#8.
11:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
11:36:50 INFO  : 'jtag frequency' command is executed.
11:36:50 INFO  : Context for 'APU' is selected.
11:36:50 INFO  : System reset is completed.
11:36:53 INFO  : 'after 3000' command is executed.
11:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
11:36:54 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/bitstream/subsystem_db_wrapper.bit"
11:36:54 INFO  : Context for 'APU' is selected.
11:36:54 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
11:36:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:54 INFO  : Context for 'APU' is selected.
11:36:54 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/psinit/ps7_init.tcl' is done.
11:36:54 INFO  : 'ps7_init' command is executed.
11:36:54 INFO  : 'ps7_post_config' command is executed.
11:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:55 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/Debug/wdt_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/Debug/wdt_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:55 INFO  : 'con' command is executed.
11:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:55 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw_system/_ide/scripts/systemdebugger_wdt_sw_system_standalone.tcl'
11:37:26 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:38:25 INFO  : Disconnected from the channel tcfchan#9.
11:40:38 DEBUG : Logs will be stored at '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/IDE.log'.
11:40:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/temp_xsdb_launch_script.tcl
11:40:41 INFO  : XSCT server has started successfully.
11:40:41 INFO  : Successfully done setting XSCT server connection channel  
11:40:41 INFO  : plnx-install-location is set to ''
11:40:41 INFO  : Successfully done setting workspace for the tool. 
11:40:41 INFO  : Successfully done query RDI_DATADIR 
11:40:41 INFO  : Platform repository initialization has completed.
11:40:42 INFO  : Registering command handlers for Vitis TCF services
11:41:10 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:41:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

11:41:30 INFO  : XRT server has started successfully on port '4355'
11:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
11:41:31 INFO  : 'jtag frequency' command is executed.
11:41:31 INFO  : Context for 'APU' is selected.
11:41:31 INFO  : System reset is completed.
11:41:34 INFO  : 'after 3000' command is executed.
11:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
11:41:36 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/bitstream/subsystem_db_wrapper.bit"
11:41:36 INFO  : Context for 'APU' is selected.
11:41:36 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
11:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:36 INFO  : Context for 'APU' is selected.
11:41:36 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/psinit/ps7_init.tcl' is done.
11:41:36 INFO  : 'ps7_init' command is executed.
11:41:36 INFO  : 'ps7_post_config' command is executed.
11:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:36 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/Debug/wdt_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/Debug/wdt_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:36 INFO  : 'con' command is executed.
11:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:36 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw_system/_ide/scripts/systemdebugger_wdt_sw_system_standalone.tcl'
11:42:40 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:43:07 INFO  : Disconnected from the channel tcfchan#2.
11:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
11:43:07 INFO  : 'jtag frequency' command is executed.
11:43:07 INFO  : Context for 'APU' is selected.
11:43:07 INFO  : System reset is completed.
11:43:10 INFO  : 'after 3000' command is executed.
11:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
11:43:12 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/bitstream/subsystem_db_wrapper.bit"
11:43:12 INFO  : Context for 'APU' is selected.
11:43:13 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
11:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:13 INFO  : Context for 'APU' is selected.
11:43:13 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/psinit/ps7_init.tcl' is done.
11:43:14 INFO  : 'ps7_init' command is executed.
11:43:14 INFO  : 'ps7_post_config' command is executed.
11:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:14 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/Debug/wdt_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw/Debug/wdt_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:14 INFO  : 'con' command is executed.
11:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:14 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt_sw_system/_ide/scripts/systemdebugger_wdt_sw_system_standalone.tcl'
11:49:56 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:49:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

11:51:57 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
11:52:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

11:52:54 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
11:52:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

11:53:01 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
11:53:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:00:15 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:00:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:00:22 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:00:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:01:58 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:02:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:02:05 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:02:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:03:07 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:03:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:03:15 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:03:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:03:28 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:03:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:03:37 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:03:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:05:00 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:05:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:05:08 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:05:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:12:56 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:13:00 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:13:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:13:45 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:13:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:14:10 INFO  : Disconnected from the channel tcfchan#3.
12:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:14:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
12:14:27 INFO  : 'jtag frequency' command is executed.
12:14:27 INFO  : Context for 'APU' is selected.
12:14:27 INFO  : System reset is completed.
12:14:30 INFO  : 'after 3000' command is executed.
12:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
12:14:31 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_sw/_ide/bitstream/subsystem_db_wrapper.bit"
12:14:31 INFO  : Context for 'APU' is selected.
12:14:33 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
12:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:33 INFO  : Context for 'APU' is selected.
12:14:33 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_sw/_ide/psinit/ps7_init.tcl' is done.
12:14:33 INFO  : 'ps7_init' command is executed.
12:14:33 INFO  : 'ps7_post_config' command is executed.
12:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:33 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_sw/Debug/scu_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_sw/Debug/scu_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:33 INFO  : 'con' command is executed.
12:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:14:33 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_sw_system/_ide/scripts/systemdebugger_scu_sw_system_standalone.tcl'
12:30:48 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:30:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:30:55 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:30:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:31:03 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:31:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:32:25 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:32:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:32:32 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:32:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:32:40 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:32:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:35:20 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:35:20 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:35:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:35:27 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:35:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:36:11 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:36:12 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:36:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:36:18 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:36:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:36:45 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:36:46 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:36:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:36:53 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:36:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa is already opened

12:37:34 INFO  : Result from executing command 'removePlatformRepo': 
12:37:53 INFO  : Result from executing command 'getProjects': wdt
12:37:53 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:37:57 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:40:41 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:40:47 INFO  : Checking for BSP changes to sync application flags for project 'scu_sw'...
12:40:56 INFO  : Checking for BSP changes to sync application flags for project 'wdt_sw'...
12:41:19 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:41:38 INFO  : Disconnected from the channel tcfchan#20.
12:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:41:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
12:42:01 INFO  : 'jtag frequency' command is executed.
12:42:01 INFO  : Context for 'APU' is selected.
12:42:01 INFO  : System reset is completed.
12:42:04 INFO  : 'after 3000' command is executed.
12:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
12:42:05 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit"
12:42:05 INFO  : Context for 'APU' is selected.
12:42:05 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
12:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:05 INFO  : Context for 'APU' is selected.
12:42:05 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl' is done.
12:42:05 INFO  : 'ps7_init' command is executed.
12:42:05 INFO  : 'ps7_post_config' command is executed.
12:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:05 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:05 INFO  : 'con' command is executed.
12:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:42:05 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod_system/_ide/scripts/systemdebugger_scu_timer_auto_relaod_system_standalone.tcl'
12:44:48 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:45:11 INFO  : Disconnected from the channel tcfchan#40.
12:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
12:45:11 INFO  : 'jtag frequency' command is executed.
12:45:11 INFO  : Context for 'APU' is selected.
12:45:11 INFO  : System reset is completed.
12:45:14 INFO  : 'after 3000' command is executed.
12:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
12:45:16 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit"
12:45:16 INFO  : Context for 'APU' is selected.
12:45:16 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
12:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:16 INFO  : Context for 'APU' is selected.
12:45:16 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl' is done.
12:45:16 INFO  : 'ps7_init' command is executed.
12:45:16 INFO  : 'ps7_post_config' command is executed.
12:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:16 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:16 INFO  : 'con' command is executed.
12:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:16 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod_system/_ide/scripts/systemdebugger_scu_timer_auto_relaod_system_standalone.tcl'
12:46:03 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:46:13 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:46:24 INFO  : Disconnected from the channel tcfchan#41.
12:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
12:46:24 INFO  : 'jtag frequency' command is executed.
12:46:24 INFO  : Context for 'APU' is selected.
12:46:24 INFO  : System reset is completed.
12:46:27 INFO  : 'after 3000' command is executed.
12:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
12:46:28 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit"
12:46:29 INFO  : Context for 'APU' is selected.
12:46:29 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
12:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:29 INFO  : Context for 'APU' is selected.
12:46:29 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl' is done.
12:46:29 INFO  : 'ps7_init' command is executed.
12:46:29 INFO  : 'ps7_post_config' command is executed.
12:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:29 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:29 INFO  : 'con' command is executed.
12:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:29 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod_system/_ide/scripts/systemdebugger_scu_timer_auto_relaod_system_standalone.tcl'
12:47:36 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:47:48 INFO  : Disconnected from the channel tcfchan#43.
12:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
12:47:49 INFO  : 'jtag frequency' command is executed.
12:47:49 INFO  : Context for 'APU' is selected.
12:47:49 INFO  : System reset is completed.
12:47:52 INFO  : 'after 3000' command is executed.
12:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
12:47:53 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit"
12:47:53 INFO  : Context for 'APU' is selected.
12:47:53 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
12:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:53 INFO  : Context for 'APU' is selected.
12:47:53 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl' is done.
12:47:53 INFO  : 'ps7_init' command is executed.
12:47:53 INFO  : 'ps7_post_config' command is executed.
12:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:53 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:53 INFO  : 'con' command is executed.
12:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:53 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod_system/_ide/scripts/systemdebugger_scu_timer_auto_relaod_system_standalone.tcl'
12:54:53 INFO  : Disconnected from the channel tcfchan#45.
12:54:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:55:03 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:55:59 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:56:05 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
12:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
12:56:16 INFO  : 'jtag frequency' command is executed.
12:56:16 INFO  : Context for 'APU' is selected.
12:56:16 INFO  : System reset is completed.
12:56:19 INFO  : 'after 3000' command is executed.
12:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
12:56:21 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit"
12:56:21 INFO  : Context for 'APU' is selected.
12:56:21 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
12:56:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:21 INFO  : Context for 'APU' is selected.
12:56:21 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl' is done.
12:56:21 INFO  : 'ps7_init' command is executed.
12:56:21 INFO  : 'ps7_post_config' command is executed.
12:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:21 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:21 INFO  : 'con' command is executed.
12:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:21 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod_system/_ide/scripts/systemdebugger_scu_timer_auto_relaod_system_standalone.tcl'
13:23:13 INFO  : Checking for BSP changes to sync application flags for project 'scu_timer_auto_relaod'...
13:23:27 INFO  : Disconnected from the channel tcfchan#46.
13:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
13:23:27 INFO  : 'jtag frequency' command is executed.
13:23:27 INFO  : Context for 'APU' is selected.
13:23:27 INFO  : System reset is completed.
13:23:30 INFO  : 'after 3000' command is executed.
13:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
13:23:31 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit"
13:23:31 INFO  : Context for 'APU' is selected.
13:23:31 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa'.
13:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:31 INFO  : Context for 'APU' is selected.
13:23:31 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl' is done.
13:23:31 INFO  : 'ps7_init' command is executed.
13:23:31 INFO  : 'ps7_post_config' command is executed.
13:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:32 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/wdt/export/wdt/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod/Debug/scu_timer_auto_relaod.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:32 INFO  : 'con' command is executed.
13:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:23:32 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/timer_wdt/software/scu_timer_auto_relaod_system/_ide/scripts/systemdebugger_scu_timer_auto_relaod_system_standalone.tcl'
13:34:46 INFO  : Disconnected from the channel tcfchan#48.
