// SPDX-License-Identifier: GPL 2.0 OR BSD-3-Clause
/*
 *  Copyright 2018-2020 NXP
 */

/**
 * @addtogroup  dxgr_PFE_HIF
 * @{
 *
 * @file		pfe_hif_csr.c
 * @brief		The HIF module low-level API (S32G).
 * @details		Applicable for IP versions listed below.
 *
 */

#include "pfe_cfg.h"
#include "oal.h"
#include "hal.h"
#include "pfe_cbus.h"
#include "pfe_hif_csr.h"
#include "pfe_platform_cfg.h"

#ifndef PFE_CBUS_H_
#error Missing cbus.h
#endif /* PFE_CBUS_H_ */

/*	Supported IPs. Defines are validated within pfe_cbus.h. */
#if (PFE_CFG_IP_VERSION != PFE_CFG_IP_VERSION_FPGA_5_0_4) && \
	(PFE_CFG_IP_VERSION != PFE_CFG_IP_VERSION_NPU_7_14)
#error Unsupported IP version
#endif /* PFE_CFG_IP_VERSION */

/**
 * @brief	Control the buffer descriptor fetch
 * @details	When TRUE then HIF is fetching the same BD until it is valid BD. If FALSE
 * 			then user must trigger the HIF to fetch next BD explicitly by
 * 			pfe_hif_rx_dma_start() and pfe_hif_tx_dma_start().
 */
#define PFE_HIF_CFG_USE_BD_POLLING TRUE

static inline void
dump_hif_channel(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	(void)reg;
	reg = hal_read32(base_va + HIF_CTRL_CHn(channel_id));
	NXP_LOG_INFO("HIF_CTRL_CH%d                    : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_BDP_WR_LOW_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_BDP_WR_LOW_ADDR_CH%d      : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_BDP_WR_HIGH_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_BDP_WR_HIGH_ADDR_CH%d     : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_BDP_RD_LOW_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_BDP_RD_LOW_ADDR_CH%d      : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_BDP_RD_HIGH_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_BDP_RD_HIGH_ADDR_CH%d     : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_BDP_WR_LOW_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_BDP_WR_LOW_ADDR_CH%d      : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_BDP_WR_HIGH_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_BDP_WR_HIGH_ADDR_CH%d     : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_BDP_RD_LOW_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_BDP_RD_LOW_ADDR_CH%d      : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_BDP_RD_HIGH_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_BDP_RD_HIGH_ADDR_CH%d     : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_WRBK_BD_CHn_BUFFER_SIZE(channel_id));
	NXP_LOG_INFO("HIF_RX_WRBK_BD_CH%d_BUFFER_SIZE  : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_CHn_START(channel_id));
	NXP_LOG_INFO("HIF_RX_CH%d_START                : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_WRBK_BD_CHn_BUFFER_SIZE(channel_id));
	NXP_LOG_INFO("HIF_TX_WRBK_BD_CH%d_BUFFER_SIZE  : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_CHn_START(channel_id));
	NXP_LOG_INFO("HIF_TX_CH%d_START                : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_CHn_INT_SRC(channel_id));
	NXP_LOG_INFO("HIF_CH%d_INT_SRC                 : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_RD_CURR_BD_LOW_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_RD_CURR_BD_LOW_ADDR_CH%d  : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_RD_CURR_BD_HIGH_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_RD_CURR_BD_HIGH_ADDR_CH%d : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_WR_CURR_BD_LOW_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_WR_CURR_BD_LOW_ADDR_CH%d  : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_WR_CURR_BD_HIGH_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_WR_CURR_BD_HIGH_ADDR_CH%d : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_BDP_CHn_TX_FIFO_CNT(channel_id));
	NXP_LOG_INFO("HIF_BDP_CH%d_TX_FIFO_CNT         : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_DMA_STATUS_0_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_DMA_STATUS_0_CH%d         : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_STATUS_0_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_STATUS_0_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_STATUS_1_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_STATUS_1_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_PKT_CNT0_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_PKT_CNT0_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_PKT_CNT1_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_PKT_CNT1_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_TX_PKT_CNT2_CHn(channel_id));
	NXP_LOG_INFO("HIF_TX_PKT_CNT2_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_RD_CURR_BD_LOW_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_RD_CURR_BD_LOW_ADDR_CH%d  : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_RD_CURR_BD_HIGH_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_RD_CURR_BD_HIGH_ADDR_CH%d : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_WR_CURR_BD_LOW_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_WR_CURR_BD_LOW_ADDR_CH%d  : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_WR_CURR_BD_HIGH_ADDR_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_WR_CURR_BD_HIGH_ADDR_CH%d : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_BDP_CHn_RX_FIFO_CNT(channel_id));
	NXP_LOG_INFO("HIF_BDP_CH%d_RX_FIFO_CNT         : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_DMA_STATUS_0_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_DMA_STATUS_0_CH%d         : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_STATUS_0_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_STATUS_0_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_PKT_CNT0_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_PKT_CNT0_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_RX_PKT_CNT1_CHn(channel_id));
	NXP_LOG_INFO("HIF_RX_PKT_CNT1_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_LTC_MAX_PKT_CHn_ADDR(channel_id));
	NXP_LOG_INFO("HIF_LTC_MAX_PKT_CH_ADDR%d        : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_ABS_INT_TIMER_CHn(channel_id));
	NXP_LOG_INFO("HIF_ABS_INT_TIMER_CH%d           : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_ABS_FRAME_COUNT_CHn(channel_id));
	NXP_LOG_INFO("HIF_ABS_FRAME_COUNT_CH%d         : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_INT_COAL_EN_CHn(channel_id));
	NXP_LOG_INFO("HIF_INT_COAL_EN_CH%d             : 0x%08x\n", channel_id,
		     reg);
	reg = hal_read32(base_va + HIF_CHn_INT_EN(channel_id));
	NXP_LOG_INFO("HIF_INT_EN_CH%d                  : 0x%08x\n", channel_id,
		     reg);
}

/**
 * @brief		HIF ISR
 * @details		MASK, ACK, and process triggered interrupts
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @return		EOK if interrupt has been handled, error code otherwise
 * @note		Make sure the call is protected by some per-HIF mutex
 */
errno_t
pfe_hif_cfg_isr(void *base_va)
{
	uint32_t glob_src, reg_src, reg_en;
	errno_t ret = ENOENT;

	/*	Get master HIF interrupt status. This register is read-only
		and does not require ACK. */
	glob_src = hal_read32(base_va + HIF_INT_SRC);
	if (unlikely(glob_src != 0U)) {
		if (glob_src & HIF_INT_SRC_HIF_ERR_INT) {
			/*	Get enabled interrupts */
			reg_en = hal_read32(base_va + HIF_ERR_INT_EN);
			/*	Disable ALL */
			hal_write32(0U, base_va + HIF_ERR_INT_EN);
			/*	Get triggered interrupts */
			reg_src = hal_read32(base_va + HIF_ERR_INT_SRC);
			/*	ACK triggered */
			hal_write32(reg_src, base_va + HIF_ERR_INT_SRC);
			/*	Enable the non-triggered ones */
			hal_write32((reg_en & ~reg_src),
				    base_va + HIF_ERR_INT_EN);

			/*	Process interrupts which are triggered AND enabled */
			if (reg_src & reg_en & HIF_ERR_INT) {
				NXP_LOG_INFO("HIF_ERR_INT (0x%x)\n", reg_src);
				ret = EOK;
			} else {
				NXP_LOG_INFO("HIF_INT_SRC_HIF_ERR_INT\n");
			}
		}

		if (glob_src & HIF_INT_SRC_HIF_TX_FIFO_ERR_INT) {
			/*	Get enabled interrupts */
			reg_en = hal_read32(base_va + HIF_TX_FIFO_ERR_INT_EN);
			/*	Disable ALL */
			hal_write32(0U, base_va + HIF_TX_FIFO_ERR_INT_EN);
			/*	Get triggered interrupts */
			reg_src = hal_read32(base_va + HIF_TX_FIFO_ERR_INT_SRC);
			/*	ACK triggered */
			hal_write32(reg_src, base_va + HIF_TX_FIFO_ERR_INT_SRC);
			/*	Enable the non-triggered ones */
			hal_write32((reg_en & ~reg_src),
				    base_va + HIF_TX_FIFO_ERR_INT_EN);

			/*	Process interrupts which are triggered AND enabled */
			if (reg_src & reg_en & HIF_TX_FIFO_ERR_INT) {
				NXP_LOG_INFO("HIF_TX_FIFO_ERR_INT (0x%x)\n",
					     reg_src);
				ret = EOK;
			} else {
				NXP_LOG_INFO(
					"HIF_INT_SRC_HIF_TX_FIFO_ERR_INT\n");
			}
		}

		if (glob_src & HIF_INT_SRC_HIF_RX_FIFO_ERR_INT) {
			/*	Get enabled interrupts */
			reg_en = hal_read32(base_va + HIF_RX_FIFO_ERR_INT_EN);
			/*	Disable ALL */
			hal_write32(0U, base_va + HIF_RX_FIFO_ERR_INT_EN);
			/*	Get triggered interrupts */
			reg_src = hal_read32(base_va + HIF_RX_FIFO_ERR_INT_SRC);
			/*	ACK triggered */
			hal_write32(reg_src, base_va + HIF_RX_FIFO_ERR_INT_SRC);
			/*	Enable the non-triggered ones */
			hal_write32((reg_en & ~reg_src),
				    base_va + HIF_RX_FIFO_ERR_INT_EN);

			/*	Process interrupts which are triggered AND enabled */
			if (reg_src & reg_en & HIF_RX_FIFO_ERR_INT) {
				NXP_LOG_INFO("HIF_RX_FIFO_ERR_INT (0x%x)\n",
					     reg_src);
				ret = EOK;
			} else {
				NXP_LOG_INFO(
					"HIF_INT_SRC_HIF_RX_FIFO_ERR_INT\n");
			}
		}
	}

	return ret;
}

/**
 * @brief		Mask HIF interrupts
 * @details		Only affects HIF IRQs, not channel IRqs.
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @note		Make sure the call is protected by some per-HIF mutex
 */
void
pfe_hif_cfg_irq_mask(void *base_va)
{
	uint32_t reg;

	/*	Disable groups */
	reg = hal_read32(base_va + HIF_ERR_INT_EN) & ~(HIF_ERR_INT);
	hal_write32(reg, base_va + HIF_ERR_INT_EN);

	reg = hal_read32(base_va + HIF_TX_FIFO_ERR_INT_EN) &
	      ~(HIF_TX_FIFO_ERR_INT);
	hal_write32(reg, base_va + HIF_TX_FIFO_ERR_INT_EN);

	reg = hal_read32(base_va + HIF_RX_FIFO_ERR_INT_EN) &
	      ~(HIF_RX_FIFO_ERR_INT);
	hal_write32(reg, base_va + HIF_RX_FIFO_ERR_INT_EN);
}

/**
 * @brief		Unmask HIF interrupts
 * @details		Only affects HIF IRQs, not channel IRqs.
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @note		Make sure the call is protected by some per-HIF mutex
 */
void
pfe_hif_cfg_irq_unmask(void *base_va)
{
	uint32_t reg;

	/*	Enable groups */
	reg = hal_read32(base_va + HIF_ERR_INT_EN) | HIF_ERR_INT;
	hal_write32(reg, base_va + HIF_ERR_INT_EN);

	reg = hal_read32(base_va + HIF_TX_FIFO_ERR_INT_EN) |
	      HIF_TX_FIFO_ERR_INT;
	hal_write32(reg, base_va + HIF_TX_FIFO_ERR_INT_EN);

	reg = hal_read32(base_va + HIF_RX_FIFO_ERR_INT_EN) |
	      HIF_RX_FIFO_ERR_INT;
	hal_write32(reg, base_va + HIF_RX_FIFO_ERR_INT_EN);
}

/**
 * @brief		HIF channel ISR
 * @details		Handles all HIF channel interrupts. MASK, ACK, and process triggered interrupts.
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @param[in]	events Bitmask representing indicated events
 * @return		EOK if interrupt has been handled, error code otherwise
 * @note		Make sure the call is protected by some per-channel mutex
 */
errno_t
pfe_hif_chnl_cfg_isr(void *base_va, uint32_t channel_id,
		     pfe_hif_chnl_event_t *events)
{
	uint32_t reg_src, reg_en;
	errno_t ret = ENOENT;

	*events = (pfe_hif_chnl_event_t)0;

	if (unlikely(channel_id >= HIF_CFG_MAX_CHANNELS)) {
		NXP_LOG_ERROR("Invalid channel ID in ISR\n");
		return EINVAL;
	}

	/*	Get enabled interrupts */
	reg_en = hal_read32(base_va + HIF_CHn_INT_EN(channel_id));
	/*	Disable ALL */
	hal_write32(0U, base_va + HIF_CHn_INT_EN(channel_id));
	/*	Get triggered interrupts */
	reg_src = hal_read32(base_va + HIF_CHn_INT_SRC(channel_id));
	/*	ACK triggered */
	hal_write32(reg_src, base_va + HIF_CHn_INT_SRC(channel_id));
	/*	Enable the non-triggered ones */
	hal_write32((reg_en & ~reg_src), base_va + HIF_CHn_INT_EN(channel_id));

	/*	Process interrupts which are triggered AND enabled */
	if (reg_src & reg_en &
	    (BDP_CSR_RX_PKT_CH_INT | BDP_CSR_RX_CBD_CH_INT)) {
		*events |= HIF_CHNL_EVT_RX_IRQ;
		ret = EOK;
	}

	/*	Process interrupts which are triggered AND enabled */
	if (reg_src & reg_en &
	    (BDP_CSR_TX_PKT_CH_INT | BDP_CSR_TX_CBD_CH_INT)) {
		*events |= HIF_CHNL_EVT_TX_IRQ;
		ret = EOK;
	}

	if (unlikely(reg_src & reg_en &
		     (BDP_RD_CSR_RX_TIMEOUT_CH_INT |
		      BDP_WR_CSR_RX_TIMEOUT_CH_INT |
		      BDP_RD_CSR_TX_TIMEOUT_CH_INT |
		      BDP_WR_CSR_TX_TIMEOUT_CH_INT | DXR_CSR_RX_TIMEOUT_CH_INT |
		      DXR_CSR_TX_TIMEOUT_CH_INT))) {
		if (reg_src & reg_en & BDP_RD_CSR_RX_TIMEOUT_CH_INT) {
#if (PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_FPGA_5_0_4) || \
	(PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_NPU_7_14)
			/*	AAVB-2144 */
			NXP_LOG_INFO(
				"BDP_RD_CSR_RX_TIMEOUT_CH%d_INT. Interrupt disabled.\n",
				channel_id);
#else
			NXP_LOG_INFO("BDP_RD_CSR_RX_TIMEOUT_CH%d_INT\n",
				     channel_id);
#endif /* PFE_CFG_IP_VERSION */
		}

		if (reg_src & reg_en & BDP_WR_CSR_RX_TIMEOUT_CH_INT) {
#if (PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_FPGA_5_0_4) || \
	(PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_NPU_7_14)
			/*	AAVB-2144 */
			NXP_LOG_INFO(
				"BDP_WR_CSR_RX_TIMEOUT_CH%d_INT. Interrupt disabled.\n",
				channel_id);
#else
			NXP_LOG_INFO("BDP_WR_CSR_RX_TIMEOUT_CH%d_INT\n",
				     channel_id);
#endif /* PFE_CFG_IP_VERSION */
		}

		if (reg_src & reg_en & BDP_RD_CSR_TX_TIMEOUT_CH_INT) {
#if (PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_FPGA_5_0_4) || \
	(PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_NPU_7_14)
			/*	AAVB-2144 */
			NXP_LOG_INFO(
				"BDP_RD_CSR_TX_TIMEOUT_CH%d_INT. Interrupt disabled.\n",
				channel_id);
#else
			NXP_LOG_INFO("BDP_RD_CSR_TX_TIMEOUT_CH%d_INT\n",
				     channel_id);
#endif /* PFE_CFG_IP_VERSION */
		}

		if (reg_src & reg_en & BDP_WR_CSR_TX_TIMEOUT_CH_INT) {
#if (PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_FPGA_5_0_4) || \
	(PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_NPU_7_14)
			/*	AAVB-2144 */
			NXP_LOG_INFO(
				"BDP_WR_CSR_TX_TIMEOUT_CH%d_INT. Interrupt disabled.\n",
				channel_id);
#else
			NXP_LOG_INFO("BDP_WR_CSR_TX_TIMEOUT_CH%d_INT\n",
				     channel_id);
#endif /* PFE_CFG_IP_VERSION */
		}

		if (reg_src & reg_en & DXR_CSR_RX_TIMEOUT_CH_INT) {
#if (PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_FPGA_5_0_4) || \
	(PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_NPU_7_14)
			/*	AAVB-2144 */
			NXP_LOG_INFO(
				"DXR_CSR_RX_TIMEOUT_CH%d_INT. Interrupt disabled.\n",
				channel_id);
#else
			NXP_LOG_INFO("DXR_CSR_RX_TIMEOUT_CH%d_INT\n",
				     channel_id);
#endif /* PFE_CFG_IP_VERSION */
		}

		if (reg_src & reg_en & DXR_CSR_TX_TIMEOUT_CH_INT) {
#if (PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_FPGA_5_0_4) || \
	(PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_NPU_7_14)
			/*	AAVB-2144 */
			NXP_LOG_INFO(
				"DXR_CSR_TX_TIMEOUT_CH%d_INT. Interrupt disabled.\n",
				channel_id);
#else
			NXP_LOG_INFO("DXR_CSR_TX_TIMEOUT_CH%d_INT\n",
				     channel_id);
#endif /* PFE_CFG_IP_VERSION */
		}

#if (PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_FPGA_5_0_4) || \
	(PFE_CFG_IP_VERSION == PFE_CFG_IP_VERSION_NPU_7_14)
		/*	Don't re-enable these interrupts. They will periodically be triggered
			without way to get rid of them. AAVB-2144 created to research this. */
#else
		/*	Enable timeout interrupts */
		reg_en = hal_read32(base_va + HIF_CHn_INT_EN(channel_id));
		reg_en |= BDP_RD_CSR_RX_TIMEOUT_CH_INT |
			  BDP_WR_CSR_RX_TIMEOUT_CH_INT;
		reg_en |= BDP_RD_CSR_TX_TIMEOUT_CH_INT |
			  BDP_WR_CSR_TX_TIMEOUT_CH_INT;
		reg_en |= DXR_CSR_RX_TIMEOUT_CH_INT | DXR_CSR_TX_TIMEOUT_CH_INT;
		hal_write32(reg_en, base_va + HIF_CHn_INT_EN(channel_id));
#endif /* PFE_CFG_IP_VERSION */

		ret = EOK;
	}

	return ret;
}

/**
 * @brief		Configure and initialize the HIF channel
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @return		EOK if success, error code otherwise
 * @note		Make sure the call is protected by some per-channel mutex
 */
errno_t
pfe_hif_chnl_cfg_init(void *base_va, uint32_t channel_id)
{
	/*	Disable channel interrupts */
	hal_write32(0U, base_va + HIF_CHn_INT_EN(channel_id));
	hal_write32(0xffffffffU, base_va + HIF_CHn_INT_SRC(channel_id));

	/*	Disable RX/TX DMA */
	pfe_hif_chnl_cfg_rx_disable(base_va, channel_id);
	pfe_hif_chnl_cfg_tx_disable(base_va, channel_id);

	/*	Disable interrupt coalescing */
	hal_write32(0x0U, base_va + HIF_INT_COAL_EN_CHn(channel_id));
	hal_write32(0x0U, base_va + HIF_ABS_INT_TIMER_CHn(channel_id));
	hal_write32(0x0U, base_va + HIF_ABS_FRAME_COUNT_CHn(channel_id));

	/*	LTC reset (should not be used, but for sure...) */
	hal_write32(0x0U, base_va + HIF_LTC_MAX_PKT_CHn_ADDR(channel_id));

	/*	Enable channel status interrupts except of the RX/TX and
	 	the global enable bit. */
	hal_write32(0xffffffffU & ~HIF_CH_INT_EN & ~BDP_CSR_RX_CBD_CH_INT_EN &
			    ~BDP_CSR_RX_PKT_CH_INT_EN &
			    ~BDP_CSR_TX_CBD_CH_INT_EN &
			    ~BDP_CSR_TX_PKT_CH_INT_EN,
		    base_va + HIF_CHn_INT_EN(channel_id));

	return EOK;
}

/**
 * @brief		Properly finalize a HIF channel
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @note		Make sure the call is protected by some per-channel mutex
 */
void
pfe_hif_chnl_cfg_fini(void *base_va, uint32_t channel_id)
{
	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	/*	Disable the coalescence timer */
	hal_write32(0x0U, base_va + HIF_INT_COAL_EN_CHn(channel_id));

	/*	Disable RX/TX */
	pfe_hif_chnl_cfg_rx_disable(base_va, channel_id);
	pfe_hif_chnl_cfg_tx_disable(base_va, channel_id);

	/*	Disable all interrupts */
	hal_write32(0U, base_va + HIF_CHn_INT_EN(channel_id));
}

/**
 * @brief		Configure and initialize the HIF
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @return		EOK if success, error code otherwise
 * @note		Make sure the call is protected by some per-HIF mutex
 */
errno_t
pfe_hif_cfg_init(void *base_va)
{
	uint32_t ii = 0u;

	/*	Disable and clear HIF interrupts. Channel interrupts are
	 	handled separately within pfe_hif_chnl_cfg_init(). */
	hal_write32(0U, base_va + HIF_ERR_INT_EN);
	hal_write32(0U, base_va + HIF_TX_FIFO_ERR_INT_EN);
	hal_write32(0U, base_va + HIF_RX_FIFO_ERR_INT_EN);
	hal_write32(0xffffffffU, base_va + HIF_ERR_INT_SRC);
	hal_write32(0xffffffffU, base_va + HIF_TX_FIFO_ERR_INT_SRC);
	hal_write32(0xffffffffU, base_va + HIF_RX_FIFO_ERR_INT_SRC);

	/*	SOFT RESET */
	hal_write32(0xfu, base_va + HIF_SOFT_RESET);
	while (hal_read32(base_va + HIF_SOFT_RESET)) {
		if (++ii > 1000u) {
			return ETIMEDOUT;
		} else {
			oal_time_usleep(1000);
		}
	}

#if (TRUE == PFE_HIF_CFG_USE_BD_POLLING)
	/*	Numbers of poll cycles */
	hal_write32((0xff << 16) | (0xff), base_va + HIF_TX_POLL_CTRL);
	hal_write32((0xff << 16) | (0xff), base_va + HIF_RX_POLL_CTRL);
#endif /* PFE_HIF_CFG_USE_BD_POLLING */

	/*	MICS */
	hal_write32(
		0U
#ifdef PFE_CFG_HIF_SEQNUM_CHECK
 |
			SEQ_NUM_CHECK_EN /* WARNING:	If this is enabled, SW __must__ ensure
												that first BD will contain seqnum
												equal to BD_START_SEQ_NUM value programmed
												below */
#endif					 /* PFE_CFG_HIF_SEQNUM_CHECK */
			/* | BDPRD_AXI_WRITE_DONE */
			/* | DBPWR_AXI_WRITE_DONE */
			/* | RXDXR_AXI_WRITE_DONE */
			/* | TXDXR_AXI_WRITE_DONE */
			| HIF_TIMEOUT_EN | BD_START_SEQ_NUM(0x0),
		base_va + HIF_MISC);

	/*	Timeout */
	hal_write32(100000000U, base_va + HIF_TIMEOUT_REG);

	/*	TMU queue mapping. 0,1->ch.0, 2,3->ch.1, 4,5->ch.2, 6,7->ch.3 */
	hal_write32(0x33221100U, base_va + HIF_RX_QUEUE_MAP_CH_NO_ADDR);

	/*	DMA burst size */
	hal_write32(
		0x0U,
		base_va +
			HIF_DMA_BURST_SIZE_ADDR); /* 0 = 128B, 1 = 256B, 2 = 512B, 3 = 1024B */

	/*	DMA base address */
	hal_write32(0x0U, base_va + HIF_DMA_BASE_ADDR);

	/*	LTC reset (should not be used, but for sure...) */
	hal_write32(0x0U, base_va + HIF_LTC_PKT_CTRL_ADDR);

	/*	Enable HIF error interrupts except the global enable bit */
	hal_write32(0xffffffffU & ~(HIF_ERR_INT), base_va + HIF_ERR_INT_EN);
	hal_write32(0xffffffffU & ~(HIF_TX_FIFO_ERR_INT),
		    base_va + HIF_TX_FIFO_ERR_INT_EN);
	hal_write32(0xffffffffU & ~(HIF_RX_FIFO_ERR_INT),
		    base_va + HIF_RX_FIFO_ERR_INT_EN);

	return EOK;
}

/**
 * @brief		Finalize the HIF
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @note		Make sure the call is protected by some per-HIF mutex
 */
void
pfe_hif_cfg_fini(void *base_va)
{
	/*	Disable HIF interrupts */
	hal_write32(0U, base_va + HIF_ERR_INT_EN);
	hal_write32(0U, base_va + HIF_TX_FIFO_ERR_INT_EN);
	hal_write32(0U, base_va + HIF_RX_FIFO_ERR_INT_EN);
}

/**
 * @brief		Get TX FIFO fill level
 * @param[in]	base_va Base address of HIF register space (virtual)
 * @return		Number of bytes in HIF FX FIFO
 */
uint32_t
pfe_hif_cfg_get_tx_fifo_fill_level(void *base_va)
{
	return (8U * hal_read32(base_va + HIF_DXR_TX_FIFO_CNT));
}

/**
 * @brief		Enable TX
 * @details		This call shall ensure that the TX DMA is active and the TX
 * 				ring accepts entries. TX ring interrupt is enabled.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 */
void
pfe_hif_chnl_cfg_tx_enable(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	/*	Enable DMA engine */
	reg = hal_read32(base_va + HIF_CTRL_CHn(channel_id));

#if (TRUE == PFE_HIF_CFG_USE_BD_POLLING)
	reg |= TX_BDP_POLL_CNTR_EN;
#endif /* PFE_HIF_CFG_USE_BD_POLLING */

	reg |= TX_DMA_ENABLE;
	hal_write32(reg, base_va + HIF_CTRL_CHn(channel_id));

	/*	Enable TX IRQ */
	pfe_hif_chnl_cfg_tx_irq_unmask(base_va, channel_id);

#if (TRUE == PFE_HIF_CFG_USE_BD_POLLING)
	/*	Trigger the BDP to fetch first descriptor */
	pfe_hif_chnl_cfg_tx_dma_start(base_va, channel_id);
#endif /* PFE_HIF_CFG_USE_BD_POLLING */
}

/**
 * @brief		Disable TX
 * @brief		Disable the TX ring DMA. TX ring interrupt is disabled.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 */
void
pfe_hif_chnl_cfg_tx_disable(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	reg = hal_read32(base_va + HIF_CTRL_CHn(channel_id));
	reg &= ~((uint32_t)TX_DMA_ENABLE | TX_BDP_POLL_CNTR_EN);
	hal_write32(reg, base_va + HIF_CTRL_CHn(channel_id));

	/*	Disable TX IRQ */
	pfe_hif_chnl_cfg_tx_irq_mask(base_va, channel_id);
}

/**
 * @brief		Enable RX
 * @details		Enable and start RX DMA. RX ring is being filled with data from
 * 				NPU and RX interrupts generated by the RX ring are enabled.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 */
void
pfe_hif_chnl_cfg_rx_enable(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	/*	Enable DMA engine and polling */
	reg = hal_read32(base_va + HIF_CTRL_CHn(channel_id));

#if (TRUE == PFE_HIF_CFG_USE_BD_POLLING)
	reg |= RX_BDP_POLL_CNTR_EN;
#endif /**/

	reg |= RX_DMA_ENABLE;
	hal_write32(reg, base_va + HIF_CTRL_CHn(channel_id));

	pfe_hif_chnl_cfg_rx_irq_unmask(base_va, channel_id);

#if (TRUE == PFE_HIF_CFG_USE_BD_POLLING)
	/*	Trigger the BDP to fetch first descriptor */
	pfe_hif_chnl_cfg_rx_dma_start(base_va, channel_id);
#endif /* PFE_HIF_CFG_USE_BD_POLLING */
}

/**
 * @brief		Disable RX
 * @details		Stop RX DMA. No data traffic from NPU to host will be possible after this call.
 * 				No interrupts from RX ring are enabled.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 */
void
pfe_hif_chnl_cfg_rx_disable(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	reg = hal_read32(base_va + HIF_CTRL_CHn(channel_id));
	reg &= ~((uint32_t)RX_DMA_ENABLE | RX_BDP_POLL_CNTR_EN);
	hal_write32(reg, base_va + HIF_CTRL_CHn(channel_id));

	pfe_hif_chnl_cfg_rx_irq_mask(base_va, channel_id);
}

/**
 * @brief		Trigger RX DMA
 * @details		This shall be called once new entry has been written to the RX ring.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 */
void
pfe_hif_chnl_cfg_rx_dma_start(void *base_va, uint32_t channel_id)
{
#if (FALSE == PFE_HIF_CFG_USE_BD_POLLING)
	hal_write32(RX_BDP_CH_START, base_va + HIF_RX_CHn_START(channel_id));
#else
	(void)base_va;
	(void)channel_id;
#endif /* PFE_HIF_CFG_USE_BD_POLLING */
}

/**
 * @brief		Trigger TX DMA
 * @details		This shall be called once new entry has been written to the TX ring.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 */
void
pfe_hif_chnl_cfg_tx_dma_start(void *base_va, uint32_t channel_id)
{
#if (FALSE == PFE_HIF_CFG_USE_BD_POLLING)
	hal_write32(TX_BDP_CH_START, base_va + HIF_TX_CHn_START(channel_id));
#else
	(void)base_va;
	(void)channel_id;
#endif /* PFE_HIF_CFG_USE_BD_POLLING */
}

/**
 * @brief		Mask channel IRQ
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @note		Make sure the call is protected by some per-channel mutex
 */
void
pfe_hif_chnl_cfg_irq_mask(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	/*	Disable group */
	reg = hal_read32(base_va + HIF_CHn_INT_EN(channel_id)) &
	      ~(HIF_CH_INT_EN);
	hal_write32(reg, base_va + HIF_CHn_INT_EN(channel_id));
}

/**
 * @brief		Unmask channel IRQ
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @note		Make sure the call is protected by some per-channel mutex
 */
void
pfe_hif_chnl_cfg_irq_unmask(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	/*	Enable group */
	reg = hal_read32(base_va + HIF_CHn_INT_EN(channel_id)) | HIF_CH_INT_EN;
	hal_write32(reg, base_va + HIF_CHn_INT_EN(channel_id));
}

/**
 * @brief		Mask channel RX IRQ
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @note		Make sure the call is protected by some per-channel mutex
 */
void
pfe_hif_chnl_cfg_rx_irq_mask(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	/*	Disable RX IRQ */
	reg = hal_read32(base_va + HIF_CHn_INT_EN(channel_id));
	hal_write32(reg & ~BDP_CSR_RX_CBD_CH_INT_EN & ~BDP_CSR_RX_PKT_CH_INT_EN,
		    base_va + HIF_CHn_INT_EN(channel_id));
}

/**
 * @brief		Unmask channel RX IRQ
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @note		Make sure the call is protected by some per-channel mutex
 */
void
pfe_hif_chnl_cfg_rx_irq_unmask(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	/*	Enable RX IRQ */
	reg = hal_read32(base_va + HIF_CHn_INT_EN(channel_id));
	hal_write32(reg | BDP_CSR_RX_CBD_CH_INT_EN | BDP_CSR_RX_PKT_CH_INT_EN,
		    base_va + HIF_CHn_INT_EN(channel_id));
}

/**
 * @brief		Mask channel TX IRQ
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @note		Make sure the call is protected by some per-channel mutex
 */
void
pfe_hif_chnl_cfg_tx_irq_mask(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	/*	Disable TX IRQ */
	reg = hal_read32(base_va + HIF_CHn_INT_EN(channel_id));
	hal_write32(reg & ~BDP_CSR_TX_CBD_CH_INT_EN & ~BDP_CSR_TX_PKT_CH_INT_EN,
		    base_va + HIF_CHn_INT_EN(channel_id));
}

/**
 * @brief		Unmask channel TX IRQ
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @note		Make sure the call is protected by some per-channel mutex
 */
void
pfe_hif_chnl_cfg_tx_irq_unmask(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	/*	Enable TX IRQ */
	reg = hal_read32(base_va + HIF_CHn_INT_EN(channel_id));
	hal_write32(reg | BDP_CSR_TX_CBD_CH_INT_EN | BDP_CSR_TX_PKT_CH_INT_EN,
		    base_va + HIF_CHn_INT_EN(channel_id));
}

/**
 * @brief		Set RX buffer descriptor ring address
 * @details		Configure RX buffer descriptor ring address of the channel.
 * 				This binds channel with a RX BD ring.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @param[in]	rx_ring_pa The RX ring address (physical, as seen by host)
 */
void
pfe_hif_chnl_cfg_set_rx_bd_ring_addr(void *base_va, uint32_t channel_id,
				     void *rx_ring_pa)
{
	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	hal_write32((uint32_t)((addr_t)rx_ring_pa & 0xffffffffU),
		    base_va + HIF_RX_BDP_RD_LOW_ADDR_CHn(channel_id));
	hal_write32(0U, base_va + HIF_RX_BDP_RD_HIGH_ADDR_CHn(channel_id));
}

/**
 * @brief		Set RX write-back table
 * @details		Configure RX write-back table of the channel.
 * 				This binds channel with a RX WB table.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @param[in]	wb_ring_pa The write-back table address (physical, as seen by host)
 * @param[in]	ring_len Number of entries in the WB table
 */
void
pfe_hif_chnl_cfg_set_rx_wb_table(void *base_va, uint32_t channel_id,
				 void *wb_tbl_pa, uint32_t tbl_len)
{
	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	if (tbl_len > 0xffff) {
		NXP_LOG_ERROR("Unsupported WB table size: %d\n", tbl_len);
		return;
	}

	hal_write32((uint32_t)((addr_t)wb_tbl_pa & 0xffffffffU),
		    base_va + HIF_RX_BDP_WR_LOW_ADDR_CHn(channel_id));
	hal_write32(0U, base_va + HIF_RX_BDP_WR_HIGH_ADDR_CHn(channel_id));
	hal_write32(tbl_len,
		    base_va + HIF_RX_WRBK_BD_CHn_BUFFER_SIZE(channel_id));
}

/**
 * @brief		Set TX buffer descriptor ring address
 * @details		Configure TX buffer descriptor ring address of the channel.
 * 				This binds channel with a TX BD ring.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @param[in]	tx_ring_pa The TX ring address (physical, as seen by host)
 */
void
pfe_hif_chnl_cfg_set_tx_bd_ring_addr(void *base_va, uint32_t channel_id,
				     void *tx_ring_pa)
{
	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	hal_write32((uint32_t)((addr_t)tx_ring_pa & 0xffffffffU),
		    base_va + HIF_TX_BDP_RD_LOW_ADDR_CHn(channel_id));
	hal_write32(0U, base_va + HIF_TX_BDP_RD_HIGH_ADDR_CHn(channel_id));
}

/**
 * @brief		Set TX write-back table
 * @details		Configure TX write-back table of the channel.
 * 				This binds channel with a TX WB table.
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @param[in]	wb_ring_pa The write-back table address (physical, as seen by host)
 * @param[in]	ring_len Number of entries in the WB table
 */
void
pfe_hif_chnl_cfg_set_tx_wb_table(void *base_va, uint32_t channel_id,
				 void *wb_tbl_pa, uint32_t tbl_len)
{
	if (channel_id >= HIF_CFG_MAX_CHANNELS) {
		NXP_LOG_ERROR("Unsupported channel ID: %d\n", channel_id);
		return;
	}

	if (tbl_len > 0xffffU) {
		NXP_LOG_ERROR("Unsupported WB table size: %d\n", tbl_len);
		return;
	}

	hal_write32((uint32_t)((addr_t)wb_tbl_pa & 0xffffffffU),
		    base_va + HIF_TX_BDP_WR_LOW_ADDR_CHn(channel_id));
	hal_write32(0U, base_va + HIF_TX_BDP_WR_HIGH_ADDR_CHn(channel_id));
	hal_write32(tbl_len,
		    base_va + HIF_TX_WRBK_BD_CHn_BUFFER_SIZE(channel_id));
}

/**
 * @brief		Get RX ring state
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @return		TRUE when the RX ring BD processor is active or FALSE when it is idle
 */
bool_t
pfe_hif_chnl_cfg_is_rx_dma_active(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	(void)channel_id;

	reg = hal_read32(base_va + HIF_RX_ACTV);

	if (reg != 0U) {
		return TRUE;
	} else {
		return FALSE;
	}
}

/**
 * @brief		Get TX ring state
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @return		TRUE when the TX ring BD processor is active or FALSE when it is idle
 */
bool_t
pfe_hif_chnl_cfg_is_tx_dma_active(void *base_va, uint32_t channel_id)
{
	uint32_t reg;

	(void)channel_id;

	reg = hal_read32(base_va + HIF_TX_ACTV);

	if (reg != 0U) {
		return TRUE;
	} else {
		return FALSE;
	}
}

/**
 * @brief		Get current RX ring sequence number
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @return		The sequence number
 */
uint16_t
pfe_hif_chnl_cfg_get_rx_seqnum(void *base_va, uint32_t channel_id)
{
	if (hal_read32(base_va + HIF_RX_PKT_CNT0_CHn(channel_id)) == 0U) {
		return 0U;
	} else {
		return ((hal_read32(base_va + HIF_RX_STATUS_0_CHn(channel_id)) +
			 1U) &
			0xffffU);
	}
}

/**
 * @brief		Get current TX ring sequence number
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @return		The sequence number
 */
uint16_t
pfe_hif_chnl_cfg_get_tx_seqnum(void *base_va, uint32_t channel_id)
{
	if (hal_read32(base_va + HIF_TX_PKT_CNT1_CHn(channel_id)) == 0U) {
		return 0U;
	} else {
		return ((hal_read32(base_va + HIF_TX_STATUS_1_CHn(channel_id)) +
			 1U) &
			0xffffU);
	}
}

/**
 * @brief		RX BDP FIFO status
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @retval		TRUE The FIFO is empty
 * @retval		FALSE The FIFO is not emtpy
 */
bool_t
pfe_hif_chnl_cfg_is_rx_bdp_fifo_empty(void *base_va, uint32_t channel_id)
{
	return (0U ==
		hal_read32(base_va + HIF_BDP_CHn_RX_FIFO_CNT(channel_id)));
}

/**
 * @brief		TX BDP FIFO status
 * @param[in]	base_va Base address of HIF channel register space (virtual)
 * @param[in]	channel_id Channel identifier
 * @retval		TRUE The FIFO is empty
 * @retval		FALSE The FIFO is not emtpy
 */
bool_t
pfe_hif_chnl_cfg_is_tx_bdp_fifo_empty(void *base_va, uint32_t channel_id)
{
	return (0U ==
		hal_read32(base_va + HIF_BDP_CHn_TX_FIFO_CNT(channel_id)));
}

/**
 * @brief		Get HIF channel statistics in text form
 * @details		This is a HW-specific function providing detailed text statistics
 * 				about a HIF channel.
 * @param[in]	base_va 	Base address of channel register space (virtual)
 * @param[in]	channel_id 	Channel identifier
 * @param[in]	buf 		Pointer to the buffer to write to
 * @param[in]	size 		Buffer length
 * @param[in]	verb_level 	Verbosity level number of data written to the buffer (0:less 1:more)
 * @return		Number of bytes written to the buffer
 */
uint32_t
pfe_hif_chnl_cfg_get_text_stat(void *base_va, uint32_t channel_id, char_t *buf,
			       u32 size, uint8_t verb_level)
{
	/*	Fill the buffer with runtime data */
	(void)base_va;
	(void)channel_id;
	(void)buf;
	(void)size;
	(void)verb_level;

	return 0U;
}

/**
 * @brief		Get HIF statistics in text form
 * @details		This is a HW-specific function providing detailed text statistics
 * 				about the HIF block.
 * @param[in]	base_va 	Base address of HIF register space (virtual)
 * @param[in]	buf 		Pointer to the buffer to write to
 * @param[in]	size 		Buffer length
 * @param[in]	verb_level 	Verbosity level
 * @return		Number of bytes written to the buffer
 */
uint32_t
pfe_hif_cfg_get_text_stat(void *base_va, char_t *buf, uint32_t size,
			  uint8_t verb_level)
{
	uint32_t len = 0U;
	uint32_t reg;

#if defined(PFE_CFG_NULL_ARG_CHECK)
	if (unlikely(!base_va)) {
		NXP_LOG_ERROR("NULL argument received\n");
		return 0U;
	}
#endif /* PFE_CFG_NULL_ARG_CHECK */
	/* Debug registers */
	if (verb_level >= 10U) {
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_STATE               : 0x%x\n",
			hal_read32(base_va + HIF_TX_STATE));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_ACTV                : 0x%x\n",
			hal_read32(base_va + HIF_TX_ACTV));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_CURR_CH_NO          : 0x%x\n",
			hal_read32(base_va + HIF_TX_CURR_CH_NO));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_DXR_TX_FIFO_CNT        : 0x%x\n",
			hal_read32(base_va + HIF_DXR_TX_FIFO_CNT));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_CTRL_WORD_FIFO_CNT1 : 0x%x\n",
			hal_read32(base_va + HIF_TX_CTRL_WORD_FIFO_CNT1));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_CTRL_WORD_FIFO_CNT2 : 0x%x\n",
			hal_read32(base_va + HIF_TX_CTRL_WORD_FIFO_CNT2));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_BVALID_FIFO_CNT     : 0x%x\n",
			hal_read32(base_va + HIF_TX_BVALID_FIFO_CNT));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_PKT_CNT1            : 0x%x\n",
			hal_read32(base_va + HIF_TX_PKT_CNT1));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_PKT_CNT2            : 0x%x\n",
			hal_read32(base_va + HIF_TX_PKT_CNT2));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_STATE               : 0x%x\n",
			hal_read32(base_va + HIF_RX_STATE));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_ACTV                : 0x%x\n",
			hal_read32(base_va + HIF_RX_ACTV));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_CURR_CH_NO          : 0x%x\n",
			hal_read32(base_va + HIF_RX_CURR_CH_NO));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_DXR_RX_FIFO_CNT        : 0x%x\n",
			hal_read32(base_va + HIF_DXR_RX_FIFO_CNT));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_CTRL_WORD_FIFO_CNT  : 0x%x\n",
			hal_read32(base_va + HIF_RX_CTRL_WORD_FIFO_CNT));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_BVALID_FIFO_CNT     : 0x%x\n",
			hal_read32(base_va + HIF_RX_BVALID_FIFO_CNT));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_PKT_CNT1            : 0x%x\n",
			hal_read32(base_va + HIF_RX_PKT_CNT1));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_PKT_CNT2            : 0x%x\n",
			hal_read32(base_va + HIF_RX_PKT_CNT2));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_CH0_INT_SRC:        : 0x%x\n",
			hal_read32(base_va + HIF_CH0_INT_SRC));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_BDP_CH0_TX_FIFO_CNT : 0x%x\n",
			hal_read32(base_va + HIF_BDP_CH0_TX_FIFO_CNT));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_DMA_STATUS_0_CH0 : 0x%x\n",
			hal_read32(base_va + HIF_TX_DMA_STATUS_0_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_STATUS_0_CH0     : 0x%x\n",
			hal_read32(base_va + HIF_TX_STATUS_0_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_STATUS_1_CH0     : 0x%x\n",
			hal_read32(base_va + HIF_TX_STATUS_1_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_PKT_CNT0_CH0     : 0x%x\n",
			hal_read32(base_va + HIF_TX_PKT_CNT0_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_PKT_CNT1_CH0     : 0x%x\n",
			hal_read32(base_va + HIF_TX_PKT_CNT1_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_TX_PKT_CNT2_CH0     : 0x%x\n",
			hal_read32(base_va + HIF_TX_PKT_CNT2_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_BDP_CH0_RX_FIFO_CNT : 0x%x\n",
			hal_read32(base_va + HIF_BDP_CH0_RX_FIFO_CNT));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_DMA_STATUS_0_CH0 : 0x%x\n",
			hal_read32(base_va + HIF_RX_DMA_STATUS_0_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_STATUS_0_CH0     : 0x%x\n",
			hal_read32(base_va + HIF_RX_STATUS_0_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_PKT_CNT0_CH0     : 0x%x\n",
			hal_read32(base_va + HIF_RX_PKT_CNT0_CH0));
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"HIF_RX_PKT_CNT1_CH0     : 0x%x\n",
			hal_read32(base_va + HIF_RX_PKT_CNT1_CH0));
	}

	if (verb_level >= 9U) {
		/*	Get version */
		reg = hal_read32(base_va + HIF_VERSION);
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"Revision                  : 0x%x\n",
			(reg >> 24) & 0xff);
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"Version                   : 0x%x\n",
			(reg >> 16) & 0xff);
		len += (uint32_t)oal_util_snprintf(
			buf + len, size - len,
			"ID                        : 0x%x\n", reg & 0xffff);
	}

	reg = hal_read32(base_va + HIF_RX_STATE);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_RX_STATE              : 0x%x\n",
					   reg);
	reg = hal_read32(base_va + HIF_RX_ACTV);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_RX_ACTV               : 0x%x\n",
					   reg);
	reg = hal_read32(base_va + HIF_RX_CURR_CH_NO);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_RX_CURR_CH_NO         : 0x%x\n",
					   reg);
	reg = hal_read32(base_va + HIF_DXR_RX_FIFO_CNT);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_DXR_RX_FIFO_CNT       : 0x%x\n",
					   reg);
	reg = hal_read32(base_va + HIF_RX_CTRL_WORD_FIFO_CNT);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_RX_CTRL_WORD_FIFO_CNT : 0x%x\n",
					   reg);
	reg = hal_read32(base_va + HIF_RX_BVALID_FIFO_CNT);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_RX_BVALID_FIFO_CNT    : 0x%x\n",
					   reg);
	reg = hal_read32(base_va + HIF_RX_BVALID_FIFO_CNT);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_RX_BVALID_FIFO_CNT    : 0x%x\n",
					   reg);
	reg = hal_read32(base_va + HIF_RX_PKT_CNT1);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_RX_PKT_CNT1           : 0x%x\n",
					   reg);
	reg = hal_read32(base_va + HIF_RX_PKT_CNT2);
	len += (uint32_t)oal_util_snprintf(buf + len, size - len,
					   "HIF_RX_PKT_CNT2           : 0x%x\n",
					   reg);

	/*
		reg = hal_read32(base_va + HIF_CTRL_CHn(0));
		len += snprintf(buf + len, size - len, "HIF_CTRL_CH0              : 0x%x\n", reg);
*/

	reg = hal_read32(base_va + HIF_INT_SRC);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_INT_SRC               : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_ERR_INT_SRC);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_ERR_INT_SRC           : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_FIFO_ERR_INT_SRC);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_FIFO_ERR_INT_SRC   : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_RX_FIFO_ERR_INT_SRC);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_RX_FIFO_ERR_INT_SRC   : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_STATE);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_STATE              : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_ACTV);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_ACTV               : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_CURR_CH_NO);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_CURR_CH_NO         : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_DXR_TX_FIFO_CNT);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_DXR_TX_FIFO_CNT       : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_CTRL_WORD_FIFO_CNT1);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_CTRL_WORD_FIFO_CNT1: 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_CTRL_WORD_FIFO_CNT2);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_CTRL_WORD_FIFO_CNT2: 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_BVALID_FIFO_CNT);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_BVALID_FIFO_CNT    : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_PKT_CNT1);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_PKT_CNT1           : 0x%x\n", reg);
	reg = hal_read32(base_va + HIF_TX_PKT_CNT2);
	len += oal_util_snprintf(buf + len, size - len,
				 "HIF_TX_PKT_CNT2           : 0x%x\n", reg);

	dump_hif_channel(base_va, 0U);

	return len;
}

/** @}*/
