# Single Cycle - Multi Cycle - Pipelined CPU

This project is about creating a single-cycle, a multi-cycle and a pipelined cpu using VHDL

The project consists of 5 Phases 
  - <a href="https://github.com/AlexanderStavrop/Single-and-Multi-Cycle-CPU/blob/master/README.md#phase-1](https://github.com/AlexanderStavrop/SC-MC-and-Pipelined-CPU/tree/master/Phase_1)">Phase 1</a>,
    <a href="https://github.com/AlexanderStavrop/Single-and-Multi-Cycle-CPU/blob/master/README.md#phase-2">Phase 2</a>,
    <a href="https://github.com/AlexanderStavrop/Single-and-Multi-Cycle-CPU/blob/master/README.md#phase-3">Phase 3</a> are about the single-cycle cpu
  - Phase 4 is about the Multi-Cycle cpu
  - Phase 5 is about the Pipelined cpu

The Cpu is created based on the instruction set CHARIS
![image](https://user-images.githubusercontent.com/56675566/167747415-19aa0df1-ead7-447a-8ff4-63270c4d6872.png)

## Phase 3
## Phase 4
## Phase 5
