Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 30 16:32:20 2021
| Host         : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file regs_control_sets_placed.rpt
| Design       : regs
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          382 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | register                 | rst_IBUF         |                9 |             32 |
|  clk_IBUF_BUFG | register[11][31]_i_1_n_0 | rst_IBUF         |               12 |             32 |
|  clk_IBUF_BUFG | register[12][31]_i_1_n_0 | rst_IBUF         |               10 |             32 |
|  clk_IBUF_BUFG | register[19][31]_i_1_n_0 | rst_IBUF         |               11 |             32 |
|  clk_IBUF_BUFG | register[14][31]_i_1_n_0 | rst_IBUF         |               11 |             32 |
|  clk_IBUF_BUFG | register[13][31]_i_1_n_0 | rst_IBUF         |                6 |             32 |
|  clk_IBUF_BUFG | register[21][31]_i_1_n_0 | rst_IBUF         |                9 |             32 |
|  clk_IBUF_BUFG | register[15][31]_i_1_n_0 | rst_IBUF         |               15 |             32 |
|  clk_IBUF_BUFG | register[20][31]_i_1_n_0 | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG | register[23][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
|  clk_IBUF_BUFG | register[22][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
|  clk_IBUF_BUFG | register[24][31]_i_1_n_0 | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG | register[25][31]_i_1_n_0 | rst_IBUF         |               13 |             32 |
|  clk_IBUF_BUFG | register[26][31]_i_1_n_0 | rst_IBUF         |               13 |             32 |
|  clk_IBUF_BUFG | register[10][31]_i_1_n_0 | rst_IBUF         |                6 |             32 |
|  clk_IBUF_BUFG | register[17][31]_i_1_n_0 | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG | register[16][31]_i_1_n_0 | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG | register[18][31]_i_1_n_0 | rst_IBUF         |                9 |             32 |
|  clk_IBUF_BUFG | register[27][31]_i_1_n_0 | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG | register[3][31]_i_1_n_0  | rst_IBUF         |               11 |             32 |
|  clk_IBUF_BUFG | register[31][31]_i_1_n_0 | rst_IBUF         |               22 |             32 |
|  clk_IBUF_BUFG | register[4][31]_i_1_n_0  | rst_IBUF         |                9 |             32 |
|  clk_IBUF_BUFG | register[9][31]_i_1_n_0  | rst_IBUF         |               20 |             32 |
|  clk_IBUF_BUFG | register[29][31]_i_1_n_0 | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG | register[2][31]_i_1_n_0  | rst_IBUF         |                5 |             32 |
|  clk_IBUF_BUFG | register[5][31]_i_1_n_0  | rst_IBUF         |               14 |             32 |
|  clk_IBUF_BUFG | register[30][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
|  clk_IBUF_BUFG | register[6][31]_i_1_n_0  | rst_IBUF         |               20 |             32 |
|  clk_IBUF_BUFG | register[7][31]_i_1_n_0  | rst_IBUF         |               21 |             32 |
|  clk_IBUF_BUFG | register[28][31]_i_1_n_0 | rst_IBUF         |               12 |             32 |
|  clk_IBUF_BUFG | register[8][31]_i_1_n_0  | rst_IBUF         |               19 |             32 |
+----------------+--------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                    31 |
+--------+-----------------------+


