Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Aug 09 18:06:10 2021
| Host         : RHIT-R90XZ2Q6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Stopwatch2021summerNexysA7_control_sets_placed.rpt
| Design       : Stopwatch2021summerNexysA7
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |            9 |
| No           | Yes                   | No                     |              85 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------+------------------------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal        |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------+-----------------------------+------------------------------------------+------------------+----------------+
|  Clock_IBUF_BUFG | Controller/E[0]             | Reset_IBUF                               |                1 |              4 |
|  Clock_IBUF_BUFG | Controller/Q_reg[3][0]      | Reset_IBUF                               |                1 |              4 |
|  Clock_IBUF_BUFG | Digit0Counter/E[0]          | Reset_IBUF                               |                2 |              4 |
|  Clock_IBUF_BUFG | Digit0Counter/Q_reg[3]_0[0] | Reset_IBUF                               |                1 |              4 |
|  Clock_IBUF_BUFG |                             | Controller/ControlInput/Timer/ClearTimer |                6 |             27 |
|  Clock_IBUF_BUFG |                             | Reset_IBUF                               |               28 |             83 |
+------------------+-----------------------------+------------------------------------------+------------------+----------------+


