5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd nested_block3.vcd -o nested_block3.cdd -v nested_block3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" nested_block3.v 1 36 1
2 1 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 3 870004 1 0 0 0 1 17 0 1 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" nested_block3.v 0 7 1
2 2 6 10004 1 3b 5002 0 0 1 18 0 1 0 0 0 0 foo
4 2 11 0 0
3 1 main.$u1 "main.$u1" nested_block3.v 0 16 1
3 3 main.foo "main.foo" nested_block3.v 18 26 1
2 3 20 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo_block
1 a 19 870006 1 0 0 0 1 17 0 1 0 0 0
4 3 11 0 0
3 1 main.foo.foo_block "main.foo.foo_block" nested_block3.v 20 25 1
2 4 22 8000b 1 0 21004 0 0 1 16 0 0
2 5 22 40004 0 1 1410 0 0 1 1 b
2 6 22 4000b 1 37 16 4 5
2 7 23 8000b 1 0 21008 0 0 1 16 1 0
2 8 23 40004 0 1 1410 0 0 1 1 a
2 9 23 4000b 1 37 1a 7 8
2 10 24 40007 1 3b 5002 0 0 1 18 0 1 0 0 0 0 bar
1 b 21 870008 1 0 0 0 1 17 0 1 0 0 0
4 10 0 0 0
4 9 0 10 10
4 6 11 9 9
3 3 main.bar "main.bar" nested_block3.v 28 34 1
2 11 29 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 bar_block
4 11 11 0 0
3 1 main.bar.bar_block "main.bar.bar_block" nested_block3.v 29 33 1
2 12 30 8000b 1 0 21004 0 0 1 16 0 0
2 13 30 40004 0 1 1410 0 0 1 1 a
2 14 30 4000b 1 37 16 12 13
2 15 31 50006 1 0 1008 0 0 32 48 a 0
2 16 31 40006 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 32 8000b 1 0 21008 0 0 1 16 1 0
2 18 32 40004 0 1 1410 0 0 1 1 a
2 19 32 4000b 1 37 1a 17 18
4 19 0 0 0
4 16 0 19 0
4 14 11 16 16
