// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Block_codeRepl8_proc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        scale_address0,
        scale_ce0,
        scale_q0,
        scale_address1,
        scale_ce1,
        scale_q1,
        tmp1_out_din,
        tmp1_out_full_n,
        tmp1_out_write,
        tmp2_out_din,
        tmp2_out_full_n,
        tmp2_out_write,
        tmp3_out_out_din,
        tmp3_out_out_full_n,
        tmp3_out_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [1:0] scale_address0;
output   scale_ce0;
input  [31:0] scale_q0;
output  [1:0] scale_address1;
output   scale_ce1;
input  [31:0] scale_q1;
output  [31:0] tmp1_out_din;
input   tmp1_out_full_n;
output   tmp1_out_write;
output  [31:0] tmp2_out_din;
input   tmp2_out_full_n;
output   tmp2_out_write;
output  [31:0] tmp3_out_out_din;
input   tmp3_out_out_full_n;
output   tmp3_out_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg[1:0] scale_address0;
reg scale_ce0;
reg scale_ce1;
reg tmp1_out_write;
reg tmp2_out_write;
reg tmp3_out_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    tmp1_out_blk_n;
wire    ap_CS_fsm_state3;
reg    tmp2_out_blk_n;
reg    tmp3_out_out_blk_n;
reg    ap_block_state1;
reg   [31:0] tmp1_reg_126;
wire    ap_CS_fsm_state2;
reg    ap_block_state3;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((tmp3_out_out_full_n == 1'b0) | (tmp2_out_full_n == 1'b0) | (tmp1_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp1_reg_126 <= scale_q0;
    end
end

always @ (*) begin
    if ((~((tmp3_out_out_full_n == 1'b0) | (tmp2_out_full_n == 1'b0) | (tmp1_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((tmp3_out_out_full_n == 1'b0) | (tmp2_out_full_n == 1'b0) | (tmp1_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        scale_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        scale_address0 = 64'd0;
    end else begin
        scale_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        scale_ce0 = 1'b1;
    end else begin
        scale_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        scale_ce1 = 1'b1;
    end else begin
        scale_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp1_out_blk_n = tmp1_out_full_n;
    end else begin
        tmp1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((tmp3_out_out_full_n == 1'b0) | (tmp2_out_full_n == 1'b0) | (tmp1_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp1_out_write = 1'b1;
    end else begin
        tmp1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp2_out_blk_n = tmp2_out_full_n;
    end else begin
        tmp2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((tmp3_out_out_full_n == 1'b0) | (tmp2_out_full_n == 1'b0) | (tmp1_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp2_out_write = 1'b1;
    end else begin
        tmp2_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp3_out_out_blk_n = tmp3_out_out_full_n;
    end else begin
        tmp3_out_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((tmp3_out_out_full_n == 1'b0) | (tmp2_out_full_n == 1'b0) | (tmp1_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp3_out_out_write = 1'b1;
    end else begin
        tmp3_out_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if ((~((tmp3_out_out_full_n == 1'b0) | (tmp2_out_full_n == 1'b0) | (tmp1_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = ((tmp3_out_out_full_n == 1'b0) | (tmp2_out_full_n == 1'b0) | (tmp1_out_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign scale_address1 = 64'd2;

assign start_out = real_start;

assign tmp1_out_din = tmp1_reg_126;

assign tmp2_out_din = scale_q0;

assign tmp3_out_out_din = scale_q1;

endmodule //Block_codeRepl8_proc
