# risc_cpu
Simulated and implemented a RISC CPU on a Cyclone V, including ALU, control unit, bus system, registers and custom ISA, memory and I/O.


