{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:KlAtU1dfN6UC", "title": "Implementation of scalable power and area efficient high-throughput Viterbi decoders", "published_by": "IEEE Journal of Solid-State Circuits 37 (7), 941-948, 2002", "authors": ["T Gemmeke", "M Gansen", "TG Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7445946304258524849", "cited_by": 63.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:Zph67rFs4hoC", "title": "A parametrizable low-power high-throughput turbo-decoder", "published_by": "Proceedings.(ICASSP'05). IEEE International Conference on Acoustics, Speech\u00a0\u2026, 2005", "authors": ["G Prescher", "T Gemmeke", "TG Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15637163175604207153", "cited_by": 50.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:9ZlFYXVOiuMC", "title": "Reliable and energy-efficient 1MHz 0.4 V dynamically reconfigurable SoC for ExG applications in 40nm LP CMOS", "published_by": "2013 IEEE International Solid-State Circuits Conference Digest of Technical\u00a0\u2026, 2013", "authors": ["M Konijnenburg", "Y Cho", "M Ashouei", "T Gemmeke", "C Kim", "J Hulzink", "J Stuyt", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14648770009626702727", "cited_by": 46.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:ULOm3_A8WrAC", "title": "Design optimization of low-power high-performance DSP building blocks", "published_by": "IEEE Journal of Solid-State Circuits 39 (7), 1131-1139, 2004", "authors": ["T Gemmeke", "M Gansen", "HJ Stockmanns", "TG Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7725117576772458136", "cited_by": 34.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:hC7cP41nSMkC", "title": "10.6 A 0.74 V 200\u03bcW multi-standard transceiver digital baseband in 40nm LP-CMOS for 2.4 GHz Bluetooth Smart/ZigBee/IEEE 802.15. 6 personal area networks", "published_by": "2014 IEEE International Solid-State Circuits Conference Digest of Technical\u00a0\u2026, 2014", "authors": ["C Bachmann", "GJ Van Schaik", "B Busze", "M Konijnenburg", "Y Zhang", "J Stuyt", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10310870864443852134", "cited_by": 26.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:ZeXyd9-uunAC", "title": "Method and apparatus for monitoring timing of critical paths", "published_by": "US Patent 8,860,502, 2014", "authors": ["T Gemmeke", "M Konijnenburg"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14027971874283533985", "cited_by": 21.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:isC4tDSrTZIC", "title": "A cortex-M3 based MCU featuring AVS with 34nW static power, 15.3 pJ/inst. active energy, and 16% power variation across process and temperature", "published_by": "ESSCIRC 2018-IEEE 44th European Solid State Circuits Conference (ESSCIRC\u00a0\u2026, 2018", "authors": ["R Salvador", "A Sanchez", "X Fan", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9722053349125887214", "cited_by": 20.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:k_IJM867U9cC", "title": "Synthesizable memory arrays based on logic gates for subthreshold operation in IoT", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 66 (3), 941-954, 2018", "authors": ["X Fan", "J Stuijt", "B Liu", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10175480955025007996", "cited_by": 19.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:IjCSPb-OGe4C", "title": "Method and system for verifying the equivalence of digital circuits", "published_by": "US Patent 7,890,901, 2011", "authors": ["T Gemmeke", "J Leenstra", "N Maeding", "H Mony"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4812864993430280103", "cited_by": 19.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:ZHo1McVdvXMC", "title": "Low-cost DNN hardware accelerator for wearable, high-quality cardiac arrythmia detection", "published_by": "2020 IEEE 31st International Conference on Application-specific Systems\u00a0\u2026, 2020", "authors": ["J Loh", "J Wen", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12604663054590180210", "cited_by": 18.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:rO6llkc54NcC", "title": "Efficiency versus accuracy: a review of design techniques for DNN hardware accelerators", "published_by": "IEEE Access 9, 9785-9799, 2021", "authors": ["C Latotzke", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8158640019112469339", "cited_by": 15.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:qUcmZB5y_30C", "title": "Resolving the Memory Bottleneck for Single Supply Near-Threshold Computing", "published_by": "Proceedings of the IEEE/ACM 2014 Design Automation and Test in Europe (DATE\u00a0\u2026, 2014", "authors": ["T Gemmeke", "J Stuijt", "MMS Aly", "P Raghavan", "D Atienza Alonso", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9152207523839202715", "cited_by": 15.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:_FxGoFyzp5QC", "title": "Permute unit and method to operate a permute unit", "published_by": "US Patent 8,312,069, 2012", "authors": ["T Gemmeke", "J Leenstra", "D Wendel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=680621327880882481", "cited_by": 15.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:mVmsd5A6BfQC", "title": "Cell libraries for robust low-voltage operation in nanometer technologies", "published_by": "Solid-state electronics 84, 132-141, 2013", "authors": ["T Gemmeke", "M Ashouei", "B Liu", "M Meixner", "TG Noll", "H de Groot"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14537631008893609559", "cited_by": 13.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:u5HHmVD_uO8C", "title": "Formally deriving a minimal clock-gating scheme", "published_by": "US Patent 7,849,428, 2010", "authors": ["H Barowski", "JA Butts", "T Gemmeke", "N Maeding", "V Paruthi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=843586145004729824", "cited_by": 13.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:u_35RYKgDlwC", "title": "From quantitative analysis to synthesis of efficient binary neural networks", "published_by": "2020 19th IEEE International Conference on Machine Learning and Applications\u00a0\u2026, 2020", "authors": ["T Stadtmann", "C Latotzke", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1971215662250257686", "cited_by": 11.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:4JMBOYKVnBMC", "title": "Classification of resilience techniques against functional errors at higher abstraction layers of digital systems", "published_by": "ACM Computing Surveys (CSUR) 50 (4), 1-38, 2017", "authors": ["G Psychou", "D Rodopoulos", "MM Sabry", "T Gemmeke", "D Atienza", "TG Noll", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2300819288166793596", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:0EnyYjriUFMC", "title": "Semiconductor chip with a plurality of scannable storage elements and a method for scanning storage elements on a semiconductor chip", "published_by": "US Patent 7,996,738, 2011", "authors": ["T Gemmeke", "C Jaeschke", "J Kuenzer", "C Lichtenau", "T Pflueger", "J Preiss"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14189307633290395270", "cited_by": 10.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:4DMP91E08xMC", "title": "Variability aware cell library optimization for reliable sub-threshold operation", "published_by": "2012 Proceedings of the European Solid-State Device Research Conference\u00a0\u2026, 2012", "authors": ["T Gemmeke", "M Ashouei"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10980904702316216538", "cited_by": 9.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&citation_for_view=5M6XWXkAAAAJ:4OULZ7Gr8RgC", "title": "Review of manufacturing process defects and their effects on memristive devices", "published_by": "Journal of electronic testing 37, 427-437, 2021", "authors": ["LMB Poehls", "MCR Fieback", "S Hoffmann-Eifert", "T Copetti", "E Brum", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16251772193152326480", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:eQOLeE2rZwMC", "title": "Method and system for data dependent performance increment and power reduction", "published_by": "US Patent 7,502,918, 2009", "authors": ["H Barowski", "T Gemmeke", "T Niggemeier", "T Pflueger"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6530244859387638038", "cited_by": 8.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:YOwf2qJgpHMC", "title": "Analysis of reconfigurable and heterogeneous architectures in the communication domain", "published_by": "ICCSC'02. 1st IEEE International Conference on Circuits and Systems for\u00a0\u2026, 2002", "authors": ["HT Feldkamper", "T Gemmeke", "H Blume", "TG Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=358288339096689537", "cited_by": 8.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:_kc_bZDykSQC", "title": "Scalable, power and area efficient high throughput Viterbi decoder implementations", "published_by": "Proceedings of the 27th European Solid-State Circuits Conference, 474-477, 2001", "authors": ["T Gemmeke", "VS Gierenz", "TG Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8594885630016962767", "cited_by": 8.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:u-x6o8ySG0sC", "title": "Reducing register file leakage current within a processor", "published_by": "US Patent 7,509,511, 2009", "authors": ["HS Barowski", "T Gemmeke", "J Leenstra", "T Niggemeier"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11991241804044968225", "cited_by": 7.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:YsMSGLbcyi4C", "title": "Circuit Arrangement and Method to Reduce Leakage Power and to Increase the Performance of a Circuit", "published_by": "US Patent App. 11/553,037, 2007", "authors": ["H Barowski", "S Ehrenreich", "T Gemmeke", "J Leenstra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17416364402526789861", "cited_by": 7.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:b0M2c_1WBrUC", "title": "All-digital time-domain compute-in-memory engine for binary neural networks with 1.05 POPS/W energy efficiency", "published_by": "ESSCIRC 2022-IEEE 48th European Solid State Circuits Conference (ESSCIRC\u00a0\u2026, 2022", "authors": ["J Lou", "C Lanius", "F Freye", "T Stadtmann", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6217319559214012945", "cited_by": 6.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:3s1wT3WcHBgC", "title": "Approximation of transcendental functions with guaranteed algorithmic QoS by multilayer Pareto optimization", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 (12\u00a0\u2026, 2020", "authors": ["X Fan", "S Zhang", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18099903437061809197", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:HDshCWvjkbEC", "title": "Memories for NTC", "published_by": "Near Threshold Computing: Technology, Methods and Applications, 75-100, 2016", "authors": ["T Gemmeke", "MM Sabry", "J Stuijt", "P Schuddinck", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15036499098476845355", "cited_by": 6.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:9yKSN-GCB0IC", "title": "System and method for scanning sequential logic elements", "published_by": "US Patent 7,913,132, 2011", "authors": ["T Gemmeke", "D Wendel", "H Wetter", "J Leenstra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=163122781461776789", "cited_by": 6.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:cFHS6HbyZ2cC", "title": "Validating a dft strategy\u2019s detection capability regarding emerging faults in rrams", "published_by": "2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration\u00a0\u2026, 2021", "authors": ["TS Copetti", "T Gemmeke", "LMB Poehls"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4484189673299734973", "cited_by": 5.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:fPk4N6BV_jEC", "title": "Compiling All-Digital-Embedded Content Addressable Memories on Chip for Edge Application", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2021", "authors": ["X Fan", "N Meyer", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1079818776822970696", "cited_by": 5.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:zA6iFVUQeVQC", "title": "Communication architecture enabling 100x accelerated simulation of biological neural networks", "published_by": "Proceedings of the Workshop on System-Level Interconnect: Problems and\u00a0\u2026, 2020", "authors": ["K Kauth", "T Stadtmann", "R Brandhofer", "V Sobhani", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13119400586203674334", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:JV2RwH3_ST0C", "title": "Content-addressable memory-overview and outlook of an enabler for modern day applications", "published_by": "ANALOG 2018; 16th GMM/ITG-Symposium, 1-6, 2018", "authors": ["X Fan", "A Ghonem", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5033680181789965292", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:RHpTSmoSYBkC", "title": "Re-addressing SRAM design and measurement for sub-threshold operation in view of classic 6T vs. standard cell based implementations", "published_by": "2017 18th International Symposium on Quality Electronic Design (ISQED), 65-70, 2017", "authors": ["X Fan", "J Stuijt", "R Wang", "B Liu", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17764893752435480669", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:Tyk-4Ss8FVUC", "title": "Method and apparatus for performing equivalence checking on circuit designs having differing clocking and latching schemes", "published_by": "US Patent 7,624,363, 2009", "authors": ["JR Baumgartner", "T Gemmeke", "N Maeding", "KO Weber"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5077485254664837040", "cited_by": 5.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:zYLM7Y9cAGgC", "title": "Method to Reduce Leakage Within a Sequential Network and Latch Circuit", "published_by": "US Patent App. 11/566,462, 2007", "authors": ["H Barowski", "T Gemmeke", "C Jacobi", "M Pflanz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=371784975220571158", "cited_by": 5.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:pyW8ca7W8N0C", "title": "Design of High-Throughput Mixed-Precision CNN Accelerators on FPGA", "published_by": "2022 32nd International Conference on Field-Programmable Logic and\u00a0\u2026, 2022", "authors": ["C Latotzke", "T Ciesielski", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13453188321881202145", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:D03iK_w7-QYC", "title": "Discrete steps towards approximate computing", "published_by": "2022 23rd International Symposium on Quality Electronic Design (ISQED), 1-6, 2022", "authors": ["M Gansen", "J Lou", "F Freye", "T Gemmeke", "F Merchant", "A Zeyer", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1000098668779051771", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:mB3voiENLucC", "title": "Memory control system for a non-volatile memory and control method", "published_by": "US Patent 9,477,419, 2016", "authors": ["T Gemmeke", "J Penders", "C Agell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8526550104953046149", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:-f6ydRqryjwC", "title": "Sub-threshold custom standard cell library validation", "published_by": "Fifteenth International Symposium on Quality Electronic Design, 257-262, 2014", "authors": ["B Liu", "M Ashouei", "T Gemmeke", "JP de Gyvez"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1206668586169159689", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:WF5omc3nYNoC", "title": "Design structure to reduce power consumption within a clock gated synchronous circuit and clock gated synchronous circuit", "published_by": "US Patent 7,735,038, 2010", "authors": ["T Gemmeke", "J Leenstra", "J Preiss"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6627373176904913714", "cited_by": 4.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:xtRiw3GOFMkC", "title": "Multi-Function CIM Array for Genome Alignment Applications built with Fully Digital Flow", "published_by": "2022 IEEE Nordic Circuits and Systems Conference (NorCAS), 1-7, 2022", "authors": ["C Lanius", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2852288163910479240", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:TQgYirikUcIC", "title": "Circuit and method for detection and compensation of transistor mismatch", "published_by": "US Patent 9,425,795, 2016", "authors": ["M Ashouei", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13729637832030141353", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:Wp0gIr-vW9MC", "title": "Noise margin based library optimization considering variability in sub-threshold", "published_by": "Integrated Circuit and System Design. Power and Timing Modeling\u00a0\u2026, 2013", "authors": ["T Gemmeke", "M Ashouei", "TG Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=861804536569374241", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:3fE2CSJIrl8C", "title": "Method to reduce power consumption within a clock gated synchronous circuit and clock gated synchronous circuit", "published_by": "US Patent 7,639,046, 2009", "authors": ["T Gemmeke", "J Leenstra", "J Preiss"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17998807335649014375", "cited_by": 3.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:Tiz5es2fbqcC", "title": "Automatic Generation of Structured Macros Using Standard Cells\u2012Application to CIM", "published_by": "2023 IEEE/ACM International Symposium on Low Power Electronics and Design\u00a0\u2026, 2023", "authors": ["C Lanius", "J Lou", "J Loh", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11543411684209459648", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:KxtntwgDAa4C", "title": "Scalable Time-Domain Compute-in-Memory BNN Engine with 2.06 POPS/W Energy Efficiency for Edge-AI Devices", "published_by": "Proceedings of the Great Lakes Symposium on VLSI 2023, 665-670, 2023", "authors": ["J Lou", "F Freye", "C Lanius", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7022067571253001287", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:abG-DnoFyZgC", "title": "Memristive Devices for Time Domain Compute-in-Memory", "published_by": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 8\u00a0\u2026, 2022", "authors": ["F Freye", "J Lou", "C Bengel", "S Menzel", "S Wiefels", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4799282862845344591", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:bFI3QPDXJZMC", "title": "Deadlock-freedom in computational neuroscience simulators", "published_by": "IEEE Design & Test 39 (6), 70-78, 2022", "authors": ["V Sobhani", "K Kauth", "T Stadtmann", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13333459119680077191", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:maZDTaKrznsC", "title": "Physical modeling of bitcell stability in subthreshold SRAMs for leakage\u2013area optimization under PVT variations", "published_by": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018", "authors": ["X Fan", "R Wang", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10292470505081688338", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:e5wmG9Sq2KIC", "title": "PHIDIAS: ultra-low-power holistic design for smart bio-signals computing platforms", "published_by": "Proceedings of the ACM International Conference on Computing Frontiers, 309-314, 2016", "authors": ["D Bortolotti", "A Bartolini", "L Benini", "VR Pamula", "N Van Helleputte", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9658862581457701955", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:hFOr9nPyWt4C", "title": "On the use of analytical techniques for reliability analysis in presence of hardware-induced errors", "published_by": "2015 IEEE 13th International Conference on Industrial Informatics (INDIN\u00a0\u2026, 2015", "authors": ["G Psychou", "T Gemmeke", "TG Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12391687098673141403", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:L8Ckcad2t8MC", "title": "In-situ performance monitor employing threshold based notifications (TheBaN)", "published_by": "2013 Proceedings of the ESSCIRC (ESSCIRC), 271-274, 2013", "authors": ["T Gemmeke", "M Konijnenburg", "C Bachmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4736273350765520100", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:4TOpqqG69KYC", "title": "A physically oriented model to quantify the dynamic noise margin [on-chip noise]", "published_by": "Proceedings of the 30th European Solid-State Circuits Conference, 467-470, 2004", "authors": ["T Gemmeke", "TG Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3759288453799269182", "cited_by": 2.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:r0BpntZqJG4C", "title": "Platform Specific Turbo Decoder Implementations", "published_by": "Proceedings of the DSP Design Workshop, 2003", "authors": ["H Blume", "T Gemmeke", "T Noll"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14511821177460433804", "cited_by": 2.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:738O_yMBCRsC", "title": "A 22-nm 1,287-MOPS/W Structured Data-Path Array for Binary Ring-LWE PQC", "published_by": "ESSCIRC 2023-IEEE 49th European Solid State Circuits Conference (ESSCIRC\u00a0\u2026, 2023", "authors": ["S Zhang", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9952349383031215248", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:SP6oXDckpogC", "title": "Toolflow for the algorithm-hardware co-design of memristive ANN accelerators", "published_by": "Memories-Materials, Devices, Circuits and Systems, 100066, 2023", "authors": ["M Wabnitz", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5057510004380682589", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:p2g8aNsByqUC", "title": "From neuromorphic to neurohybrid: transition from the emulation to the integration of neuronal networks", "published_by": "Neuromorphic Computing and Engineering 3 (2), 023002, 2023", "authors": ["U Bruno", "A Mariano", "D Rana", "T Gemmeke", "S Musall", "F Santoro"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17175773968988480093", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:nb7KW1ujOQ8C", "title": "neuroAIx-Framework: design of future neuroscience simulation systems exhibiting execution of the cortical microcircuit model 20\u00d7 faster than biological real-time", "published_by": "Frontiers in Computational Neuroscience 17, 1144143, 2023", "authors": ["K Kauth", "T Stadtmann", "V Sobhani", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15911318484958354101", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:EUQCXRtRnyEC", "title": "Post-Training Quantization for Energy Efficient Realization of Deep Neural Networks", "published_by": "2022 21st IEEE International Conference on Machine Learning and Applications\u00a0\u2026, 2022", "authors": ["C Latotzke", "B Balim", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7772727106841984244", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:CHSYGLWDkRkC", "title": "Exploring an on-chip sensor to detect unique faults in RRAMs", "published_by": "2022 IEEE 23rd Latin American Test Symposium (LATS), 1-6, 2022", "authors": ["TS Copetti", "M Nilovic", "M Fieback", "T Gemmeke", "S Hamdioui", "LMB Poehls"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2626726681567198982", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:f2IySw72cVMC", "title": "secRTK-A Jamming Resistant RTK-Receiver: Prototype Architecture and Results of First Measurement Campaigns", "published_by": "2022 10th Workshop on Satellite Navigation Technology (NAVITEC), 1-8, 2022", "authors": ["GC Kappen", "S Zhang", "S Liu", "M Biermann", "T Gemmeke", "D Borgmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=592259165434411234", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:yD5IFk8b50cC", "title": "Efficient ASIC Architectures for Low Latency Niederreiter Decryption", "published_by": "Cryptology ePrint Archive, 2022", "authors": ["D Fallnich", "S Zhang", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13996992657146453890", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:dfsIfKJdRG4C", "title": "Cascaded Classifier for Pareto-Optimal Accuracy-Cost Trade-Off Using off-the-Shelf ANNs", "published_by": "International Conference on Machine Learning, Optimization, and Data Science\u00a0\u2026, 2021", "authors": ["C Latotzke", "J Loh", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17137316839480659564", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:iH-uZ7U-co4C", "title": "Towards SRAM leakage power minimization by aggressive standby voltage scaling\u2014Experiments on 40nm test chips", "published_by": "2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2017", "authors": ["X Fan", "J Stuijt", "T Gemmeke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11719364531206382992", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:u9iWguZQMMsC", "title": "Fully Digital, Standard-Cell-Based Multifunction Compute-in-Memory Arrays for Genome Sequencing", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023", "authors": ["C Lanius", "T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:XiSMed-E-HIC", "title": "Hardware Trojans in fdSOI", "published_by": "2023 IEEE/ACM International Symposium on Low Power Electronics and Design\u00a0\u2026, 2023", "authors": ["C Lanius", "F Freye", "S Zhang", "T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:OU6Ihb5iCvQC", "title": "A Digital Twin Network for Computational Neuroscience Simulators: Exploring Network Architectures for Acceleration of Biological Neural Network Simulations", "published_by": "2023 IEEE 24th International Symposium on a World of Wireless, Mobile and\u00a0\u2026, 2023", "authors": ["V Sobhani", "K Kauth", "T Stadtmann", "T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:uWQEDVKXjbEC", "title": "FPGA-based Acceleration of Lidar Point Cloud Processing and Detection on the Edge", "published_by": "2023 IEEE Intelligent Vehicles Symposium (IV), 1-8, 2023", "authors": ["C Latotzke", "A Kloeker", "S Schoening", "F Kemper", "M Slimi", "L Eckstein", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:dshw04ExmUIC", "title": "Lossless Sparse Temporal Coding for SNN-based Classification of Time-Continuous Signals", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["J Loh", "T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:UxriW0iASnsC", "title": "Evaluating a New RRAM Manufacturing Test Strategy", "published_by": "2023 IEEE 24th Latin American Test Symposium (LATS), 1-6, 2023", "authors": ["TS Copetti", "A Castelnuovo", "T Gemmeke", "LMB Poehls"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:1sJd4Hv_s6UC", "title": "Sensor integrating plain bearings: design of an energy-autonomous, temperature-based condition monitoring system", "published_by": "Forschung im Ingenieurwesen 87 (1), 441-452, 2023", "authors": ["T Baszenski", "K Kauth", "KH Kratz", "F Guti\u00e9rrez Guzm\u00e1n", "G Jacobs", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:WbkHhVStYXYC", "title": "Harnessing stochasticity and negative differential resistance for unconventional computation", "published_by": "Lehrstuhl f\u00fcr Werkstoffe der Elektrotechnik II und Institut f\u00fcr Werkstoffe\u00a0\u2026, 2023", "authors": ["TA Hennen", "R Waser", "T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:NhqRSupF_l8C", "title": "Dataflow Optimizations in a Sub-uW Data-Driven TCN Accelerator for Continuous ECG Monitoring", "published_by": "2022 IEEE Nordic Circuits and Systems Conference (NorCAS), 1-7, 2022", "authors": ["J Loh", "T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:a0OBvERweLwC", "title": "NEUROTEC I: Neuro-inspired Artificial Intelligence Technologies for the Electronics of the Future", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 957-962, 2022", "authors": ["M Galicia", "S Menzel", "F Merchant", "M M\u00fcller", "HY Chen", "QT Zhao", "F C\u00fcppers", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:_xSYboBqXhAC", "title": "A DfT Strategy for Detecting Emerging Faults in RRAMs", "published_by": "IFIP/IEEE International Conference on Very Large Scale Integration-System on\u00a0\u2026, 2021", "authors": ["TS Copetti", "T Gemmeke", "LMB Poehls"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:HoB7MX3m0LUC", "title": "Introduction to the Special Issue on the 2019 IEEE European Solid-State Circuits Conference (ESSCIRC)", "published_by": "IEEE Solid-State Circuits Letters 2 (9), 61-62, 2019", "authors": ["P Lu", "J Anders", "G Gielen", "E Klumperink", "F Tavernier", "R Henderson", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:g5m5HwL7SMYC", "title": "Accurate power estimation of deep-submicron VLSI circuits considering delay effects and glitches", "published_by": "Dissertation, Rheinisch-Westf\u00e4lische Technische Hochschule Aachen, 2019, 2019", "authors": ["M Meixner"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:M05iB0D1s5AC", "title": "Real-Time SDR-Based ISM-Multiantenna Receiver for DoA-Applications", "published_by": "11th International Conference on Advances in Circuits, Electronics and Micro\u00a0\u2026, 2018", "authors": ["J Buttgereit", "E Volpert", "H Hartmann", "D Fischer", "GC Kappen", "T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:bEWYMUwI8FkC", "title": "Computer-implemented method for generating an advanced-on-chip-variation table of a cell and a non-transitory computer readable medium for doing the same", "published_by": "US Patent App. 15/835,214, 2018", "authors": ["B Liu", "T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:ldfaerwXgEUC", "title": "Stochastic Approaches for Speeding-Up the Analysis of the Propagation of Hardware-Induced Errors and Characterization of System-Level Mitigation Schemes in Digital\u00a0\u2026", "published_by": "Dissertation, Rheinisch-Westf\u00e4lische Technische Hochschule Aachen, 2017, 2017", "authors": ["G Psychou"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:_Qo2XoVZTnwC", "title": "A framework for analyzing the propagation of hardware-induced errors in non-recursive LTI blocks with finite wordlength effects", "published_by": "2016 26th International Workshop on Power and Timing Modeling, Optimization\u00a0\u2026, 2016", "authors": ["G Psychou", "T Gemmeke", "TG Noll"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:R3hNpaxXUhUC", "title": "Process Skew Resilient Digital CMOS Circuit", "published_by": "US Patent App. 14/959,518, 2016", "authors": ["T Gemmeke"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:dhFuZR0502QC", "title": "Binary logic unit and method to operate a binary logic unit", "published_by": "US Patent 8,756,263, 2014", "authors": ["T Gemmeke", "J Preiss"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:d1gkVwhDpl0C", "title": "Binary logic unit and method to operate a binary logic unit", "published_by": "US Patent 8,452,824, 2013", "authors": ["T Gemmeke", "J Preiss"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:UeHWp8X0CEIC", "title": "Electronic computing circuit for operand width reduction for a modulo adder followed by saturation concurrent message processing", "published_by": "US Patent 8,370,409, 2013", "authors": ["T Gemmeke", "N Maeding", "J Preiss"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:kNdYIx-mwKoC", "title": "Instruction set architecture with instruction characteristic bit indicating a result is not of architectural importance", "published_by": "US Patent 8,266,411, 2012", "authors": ["T Gemmeke", "M Kaltenbach", "N Maeding"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:LkGwnXOMwfcC", "title": "Method of operand width reduction to enable usage of narrower saturation adder", "published_by": "US Patent 7,962,538, 2011", "authors": ["T Gemmeke", "J Leenstra", "N Maeding", "K Schelm"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:2osOgNQ5qMEC", "title": "Circuit design methodology to reduce leakage power", "published_by": "US Patent 7,795,914, 2010", "authors": ["T Gemmeke", "F Schroeder", "S Bonsels", "D Wendel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:Y0pCki6q_DkC", "title": "Multi-cycle register file bypass", "published_by": "US Patent App. 12/058,043, 2009", "authors": ["H Barowski", "T Gemmeke", "N Maeding", "T Niggemeier"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:UebtZRa9Y70C", "title": "Efficiency of Low Power Circuit Techniques in a 65 nm SOI-Process", "published_by": "Journal of Low Power Electronics 3 (1), 54-59, 2007", "authors": ["J Fenkes", "T Gemmeke", "J Leenstra"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:TFP_iSt0sucC", "title": "Physically oriented optimization and analysis of hard-macros for digital signal processing; Physikalisch orientierte Optimierung und Analyse von Hardmakros fuer die digitale\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:M3ejUd6NZC8C", "title": "A physically oriented model to quantify the noise-on-delay effect", "published_by": "International Workshop on Power and Timing Modeling, Optimization and\u00a0\u2026, 2004", "authors": ["T Gemmeke", "TG Noll"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:qxL8FJ1GzNcC", "title": "Optimization of device dimensions for high-performance low-power architecture blocks", "published_by": "ESSCIRC 2004-29th European Solid-State Circuits Conference (IEEE Cat. No\u00a0\u2026, 2003", "authors": ["T Gemmeke", "M Gansen", "TG Noll", "H Stockmanns"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:P5F9QuxV20EC", "title": "2022 32nd International Conference on Field-Programmable Logic and Applications (FPL)| 978-1-6654-7390-3/22/$31.00\u00a9 2022 IEEE| DOI: 10.1109/FPL57034. 2022.00081", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:pqnbT2bcN3wC", "title": "SPECIAL ISSUE ON THE 2019 IEEE EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:ufrVoPGSRksC", "title": "Related US Applications", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=5M6XWXkAAAAJ&cstart=20&pagesize=80&citation_for_view=5M6XWXkAAAAJ:W7OEmFMy1HYC", "title": "Description: BACKGROUND OF THE INVENTION", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["594", "13", "18"], "Since 2018": ["270", "9", "8"]}, "chart": {"2002": 5, "2003": 8, "2004": 13, "2005": 15, "2006": 14, "2007": 21, "2008": 16, "2009": 5, "2010": 22, "2011": 20, "2012": 17, "2013": 23, "2014": 28, "2015": 40, "2016": 43, "2017": 32, "2018": 29, "2019": 30, "2020": 24, "2021": 43, "2022": 67, "2023": 77}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=H1JXhMIAAAAJ&hl=en", "name": "David Atienza", "ext": "Professor of Electrical and Computer Engineering, EPFL"}, {"link": "https://scholar.google.com/citations?user=bARv_mQAAAAJ&hl=en", "name": "Jos Huisken", "ext": "Always looking for new challenges ;-)"}], "interests": ["VLSI Design"], "affiliates": [{"name": "RWTH Aachen University", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=2022388551903139277"}], "last_updated": "2023/10/31 20:28"}