
testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08007980  08007980  00017980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007da4  08007da4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007da4  08007da4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007da4  08007da4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007da4  08007da4  00017da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007da8  08007da8  00017da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00000144  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000320  20000320  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d92f  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f59  00000000  00000000  0002db3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a38  00000000  00000000  0002fa98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000960  00000000  00000000  000304d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c7a2  00000000  00000000  00030e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc8c  00000000  00000000  0004d5d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a523f  00000000  00000000  0005b25e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010049d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003abc  00000000  00000000  001004f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007968 	.word	0x08007968

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007968 	.word	0x08007968

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <createDAC>:

// Static Functions Declaration
//static void dacSet(dac_handletypedef *dac, float volts);

// Public Functions
dac_handletypedef createDAC(DAC_HandleTypeDef *dac, uint32_t channel){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	60f8      	str	r0, [r7, #12]
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	607a      	str	r2, [r7, #4]
	HAL_DAC_Start(dac, channel);
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	68b8      	ldr	r0, [r7, #8]
 8000c98:	f001 fd6e 	bl	8002778 <HAL_DAC_Start>
	dac_handletypedef output;
	output.dac = dac;
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	613b      	str	r3, [r7, #16]
	output.channel = channel;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	617b      	str	r3, [r7, #20]
	return output;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000cb0:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000cb4:	68f8      	ldr	r0, [r7, #12]
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	0000      	movs	r0, r0
	...

08000cc0 <dacSet>:
void dacSet(dac_handletypedef *dac, float volts){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	ed87 0a00 	vstr	s0, [r7]
	dacBitVal = (volts/3.3)*4095;
 8000ccc:	6838      	ldr	r0, [r7, #0]
 8000cce:	f7ff fc3b 	bl	8000548 <__aeabi_f2d>
 8000cd2:	a314      	add	r3, pc, #80	; (adr r3, 8000d24 <dacSet+0x64>)
 8000cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cd8:	f7ff fdb8 	bl	800084c <__aeabi_ddiv>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	460b      	mov	r3, r1
 8000ce0:	4610      	mov	r0, r2
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	a311      	add	r3, pc, #68	; (adr r3, 8000d2c <dacSet+0x6c>)
 8000ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cea:	f7ff fc85 	bl	80005f8 <__aeabi_dmul>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	4610      	mov	r0, r2
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	4a08      	ldr	r2, [pc, #32]	; (8000d20 <dacSet+0x60>)
 8000cfe:	6013      	str	r3, [r2, #0]
	HAL_DAC_SetValue(dac->dac, dac->channel, DAC_ALIGN_12B_R, dacBitVal);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6818      	ldr	r0, [r3, #0]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6859      	ldr	r1, [r3, #4]
 8000d08:	4b05      	ldr	r3, [pc, #20]	; (8000d20 <dacSet+0x60>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f001 fd0e 	bl	800272e <HAL_DAC_SetValue>
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	f3af 8000 	nop.w
 8000d20:	200001f8 	.word	0x200001f8
 8000d24:	66666666 	.word	0x66666666
 8000d28:	400a6666 	.word	0x400a6666
 8000d2c:	00000000 	.word	0x00000000
 8000d30:	40affe00 	.word	0x40affe00
 8000d34:	00000000 	.word	0x00000000

08000d38 <adcGet>:

float adcGet(ADC_HandleTypeDef *hadc1){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(hadc1);
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f000 fe0b 	bl	800195c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1, 20);
 8000d46:	2114      	movs	r1, #20
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f000 febd 	bl	8001ac8 <HAL_ADC_PollForConversion>
	adcBitVal = HAL_ADC_GetValue(hadc1);
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f000 ff88 	bl	8001c64 <HAL_ADC_GetValue>
 8000d54:	4603      	mov	r3, r0
 8000d56:	b29a      	uxth	r2, r3
 8000d58:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <adcGet+0x78>)
 8000d5a:	801a      	strh	r2, [r3, #0]
	adcVolts = (float)adcBitVal/4095 * 3.3;
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <adcGet+0x78>)
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	ee07 3a90 	vmov	s15, r3
 8000d64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d68:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000db4 <adcGet+0x7c>
 8000d6c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000d70:	ee16 0a90 	vmov	r0, s13
 8000d74:	f7ff fbe8 	bl	8000548 <__aeabi_f2d>
 8000d78:	a30b      	add	r3, pc, #44	; (adr r3, 8000da8 <adcGet+0x70>)
 8000d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d7e:	f7ff fc3b 	bl	80005f8 <__aeabi_dmul>
 8000d82:	4602      	mov	r2, r0
 8000d84:	460b      	mov	r3, r1
 8000d86:	4610      	mov	r0, r2
 8000d88:	4619      	mov	r1, r3
 8000d8a:	f7ff ff2d 	bl	8000be8 <__aeabi_d2f>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	4a09      	ldr	r2, [pc, #36]	; (8000db8 <adcGet+0x80>)
 8000d92:	6013      	str	r3, [r2, #0]
	return adcVolts;
 8000d94:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <adcGet+0x80>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	ee07 3a90 	vmov	s15, r3
}
 8000d9c:	eeb0 0a67 	vmov.f32	s0, s15
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	66666666 	.word	0x66666666
 8000dac:	400a6666 	.word	0x400a6666
 8000db0:	200001fc 	.word	0x200001fc
 8000db4:	457ff000 	.word	0x457ff000
 8000db8:	20000200 	.word	0x20000200

08000dbc <printMsg>:

void printMsg(char * str, UART_HandleTypeDef *huart2){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
	// sprintf(msg, "Light: %hu \r\n", lux);
	// sprintf(msg, "Volts: %.2f V\r\n", volts);
	// HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
	HAL_UART_Transmit(huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f7ff fa02 	bl	80001d0 <strlen>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	6838      	ldr	r0, [r7, #0]
 8000dd8:	f003 fadc 	bl	8004394 <HAL_UART_Transmit>

}
 8000ddc:	bf00      	nop
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dea:	f000 fb9b 	bl	8001524 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dee:	f000 f83f 	bl	8000e70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000df2:	f000 f95f 	bl	80010b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000df6:	f000 f92d 	bl	8001054 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000dfa:	f000 f901 	bl	8001000 <MX_DAC1_Init>
  MX_ADC1_Init();
 8000dfe:	f000 f88f 	bl	8000f20 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  dac_handletypedef reg = createDAC(&hdac1, DAC_CHANNEL_1);
 8000e02:	463b      	mov	r3, r7
 8000e04:	2200      	movs	r2, #0
 8000e06:	4913      	ldr	r1, [pc, #76]	; (8000e54 <main+0x70>)
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff ff3d 	bl	8000c88 <createDAC>
  dacSet(&reg, 1.4);
 8000e0e:	463b      	mov	r3, r7
 8000e10:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8000e58 <main+0x74>
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff ff53 	bl	8000cc0 <dacSet>
	  /*HAL_ADC_Start(&hadc1);
	  HAL_ADC_PollForConversion(&hadc1, 20);
	  lux = HAL_ADC_GetValue(&hadc1);
	  volts = (float)lux/4095 * 3.3;
	  //sprintf(msg, "Light: %hu \r\n", lux);*/
	  volts = adcGet(&hadc1);
 8000e1a:	4810      	ldr	r0, [pc, #64]	; (8000e5c <main+0x78>)
 8000e1c:	f7ff ff8c 	bl	8000d38 <adcGet>
 8000e20:	eef0 7a40 	vmov.f32	s15, s0
 8000e24:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <main+0x7c>)
 8000e26:	edc3 7a00 	vstr	s15, [r3]
	  sprintf(msg, "Volts: %.2f V\r\n", volts);
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <main+0x7c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff fb8a 	bl	8000548 <__aeabi_f2d>
 8000e34:	4602      	mov	r2, r0
 8000e36:	460b      	mov	r3, r1
 8000e38:	490a      	ldr	r1, [pc, #40]	; (8000e64 <main+0x80>)
 8000e3a:	480b      	ldr	r0, [pc, #44]	; (8000e68 <main+0x84>)
 8000e3c:	f004 fb1c 	bl	8005478 <siprintf>
	  printMsg(msg, &huart2);
 8000e40:	490a      	ldr	r1, [pc, #40]	; (8000e6c <main+0x88>)
 8000e42:	4809      	ldr	r0, [pc, #36]	; (8000e68 <main+0x84>)
 8000e44:	f7ff ffba 	bl	8000dbc <printMsg>
	  // HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
	  HAL_Delay(1000);
 8000e48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e4c:	f000 fbd0 	bl	80015f0 <HAL_Delay>
	  volts = adcGet(&hadc1);
 8000e50:	e7e3      	b.n	8000e1a <main+0x36>
 8000e52:	bf00      	nop
 8000e54:	20000254 	.word	0x20000254
 8000e58:	3fb33333 	.word	0x3fb33333
 8000e5c:	20000204 	.word	0x20000204
 8000e60:	20000304 	.word	0x20000304
 8000e64:	08007980 	.word	0x08007980
 8000e68:	200002f0 	.word	0x200002f0
 8000e6c:	20000268 	.word	0x20000268

08000e70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b096      	sub	sp, #88	; 0x58
 8000e74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e7a:	2228      	movs	r2, #40	; 0x28
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f003 fe88 	bl	8004b94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e84:	f107 031c 	add.w	r3, r7, #28
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	60da      	str	r2, [r3, #12]
 8000ea0:	611a      	str	r2, [r3, #16]
 8000ea2:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eac:	2310      	movs	r3, #16
 8000eae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000eb8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000ebc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ebe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f001 fe7e 	bl	8002bc4 <HAL_RCC_OscConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000ece:	f000 f915 	bl	80010fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed2:	230f      	movs	r3, #15
 8000ed4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eda:	2300      	movs	r3, #0
 8000edc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ee6:	f107 031c 	add.w	r3, r7, #28
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f002 fea7 	bl	8003c40 <HAL_RCC_ClockConfig>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000ef8:	f000 f900 	bl	80010fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000efc:	2380      	movs	r3, #128	; 0x80
 8000efe:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000f00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f04:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f003 f8cf 	bl	80040ac <HAL_RCCEx_PeriphCLKConfig>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000f14:	f000 f8f2 	bl	80010fc <Error_Handler>
  }
}
 8000f18:	bf00      	nop
 8000f1a:	3758      	adds	r7, #88	; 0x58
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08a      	sub	sp, #40	; 0x28
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f26:	f107 031c 	add.w	r3, r7, #28
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
 8000f3c:	60da      	str	r2, [r3, #12]
 8000f3e:	611a      	str	r2, [r3, #16]
 8000f40:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f42:	4b2e      	ldr	r3, [pc, #184]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f44:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000f48:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f4a:	4b2c      	ldr	r3, [pc, #176]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f50:	4b2a      	ldr	r3, [pc, #168]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f56:	4b29      	ldr	r3, [pc, #164]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f5c:	4b27      	ldr	r3, [pc, #156]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f62:	4b26      	ldr	r3, [pc, #152]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6a:	4b24      	ldr	r3, [pc, #144]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f70:	4b22      	ldr	r3, [pc, #136]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f76:	4b21      	ldr	r3, [pc, #132]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f7c:	4b1f      	ldr	r3, [pc, #124]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f82:	4b1e      	ldr	r3, [pc, #120]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f8a:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f8c:	2204      	movs	r2, #4
 8000f8e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f90:	4b1a      	ldr	r3, [pc, #104]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000f96:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f9c:	4817      	ldr	r0, [pc, #92]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000f9e:	f000 fb4b 	bl	8001638 <HAL_ADC_Init>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000fa8:	f000 f8a8 	bl	80010fc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fb0:	f107 031c 	add.w	r3, r7, #28
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4811      	ldr	r0, [pc, #68]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000fb8:	f001 f922 	bl	8002200 <HAL_ADCEx_MultiModeConfigChannel>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000fc2:	f000 f89b 	bl	80010fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4806      	ldr	r0, [pc, #24]	; (8000ffc <MX_ADC1_Init+0xdc>)
 8000fe4:	f000 fe4c 	bl	8001c80 <HAL_ADC_ConfigChannel>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000fee:	f000 f885 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ff2:	bf00      	nop
 8000ff4:	3728      	adds	r7, #40	; 0x28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000204 	.word	0x20000204

08001000 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001010:	4b0e      	ldr	r3, [pc, #56]	; (800104c <MX_DAC1_Init+0x4c>)
 8001012:	4a0f      	ldr	r2, [pc, #60]	; (8001050 <MX_DAC1_Init+0x50>)
 8001014:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001016:	480d      	ldr	r0, [pc, #52]	; (800104c <MX_DAC1_Init+0x4c>)
 8001018:	f001 fb67 	bl	80026ea <HAL_DAC_Init>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8001022:	f000 f86b 	bl	80010fc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800102a:	2300      	movs	r3, #0
 800102c:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2200      	movs	r2, #0
 8001032:	4619      	mov	r1, r3
 8001034:	4805      	ldr	r0, [pc, #20]	; (800104c <MX_DAC1_Init+0x4c>)
 8001036:	f001 fbeb 	bl	8002810 <HAL_DAC_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8001040:	f000 f85c 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000254 	.word	0x20000254
 8001050:	40007400 	.word	0x40007400

08001054 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001058:	4b14      	ldr	r3, [pc, #80]	; (80010ac <MX_USART2_UART_Init+0x58>)
 800105a:	4a15      	ldr	r2, [pc, #84]	; (80010b0 <MX_USART2_UART_Init+0x5c>)
 800105c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800105e:	4b13      	ldr	r3, [pc, #76]	; (80010ac <MX_USART2_UART_Init+0x58>)
 8001060:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001064:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001066:	4b11      	ldr	r3, [pc, #68]	; (80010ac <MX_USART2_UART_Init+0x58>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800106c:	4b0f      	ldr	r3, [pc, #60]	; (80010ac <MX_USART2_UART_Init+0x58>)
 800106e:	2200      	movs	r2, #0
 8001070:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <MX_USART2_UART_Init+0x58>)
 8001074:	2200      	movs	r2, #0
 8001076:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001078:	4b0c      	ldr	r3, [pc, #48]	; (80010ac <MX_USART2_UART_Init+0x58>)
 800107a:	220c      	movs	r2, #12
 800107c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800107e:	4b0b      	ldr	r3, [pc, #44]	; (80010ac <MX_USART2_UART_Init+0x58>)
 8001080:	2200      	movs	r2, #0
 8001082:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001084:	4b09      	ldr	r3, [pc, #36]	; (80010ac <MX_USART2_UART_Init+0x58>)
 8001086:	2200      	movs	r2, #0
 8001088:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800108a:	4b08      	ldr	r3, [pc, #32]	; (80010ac <MX_USART2_UART_Init+0x58>)
 800108c:	2200      	movs	r2, #0
 800108e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001090:	4b06      	ldr	r3, [pc, #24]	; (80010ac <MX_USART2_UART_Init+0x58>)
 8001092:	2200      	movs	r2, #0
 8001094:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001096:	4805      	ldr	r0, [pc, #20]	; (80010ac <MX_USART2_UART_Init+0x58>)
 8001098:	f003 f92e 	bl	80042f8 <HAL_UART_Init>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010a2:	f000 f82b 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000268 	.word	0x20000268
 80010b0:	40004400 	.word	0x40004400

080010b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010ba:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <MX_GPIO_Init+0x44>)
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	4a0e      	ldr	r2, [pc, #56]	; (80010f8 <MX_GPIO_Init+0x44>)
 80010c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010c4:	6153      	str	r3, [r2, #20]
 80010c6:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <MX_GPIO_Init+0x44>)
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <MX_GPIO_Init+0x44>)
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	4a08      	ldr	r2, [pc, #32]	; (80010f8 <MX_GPIO_Init+0x44>)
 80010d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010dc:	6153      	str	r3, [r2, #20]
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <MX_GPIO_Init+0x44>)
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001104:	e7fe      	b.n	8001104 <Error_Handler+0x8>
	...

08001108 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110e:	4b0f      	ldr	r3, [pc, #60]	; (800114c <HAL_MspInit+0x44>)
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	4a0e      	ldr	r2, [pc, #56]	; (800114c <HAL_MspInit+0x44>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	6193      	str	r3, [r2, #24]
 800111a:	4b0c      	ldr	r3, [pc, #48]	; (800114c <HAL_MspInit+0x44>)
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001126:	4b09      	ldr	r3, [pc, #36]	; (800114c <HAL_MspInit+0x44>)
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	4a08      	ldr	r2, [pc, #32]	; (800114c <HAL_MspInit+0x44>)
 800112c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001130:	61d3      	str	r3, [r2, #28]
 8001132:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_MspInit+0x44>)
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113a:	603b      	str	r3, [r7, #0]
 800113c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40021000 	.word	0x40021000

08001150 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b08a      	sub	sp, #40	; 0x28
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 0314 	add.w	r3, r7, #20
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001170:	d124      	bne.n	80011bc <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001172:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <HAL_ADC_MspInit+0x74>)
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	4a13      	ldr	r2, [pc, #76]	; (80011c4 <HAL_ADC_MspInit+0x74>)
 8001178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800117c:	6153      	str	r3, [r2, #20]
 800117e:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <HAL_ADC_MspInit+0x74>)
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118a:	4b0e      	ldr	r3, [pc, #56]	; (80011c4 <HAL_ADC_MspInit+0x74>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	4a0d      	ldr	r2, [pc, #52]	; (80011c4 <HAL_ADC_MspInit+0x74>)
 8001190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001194:	6153      	str	r3, [r2, #20]
 8001196:	4b0b      	ldr	r3, [pc, #44]	; (80011c4 <HAL_ADC_MspInit+0x74>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011a2:	2301      	movs	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a6:	2303      	movs	r3, #3
 80011a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ae:	f107 0314 	add.w	r3, r7, #20
 80011b2:	4619      	mov	r1, r3
 80011b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011b8:	f001 fb92 	bl	80028e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80011bc:	bf00      	nop
 80011be:	3728      	adds	r7, #40	; 0x28
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40021000 	.word	0x40021000

080011c8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08a      	sub	sp, #40	; 0x28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a15      	ldr	r2, [pc, #84]	; (800123c <HAL_DAC_MspInit+0x74>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d124      	bne.n	8001234 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80011ea:	4b15      	ldr	r3, [pc, #84]	; (8001240 <HAL_DAC_MspInit+0x78>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	4a14      	ldr	r2, [pc, #80]	; (8001240 <HAL_DAC_MspInit+0x78>)
 80011f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80011f4:	61d3      	str	r3, [r2, #28]
 80011f6:	4b12      	ldr	r3, [pc, #72]	; (8001240 <HAL_DAC_MspInit+0x78>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <HAL_DAC_MspInit+0x78>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	4a0e      	ldr	r2, [pc, #56]	; (8001240 <HAL_DAC_MspInit+0x78>)
 8001208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800120c:	6153      	str	r3, [r2, #20]
 800120e:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <HAL_DAC_MspInit+0x78>)
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800121a:	2310      	movs	r3, #16
 800121c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800121e:	2303      	movs	r3, #3
 8001220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001230:	f001 fb56 	bl	80028e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001234:	bf00      	nop
 8001236:	3728      	adds	r7, #40	; 0x28
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40007400 	.word	0x40007400
 8001240:	40021000 	.word	0x40021000

08001244 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b08a      	sub	sp, #40	; 0x28
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a18      	ldr	r2, [pc, #96]	; (80012c4 <HAL_UART_MspInit+0x80>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d129      	bne.n	80012ba <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <HAL_UART_MspInit+0x84>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	4a17      	ldr	r2, [pc, #92]	; (80012c8 <HAL_UART_MspInit+0x84>)
 800126c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001270:	61d3      	str	r3, [r2, #28]
 8001272:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <HAL_UART_MspInit+0x84>)
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127e:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <HAL_UART_MspInit+0x84>)
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	4a11      	ldr	r2, [pc, #68]	; (80012c8 <HAL_UART_MspInit+0x84>)
 8001284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001288:	6153      	str	r3, [r2, #20]
 800128a:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <HAL_UART_MspInit+0x84>)
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001296:	f248 0304 	movw	r3, #32772	; 0x8004
 800129a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129c:	2302      	movs	r3, #2
 800129e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012a4:	2303      	movs	r3, #3
 80012a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012a8:	2307      	movs	r3, #7
 80012aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b6:	f001 fb13 	bl	80028e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012ba:	bf00      	nop
 80012bc:	3728      	adds	r7, #40	; 0x28
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40004400 	.word	0x40004400
 80012c8:	40021000 	.word	0x40021000

080012cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012d0:	e7fe      	b.n	80012d0 <NMI_Handler+0x4>

080012d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d6:	e7fe      	b.n	80012d6 <HardFault_Handler+0x4>

080012d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012dc:	e7fe      	b.n	80012dc <MemManage_Handler+0x4>

080012de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e2:	e7fe      	b.n	80012e2 <BusFault_Handler+0x4>

080012e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e8:	e7fe      	b.n	80012e8 <UsageFault_Handler+0x4>

080012ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001318:	f000 f94a 	bl	80015b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}

08001320 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  return 1;
 8001324:	2301      	movs	r3, #1
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <_kill>:

int _kill(int pid, int sig)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800133a:	f003 fc01 	bl	8004b40 <__errno>
 800133e:	4603      	mov	r3, r0
 8001340:	2216      	movs	r2, #22
 8001342:	601a      	str	r2, [r3, #0]
  return -1;
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001348:	4618      	mov	r0, r3
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <_exit>:

void _exit (int status)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001358:	f04f 31ff 	mov.w	r1, #4294967295
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff ffe7 	bl	8001330 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001362:	e7fe      	b.n	8001362 <_exit+0x12>

08001364 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	e00a      	b.n	800138c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001376:	f3af 8000 	nop.w
 800137a:	4601      	mov	r1, r0
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	1c5a      	adds	r2, r3, #1
 8001380:	60ba      	str	r2, [r7, #8]
 8001382:	b2ca      	uxtb	r2, r1
 8001384:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	3301      	adds	r3, #1
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	697a      	ldr	r2, [r7, #20]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	429a      	cmp	r2, r3
 8001392:	dbf0      	blt.n	8001376 <_read+0x12>
  }

  return len;
 8001394:	687b      	ldr	r3, [r7, #4]
}
 8001396:	4618      	mov	r0, r3
 8001398:	3718      	adds	r7, #24
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b086      	sub	sp, #24
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	60f8      	str	r0, [r7, #12]
 80013a6:	60b9      	str	r1, [r7, #8]
 80013a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	e009      	b.n	80013c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	60ba      	str	r2, [r7, #8]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	3301      	adds	r3, #1
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	697a      	ldr	r2, [r7, #20]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	dbf1      	blt.n	80013b0 <_write+0x12>
  }
  return len;
 80013cc:	687b      	ldr	r3, [r7, #4]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <_close>:

int _close(int file)
{
 80013d6:	b480      	push	{r7}
 80013d8:	b083      	sub	sp, #12
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013fe:	605a      	str	r2, [r3, #4]
  return 0;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <_isatty>:

int _isatty(int file)
{
 800140e:	b480      	push	{r7}
 8001410:	b083      	sub	sp, #12
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001416:	2301      	movs	r3, #1
}
 8001418:	4618      	mov	r0, r3
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
	...

08001440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001448:	4a14      	ldr	r2, [pc, #80]	; (800149c <_sbrk+0x5c>)
 800144a:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <_sbrk+0x60>)
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001454:	4b13      	ldr	r3, [pc, #76]	; (80014a4 <_sbrk+0x64>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d102      	bne.n	8001462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <_sbrk+0x64>)
 800145e:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <_sbrk+0x68>)
 8001460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	429a      	cmp	r2, r3
 800146e:	d207      	bcs.n	8001480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001470:	f003 fb66 	bl	8004b40 <__errno>
 8001474:	4603      	mov	r3, r0
 8001476:	220c      	movs	r2, #12
 8001478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	e009      	b.n	8001494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	4a05      	ldr	r2, [pc, #20]	; (80014a4 <_sbrk+0x64>)
 8001490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001492:	68fb      	ldr	r3, [r7, #12]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20003000 	.word	0x20003000
 80014a0:	00000400 	.word	0x00000400
 80014a4:	20000308 	.word	0x20000308
 80014a8:	20000320 	.word	0x20000320

080014ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <SystemInit+0x20>)
 80014b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014b6:	4a05      	ldr	r2, [pc, #20]	; (80014cc <SystemInit+0x20>)
 80014b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80014d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001508 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80014d4:	f7ff ffea 	bl	80014ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014d8:	480c      	ldr	r0, [pc, #48]	; (800150c <LoopForever+0x6>)
  ldr r1, =_edata
 80014da:	490d      	ldr	r1, [pc, #52]	; (8001510 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014dc:	4a0d      	ldr	r2, [pc, #52]	; (8001514 <LoopForever+0xe>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e0:	e002      	b.n	80014e8 <LoopCopyDataInit>

080014e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014e6:	3304      	adds	r3, #4

080014e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ec:	d3f9      	bcc.n	80014e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ee:	4a0a      	ldr	r2, [pc, #40]	; (8001518 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014f0:	4c0a      	ldr	r4, [pc, #40]	; (800151c <LoopForever+0x16>)
  movs r3, #0
 80014f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f4:	e001      	b.n	80014fa <LoopFillZerobss>

080014f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f8:	3204      	adds	r2, #4

080014fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014fc:	d3fb      	bcc.n	80014f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014fe:	f003 fb25 	bl	8004b4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001502:	f7ff fc6f 	bl	8000de4 <main>

08001506 <LoopForever>:

LoopForever:
    b LoopForever
 8001506:	e7fe      	b.n	8001506 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001508:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800150c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001510:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001514:	08007dac 	.word	0x08007dac
  ldr r2, =_sbss
 8001518:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800151c:	20000320 	.word	0x20000320

08001520 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001520:	e7fe      	b.n	8001520 <ADC1_2_IRQHandler>
	...

08001524 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001528:	4b08      	ldr	r3, [pc, #32]	; (800154c <HAL_Init+0x28>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a07      	ldr	r2, [pc, #28]	; (800154c <HAL_Init+0x28>)
 800152e:	f043 0310 	orr.w	r3, r3, #16
 8001532:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001534:	2003      	movs	r0, #3
 8001536:	f001 f8a5 	bl	8002684 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800153a:	2000      	movs	r0, #0
 800153c:	f000 f808 	bl	8001550 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001540:	f7ff fde2 	bl	8001108 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40022000 	.word	0x40022000

08001550 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001558:	4b12      	ldr	r3, [pc, #72]	; (80015a4 <HAL_InitTick+0x54>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <HAL_InitTick+0x58>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	4619      	mov	r1, r3
 8001562:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001566:	fbb3 f3f1 	udiv	r3, r3, r1
 800156a:	fbb2 f3f3 	udiv	r3, r2, r3
 800156e:	4618      	mov	r0, r3
 8001570:	f001 f8af 	bl	80026d2 <HAL_SYSTICK_Config>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e00e      	b.n	800159c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b0f      	cmp	r3, #15
 8001582:	d80a      	bhi.n	800159a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001584:	2200      	movs	r2, #0
 8001586:	6879      	ldr	r1, [r7, #4]
 8001588:	f04f 30ff 	mov.w	r0, #4294967295
 800158c:	f001 f885 	bl	800269a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001590:	4a06      	ldr	r2, [pc, #24]	; (80015ac <HAL_InitTick+0x5c>)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001596:	2300      	movs	r3, #0
 8001598:	e000      	b.n	800159c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
}
 800159c:	4618      	mov	r0, r3
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000000 	.word	0x20000000
 80015a8:	20000008 	.word	0x20000008
 80015ac:	20000004 	.word	0x20000004

080015b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <HAL_IncTick+0x20>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	461a      	mov	r2, r3
 80015ba:	4b06      	ldr	r3, [pc, #24]	; (80015d4 <HAL_IncTick+0x24>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4413      	add	r3, r2
 80015c0:	4a04      	ldr	r2, [pc, #16]	; (80015d4 <HAL_IncTick+0x24>)
 80015c2:	6013      	str	r3, [r2, #0]
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	20000008 	.word	0x20000008
 80015d4:	2000030c 	.word	0x2000030c

080015d8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  return uwTick;  
 80015dc:	4b03      	ldr	r3, [pc, #12]	; (80015ec <HAL_GetTick+0x14>)
 80015de:	681b      	ldr	r3, [r3, #0]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	2000030c 	.word	0x2000030c

080015f0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015f8:	f7ff ffee 	bl	80015d8 <HAL_GetTick>
 80015fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001608:	d005      	beq.n	8001616 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800160a:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <HAL_Delay+0x44>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	461a      	mov	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	4413      	add	r3, r2
 8001614:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001616:	bf00      	nop
 8001618:	f7ff ffde 	bl	80015d8 <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	68fa      	ldr	r2, [r7, #12]
 8001624:	429a      	cmp	r2, r3
 8001626:	d8f7      	bhi.n	8001618 <HAL_Delay+0x28>
  {
  }
}
 8001628:	bf00      	nop
 800162a:	bf00      	nop
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000008 	.word	0x20000008

08001638 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b09a      	sub	sp, #104	; 0x68
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001640:	2300      	movs	r3, #0
 8001642:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800164a:	2300      	movs	r3, #0
 800164c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e172      	b.n	800193e <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	691b      	ldr	r3, [r3, #16]
 800165c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001662:	f003 0310 	and.w	r3, r3, #16
 8001666:	2b00      	cmp	r3, #0
 8001668:	d176      	bne.n	8001758 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166e:	2b00      	cmp	r3, #0
 8001670:	d152      	bne.n	8001718 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff fd5f 	bl	8001150 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d13b      	bne.n	8001718 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f000 fed7 	bl	8002454 <ADC_Disable>
 80016a6:	4603      	mov	r3, r0
 80016a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b0:	f003 0310 	and.w	r3, r3, #16
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d12f      	bne.n	8001718 <HAL_ADC_Init+0xe0>
 80016b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d12b      	bne.n	8001718 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016c8:	f023 0302 	bic.w	r3, r3, #2
 80016cc:	f043 0202 	orr.w	r2, r3, #2
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	689a      	ldr	r2, [r3, #8]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016e2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	689a      	ldr	r2, [r3, #8]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016f2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80016f4:	4b94      	ldr	r3, [pc, #592]	; (8001948 <HAL_ADC_Init+0x310>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a94      	ldr	r2, [pc, #592]	; (800194c <HAL_ADC_Init+0x314>)
 80016fa:	fba2 2303 	umull	r2, r3, r2, r3
 80016fe:	0c9a      	lsrs	r2, r3, #18
 8001700:	4613      	mov	r3, r2
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	4413      	add	r3, r2
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800170a:	e002      	b.n	8001712 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	3b01      	subs	r3, #1
 8001710:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d1f9      	bne.n	800170c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d007      	beq.n	8001736 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001730:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001734:	d110      	bne.n	8001758 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	f023 0312 	bic.w	r3, r3, #18
 800173e:	f043 0210 	orr.w	r2, r3, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800174a:	f043 0201 	orr.w	r2, r3, #1
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	f003 0310 	and.w	r3, r3, #16
 8001760:	2b00      	cmp	r3, #0
 8001762:	f040 80df 	bne.w	8001924 <HAL_ADC_Init+0x2ec>
 8001766:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800176a:	2b00      	cmp	r3, #0
 800176c:	f040 80da 	bne.w	8001924 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800177a:	2b00      	cmp	r3, #0
 800177c:	f040 80d2 	bne.w	8001924 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001784:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001788:	f043 0202 	orr.w	r2, r3, #2
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001790:	4b6f      	ldr	r3, [pc, #444]	; (8001950 <HAL_ADC_Init+0x318>)
 8001792:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800179c:	d102      	bne.n	80017a4 <HAL_ADC_Init+0x16c>
 800179e:	4b6d      	ldr	r3, [pc, #436]	; (8001954 <HAL_ADC_Init+0x31c>)
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	e002      	b.n	80017aa <HAL_ADC_Init+0x172>
 80017a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80017a8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f003 0303 	and.w	r3, r3, #3
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d108      	bne.n	80017ca <HAL_ADC_Init+0x192>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d101      	bne.n	80017ca <HAL_ADC_Init+0x192>
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <HAL_ADC_Init+0x194>
 80017ca:	2300      	movs	r3, #0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d11c      	bne.n	800180a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80017d0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d010      	beq.n	80017f8 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 0303 	and.w	r3, r3, #3
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d107      	bne.n	80017f2 <HAL_ADC_Init+0x1ba>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d101      	bne.n	80017f2 <HAL_ADC_Init+0x1ba>
 80017ee:	2301      	movs	r3, #1
 80017f0:	e000      	b.n	80017f4 <HAL_ADC_Init+0x1bc>
 80017f2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d108      	bne.n	800180a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80017f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	431a      	orrs	r2, r3
 8001806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001808:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	7e5b      	ldrb	r3, [r3, #25]
 800180e:	035b      	lsls	r3, r3, #13
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001814:	2a01      	cmp	r2, #1
 8001816:	d002      	beq.n	800181e <HAL_ADC_Init+0x1e6>
 8001818:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800181c:	e000      	b.n	8001820 <HAL_ADC_Init+0x1e8>
 800181e:	2200      	movs	r2, #0
 8001820:	431a      	orrs	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	4313      	orrs	r3, r2
 800182e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001830:	4313      	orrs	r3, r2
 8001832:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f893 3020 	ldrb.w	r3, [r3, #32]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d11b      	bne.n	8001876 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	7e5b      	ldrb	r3, [r3, #25]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d109      	bne.n	800185a <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184a:	3b01      	subs	r3, #1
 800184c:	045a      	lsls	r2, r3, #17
 800184e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001850:	4313      	orrs	r3, r2
 8001852:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001856:	663b      	str	r3, [r7, #96]	; 0x60
 8001858:	e00d      	b.n	8001876 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001862:	f043 0220 	orr.w	r2, r3, #32
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186e:	f043 0201 	orr.w	r2, r3, #1
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187a:	2b01      	cmp	r3, #1
 800187c:	d007      	beq.n	800188e <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001886:	4313      	orrs	r3, r2
 8001888:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800188a:	4313      	orrs	r3, r2
 800188c:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	f003 030c 	and.w	r3, r3, #12
 8001898:	2b00      	cmp	r3, #0
 800189a:	d114      	bne.n	80018c6 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	6812      	ldr	r2, [r2, #0]
 80018a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80018aa:	f023 0302 	bic.w	r3, r3, #2
 80018ae:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	7e1b      	ldrb	r3, [r3, #24]
 80018b4:	039a      	lsls	r2, r3, #14
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	4313      	orrs	r3, r2
 80018c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018c2:	4313      	orrs	r3, r2
 80018c4:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	4b22      	ldr	r3, [pc, #136]	; (8001958 <HAL_ADC_Init+0x320>)
 80018ce:	4013      	ands	r3, r2
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	6812      	ldr	r2, [r2, #0]
 80018d4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80018d6:	430b      	orrs	r3, r1
 80018d8:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d10c      	bne.n	80018fc <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e8:	f023 010f 	bic.w	r1, r3, #15
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	69db      	ldr	r3, [r3, #28]
 80018f0:	1e5a      	subs	r2, r3, #1
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	631a      	str	r2, [r3, #48]	; 0x30
 80018fa:	e007      	b.n	800190c <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f022 020f 	bic.w	r2, r2, #15
 800190a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	f023 0303 	bic.w	r3, r3, #3
 800191a:	f043 0201 	orr.w	r2, r3, #1
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	641a      	str	r2, [r3, #64]	; 0x40
 8001922:	e00a      	b.n	800193a <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001928:	f023 0312 	bic.w	r3, r3, #18
 800192c:	f043 0210 	orr.w	r2, r3, #16
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001934:	2301      	movs	r3, #1
 8001936:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800193a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800193e:	4618      	mov	r0, r3
 8001940:	3768      	adds	r7, #104	; 0x68
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000000 	.word	0x20000000
 800194c:	431bde83 	.word	0x431bde83
 8001950:	50000300 	.word	0x50000300
 8001954:	50000100 	.word	0x50000100
 8001958:	fff0c007 	.word	0xfff0c007

0800195c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001964:	2300      	movs	r3, #0
 8001966:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 0304 	and.w	r3, r3, #4
 8001972:	2b00      	cmp	r3, #0
 8001974:	f040 809c 	bne.w	8001ab0 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800197e:	2b01      	cmp	r3, #1
 8001980:	d101      	bne.n	8001986 <HAL_ADC_Start+0x2a>
 8001982:	2302      	movs	r3, #2
 8001984:	e097      	b.n	8001ab6 <HAL_ADC_Start+0x15a>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 fcfc 	bl	800238c <ADC_Enable>
 8001994:	4603      	mov	r3, r0
 8001996:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	2b00      	cmp	r3, #0
 800199c:	f040 8083 	bne.w	8001aa6 <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80019a8:	f023 0301 	bic.w	r3, r3, #1
 80019ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80019b4:	4b42      	ldr	r3, [pc, #264]	; (8001ac0 <HAL_ADC_Start+0x164>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 031f 	and.w	r3, r3, #31
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d004      	beq.n	80019ca <HAL_ADC_Start+0x6e>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019c8:	d115      	bne.n	80019f6 <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d027      	beq.n	8001a34 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80019f4:	e01e      	b.n	8001a34 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a0a:	d004      	beq.n	8001a16 <HAL_ADC_Start+0xba>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a2c      	ldr	r2, [pc, #176]	; (8001ac4 <HAL_ADC_Start+0x168>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d10e      	bne.n	8001a34 <HAL_ADC_Start+0xd8>
 8001a16:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d007      	beq.n	8001a34 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a28:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a2c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a40:	d106      	bne.n	8001a50 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	f023 0206 	bic.w	r2, r3, #6
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	645a      	str	r2, [r3, #68]	; 0x44
 8001a4e:	e002      	b.n	8001a56 <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	221c      	movs	r2, #28
 8001a64:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <HAL_ADC_Start+0x164>)
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	f003 031f 	and.w	r3, r3, #31
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d010      	beq.n	8001a94 <HAL_ADC_Start+0x138>
 8001a72:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <HAL_ADC_Start+0x164>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	f003 031f 	and.w	r3, r3, #31
 8001a7a:	2b05      	cmp	r3, #5
 8001a7c:	d00a      	beq.n	8001a94 <HAL_ADC_Start+0x138>
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <HAL_ADC_Start+0x164>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 031f 	and.w	r3, r3, #31
 8001a86:	2b09      	cmp	r3, #9
 8001a88:	d004      	beq.n	8001a94 <HAL_ADC_Start+0x138>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a92:	d10f      	bne.n	8001ab4 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689a      	ldr	r2, [r3, #8]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f042 0204 	orr.w	r2, r2, #4
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	e006      	b.n	8001ab4 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001aae:	e001      	b.n	8001ab4 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	50000300 	.word	0x50000300
 8001ac4:	50000100 	.word	0x50000100

08001ac8 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	2b08      	cmp	r3, #8
 8001adc:	d102      	bne.n	8001ae4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001ade:	2308      	movs	r3, #8
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	e02e      	b.n	8001b42 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ae4:	4b5e      	ldr	r3, [pc, #376]	; (8001c60 <HAL_ADC_PollForConversion+0x198>)
 8001ae6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 031f 	and.w	r3, r3, #31
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d112      	bne.n	8001b1a <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d11d      	bne.n	8001b3e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	f043 0220 	orr.w	r2, r3, #32
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e09d      	b.n	8001c56 <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d00b      	beq.n	8001b3e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	f043 0220 	orr.w	r2, r3, #32
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e08b      	b.n	8001c56 <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001b3e:	230c      	movs	r3, #12
 8001b40:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b42:	4b47      	ldr	r3, [pc, #284]	; (8001c60 <HAL_ADC_PollForConversion+0x198>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f003 031f 	and.w	r3, r3, #31
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d004      	beq.n	8001b58 <HAL_ADC_PollForConversion+0x90>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b56:	d104      	bne.n	8001b62 <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	e003      	b.n	8001b6a <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001b62:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001b6a:	f7ff fd35 	bl	80015d8 <HAL_GetTick>
 8001b6e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001b70:	e021      	b.n	8001bb6 <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d01d      	beq.n	8001bb6 <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <HAL_ADC_PollForConversion+0xc8>
 8001b80:	f7ff fd2a 	bl	80015d8 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d212      	bcs.n	8001bb6 <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d10b      	bne.n	8001bb6 <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	f043 0204 	orr.w	r2, r3, #4
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e04f      	b.n	8001c56 <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0d6      	beq.n	8001b72 <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d131      	bne.n	8001c42 <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d12c      	bne.n	8001c42 <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	2b08      	cmp	r3, #8
 8001bf4:	d125      	bne.n	8001c42 <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d112      	bne.n	8001c2a <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d112      	bne.n	8001c42 <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c20:	f043 0201 	orr.w	r2, r3, #1
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	641a      	str	r2, [r3, #64]	; 0x40
 8001c28:	e00b      	b.n	8001c42 <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	f043 0220 	orr.w	r2, r3, #32
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3a:	f043 0201 	orr.w	r2, r3, #1
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d103      	bne.n	8001c54 <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	697a      	ldr	r2, [r7, #20]
 8001c52:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	50000300 	.word	0x50000300

08001c64 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
	...

08001c80 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b09b      	sub	sp, #108	; 0x6c
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001c90:	2300      	movs	r3, #0
 8001c92:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d101      	bne.n	8001ca2 <HAL_ADC_ConfigChannel+0x22>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e2a4      	b.n	80021ec <HAL_ADC_ConfigChannel+0x56c>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f003 0304 	and.w	r3, r3, #4
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f040 8288 	bne.w	80021ca <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	d81c      	bhi.n	8001cfc <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685a      	ldr	r2, [r3, #4]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	4413      	add	r3, r2
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	231f      	movs	r3, #31
 8001cd8:	4093      	lsls	r3, r2
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	4019      	ands	r1, r3
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	6818      	ldr	r0, [r3, #0]
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685a      	ldr	r2, [r3, #4]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	fa00 f203 	lsl.w	r2, r0, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	631a      	str	r2, [r3, #48]	; 0x30
 8001cfa:	e063      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b09      	cmp	r3, #9
 8001d02:	d81e      	bhi.n	8001d42 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4413      	add	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	3b1e      	subs	r3, #30
 8001d18:	221f      	movs	r2, #31
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	4019      	ands	r1, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	6818      	ldr	r0, [r3, #0]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	3b1e      	subs	r3, #30
 8001d34:	fa00 f203 	lsl.w	r2, r0, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	635a      	str	r2, [r3, #52]	; 0x34
 8001d40:	e040      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	2b0e      	cmp	r3, #14
 8001d48:	d81e      	bhi.n	8001d88 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	4613      	mov	r3, r2
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	4413      	add	r3, r2
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	3b3c      	subs	r3, #60	; 0x3c
 8001d5e:	221f      	movs	r2, #31
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	4019      	ands	r1, r3
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	6818      	ldr	r0, [r3, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685a      	ldr	r2, [r3, #4]
 8001d70:	4613      	mov	r3, r2
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	4413      	add	r3, r2
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	3b3c      	subs	r3, #60	; 0x3c
 8001d7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	430a      	orrs	r2, r1
 8001d84:	639a      	str	r2, [r3, #56]	; 0x38
 8001d86:	e01d      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685a      	ldr	r2, [r3, #4]
 8001d92:	4613      	mov	r3, r2
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	4413      	add	r3, r2
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	3b5a      	subs	r3, #90	; 0x5a
 8001d9c:	221f      	movs	r2, #31
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	4019      	ands	r1, r3
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	6818      	ldr	r0, [r3, #0]
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	4413      	add	r3, r2
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	3b5a      	subs	r3, #90	; 0x5a
 8001db8:	fa00 f203 	lsl.w	r2, r0, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f003 030c 	and.w	r3, r3, #12
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f040 80e5 	bne.w	8001f9e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b09      	cmp	r3, #9
 8001dda:	d91c      	bls.n	8001e16 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6999      	ldr	r1, [r3, #24]
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	4613      	mov	r3, r2
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	4413      	add	r3, r2
 8001dec:	3b1e      	subs	r3, #30
 8001dee:	2207      	movs	r2, #7
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	4019      	ands	r1, r3
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	6898      	ldr	r0, [r3, #8]
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4613      	mov	r3, r2
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	4413      	add	r3, r2
 8001e06:	3b1e      	subs	r3, #30
 8001e08:	fa00 f203 	lsl.w	r2, r0, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	619a      	str	r2, [r3, #24]
 8001e14:	e019      	b.n	8001e4a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6959      	ldr	r1, [r3, #20]
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4613      	mov	r3, r2
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4413      	add	r3, r2
 8001e26:	2207      	movs	r2, #7
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	4019      	ands	r1, r3
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	6898      	ldr	r0, [r3, #8]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	4413      	add	r3, r2
 8001e3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	430a      	orrs	r2, r1
 8001e48:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	695a      	ldr	r2, [r3, #20]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	08db      	lsrs	r3, r3, #3
 8001e56:	f003 0303 	and.w	r3, r3, #3
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	3b01      	subs	r3, #1
 8001e68:	2b03      	cmp	r3, #3
 8001e6a:	d84f      	bhi.n	8001f0c <HAL_ADC_ConfigChannel+0x28c>
 8001e6c:	a201      	add	r2, pc, #4	; (adr r2, 8001e74 <HAL_ADC_ConfigChannel+0x1f4>)
 8001e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e72:	bf00      	nop
 8001e74:	08001e85 	.word	0x08001e85
 8001e78:	08001ea7 	.word	0x08001ea7
 8001e7c:	08001ec9 	.word	0x08001ec9
 8001e80:	08001eeb 	.word	0x08001eeb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e8a:	4b94      	ldr	r3, [pc, #592]	; (80020dc <HAL_ADC_ConfigChannel+0x45c>)
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	683a      	ldr	r2, [r7, #0]
 8001e90:	6812      	ldr	r2, [r2, #0]
 8001e92:	0691      	lsls	r1, r2, #26
 8001e94:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e96:	430a      	orrs	r2, r1
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001ea2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001ea4:	e07e      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001eac:	4b8b      	ldr	r3, [pc, #556]	; (80020dc <HAL_ADC_ConfigChannel+0x45c>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	6812      	ldr	r2, [r2, #0]
 8001eb4:	0691      	lsls	r1, r2, #26
 8001eb6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001ec4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001ec6:	e06d      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001ece:	4b83      	ldr	r3, [pc, #524]	; (80020dc <HAL_ADC_ConfigChannel+0x45c>)
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	6812      	ldr	r2, [r2, #0]
 8001ed6:	0691      	lsls	r1, r2, #26
 8001ed8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001eda:	430a      	orrs	r2, r1
 8001edc:	431a      	orrs	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001ee6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001ee8:	e05c      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001ef0:	4b7a      	ldr	r3, [pc, #488]	; (80020dc <HAL_ADC_ConfigChannel+0x45c>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	6812      	ldr	r2, [r2, #0]
 8001ef8:	0691      	lsls	r1, r2, #26
 8001efa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001efc:	430a      	orrs	r2, r1
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001f08:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f0a:	e04b      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	069b      	lsls	r3, r3, #26
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d107      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f2e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	069b      	lsls	r3, r3, #26
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d107      	bne.n	8001f54 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f52:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f5a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	069b      	lsls	r3, r3, #26
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d107      	bne.n	8001f78 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f76:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f7e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	069b      	lsls	r3, r3, #26
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d10a      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f9a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001f9c:	e001      	b.n	8001fa2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001f9e:	bf00      	nop
 8001fa0:	e000      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0x324>
      break;
 8001fa2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d108      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x344>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d101      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x344>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e000      	b.n	8001fc6 <HAL_ADC_ConfigChannel+0x346>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f040 810a 	bne.w	80021e0 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d00f      	beq.n	8001ff4 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43da      	mvns	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	400a      	ands	r2, r1
 8001fee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001ff2:	e049      	b.n	8002088 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2201      	movs	r2, #1
 8002002:	409a      	lsls	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b09      	cmp	r3, #9
 8002014:	d91c      	bls.n	8002050 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6999      	ldr	r1, [r3, #24]
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4613      	mov	r3, r2
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	4413      	add	r3, r2
 8002026:	3b1b      	subs	r3, #27
 8002028:	2207      	movs	r2, #7
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	43db      	mvns	r3, r3
 8002030:	4019      	ands	r1, r3
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	6898      	ldr	r0, [r3, #8]
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	4613      	mov	r3, r2
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4413      	add	r3, r2
 8002040:	3b1b      	subs	r3, #27
 8002042:	fa00 f203 	lsl.w	r2, r0, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	619a      	str	r2, [r3, #24]
 800204e:	e01b      	b.n	8002088 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6959      	ldr	r1, [r3, #20]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	1c5a      	adds	r2, r3, #1
 800205c:	4613      	mov	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4413      	add	r3, r2
 8002062:	2207      	movs	r2, #7
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	4019      	ands	r1, r3
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	6898      	ldr	r0, [r3, #8]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	1c5a      	adds	r2, r3, #1
 8002076:	4613      	mov	r3, r2
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	4413      	add	r3, r2
 800207c:	fa00 f203 	lsl.w	r2, r0, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	430a      	orrs	r2, r1
 8002086:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002088:	4b15      	ldr	r3, [pc, #84]	; (80020e0 <HAL_ADC_ConfigChannel+0x460>)
 800208a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b10      	cmp	r3, #16
 8002092:	d105      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002094:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800209c:	2b00      	cmp	r3, #0
 800209e:	d015      	beq.n	80020cc <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80020a4:	2b11      	cmp	r3, #17
 80020a6:	d105      	bne.n	80020b4 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80020a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d00b      	beq.n	80020cc <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80020b8:	2b12      	cmp	r3, #18
 80020ba:	f040 8091 	bne.w	80021e0 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80020be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f040 808a 	bne.w	80021e0 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020d4:	d108      	bne.n	80020e8 <HAL_ADC_ConfigChannel+0x468>
 80020d6:	4b03      	ldr	r3, [pc, #12]	; (80020e4 <HAL_ADC_ConfigChannel+0x464>)
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	e008      	b.n	80020ee <HAL_ADC_ConfigChannel+0x46e>
 80020dc:	83fff000 	.word	0x83fff000
 80020e0:	50000300 	.word	0x50000300
 80020e4:	50000100 	.word	0x50000100
 80020e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80020ec:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f003 0303 	and.w	r3, r3, #3
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d108      	bne.n	800210e <HAL_ADC_ConfigChannel+0x48e>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b01      	cmp	r3, #1
 8002108:	d101      	bne.n	800210e <HAL_ADC_ConfigChannel+0x48e>
 800210a:	2301      	movs	r3, #1
 800210c:	e000      	b.n	8002110 <HAL_ADC_ConfigChannel+0x490>
 800210e:	2300      	movs	r3, #0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d150      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002114:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002116:	2b00      	cmp	r3, #0
 8002118:	d010      	beq.n	800213c <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	2b01      	cmp	r3, #1
 8002124:	d107      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x4b6>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b01      	cmp	r3, #1
 8002130:	d101      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x4b6>
 8002132:	2301      	movs	r3, #1
 8002134:	e000      	b.n	8002138 <HAL_ADC_ConfigChannel+0x4b8>
 8002136:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002138:	2b00      	cmp	r3, #0
 800213a:	d13c      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b10      	cmp	r3, #16
 8002142:	d11d      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x500>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800214c:	d118      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800214e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002156:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002158:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800215a:	4b27      	ldr	r3, [pc, #156]	; (80021f8 <HAL_ADC_ConfigChannel+0x578>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a27      	ldr	r2, [pc, #156]	; (80021fc <HAL_ADC_ConfigChannel+0x57c>)
 8002160:	fba2 2303 	umull	r2, r3, r2, r3
 8002164:	0c9a      	lsrs	r2, r3, #18
 8002166:	4613      	mov	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002170:	e002      	b.n	8002178 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	3b01      	subs	r3, #1
 8002176:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f9      	bne.n	8002172 <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800217e:	e02e      	b.n	80021de <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b11      	cmp	r3, #17
 8002186:	d10b      	bne.n	80021a0 <HAL_ADC_ConfigChannel+0x520>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002190:	d106      	bne.n	80021a0 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002192:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800219a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800219c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800219e:	e01e      	b.n	80021de <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b12      	cmp	r3, #18
 80021a6:	d11a      	bne.n	80021de <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80021a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021b2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80021b4:	e013      	b.n	80021de <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ba:	f043 0220 	orr.w	r2, r3, #32
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80021c8:	e00a      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f043 0220 	orr.w	r2, r3, #32
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80021dc:	e000      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80021de:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80021e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	376c      	adds	r7, #108	; 0x6c
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	20000000 	.word	0x20000000
 80021fc:	431bde83 	.word	0x431bde83

08002200 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002200:	b480      	push	{r7}
 8002202:	b099      	sub	sp, #100	; 0x64
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002218:	d102      	bne.n	8002220 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800221a:	4b5a      	ldr	r3, [pc, #360]	; (8002384 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	e002      	b.n	8002226 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002220:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002224:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e0a2      	b.n	8002376 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002236:	2b01      	cmp	r3, #1
 8002238:	d101      	bne.n	800223e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800223a:	2302      	movs	r3, #2
 800223c:	e09b      	b.n	8002376 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	d17f      	bne.n	8002354 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	2b00      	cmp	r3, #0
 800225e:	d179      	bne.n	8002354 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002260:	4b49      	ldr	r3, [pc, #292]	; (8002388 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002262:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d040      	beq.n	80022ee <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800226c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	6859      	ldr	r1, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800227e:	035b      	lsls	r3, r3, #13
 8002280:	430b      	orrs	r3, r1
 8002282:	431a      	orrs	r2, r3
 8002284:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002286:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 0303 	and.w	r3, r3, #3
 8002292:	2b01      	cmp	r3, #1
 8002294:	d108      	bne.n	80022a8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d101      	bne.n	80022a8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80022a4:	2301      	movs	r3, #1
 80022a6:	e000      	b.n	80022aa <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80022a8:	2300      	movs	r3, #0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d15c      	bne.n	8002368 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f003 0303 	and.w	r3, r3, #3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d107      	bne.n	80022ca <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d101      	bne.n	80022ca <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80022c6:	2301      	movs	r3, #1
 80022c8:	e000      	b.n	80022cc <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80022ca:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d14b      	bne.n	8002368 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80022d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80022d8:	f023 030f 	bic.w	r3, r3, #15
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	6811      	ldr	r1, [r2, #0]
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	6892      	ldr	r2, [r2, #8]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	431a      	orrs	r2, r3
 80022e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022ea:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80022ec:	e03c      	b.n	8002368 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80022ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022f8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f003 0303 	and.w	r3, r3, #3
 8002304:	2b01      	cmp	r3, #1
 8002306:	d108      	bne.n	800231a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 800231a:	2300      	movs	r3, #0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d123      	bne.n	8002368 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	2b01      	cmp	r3, #1
 800232a:	d107      	bne.n	800233c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b01      	cmp	r3, #1
 8002336:	d101      	bne.n	800233c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002338:	2301      	movs	r3, #1
 800233a:	e000      	b.n	800233e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800233c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800233e:	2b00      	cmp	r3, #0
 8002340:	d112      	bne.n	8002368 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002342:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800234a:	f023 030f 	bic.w	r3, r3, #15
 800234e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002350:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002352:	e009      	b.n	8002368 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	f043 0220 	orr.w	r2, r3, #32
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002366:	e000      	b.n	800236a <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002368:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002372:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002376:	4618      	mov	r0, r3
 8002378:	3764      	adds	r7, #100	; 0x64
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	50000100 	.word	0x50000100
 8002388:	50000300 	.word	0x50000300

0800238c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d108      	bne.n	80023b8 <ADC_Enable+0x2c>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d101      	bne.n	80023b8 <ADC_Enable+0x2c>
 80023b4:	2301      	movs	r3, #1
 80023b6:	e000      	b.n	80023ba <ADC_Enable+0x2e>
 80023b8:	2300      	movs	r3, #0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d143      	bne.n	8002446 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689a      	ldr	r2, [r3, #8]
 80023c4:	4b22      	ldr	r3, [pc, #136]	; (8002450 <ADC_Enable+0xc4>)
 80023c6:	4013      	ands	r3, r2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d00d      	beq.n	80023e8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d0:	f043 0210 	orr.w	r2, r3, #16
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023dc:	f043 0201 	orr.w	r2, r3, #1
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e02f      	b.n	8002448 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80023f8:	f7ff f8ee 	bl	80015d8 <HAL_GetTick>
 80023fc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80023fe:	e01b      	b.n	8002438 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002400:	f7ff f8ea 	bl	80015d8 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d914      	bls.n	8002438 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	2b01      	cmp	r3, #1
 800241a:	d00d      	beq.n	8002438 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	f043 0210 	orr.w	r2, r3, #16
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242c:	f043 0201 	orr.w	r2, r3, #1
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e007      	b.n	8002448 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b01      	cmp	r3, #1
 8002444:	d1dc      	bne.n	8002400 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	8000003f 	.word	0x8000003f

08002454 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800245c:	2300      	movs	r3, #0
 800245e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	2b01      	cmp	r3, #1
 800246c:	d108      	bne.n	8002480 <ADC_Disable+0x2c>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b01      	cmp	r3, #1
 800247a:	d101      	bne.n	8002480 <ADC_Disable+0x2c>
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <ADC_Disable+0x2e>
 8002480:	2300      	movs	r3, #0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d047      	beq.n	8002516 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f003 030d 	and.w	r3, r3, #13
 8002490:	2b01      	cmp	r3, #1
 8002492:	d10f      	bne.n	80024b4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f042 0202 	orr.w	r2, r2, #2
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2203      	movs	r2, #3
 80024aa:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80024ac:	f7ff f894 	bl	80015d8 <HAL_GetTick>
 80024b0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80024b2:	e029      	b.n	8002508 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	f043 0210 	orr.w	r2, r3, #16
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c4:	f043 0201 	orr.w	r2, r3, #1
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e023      	b.n	8002518 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024d0:	f7ff f882 	bl	80015d8 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d914      	bls.n	8002508 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d10d      	bne.n	8002508 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f0:	f043 0210 	orr.w	r2, r3, #16
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fc:	f043 0201 	orr.w	r2, r3, #1
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e007      	b.n	8002518 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b01      	cmp	r3, #1
 8002514:	d0dc      	beq.n	80024d0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <__NVIC_SetPriorityGrouping+0x44>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800253c:	4013      	ands	r3, r2
 800253e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002548:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800254c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002552:	4a04      	ldr	r2, [pc, #16]	; (8002564 <__NVIC_SetPriorityGrouping+0x44>)
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	60d3      	str	r3, [r2, #12]
}
 8002558:	bf00      	nop
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800256c:	4b04      	ldr	r3, [pc, #16]	; (8002580 <__NVIC_GetPriorityGrouping+0x18>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	0a1b      	lsrs	r3, r3, #8
 8002572:	f003 0307 	and.w	r3, r3, #7
}
 8002576:	4618      	mov	r0, r3
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	6039      	str	r1, [r7, #0]
 800258e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002594:	2b00      	cmp	r3, #0
 8002596:	db0a      	blt.n	80025ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	b2da      	uxtb	r2, r3
 800259c:	490c      	ldr	r1, [pc, #48]	; (80025d0 <__NVIC_SetPriority+0x4c>)
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	0112      	lsls	r2, r2, #4
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	440b      	add	r3, r1
 80025a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025ac:	e00a      	b.n	80025c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	b2da      	uxtb	r2, r3
 80025b2:	4908      	ldr	r1, [pc, #32]	; (80025d4 <__NVIC_SetPriority+0x50>)
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	f003 030f 	and.w	r3, r3, #15
 80025ba:	3b04      	subs	r3, #4
 80025bc:	0112      	lsls	r2, r2, #4
 80025be:	b2d2      	uxtb	r2, r2
 80025c0:	440b      	add	r3, r1
 80025c2:	761a      	strb	r2, [r3, #24]
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000e100 	.word	0xe000e100
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d8:	b480      	push	{r7}
 80025da:	b089      	sub	sp, #36	; 0x24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	f1c3 0307 	rsb	r3, r3, #7
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	bf28      	it	cs
 80025f6:	2304      	movcs	r3, #4
 80025f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3304      	adds	r3, #4
 80025fe:	2b06      	cmp	r3, #6
 8002600:	d902      	bls.n	8002608 <NVIC_EncodePriority+0x30>
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	3b03      	subs	r3, #3
 8002606:	e000      	b.n	800260a <NVIC_EncodePriority+0x32>
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260c:	f04f 32ff 	mov.w	r2, #4294967295
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43da      	mvns	r2, r3
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	401a      	ands	r2, r3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002620:	f04f 31ff 	mov.w	r1, #4294967295
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	fa01 f303 	lsl.w	r3, r1, r3
 800262a:	43d9      	mvns	r1, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002630:	4313      	orrs	r3, r2
         );
}
 8002632:	4618      	mov	r0, r3
 8002634:	3724      	adds	r7, #36	; 0x24
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
	...

08002640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3b01      	subs	r3, #1
 800264c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002650:	d301      	bcc.n	8002656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002652:	2301      	movs	r3, #1
 8002654:	e00f      	b.n	8002676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002656:	4a0a      	ldr	r2, [pc, #40]	; (8002680 <SysTick_Config+0x40>)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3b01      	subs	r3, #1
 800265c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800265e:	210f      	movs	r1, #15
 8002660:	f04f 30ff 	mov.w	r0, #4294967295
 8002664:	f7ff ff8e 	bl	8002584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002668:	4b05      	ldr	r3, [pc, #20]	; (8002680 <SysTick_Config+0x40>)
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800266e:	4b04      	ldr	r3, [pc, #16]	; (8002680 <SysTick_Config+0x40>)
 8002670:	2207      	movs	r2, #7
 8002672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	e000e010 	.word	0xe000e010

08002684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7ff ff47 	bl	8002520 <__NVIC_SetPriorityGrouping>
}
 8002692:	bf00      	nop
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b086      	sub	sp, #24
 800269e:	af00      	add	r7, sp, #0
 80026a0:	4603      	mov	r3, r0
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026ac:	f7ff ff5c 	bl	8002568 <__NVIC_GetPriorityGrouping>
 80026b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	68b9      	ldr	r1, [r7, #8]
 80026b6:	6978      	ldr	r0, [r7, #20]
 80026b8:	f7ff ff8e 	bl	80025d8 <NVIC_EncodePriority>
 80026bc:	4602      	mov	r2, r0
 80026be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c2:	4611      	mov	r1, r2
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff5d 	bl	8002584 <__NVIC_SetPriority>
}
 80026ca:	bf00      	nop
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b082      	sub	sp, #8
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7ff ffb0 	bl	8002640 <SysTick_Config>
 80026e0:	4603      	mov	r3, r0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d101      	bne.n	80026fc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e014      	b.n	8002726 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	791b      	ldrb	r3, [r3, #4]
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d105      	bne.n	8002712 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f7fe fd5b 	bl	80011c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2202      	movs	r2, #2
 8002716:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 800272e:	b480      	push	{r7}
 8002730:	b087      	sub	sp, #28
 8002732:	af00      	add	r7, sp, #0
 8002734:	60f8      	str	r0, [r7, #12]
 8002736:	60b9      	str	r1, [r7, #8]
 8002738:	607a      	str	r2, [r7, #4]
 800273a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d105      	bne.n	8002758 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800274c:	697a      	ldr	r2, [r7, #20]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4413      	add	r3, r2
 8002752:	3308      	adds	r3, #8
 8002754:	617b      	str	r3, [r7, #20]
 8002756:	e004      	b.n	8002762 <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002758:	697a      	ldr	r2, [r7, #20]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4413      	add	r3, r2
 800275e:	3314      	adds	r3, #20
 8002760:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	461a      	mov	r2, r3
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	371c      	adds	r7, #28
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	795b      	ldrb	r3, [r3, #5]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d101      	bne.n	800278e <HAL_DAC_Start+0x16>
 800278a:	2302      	movs	r3, #2
 800278c:	e039      	b.n	8002802 <HAL_DAC_Start+0x8a>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2202      	movs	r2, #2
 8002798:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6819      	ldr	r1, [r3, #0]
 80027a0:	2201      	movs	r2, #1
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	409a      	lsls	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10f      	bne.n	80027d4 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80027be:	2b3c      	cmp	r3, #60	; 0x3c
 80027c0:	d118      	bne.n	80027f4 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f042 0201 	orr.w	r2, r2, #1
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	e00f      	b.n	80027f4 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80027de:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 80027e2:	d107      	bne.n	80027f4 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	685a      	ldr	r2, [r3, #4]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 0202 	orr.w	r2, r2, #2
 80027f2:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
	...

08002810 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002810:	b480      	push	{r7}
 8002812:	b087      	sub	sp, #28
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	2300      	movs	r3, #0
 8002822:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	795b      	ldrb	r3, [r3, #5]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d101      	bne.n	8002830 <HAL_DAC_ConfigChannel+0x20>
 800282c:	2302      	movs	r3, #2
 800282e:	e04e      	b.n	80028ce <HAL_DAC_ConfigChannel+0xbe>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2201      	movs	r2, #1
 8002834:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2202      	movs	r2, #2
 800283a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a24      	ldr	r2, [pc, #144]	; (80028dc <HAL_DAC_ConfigChannel+0xcc>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d112      	bne.n	8002874 <HAL_DAC_ConfigChannel+0x64>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10f      	bne.n	8002874 <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002854:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	fa02 f303 	lsl.w	r3, r2, r3
 800285e:	43db      	mvns	r3, r3
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	4013      	ands	r3, r2
 8002864:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	4313      	orrs	r3, r2
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	e00e      	b.n	8002892 <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8002874:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	43db      	mvns	r3, r3
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	4013      	ands	r3, r2
 8002884:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	4313      	orrs	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	697a      	ldr	r2, [r7, #20]
 800289c:	4313      	orrs	r3, r2
 800289e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	697a      	ldr	r2, [r7, #20]
 80028a6:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6819      	ldr	r1, [r3, #0]
 80028ae:	22c0      	movs	r2, #192	; 0xc0
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	fa02 f303 	lsl.w	r3, r2, r3
 80028b6:	43da      	mvns	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	400a      	ands	r2, r1
 80028be:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2201      	movs	r2, #1
 80028c4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	371c      	adds	r7, #28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40007400 	.word	0x40007400

080028e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b087      	sub	sp, #28
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ee:	e14e      	b.n	8002b8e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	2101      	movs	r1, #1
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	fa01 f303 	lsl.w	r3, r1, r3
 80028fc:	4013      	ands	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2b00      	cmp	r3, #0
 8002904:	f000 8140 	beq.w	8002b88 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 0303 	and.w	r3, r3, #3
 8002910:	2b01      	cmp	r3, #1
 8002912:	d005      	beq.n	8002920 <HAL_GPIO_Init+0x40>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d130      	bne.n	8002982 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	2203      	movs	r2, #3
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	4013      	ands	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	68da      	ldr	r2, [r3, #12]
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	4313      	orrs	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	693a      	ldr	r2, [r7, #16]
 800294e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002956:	2201      	movs	r2, #1
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	43db      	mvns	r3, r3
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	4013      	ands	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	091b      	lsrs	r3, r3, #4
 800296c:	f003 0201 	and.w	r2, r3, #1
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	2b03      	cmp	r3, #3
 800298c:	d017      	beq.n	80029be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	2203      	movs	r2, #3
 800299a:	fa02 f303 	lsl.w	r3, r2, r3
 800299e:	43db      	mvns	r3, r3
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	4013      	ands	r3, r2
 80029a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f003 0303 	and.w	r3, r3, #3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d123      	bne.n	8002a12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	08da      	lsrs	r2, r3, #3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	3208      	adds	r2, #8
 80029d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	220f      	movs	r2, #15
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	4013      	ands	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	691a      	ldr	r2, [r3, #16]
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	08da      	lsrs	r2, r3, #3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3208      	adds	r2, #8
 8002a0c:	6939      	ldr	r1, [r7, #16]
 8002a0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	2203      	movs	r2, #3
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	43db      	mvns	r3, r3
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	4013      	ands	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f003 0203 	and.w	r2, r3, #3
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 809a 	beq.w	8002b88 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a54:	4b55      	ldr	r3, [pc, #340]	; (8002bac <HAL_GPIO_Init+0x2cc>)
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	4a54      	ldr	r2, [pc, #336]	; (8002bac <HAL_GPIO_Init+0x2cc>)
 8002a5a:	f043 0301 	orr.w	r3, r3, #1
 8002a5e:	6193      	str	r3, [r2, #24]
 8002a60:	4b52      	ldr	r3, [pc, #328]	; (8002bac <HAL_GPIO_Init+0x2cc>)
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	f003 0301 	and.w	r3, r3, #1
 8002a68:	60bb      	str	r3, [r7, #8]
 8002a6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a6c:	4a50      	ldr	r2, [pc, #320]	; (8002bb0 <HAL_GPIO_Init+0x2d0>)
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	089b      	lsrs	r3, r3, #2
 8002a72:	3302      	adds	r3, #2
 8002a74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f003 0303 	and.w	r3, r3, #3
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	220f      	movs	r2, #15
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a96:	d013      	beq.n	8002ac0 <HAL_GPIO_Init+0x1e0>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a46      	ldr	r2, [pc, #280]	; (8002bb4 <HAL_GPIO_Init+0x2d4>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d00d      	beq.n	8002abc <HAL_GPIO_Init+0x1dc>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a45      	ldr	r2, [pc, #276]	; (8002bb8 <HAL_GPIO_Init+0x2d8>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d007      	beq.n	8002ab8 <HAL_GPIO_Init+0x1d8>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a44      	ldr	r2, [pc, #272]	; (8002bbc <HAL_GPIO_Init+0x2dc>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d101      	bne.n	8002ab4 <HAL_GPIO_Init+0x1d4>
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e006      	b.n	8002ac2 <HAL_GPIO_Init+0x1e2>
 8002ab4:	2305      	movs	r3, #5
 8002ab6:	e004      	b.n	8002ac2 <HAL_GPIO_Init+0x1e2>
 8002ab8:	2302      	movs	r3, #2
 8002aba:	e002      	b.n	8002ac2 <HAL_GPIO_Init+0x1e2>
 8002abc:	2301      	movs	r3, #1
 8002abe:	e000      	b.n	8002ac2 <HAL_GPIO_Init+0x1e2>
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	f002 0203 	and.w	r2, r2, #3
 8002ac8:	0092      	lsls	r2, r2, #2
 8002aca:	4093      	lsls	r3, r2
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ad2:	4937      	ldr	r1, [pc, #220]	; (8002bb0 <HAL_GPIO_Init+0x2d0>)
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	089b      	lsrs	r3, r3, #2
 8002ad8:	3302      	adds	r3, #2
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ae0:	4b37      	ldr	r3, [pc, #220]	; (8002bc0 <HAL_GPIO_Init+0x2e0>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	4013      	ands	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002b04:	4a2e      	ldr	r2, [pc, #184]	; (8002bc0 <HAL_GPIO_Init+0x2e0>)
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b0a:	4b2d      	ldr	r3, [pc, #180]	; (8002bc0 <HAL_GPIO_Init+0x2e0>)
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	43db      	mvns	r3, r3
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	4013      	ands	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b2e:	4a24      	ldr	r2, [pc, #144]	; (8002bc0 <HAL_GPIO_Init+0x2e0>)
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b34:	4b22      	ldr	r3, [pc, #136]	; (8002bc0 <HAL_GPIO_Init+0x2e0>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	4013      	ands	r3, r2
 8002b42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002b58:	4a19      	ldr	r2, [pc, #100]	; (8002bc0 <HAL_GPIO_Init+0x2e0>)
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b5e:	4b18      	ldr	r3, [pc, #96]	; (8002bc0 <HAL_GPIO_Init+0x2e0>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	43db      	mvns	r3, r3
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002b82:	4a0f      	ldr	r2, [pc, #60]	; (8002bc0 <HAL_GPIO_Init+0x2e0>)
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	fa22 f303 	lsr.w	r3, r2, r3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f47f aea9 	bne.w	80028f0 <HAL_GPIO_Init+0x10>
  }
}
 8002b9e:	bf00      	nop
 8002ba0:	bf00      	nop
 8002ba2:	371c      	adds	r7, #28
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	40010000 	.word	0x40010000
 8002bb4:	48000400 	.word	0x48000400
 8002bb8:	48000800 	.word	0x48000800
 8002bbc:	48000c00 	.word	0x48000c00
 8002bc0:	40010400 	.word	0x40010400

08002bc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bd0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bd4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bda:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d102      	bne.n	8002bea <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	f001 b823 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 817d 	beq.w	8002efa <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002c00:	4bbc      	ldr	r3, [pc, #752]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f003 030c 	and.w	r3, r3, #12
 8002c08:	2b04      	cmp	r3, #4
 8002c0a:	d00c      	beq.n	8002c26 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c0c:	4bb9      	ldr	r3, [pc, #740]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 030c 	and.w	r3, r3, #12
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	d15c      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x10e>
 8002c18:	4bb6      	ldr	r3, [pc, #728]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c24:	d155      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x10e>
 8002c26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c2a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002c32:	fa93 f3a3 	rbit	r3, r3
 8002c36:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c3a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c3e:	fab3 f383 	clz	r3, r3
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	095b      	lsrs	r3, r3, #5
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	f043 0301 	orr.w	r3, r3, #1
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d102      	bne.n	8002c58 <HAL_RCC_OscConfig+0x94>
 8002c52:	4ba8      	ldr	r3, [pc, #672]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	e015      	b.n	8002c84 <HAL_RCC_OscConfig+0xc0>
 8002c58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c5c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002c64:	fa93 f3a3 	rbit	r3, r3
 8002c68:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002c6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c70:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002c74:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002c78:	fa93 f3a3 	rbit	r3, r3
 8002c7c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002c80:	4b9c      	ldr	r3, [pc, #624]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c84:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c88:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002c8c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002c90:	fa92 f2a2 	rbit	r2, r2
 8002c94:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002c98:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002c9c:	fab2 f282 	clz	r2, r2
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	f042 0220 	orr.w	r2, r2, #32
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	f002 021f 	and.w	r2, r2, #31
 8002cac:	2101      	movs	r1, #1
 8002cae:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 811f 	beq.w	8002ef8 <HAL_RCC_OscConfig+0x334>
 8002cba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f040 8116 	bne.w	8002ef8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	f000 bfaf 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ce2:	d106      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x12e>
 8002ce4:	4b83      	ldr	r3, [pc, #524]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a82      	ldr	r2, [pc, #520]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002cea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	e036      	b.n	8002d60 <HAL_RCC_OscConfig+0x19c>
 8002cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10c      	bne.n	8002d1c <HAL_RCC_OscConfig+0x158>
 8002d02:	4b7c      	ldr	r3, [pc, #496]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a7b      	ldr	r2, [pc, #492]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d0c:	6013      	str	r3, [r2, #0]
 8002d0e:	4b79      	ldr	r3, [pc, #484]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a78      	ldr	r2, [pc, #480]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d18:	6013      	str	r3, [r2, #0]
 8002d1a:	e021      	b.n	8002d60 <HAL_RCC_OscConfig+0x19c>
 8002d1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d2c:	d10c      	bne.n	8002d48 <HAL_RCC_OscConfig+0x184>
 8002d2e:	4b71      	ldr	r3, [pc, #452]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a70      	ldr	r2, [pc, #448]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	4b6e      	ldr	r3, [pc, #440]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a6d      	ldr	r2, [pc, #436]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d44:	6013      	str	r3, [r2, #0]
 8002d46:	e00b      	b.n	8002d60 <HAL_RCC_OscConfig+0x19c>
 8002d48:	4b6a      	ldr	r3, [pc, #424]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a69      	ldr	r2, [pc, #420]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d52:	6013      	str	r3, [r2, #0]
 8002d54:	4b67      	ldr	r3, [pc, #412]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a66      	ldr	r2, [pc, #408]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d5e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d60:	4b64      	ldr	r3, [pc, #400]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d64:	f023 020f 	bic.w	r2, r3, #15
 8002d68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d6c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	495f      	ldr	r1, [pc, #380]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d059      	beq.n	8002e3e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8a:	f7fe fc25 	bl	80015d8 <HAL_GetTick>
 8002d8e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	e00a      	b.n	8002daa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d94:	f7fe fc20 	bl	80015d8 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b64      	cmp	r3, #100	; 0x64
 8002da2:	d902      	bls.n	8002daa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	f000 bf43 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>
 8002daa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002dae:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002db6:	fa93 f3a3 	rbit	r3, r3
 8002dba:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002dbe:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dc2:	fab3 f383 	clz	r3, r3
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	095b      	lsrs	r3, r3, #5
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	f043 0301 	orr.w	r3, r3, #1
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d102      	bne.n	8002ddc <HAL_RCC_OscConfig+0x218>
 8002dd6:	4b47      	ldr	r3, [pc, #284]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	e015      	b.n	8002e08 <HAL_RCC_OscConfig+0x244>
 8002ddc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002de0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002de8:	fa93 f3a3 	rbit	r3, r3
 8002dec:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002df0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002df4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002df8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002dfc:	fa93 f3a3 	rbit	r3, r3
 8002e00:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002e04:	4b3b      	ldr	r3, [pc, #236]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e0c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002e10:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002e14:	fa92 f2a2 	rbit	r2, r2
 8002e18:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002e1c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002e20:	fab2 f282 	clz	r2, r2
 8002e24:	b2d2      	uxtb	r2, r2
 8002e26:	f042 0220 	orr.w	r2, r2, #32
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	f002 021f 	and.w	r2, r2, #31
 8002e30:	2101      	movs	r1, #1
 8002e32:	fa01 f202 	lsl.w	r2, r1, r2
 8002e36:	4013      	ands	r3, r2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0ab      	beq.n	8002d94 <HAL_RCC_OscConfig+0x1d0>
 8002e3c:	e05d      	b.n	8002efa <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e3e:	f7fe fbcb 	bl	80015d8 <HAL_GetTick>
 8002e42:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e46:	e00a      	b.n	8002e5e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e48:	f7fe fbc6 	bl	80015d8 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b64      	cmp	r3, #100	; 0x64
 8002e56:	d902      	bls.n	8002e5e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	f000 bee9 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>
 8002e5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e62:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e66:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002e6a:	fa93 f3a3 	rbit	r3, r3
 8002e6e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002e72:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e76:	fab3 f383 	clz	r3, r3
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	095b      	lsrs	r3, r3, #5
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	f043 0301 	orr.w	r3, r3, #1
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d102      	bne.n	8002e90 <HAL_RCC_OscConfig+0x2cc>
 8002e8a:	4b1a      	ldr	r3, [pc, #104]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	e015      	b.n	8002ebc <HAL_RCC_OscConfig+0x2f8>
 8002e90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e94:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e98:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e9c:	fa93 f3a3 	rbit	r3, r3
 8002ea0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002ea4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ea8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002eac:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002eb0:	fa93 f3a3 	rbit	r3, r3
 8002eb4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002eb8:	4b0e      	ldr	r3, [pc, #56]	; (8002ef4 <HAL_RCC_OscConfig+0x330>)
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ec0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002ec4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002ec8:	fa92 f2a2 	rbit	r2, r2
 8002ecc:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002ed0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002ed4:	fab2 f282 	clz	r2, r2
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	f042 0220 	orr.w	r2, r2, #32
 8002ede:	b2d2      	uxtb	r2, r2
 8002ee0:	f002 021f 	and.w	r2, r2, #31
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eea:	4013      	ands	r3, r2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1ab      	bne.n	8002e48 <HAL_RCC_OscConfig+0x284>
 8002ef0:	e003      	b.n	8002efa <HAL_RCC_OscConfig+0x336>
 8002ef2:	bf00      	nop
 8002ef4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002efa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002efe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f000 817d 	beq.w	800320a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002f10:	4ba6      	ldr	r3, [pc, #664]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 030c 	and.w	r3, r3, #12
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00b      	beq.n	8002f34 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f1c:	4ba3      	ldr	r3, [pc, #652]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f003 030c 	and.w	r3, r3, #12
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d172      	bne.n	800300e <HAL_RCC_OscConfig+0x44a>
 8002f28:	4ba0      	ldr	r3, [pc, #640]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d16c      	bne.n	800300e <HAL_RCC_OscConfig+0x44a>
 8002f34:	2302      	movs	r3, #2
 8002f36:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002f3e:	fa93 f3a3 	rbit	r3, r3
 8002f42:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002f46:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f4a:	fab3 f383 	clz	r3, r3
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	095b      	lsrs	r3, r3, #5
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	f043 0301 	orr.w	r3, r3, #1
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d102      	bne.n	8002f64 <HAL_RCC_OscConfig+0x3a0>
 8002f5e:	4b93      	ldr	r3, [pc, #588]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	e013      	b.n	8002f8c <HAL_RCC_OscConfig+0x3c8>
 8002f64:	2302      	movs	r3, #2
 8002f66:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002f6e:	fa93 f3a3 	rbit	r3, r3
 8002f72:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002f76:	2302      	movs	r3, #2
 8002f78:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002f7c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002f80:	fa93 f3a3 	rbit	r3, r3
 8002f84:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002f88:	4b88      	ldr	r3, [pc, #544]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002f92:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002f96:	fa92 f2a2 	rbit	r2, r2
 8002f9a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002f9e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002fa2:	fab2 f282 	clz	r2, r2
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	f042 0220 	orr.w	r2, r2, #32
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	f002 021f 	and.w	r2, r2, #31
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002fb8:	4013      	ands	r3, r2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00a      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x410>
 8002fbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d002      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	f000 be2e 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd4:	4b75      	ldr	r3, [pc, #468]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	21f8      	movs	r1, #248	; 0xf8
 8002fea:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002ff2:	fa91 f1a1 	rbit	r1, r1
 8002ff6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002ffa:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002ffe:	fab1 f181 	clz	r1, r1
 8003002:	b2c9      	uxtb	r1, r1
 8003004:	408b      	lsls	r3, r1
 8003006:	4969      	ldr	r1, [pc, #420]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 8003008:	4313      	orrs	r3, r2
 800300a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300c:	e0fd      	b.n	800320a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800300e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003012:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 8088 	beq.w	8003130 <HAL_RCC_OscConfig+0x56c>
 8003020:	2301      	movs	r3, #1
 8003022:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800302a:	fa93 f3a3 	rbit	r3, r3
 800302e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003032:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003036:	fab3 f383 	clz	r3, r3
 800303a:	b2db      	uxtb	r3, r3
 800303c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003040:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	461a      	mov	r2, r3
 8003048:	2301      	movs	r3, #1
 800304a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304c:	f7fe fac4 	bl	80015d8 <HAL_GetTick>
 8003050:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003054:	e00a      	b.n	800306c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003056:	f7fe fabf 	bl	80015d8 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d902      	bls.n	800306c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	f000 bde2 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>
 800306c:	2302      	movs	r3, #2
 800306e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003072:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003076:	fa93 f3a3 	rbit	r3, r3
 800307a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800307e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003082:	fab3 f383 	clz	r3, r3
 8003086:	b2db      	uxtb	r3, r3
 8003088:	095b      	lsrs	r3, r3, #5
 800308a:	b2db      	uxtb	r3, r3
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b01      	cmp	r3, #1
 8003094:	d102      	bne.n	800309c <HAL_RCC_OscConfig+0x4d8>
 8003096:	4b45      	ldr	r3, [pc, #276]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	e013      	b.n	80030c4 <HAL_RCC_OscConfig+0x500>
 800309c:	2302      	movs	r3, #2
 800309e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80030a6:	fa93 f3a3 	rbit	r3, r3
 80030aa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80030ae:	2302      	movs	r3, #2
 80030b0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80030b4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80030b8:	fa93 f3a3 	rbit	r3, r3
 80030bc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80030c0:	4b3a      	ldr	r3, [pc, #232]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c4:	2202      	movs	r2, #2
 80030c6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80030ca:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80030ce:	fa92 f2a2 	rbit	r2, r2
 80030d2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80030d6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80030da:	fab2 f282 	clz	r2, r2
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	f042 0220 	orr.w	r2, r2, #32
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	f002 021f 	and.w	r2, r2, #31
 80030ea:	2101      	movs	r1, #1
 80030ec:	fa01 f202 	lsl.w	r2, r1, r2
 80030f0:	4013      	ands	r3, r2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0af      	beq.n	8003056 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f6:	4b2d      	ldr	r3, [pc, #180]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003102:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	21f8      	movs	r1, #248	; 0xf8
 800310c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003110:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003114:	fa91 f1a1 	rbit	r1, r1
 8003118:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800311c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003120:	fab1 f181 	clz	r1, r1
 8003124:	b2c9      	uxtb	r1, r1
 8003126:	408b      	lsls	r3, r1
 8003128:	4920      	ldr	r1, [pc, #128]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 800312a:	4313      	orrs	r3, r2
 800312c:	600b      	str	r3, [r1, #0]
 800312e:	e06c      	b.n	800320a <HAL_RCC_OscConfig+0x646>
 8003130:	2301      	movs	r3, #1
 8003132:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003136:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800313a:	fa93 f3a3 	rbit	r3, r3
 800313e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003142:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003146:	fab3 f383 	clz	r3, r3
 800314a:	b2db      	uxtb	r3, r3
 800314c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003150:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	461a      	mov	r2, r3
 8003158:	2300      	movs	r3, #0
 800315a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800315c:	f7fe fa3c 	bl	80015d8 <HAL_GetTick>
 8003160:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003164:	e00a      	b.n	800317c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003166:	f7fe fa37 	bl	80015d8 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b02      	cmp	r3, #2
 8003174:	d902      	bls.n	800317c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	f000 bd5a 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>
 800317c:	2302      	movs	r3, #2
 800317e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003182:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003186:	fa93 f3a3 	rbit	r3, r3
 800318a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800318e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003192:	fab3 f383 	clz	r3, r3
 8003196:	b2db      	uxtb	r3, r3
 8003198:	095b      	lsrs	r3, r3, #5
 800319a:	b2db      	uxtb	r3, r3
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d104      	bne.n	80031b0 <HAL_RCC_OscConfig+0x5ec>
 80031a6:	4b01      	ldr	r3, [pc, #4]	; (80031ac <HAL_RCC_OscConfig+0x5e8>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	e015      	b.n	80031d8 <HAL_RCC_OscConfig+0x614>
 80031ac:	40021000 	.word	0x40021000
 80031b0:	2302      	movs	r3, #2
 80031b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80031ba:	fa93 f3a3 	rbit	r3, r3
 80031be:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80031c2:	2302      	movs	r3, #2
 80031c4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80031c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80031cc:	fa93 f3a3 	rbit	r3, r3
 80031d0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80031d4:	4bc8      	ldr	r3, [pc, #800]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 80031d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d8:	2202      	movs	r2, #2
 80031da:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80031de:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80031e2:	fa92 f2a2 	rbit	r2, r2
 80031e6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80031ea:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80031ee:	fab2 f282 	clz	r2, r2
 80031f2:	b2d2      	uxtb	r2, r2
 80031f4:	f042 0220 	orr.w	r2, r2, #32
 80031f8:	b2d2      	uxtb	r2, r2
 80031fa:	f002 021f 	and.w	r2, r2, #31
 80031fe:	2101      	movs	r1, #1
 8003200:	fa01 f202 	lsl.w	r2, r1, r2
 8003204:	4013      	ands	r3, r2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1ad      	bne.n	8003166 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800320a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800320e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	f000 8110 	beq.w	8003440 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003220:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003224:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d079      	beq.n	8003324 <HAL_RCC_OscConfig+0x760>
 8003230:	2301      	movs	r3, #1
 8003232:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003236:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800323a:	fa93 f3a3 	rbit	r3, r3
 800323e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003242:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003246:	fab3 f383 	clz	r3, r3
 800324a:	b2db      	uxtb	r3, r3
 800324c:	461a      	mov	r2, r3
 800324e:	4bab      	ldr	r3, [pc, #684]	; (80034fc <HAL_RCC_OscConfig+0x938>)
 8003250:	4413      	add	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	461a      	mov	r2, r3
 8003256:	2301      	movs	r3, #1
 8003258:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325a:	f7fe f9bd 	bl	80015d8 <HAL_GetTick>
 800325e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003262:	e00a      	b.n	800327a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003264:	f7fe f9b8 	bl	80015d8 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d902      	bls.n	800327a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	f000 bcdb 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>
 800327a:	2302      	movs	r3, #2
 800327c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003280:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003284:	fa93 f3a3 	rbit	r3, r3
 8003288:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800328c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003290:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003294:	2202      	movs	r2, #2
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800329c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	fa93 f2a3 	rbit	r2, r3
 80032a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80032b8:	2202      	movs	r2, #2
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	fa93 f2a3 	rbit	r2, r3
 80032ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80032d2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032d4:	4b88      	ldr	r3, [pc, #544]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 80032d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032dc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80032e0:	2102      	movs	r1, #2
 80032e2:	6019      	str	r1, [r3, #0]
 80032e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	fa93 f1a3 	rbit	r1, r3
 80032f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80032fa:	6019      	str	r1, [r3, #0]
  return result;
 80032fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003300:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	fab3 f383 	clz	r3, r3
 800330a:	b2db      	uxtb	r3, r3
 800330c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003310:	b2db      	uxtb	r3, r3
 8003312:	f003 031f 	and.w	r3, r3, #31
 8003316:	2101      	movs	r1, #1
 8003318:	fa01 f303 	lsl.w	r3, r1, r3
 800331c:	4013      	ands	r3, r2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d0a0      	beq.n	8003264 <HAL_RCC_OscConfig+0x6a0>
 8003322:	e08d      	b.n	8003440 <HAL_RCC_OscConfig+0x87c>
 8003324:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003328:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800332c:	2201      	movs	r2, #1
 800332e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003330:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003334:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	fa93 f2a3 	rbit	r2, r3
 800333e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003342:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003346:	601a      	str	r2, [r3, #0]
  return result;
 8003348:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800334c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003350:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	461a      	mov	r2, r3
 800335a:	4b68      	ldr	r3, [pc, #416]	; (80034fc <HAL_RCC_OscConfig+0x938>)
 800335c:	4413      	add	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	461a      	mov	r2, r3
 8003362:	2300      	movs	r3, #0
 8003364:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003366:	f7fe f937 	bl	80015d8 <HAL_GetTick>
 800336a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800336e:	e00a      	b.n	8003386 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003370:	f7fe f932 	bl	80015d8 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b02      	cmp	r3, #2
 800337e:	d902      	bls.n	8003386 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	f000 bc55 	b.w	8003c30 <HAL_RCC_OscConfig+0x106c>
 8003386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800338a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800338e:	2202      	movs	r2, #2
 8003390:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003392:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003396:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	fa93 f2a3 	rbit	r2, r3
 80033a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033a4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80033a8:	601a      	str	r2, [r3, #0]
 80033aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80033b2:	2202      	movs	r2, #2
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ba:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	fa93 f2a3 	rbit	r2, r3
 80033c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80033cc:	601a      	str	r2, [r3, #0]
 80033ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80033d6:	2202      	movs	r2, #2
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	fa93 f2a3 	rbit	r2, r3
 80033e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ec:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80033f0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f2:	4b41      	ldr	r3, [pc, #260]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 80033f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033fa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80033fe:	2102      	movs	r1, #2
 8003400:	6019      	str	r1, [r3, #0]
 8003402:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003406:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	fa93 f1a3 	rbit	r1, r3
 8003410:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003414:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003418:	6019      	str	r1, [r3, #0]
  return result;
 800341a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	fab3 f383 	clz	r3, r3
 8003428:	b2db      	uxtb	r3, r3
 800342a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800342e:	b2db      	uxtb	r3, r3
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	2101      	movs	r1, #1
 8003436:	fa01 f303 	lsl.w	r3, r1, r3
 800343a:	4013      	ands	r3, r2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d197      	bne.n	8003370 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003440:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003444:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0304 	and.w	r3, r3, #4
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 81a1 	beq.w	8003798 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003456:	2300      	movs	r3, #0
 8003458:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800345c:	4b26      	ldr	r3, [pc, #152]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d116      	bne.n	8003496 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003468:	4b23      	ldr	r3, [pc, #140]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 800346a:	69db      	ldr	r3, [r3, #28]
 800346c:	4a22      	ldr	r2, [pc, #136]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 800346e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003472:	61d3      	str	r3, [r2, #28]
 8003474:	4b20      	ldr	r3, [pc, #128]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 8003476:	69db      	ldr	r3, [r3, #28]
 8003478:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800347c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003480:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800348a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800348e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003490:	2301      	movs	r3, #1
 8003492:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003496:	4b1a      	ldr	r3, [pc, #104]	; (8003500 <HAL_RCC_OscConfig+0x93c>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d11a      	bne.n	80034d8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034a2:	4b17      	ldr	r3, [pc, #92]	; (8003500 <HAL_RCC_OscConfig+0x93c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a16      	ldr	r2, [pc, #88]	; (8003500 <HAL_RCC_OscConfig+0x93c>)
 80034a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ae:	f7fe f893 	bl	80015d8 <HAL_GetTick>
 80034b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b6:	e009      	b.n	80034cc <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034b8:	f7fe f88e 	bl	80015d8 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	2b64      	cmp	r3, #100	; 0x64
 80034c6:	d901      	bls.n	80034cc <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e3b1      	b.n	8003c30 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034cc:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <HAL_RCC_OscConfig+0x93c>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d0ef      	beq.n	80034b8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d10d      	bne.n	8003504 <HAL_RCC_OscConfig+0x940>
 80034e8:	4b03      	ldr	r3, [pc, #12]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	4a02      	ldr	r2, [pc, #8]	; (80034f8 <HAL_RCC_OscConfig+0x934>)
 80034ee:	f043 0301 	orr.w	r3, r3, #1
 80034f2:	6213      	str	r3, [r2, #32]
 80034f4:	e03c      	b.n	8003570 <HAL_RCC_OscConfig+0x9ac>
 80034f6:	bf00      	nop
 80034f8:	40021000 	.word	0x40021000
 80034fc:	10908120 	.word	0x10908120
 8003500:	40007000 	.word	0x40007000
 8003504:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003508:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10c      	bne.n	800352e <HAL_RCC_OscConfig+0x96a>
 8003514:	4bc1      	ldr	r3, [pc, #772]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003516:	6a1b      	ldr	r3, [r3, #32]
 8003518:	4ac0      	ldr	r2, [pc, #768]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 800351a:	f023 0301 	bic.w	r3, r3, #1
 800351e:	6213      	str	r3, [r2, #32]
 8003520:	4bbe      	ldr	r3, [pc, #760]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	4abd      	ldr	r2, [pc, #756]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003526:	f023 0304 	bic.w	r3, r3, #4
 800352a:	6213      	str	r3, [r2, #32]
 800352c:	e020      	b.n	8003570 <HAL_RCC_OscConfig+0x9ac>
 800352e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003532:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	2b05      	cmp	r3, #5
 800353c:	d10c      	bne.n	8003558 <HAL_RCC_OscConfig+0x994>
 800353e:	4bb7      	ldr	r3, [pc, #732]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	4ab6      	ldr	r2, [pc, #728]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003544:	f043 0304 	orr.w	r3, r3, #4
 8003548:	6213      	str	r3, [r2, #32]
 800354a:	4bb4      	ldr	r3, [pc, #720]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	4ab3      	ldr	r2, [pc, #716]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	6213      	str	r3, [r2, #32]
 8003556:	e00b      	b.n	8003570 <HAL_RCC_OscConfig+0x9ac>
 8003558:	4bb0      	ldr	r3, [pc, #704]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	4aaf      	ldr	r2, [pc, #700]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 800355e:	f023 0301 	bic.w	r3, r3, #1
 8003562:	6213      	str	r3, [r2, #32]
 8003564:	4bad      	ldr	r3, [pc, #692]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003566:	6a1b      	ldr	r3, [r3, #32]
 8003568:	4aac      	ldr	r2, [pc, #688]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 800356a:	f023 0304 	bic.w	r3, r3, #4
 800356e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003570:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003574:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 8081 	beq.w	8003684 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003582:	f7fe f829 	bl	80015d8 <HAL_GetTick>
 8003586:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358a:	e00b      	b.n	80035a4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800358c:	f7fe f824 	bl	80015d8 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	f241 3288 	movw	r2, #5000	; 0x1388
 800359c:	4293      	cmp	r3, r2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e345      	b.n	8003c30 <HAL_RCC_OscConfig+0x106c>
 80035a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80035ac:	2202      	movs	r2, #2
 80035ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035b4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	fa93 f2a3 	rbit	r2, r3
 80035be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035cc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80035d0:	2202      	movs	r2, #2
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	fa93 f2a3 	rbit	r2, r3
 80035e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035e6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80035ea:	601a      	str	r2, [r3, #0]
  return result;
 80035ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035f0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80035f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035f6:	fab3 f383 	clz	r3, r3
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	095b      	lsrs	r3, r3, #5
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	f043 0302 	orr.w	r3, r3, #2
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d102      	bne.n	8003610 <HAL_RCC_OscConfig+0xa4c>
 800360a:	4b84      	ldr	r3, [pc, #528]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 800360c:	6a1b      	ldr	r3, [r3, #32]
 800360e:	e013      	b.n	8003638 <HAL_RCC_OscConfig+0xa74>
 8003610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003614:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003618:	2202      	movs	r2, #2
 800361a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003620:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	fa93 f2a3 	rbit	r2, r3
 800362a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800362e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	4b79      	ldr	r3, [pc, #484]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800363c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003640:	2102      	movs	r1, #2
 8003642:	6011      	str	r1, [r2, #0]
 8003644:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003648:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800364c:	6812      	ldr	r2, [r2, #0]
 800364e:	fa92 f1a2 	rbit	r1, r2
 8003652:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003656:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800365a:	6011      	str	r1, [r2, #0]
  return result;
 800365c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003660:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003664:	6812      	ldr	r2, [r2, #0]
 8003666:	fab2 f282 	clz	r2, r2
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	f002 021f 	and.w	r2, r2, #31
 8003676:	2101      	movs	r1, #1
 8003678:	fa01 f202 	lsl.w	r2, r1, r2
 800367c:	4013      	ands	r3, r2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d084      	beq.n	800358c <HAL_RCC_OscConfig+0x9c8>
 8003682:	e07f      	b.n	8003784 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003684:	f7fd ffa8 	bl	80015d8 <HAL_GetTick>
 8003688:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800368c:	e00b      	b.n	80036a6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800368e:	f7fd ffa3 	bl	80015d8 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	f241 3288 	movw	r2, #5000	; 0x1388
 800369e:	4293      	cmp	r3, r2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e2c4      	b.n	8003c30 <HAL_RCC_OscConfig+0x106c>
 80036a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036aa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80036ae:	2202      	movs	r2, #2
 80036b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	fa93 f2a3 	rbit	r2, r3
 80036c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036c4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ce:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80036d2:	2202      	movs	r2, #2
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036da:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	fa93 f2a3 	rbit	r2, r3
 80036e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80036ec:	601a      	str	r2, [r3, #0]
  return result;
 80036ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036f2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80036f6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036f8:	fab3 f383 	clz	r3, r3
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	095b      	lsrs	r3, r3, #5
 8003700:	b2db      	uxtb	r3, r3
 8003702:	f043 0302 	orr.w	r3, r3, #2
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d102      	bne.n	8003712 <HAL_RCC_OscConfig+0xb4e>
 800370c:	4b43      	ldr	r3, [pc, #268]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	e013      	b.n	800373a <HAL_RCC_OscConfig+0xb76>
 8003712:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003716:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800371a:	2202      	movs	r2, #2
 800371c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003722:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	fa93 f2a3 	rbit	r2, r3
 800372c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003730:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003734:	601a      	str	r2, [r3, #0]
 8003736:	4b39      	ldr	r3, [pc, #228]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800373e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003742:	2102      	movs	r1, #2
 8003744:	6011      	str	r1, [r2, #0]
 8003746:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800374a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800374e:	6812      	ldr	r2, [r2, #0]
 8003750:	fa92 f1a2 	rbit	r1, r2
 8003754:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003758:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800375c:	6011      	str	r1, [r2, #0]
  return result;
 800375e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003762:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	fab2 f282 	clz	r2, r2
 800376c:	b2d2      	uxtb	r2, r2
 800376e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003772:	b2d2      	uxtb	r2, r2
 8003774:	f002 021f 	and.w	r2, r2, #31
 8003778:	2101      	movs	r1, #1
 800377a:	fa01 f202 	lsl.w	r2, r1, r2
 800377e:	4013      	ands	r3, r2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d184      	bne.n	800368e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003784:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003788:	2b01      	cmp	r3, #1
 800378a:	d105      	bne.n	8003798 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800378c:	4b23      	ldr	r3, [pc, #140]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	4a22      	ldr	r2, [pc, #136]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 8003792:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003796:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003798:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800379c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	69db      	ldr	r3, [r3, #28]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 8242 	beq.w	8003c2e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037aa:	4b1c      	ldr	r3, [pc, #112]	; (800381c <HAL_RCC_OscConfig+0xc58>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f003 030c 	and.w	r3, r3, #12
 80037b2:	2b08      	cmp	r3, #8
 80037b4:	f000 8213 	beq.w	8003bde <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	69db      	ldr	r3, [r3, #28]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	f040 8162 	bne.w	8003a8e <HAL_RCC_OscConfig+0xeca>
 80037ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ce:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80037d2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80037d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037dc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	fa93 f2a3 	rbit	r2, r3
 80037e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ea:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80037ee:	601a      	str	r2, [r3, #0]
  return result;
 80037f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037f4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80037f8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037fa:	fab3 f383 	clz	r3, r3
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003804:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	461a      	mov	r2, r3
 800380c:	2300      	movs	r3, #0
 800380e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003810:	f7fd fee2 	bl	80015d8 <HAL_GetTick>
 8003814:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003818:	e00c      	b.n	8003834 <HAL_RCC_OscConfig+0xc70>
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003820:	f7fd feda 	bl	80015d8 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e1fd      	b.n	8003c30 <HAL_RCC_OscConfig+0x106c>
 8003834:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003838:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800383c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003840:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003846:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	fa93 f2a3 	rbit	r2, r3
 8003850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003854:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003858:	601a      	str	r2, [r3, #0]
  return result;
 800385a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800385e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003862:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003864:	fab3 f383 	clz	r3, r3
 8003868:	b2db      	uxtb	r3, r3
 800386a:	095b      	lsrs	r3, r3, #5
 800386c:	b2db      	uxtb	r3, r3
 800386e:	f043 0301 	orr.w	r3, r3, #1
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b01      	cmp	r3, #1
 8003876:	d102      	bne.n	800387e <HAL_RCC_OscConfig+0xcba>
 8003878:	4bb0      	ldr	r3, [pc, #704]	; (8003b3c <HAL_RCC_OscConfig+0xf78>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	e027      	b.n	80038ce <HAL_RCC_OscConfig+0xd0a>
 800387e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003882:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003886:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800388a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003890:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	fa93 f2a3 	rbit	r2, r3
 800389a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800389e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80038ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038b6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	fa93 f2a3 	rbit	r2, r3
 80038c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038c4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	4b9c      	ldr	r3, [pc, #624]	; (8003b3c <HAL_RCC_OscConfig+0xf78>)
 80038cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038d2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80038d6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80038da:	6011      	str	r1, [r2, #0]
 80038dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038e0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	fa92 f1a2 	rbit	r1, r2
 80038ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038ee:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80038f2:	6011      	str	r1, [r2, #0]
  return result;
 80038f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038f8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80038fc:	6812      	ldr	r2, [r2, #0]
 80038fe:	fab2 f282 	clz	r2, r2
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	f042 0220 	orr.w	r2, r2, #32
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	f002 021f 	and.w	r2, r2, #31
 800390e:	2101      	movs	r1, #1
 8003910:	fa01 f202 	lsl.w	r2, r1, r2
 8003914:	4013      	ands	r3, r2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d182      	bne.n	8003820 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800391a:	4b88      	ldr	r3, [pc, #544]	; (8003b3c <HAL_RCC_OscConfig+0xf78>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003922:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003926:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800392e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003932:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	430b      	orrs	r3, r1
 800393c:	497f      	ldr	r1, [pc, #508]	; (8003b3c <HAL_RCC_OscConfig+0xf78>)
 800393e:	4313      	orrs	r3, r2
 8003940:	604b      	str	r3, [r1, #4]
 8003942:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003946:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800394a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800394e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003950:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003954:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	fa93 f2a3 	rbit	r2, r3
 800395e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003962:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003966:	601a      	str	r2, [r3, #0]
  return result;
 8003968:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800396c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003970:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003972:	fab3 f383 	clz	r3, r3
 8003976:	b2db      	uxtb	r3, r3
 8003978:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800397c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	461a      	mov	r2, r3
 8003984:	2301      	movs	r3, #1
 8003986:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003988:	f7fd fe26 	bl	80015d8 <HAL_GetTick>
 800398c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003990:	e009      	b.n	80039a6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003992:	f7fd fe21 	bl	80015d8 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e144      	b.n	8003c30 <HAL_RCC_OscConfig+0x106c>
 80039a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039aa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80039ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039b8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	fa93 f2a3 	rbit	r2, r3
 80039c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039c6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80039ca:	601a      	str	r2, [r3, #0]
  return result;
 80039cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039d0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80039d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039d6:	fab3 f383 	clz	r3, r3
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	095b      	lsrs	r3, r3, #5
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	f043 0301 	orr.w	r3, r3, #1
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d102      	bne.n	80039f0 <HAL_RCC_OscConfig+0xe2c>
 80039ea:	4b54      	ldr	r3, [pc, #336]	; (8003b3c <HAL_RCC_OscConfig+0xf78>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	e027      	b.n	8003a40 <HAL_RCC_OscConfig+0xe7c>
 80039f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039f4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80039f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a02:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	fa93 f2a3 	rbit	r2, r3
 8003a0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a10:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a1a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003a1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a28:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	fa93 f2a3 	rbit	r2, r3
 8003a32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a36:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	4b3f      	ldr	r3, [pc, #252]	; (8003b3c <HAL_RCC_OscConfig+0xf78>)
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a40:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a44:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003a48:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003a4c:	6011      	str	r1, [r2, #0]
 8003a4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a52:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003a56:	6812      	ldr	r2, [r2, #0]
 8003a58:	fa92 f1a2 	rbit	r1, r2
 8003a5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a60:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003a64:	6011      	str	r1, [r2, #0]
  return result;
 8003a66:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a6a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	fab2 f282 	clz	r2, r2
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	f042 0220 	orr.w	r2, r2, #32
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	f002 021f 	and.w	r2, r2, #31
 8003a80:	2101      	movs	r1, #1
 8003a82:	fa01 f202 	lsl.w	r2, r1, r2
 8003a86:	4013      	ands	r3, r2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d082      	beq.n	8003992 <HAL_RCC_OscConfig+0xdce>
 8003a8c:	e0cf      	b.n	8003c2e <HAL_RCC_OscConfig+0x106a>
 8003a8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a92:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003a96:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aa0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	fa93 f2a3 	rbit	r2, r3
 8003aaa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aae:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003ab2:	601a      	str	r2, [r3, #0]
  return result;
 8003ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ab8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003abc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003abe:	fab3 f383 	clz	r3, r3
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ac8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad4:	f7fd fd80 	bl	80015d8 <HAL_GetTick>
 8003ad8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003adc:	e009      	b.n	8003af2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ade:	f7fd fd7b 	bl	80015d8 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e09e      	b.n	8003c30 <HAL_RCC_OscConfig+0x106c>
 8003af2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003af6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003afa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003afe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b04:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	fa93 f2a3 	rbit	r2, r3
 8003b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b12:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003b16:	601a      	str	r2, [r3, #0]
  return result;
 8003b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b1c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003b20:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b22:	fab3 f383 	clz	r3, r3
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	095b      	lsrs	r3, r3, #5
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d104      	bne.n	8003b40 <HAL_RCC_OscConfig+0xf7c>
 8003b36:	4b01      	ldr	r3, [pc, #4]	; (8003b3c <HAL_RCC_OscConfig+0xf78>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	e029      	b.n	8003b90 <HAL_RCC_OscConfig+0xfcc>
 8003b3c:	40021000 	.word	0x40021000
 8003b40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b44:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003b48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b52:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	fa93 f2a3 	rbit	r2, r3
 8003b5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b60:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003b64:	601a      	str	r2, [r3, #0]
 8003b66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b6a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003b6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b78:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	fa93 f2a3 	rbit	r2, r3
 8003b82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b86:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	4b2b      	ldr	r3, [pc, #172]	; (8003c3c <HAL_RCC_OscConfig+0x1078>)
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b90:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b94:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003b98:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003b9c:	6011      	str	r1, [r2, #0]
 8003b9e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ba2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003ba6:	6812      	ldr	r2, [r2, #0]
 8003ba8:	fa92 f1a2 	rbit	r1, r2
 8003bac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003bb0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003bb4:	6011      	str	r1, [r2, #0]
  return result;
 8003bb6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003bba:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003bbe:	6812      	ldr	r2, [r2, #0]
 8003bc0:	fab2 f282 	clz	r2, r2
 8003bc4:	b2d2      	uxtb	r2, r2
 8003bc6:	f042 0220 	orr.w	r2, r2, #32
 8003bca:	b2d2      	uxtb	r2, r2
 8003bcc:	f002 021f 	and.w	r2, r2, #31
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d180      	bne.n	8003ade <HAL_RCC_OscConfig+0xf1a>
 8003bdc:	e027      	b.n	8003c2e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003be2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d101      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e01e      	b.n	8003c30 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003bf2:	4b12      	ldr	r3, [pc, #72]	; (8003c3c <HAL_RCC_OscConfig+0x1078>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003bfa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003bfe:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d10b      	bne.n	8003c2a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003c12:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003c16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d001      	beq.n	8003c2e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e000      	b.n	8003c30 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40021000 	.word	0x40021000

08003c40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b09e      	sub	sp, #120	; 0x78
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e162      	b.n	8003f1e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c58:	4b90      	ldr	r3, [pc, #576]	; (8003e9c <HAL_RCC_ClockConfig+0x25c>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d910      	bls.n	8003c88 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c66:	4b8d      	ldr	r3, [pc, #564]	; (8003e9c <HAL_RCC_ClockConfig+0x25c>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f023 0207 	bic.w	r2, r3, #7
 8003c6e:	498b      	ldr	r1, [pc, #556]	; (8003e9c <HAL_RCC_ClockConfig+0x25c>)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c76:	4b89      	ldr	r3, [pc, #548]	; (8003e9c <HAL_RCC_ClockConfig+0x25c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0307 	and.w	r3, r3, #7
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d001      	beq.n	8003c88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e14a      	b.n	8003f1e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d008      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c94:	4b82      	ldr	r3, [pc, #520]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	497f      	ldr	r1, [pc, #508]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 80dc 	beq.w	8003e6c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d13c      	bne.n	8003d36 <HAL_RCC_ClockConfig+0xf6>
 8003cbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cc0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cc4:	fa93 f3a3 	rbit	r3, r3
 8003cc8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003cca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ccc:	fab3 f383 	clz	r3, r3
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	095b      	lsrs	r3, r3, #5
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	f043 0301 	orr.w	r3, r3, #1
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d102      	bne.n	8003ce6 <HAL_RCC_ClockConfig+0xa6>
 8003ce0:	4b6f      	ldr	r3, [pc, #444]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	e00f      	b.n	8003d06 <HAL_RCC_ClockConfig+0xc6>
 8003ce6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cea:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003cee:	fa93 f3a3 	rbit	r3, r3
 8003cf2:	667b      	str	r3, [r7, #100]	; 0x64
 8003cf4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cf8:	663b      	str	r3, [r7, #96]	; 0x60
 8003cfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003cfc:	fa93 f3a3 	rbit	r3, r3
 8003d00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d02:	4b67      	ldr	r3, [pc, #412]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d0a:	65ba      	str	r2, [r7, #88]	; 0x58
 8003d0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d0e:	fa92 f2a2 	rbit	r2, r2
 8003d12:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003d14:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d16:	fab2 f282 	clz	r2, r2
 8003d1a:	b2d2      	uxtb	r2, r2
 8003d1c:	f042 0220 	orr.w	r2, r2, #32
 8003d20:	b2d2      	uxtb	r2, r2
 8003d22:	f002 021f 	and.w	r2, r2, #31
 8003d26:	2101      	movs	r1, #1
 8003d28:	fa01 f202 	lsl.w	r2, r1, r2
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d17b      	bne.n	8003e2a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e0f3      	b.n	8003f1e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d13c      	bne.n	8003db8 <HAL_RCC_ClockConfig+0x178>
 8003d3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d42:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d46:	fa93 f3a3 	rbit	r3, r3
 8003d4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003d4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d4e:	fab3 f383 	clz	r3, r3
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	095b      	lsrs	r3, r3, #5
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	f043 0301 	orr.w	r3, r3, #1
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d102      	bne.n	8003d68 <HAL_RCC_ClockConfig+0x128>
 8003d62:	4b4f      	ldr	r3, [pc, #316]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	e00f      	b.n	8003d88 <HAL_RCC_ClockConfig+0x148>
 8003d68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d6c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d70:	fa93 f3a3 	rbit	r3, r3
 8003d74:	647b      	str	r3, [r7, #68]	; 0x44
 8003d76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d7a:	643b      	str	r3, [r7, #64]	; 0x40
 8003d7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d7e:	fa93 f3a3 	rbit	r3, r3
 8003d82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d84:	4b46      	ldr	r3, [pc, #280]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d8c:	63ba      	str	r2, [r7, #56]	; 0x38
 8003d8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d90:	fa92 f2a2 	rbit	r2, r2
 8003d94:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003d96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d98:	fab2 f282 	clz	r2, r2
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	f042 0220 	orr.w	r2, r2, #32
 8003da2:	b2d2      	uxtb	r2, r2
 8003da4:	f002 021f 	and.w	r2, r2, #31
 8003da8:	2101      	movs	r1, #1
 8003daa:	fa01 f202 	lsl.w	r2, r1, r2
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d13a      	bne.n	8003e2a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e0b2      	b.n	8003f1e <HAL_RCC_ClockConfig+0x2de>
 8003db8:	2302      	movs	r3, #2
 8003dba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dbe:	fa93 f3a3 	rbit	r3, r3
 8003dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc6:	fab3 f383 	clz	r3, r3
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	095b      	lsrs	r3, r3, #5
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	f043 0301 	orr.w	r3, r3, #1
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d102      	bne.n	8003de0 <HAL_RCC_ClockConfig+0x1a0>
 8003dda:	4b31      	ldr	r3, [pc, #196]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	e00d      	b.n	8003dfc <HAL_RCC_ClockConfig+0x1bc>
 8003de0:	2302      	movs	r3, #2
 8003de2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de6:	fa93 f3a3 	rbit	r3, r3
 8003dea:	627b      	str	r3, [r7, #36]	; 0x24
 8003dec:	2302      	movs	r3, #2
 8003dee:	623b      	str	r3, [r7, #32]
 8003df0:	6a3b      	ldr	r3, [r7, #32]
 8003df2:	fa93 f3a3 	rbit	r3, r3
 8003df6:	61fb      	str	r3, [r7, #28]
 8003df8:	4b29      	ldr	r3, [pc, #164]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	2202      	movs	r2, #2
 8003dfe:	61ba      	str	r2, [r7, #24]
 8003e00:	69ba      	ldr	r2, [r7, #24]
 8003e02:	fa92 f2a2 	rbit	r2, r2
 8003e06:	617a      	str	r2, [r7, #20]
  return result;
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	fab2 f282 	clz	r2, r2
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	f042 0220 	orr.w	r2, r2, #32
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	f002 021f 	and.w	r2, r2, #31
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003e20:	4013      	ands	r3, r2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e079      	b.n	8003f1e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e2a:	4b1d      	ldr	r3, [pc, #116]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f023 0203 	bic.w	r2, r3, #3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	491a      	ldr	r1, [pc, #104]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e3c:	f7fd fbcc 	bl	80015d8 <HAL_GetTick>
 8003e40:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e42:	e00a      	b.n	8003e5a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e44:	f7fd fbc8 	bl	80015d8 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e061      	b.n	8003f1e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e5a:	4b11      	ldr	r3, [pc, #68]	; (8003ea0 <HAL_RCC_ClockConfig+0x260>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f003 020c 	and.w	r2, r3, #12
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d1eb      	bne.n	8003e44 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e6c:	4b0b      	ldr	r3, [pc, #44]	; (8003e9c <HAL_RCC_ClockConfig+0x25c>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d214      	bcs.n	8003ea4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e7a:	4b08      	ldr	r3, [pc, #32]	; (8003e9c <HAL_RCC_ClockConfig+0x25c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f023 0207 	bic.w	r2, r3, #7
 8003e82:	4906      	ldr	r1, [pc, #24]	; (8003e9c <HAL_RCC_ClockConfig+0x25c>)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e8a:	4b04      	ldr	r3, [pc, #16]	; (8003e9c <HAL_RCC_ClockConfig+0x25c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d005      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e040      	b.n	8003f1e <HAL_RCC_ClockConfig+0x2de>
 8003e9c:	40022000 	.word	0x40022000
 8003ea0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d008      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb0:	4b1d      	ldr	r3, [pc, #116]	; (8003f28 <HAL_RCC_ClockConfig+0x2e8>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	491a      	ldr	r1, [pc, #104]	; (8003f28 <HAL_RCC_ClockConfig+0x2e8>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d009      	beq.n	8003ee2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ece:	4b16      	ldr	r3, [pc, #88]	; (8003f28 <HAL_RCC_ClockConfig+0x2e8>)
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	4912      	ldr	r1, [pc, #72]	; (8003f28 <HAL_RCC_ClockConfig+0x2e8>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003ee2:	f000 f829 	bl	8003f38 <HAL_RCC_GetSysClockFreq>
 8003ee6:	4601      	mov	r1, r0
 8003ee8:	4b0f      	ldr	r3, [pc, #60]	; (8003f28 <HAL_RCC_ClockConfig+0x2e8>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ef0:	22f0      	movs	r2, #240	; 0xf0
 8003ef2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	fa92 f2a2 	rbit	r2, r2
 8003efa:	60fa      	str	r2, [r7, #12]
  return result;
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	fab2 f282 	clz	r2, r2
 8003f02:	b2d2      	uxtb	r2, r2
 8003f04:	40d3      	lsrs	r3, r2
 8003f06:	4a09      	ldr	r2, [pc, #36]	; (8003f2c <HAL_RCC_ClockConfig+0x2ec>)
 8003f08:	5cd3      	ldrb	r3, [r2, r3]
 8003f0a:	fa21 f303 	lsr.w	r3, r1, r3
 8003f0e:	4a08      	ldr	r2, [pc, #32]	; (8003f30 <HAL_RCC_ClockConfig+0x2f0>)
 8003f10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003f12:	4b08      	ldr	r3, [pc, #32]	; (8003f34 <HAL_RCC_ClockConfig+0x2f4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fd fb1a 	bl	8001550 <HAL_InitTick>
  
  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3778      	adds	r7, #120	; 0x78
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	08007990 	.word	0x08007990
 8003f30:	20000000 	.word	0x20000000
 8003f34:	20000004 	.word	0x20000004

08003f38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b08b      	sub	sp, #44	; 0x2c
 8003f3c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61fb      	str	r3, [r7, #28]
 8003f42:	2300      	movs	r3, #0
 8003f44:	61bb      	str	r3, [r7, #24]
 8003f46:	2300      	movs	r3, #0
 8003f48:	627b      	str	r3, [r7, #36]	; 0x24
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003f52:	4b29      	ldr	r3, [pc, #164]	; (8003ff8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f003 030c 	and.w	r3, r3, #12
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	d002      	beq.n	8003f68 <HAL_RCC_GetSysClockFreq+0x30>
 8003f62:	2b08      	cmp	r3, #8
 8003f64:	d003      	beq.n	8003f6e <HAL_RCC_GetSysClockFreq+0x36>
 8003f66:	e03c      	b.n	8003fe2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f68:	4b24      	ldr	r3, [pc, #144]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003f6a:	623b      	str	r3, [r7, #32]
      break;
 8003f6c:	e03c      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003f74:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003f78:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f7a:	68ba      	ldr	r2, [r7, #8]
 8003f7c:	fa92 f2a2 	rbit	r2, r2
 8003f80:	607a      	str	r2, [r7, #4]
  return result;
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	fab2 f282 	clz	r2, r2
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	40d3      	lsrs	r3, r2
 8003f8c:	4a1c      	ldr	r2, [pc, #112]	; (8004000 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003f8e:	5cd3      	ldrb	r3, [r2, r3]
 8003f90:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003f92:	4b19      	ldr	r3, [pc, #100]	; (8003ff8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f96:	f003 030f 	and.w	r3, r3, #15
 8003f9a:	220f      	movs	r2, #15
 8003f9c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	fa92 f2a2 	rbit	r2, r2
 8003fa4:	60fa      	str	r2, [r7, #12]
  return result;
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	fab2 f282 	clz	r2, r2
 8003fac:	b2d2      	uxtb	r2, r2
 8003fae:	40d3      	lsrs	r3, r2
 8003fb0:	4a14      	ldr	r2, [pc, #80]	; (8004004 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003fb2:	5cd3      	ldrb	r3, [r2, r3]
 8003fb4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d008      	beq.n	8003fd2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003fc0:	4a0e      	ldr	r2, [pc, #56]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	fb02 f303 	mul.w	r3, r2, r3
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd0:	e004      	b.n	8003fdc <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	4a0c      	ldr	r2, [pc, #48]	; (8004008 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003fd6:	fb02 f303 	mul.w	r3, r2, r3
 8003fda:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fde:	623b      	str	r3, [r7, #32]
      break;
 8003fe0:	e002      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003fe2:	4b06      	ldr	r3, [pc, #24]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xc4>)
 8003fe4:	623b      	str	r3, [r7, #32]
      break;
 8003fe6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	372c      	adds	r7, #44	; 0x2c
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	007a1200 	.word	0x007a1200
 8004000:	080079a8 	.word	0x080079a8
 8004004:	080079b8 	.word	0x080079b8
 8004008:	003d0900 	.word	0x003d0900

0800400c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004010:	4b03      	ldr	r3, [pc, #12]	; (8004020 <HAL_RCC_GetHCLKFreq+0x14>)
 8004012:	681b      	ldr	r3, [r3, #0]
}
 8004014:	4618      	mov	r0, r3
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	20000000 	.word	0x20000000

08004024 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800402a:	f7ff ffef 	bl	800400c <HAL_RCC_GetHCLKFreq>
 800402e:	4601      	mov	r1, r0
 8004030:	4b0b      	ldr	r3, [pc, #44]	; (8004060 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004038:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800403c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	fa92 f2a2 	rbit	r2, r2
 8004044:	603a      	str	r2, [r7, #0]
  return result;
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	fab2 f282 	clz	r2, r2
 800404c:	b2d2      	uxtb	r2, r2
 800404e:	40d3      	lsrs	r3, r2
 8004050:	4a04      	ldr	r2, [pc, #16]	; (8004064 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004052:	5cd3      	ldrb	r3, [r2, r3]
 8004054:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004058:	4618      	mov	r0, r3
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40021000 	.word	0x40021000
 8004064:	080079a0 	.word	0x080079a0

08004068 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800406e:	f7ff ffcd 	bl	800400c <HAL_RCC_GetHCLKFreq>
 8004072:	4601      	mov	r1, r0
 8004074:	4b0b      	ldr	r3, [pc, #44]	; (80040a4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800407c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004080:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	fa92 f2a2 	rbit	r2, r2
 8004088:	603a      	str	r2, [r7, #0]
  return result;
 800408a:	683a      	ldr	r2, [r7, #0]
 800408c:	fab2 f282 	clz	r2, r2
 8004090:	b2d2      	uxtb	r2, r2
 8004092:	40d3      	lsrs	r3, r2
 8004094:	4a04      	ldr	r2, [pc, #16]	; (80040a8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004096:	5cd3      	ldrb	r3, [r2, r3]
 8004098:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800409c:	4618      	mov	r0, r3
 800409e:	3708      	adds	r7, #8
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40021000 	.word	0x40021000
 80040a8:	080079a0 	.word	0x080079a0

080040ac <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b092      	sub	sp, #72	; 0x48
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80040bc:	2300      	movs	r3, #0
 80040be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 80cd 	beq.w	800426a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040d0:	4b86      	ldr	r3, [pc, #536]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040d2:	69db      	ldr	r3, [r3, #28]
 80040d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d10e      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040dc:	4b83      	ldr	r3, [pc, #524]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	4a82      	ldr	r2, [pc, #520]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040e6:	61d3      	str	r3, [r2, #28]
 80040e8:	4b80      	ldr	r3, [pc, #512]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040ea:	69db      	ldr	r3, [r3, #28]
 80040ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040f4:	2301      	movs	r3, #1
 80040f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040fa:	4b7d      	ldr	r3, [pc, #500]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004102:	2b00      	cmp	r3, #0
 8004104:	d118      	bne.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004106:	4b7a      	ldr	r3, [pc, #488]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a79      	ldr	r2, [pc, #484]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800410c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004110:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004112:	f7fd fa61 	bl	80015d8 <HAL_GetTick>
 8004116:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004118:	e008      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800411a:	f7fd fa5d 	bl	80015d8 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b64      	cmp	r3, #100	; 0x64
 8004126:	d901      	bls.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e0db      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800412c:	4b70      	ldr	r3, [pc, #448]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0f0      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004138:	4b6c      	ldr	r3, [pc, #432]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004140:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004144:	2b00      	cmp	r3, #0
 8004146:	d07d      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004150:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004152:	429a      	cmp	r2, r3
 8004154:	d076      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004156:	4b65      	ldr	r3, [pc, #404]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004158:	6a1b      	ldr	r3, [r3, #32]
 800415a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800415e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004160:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004164:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004168:	fa93 f3a3 	rbit	r3, r3
 800416c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800416e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004170:	fab3 f383 	clz	r3, r3
 8004174:	b2db      	uxtb	r3, r3
 8004176:	461a      	mov	r2, r3
 8004178:	4b5e      	ldr	r3, [pc, #376]	; (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800417a:	4413      	add	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	461a      	mov	r2, r3
 8004180:	2301      	movs	r3, #1
 8004182:	6013      	str	r3, [r2, #0]
 8004184:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004188:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800418c:	fa93 f3a3 	rbit	r3, r3
 8004190:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004194:	fab3 f383 	clz	r3, r3
 8004198:	b2db      	uxtb	r3, r3
 800419a:	461a      	mov	r2, r3
 800419c:	4b55      	ldr	r3, [pc, #340]	; (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800419e:	4413      	add	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	461a      	mov	r2, r3
 80041a4:	2300      	movs	r3, #0
 80041a6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80041a8:	4a50      	ldr	r2, [pc, #320]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80041aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ac:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80041ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d045      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b8:	f7fd fa0e 	bl	80015d8 <HAL_GetTick>
 80041bc:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041be:	e00a      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c0:	f7fd fa0a 	bl	80015d8 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e086      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x238>
 80041d6:	2302      	movs	r3, #2
 80041d8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041dc:	fa93 f3a3 	rbit	r3, r3
 80041e0:	627b      	str	r3, [r7, #36]	; 0x24
 80041e2:	2302      	movs	r3, #2
 80041e4:	623b      	str	r3, [r7, #32]
 80041e6:	6a3b      	ldr	r3, [r7, #32]
 80041e8:	fa93 f3a3 	rbit	r3, r3
 80041ec:	61fb      	str	r3, [r7, #28]
  return result;
 80041ee:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f0:	fab3 f383 	clz	r3, r3
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	095b      	lsrs	r3, r3, #5
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	f043 0302 	orr.w	r3, r3, #2
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b02      	cmp	r3, #2
 8004202:	d102      	bne.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004204:	4b39      	ldr	r3, [pc, #228]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004206:	6a1b      	ldr	r3, [r3, #32]
 8004208:	e007      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800420a:	2302      	movs	r3, #2
 800420c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	fa93 f3a3 	rbit	r3, r3
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	4b35      	ldr	r3, [pc, #212]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421a:	2202      	movs	r2, #2
 800421c:	613a      	str	r2, [r7, #16]
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	fa92 f2a2 	rbit	r2, r2
 8004224:	60fa      	str	r2, [r7, #12]
  return result;
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	fab2 f282 	clz	r2, r2
 800422c:	b2d2      	uxtb	r2, r2
 800422e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004232:	b2d2      	uxtb	r2, r2
 8004234:	f002 021f 	and.w	r2, r2, #31
 8004238:	2101      	movs	r1, #1
 800423a:	fa01 f202 	lsl.w	r2, r1, r2
 800423e:	4013      	ands	r3, r2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d0bd      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004244:	4b29      	ldr	r3, [pc, #164]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	4926      	ldr	r1, [pc, #152]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004252:	4313      	orrs	r3, r2
 8004254:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004256:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800425a:	2b01      	cmp	r3, #1
 800425c:	d105      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800425e:	4b23      	ldr	r3, [pc, #140]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	4a22      	ldr	r2, [pc, #136]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004264:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004268:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	d008      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004276:	4b1d      	ldr	r3, [pc, #116]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427a:	f023 0203 	bic.w	r2, r3, #3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	491a      	ldr	r1, [pc, #104]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004284:	4313      	orrs	r3, r2
 8004286:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0320 	and.w	r3, r3, #32
 8004290:	2b00      	cmp	r3, #0
 8004292:	d008      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004294:	4b15      	ldr	r3, [pc, #84]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004298:	f023 0210 	bic.w	r2, r3, #16
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	4912      	ldr	r1, [pc, #72]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d008      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80042b2:	4b0e      	ldr	r3, [pc, #56]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	490b      	ldr	r1, [pc, #44]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d008      	beq.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80042d0:	4b06      	ldr	r3, [pc, #24]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	4903      	ldr	r1, [pc, #12]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80042e2:	2300      	movs	r3, #0
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3748      	adds	r7, #72	; 0x48
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	40021000 	.word	0x40021000
 80042f0:	40007000 	.word	0x40007000
 80042f4:	10908100 	.word	0x10908100

080042f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e040      	b.n	800438c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800430e:	2b00      	cmp	r3, #0
 8004310:	d106      	bne.n	8004320 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7fc ff92 	bl	8001244 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2224      	movs	r2, #36	; 0x24
 8004324:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0201 	bic.w	r2, r2, #1
 8004334:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 f8b6 	bl	80044a8 <UART_SetConfig>
 800433c:	4603      	mov	r3, r0
 800433e:	2b01      	cmp	r3, #1
 8004340:	d101      	bne.n	8004346 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e022      	b.n	800438c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434a:	2b00      	cmp	r3, #0
 800434c:	d002      	beq.n	8004354 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f9e0 	bl	8004714 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004362:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689a      	ldr	r2, [r3, #8]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004372:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 fa67 	bl	8004858 <UART_CheckIdleState>
 800438a:	4603      	mov	r3, r0
}
 800438c:	4618      	mov	r0, r3
 800438e:	3708      	adds	r7, #8
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08a      	sub	sp, #40	; 0x28
 8004398:	af02      	add	r7, sp, #8
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	603b      	str	r3, [r7, #0]
 80043a0:	4613      	mov	r3, r2
 80043a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043a8:	2b20      	cmp	r3, #32
 80043aa:	d178      	bne.n	800449e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d002      	beq.n	80043b8 <HAL_UART_Transmit+0x24>
 80043b2:	88fb      	ldrh	r3, [r7, #6]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d101      	bne.n	80043bc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e071      	b.n	80044a0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2200      	movs	r2, #0
 80043c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2221      	movs	r2, #33	; 0x21
 80043c8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043ca:	f7fd f905 	bl	80015d8 <HAL_GetTick>
 80043ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	88fa      	ldrh	r2, [r7, #6]
 80043d4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	88fa      	ldrh	r2, [r7, #6]
 80043dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043e8:	d108      	bne.n	80043fc <HAL_UART_Transmit+0x68>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d104      	bne.n	80043fc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80043f2:	2300      	movs	r3, #0
 80043f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	61bb      	str	r3, [r7, #24]
 80043fa:	e003      	b.n	8004404 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004400:	2300      	movs	r3, #0
 8004402:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004404:	e030      	b.n	8004468 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2200      	movs	r2, #0
 800440e:	2180      	movs	r1, #128	; 0x80
 8004410:	68f8      	ldr	r0, [r7, #12]
 8004412:	f000 fac9 	bl	80049a8 <UART_WaitOnFlagUntilTimeout>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d004      	beq.n	8004426 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2220      	movs	r2, #32
 8004420:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e03c      	b.n	80044a0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d10b      	bne.n	8004444 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	881a      	ldrh	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004438:	b292      	uxth	r2, r2
 800443a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	3302      	adds	r3, #2
 8004440:	61bb      	str	r3, [r7, #24]
 8004442:	e008      	b.n	8004456 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	781a      	ldrb	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	b292      	uxth	r2, r2
 800444e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	3301      	adds	r3, #1
 8004454:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800445c:	b29b      	uxth	r3, r3
 800445e:	3b01      	subs	r3, #1
 8004460:	b29a      	uxth	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800446e:	b29b      	uxth	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1c8      	bne.n	8004406 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	9300      	str	r3, [sp, #0]
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	2200      	movs	r2, #0
 800447c:	2140      	movs	r1, #64	; 0x40
 800447e:	68f8      	ldr	r0, [r7, #12]
 8004480:	f000 fa92 	bl	80049a8 <UART_WaitOnFlagUntilTimeout>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d004      	beq.n	8004494 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2220      	movs	r2, #32
 800448e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e005      	b.n	80044a0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2220      	movs	r2, #32
 8004498:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800449a:	2300      	movs	r3, #0
 800449c:	e000      	b.n	80044a0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800449e:	2302      	movs	r3, #2
  }
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3720      	adds	r7, #32
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b088      	sub	sp, #32
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044b0:	2300      	movs	r3, #0
 80044b2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	431a      	orrs	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	431a      	orrs	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	4b8a      	ldr	r3, [pc, #552]	; (80046fc <UART_SetConfig+0x254>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	6812      	ldr	r2, [r2, #0]
 80044da:	6979      	ldr	r1, [r7, #20]
 80044dc:	430b      	orrs	r3, r1
 80044de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	699b      	ldr	r3, [r3, #24]
 80044fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	4313      	orrs	r3, r2
 8004504:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	697a      	ldr	r2, [r7, #20]
 8004516:	430a      	orrs	r2, r1
 8004518:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a78      	ldr	r2, [pc, #480]	; (8004700 <UART_SetConfig+0x258>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d120      	bne.n	8004566 <UART_SetConfig+0xbe>
 8004524:	4b77      	ldr	r3, [pc, #476]	; (8004704 <UART_SetConfig+0x25c>)
 8004526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004528:	f003 0303 	and.w	r3, r3, #3
 800452c:	2b03      	cmp	r3, #3
 800452e:	d817      	bhi.n	8004560 <UART_SetConfig+0xb8>
 8004530:	a201      	add	r2, pc, #4	; (adr r2, 8004538 <UART_SetConfig+0x90>)
 8004532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004536:	bf00      	nop
 8004538:	08004549 	.word	0x08004549
 800453c:	08004555 	.word	0x08004555
 8004540:	0800455b 	.word	0x0800455b
 8004544:	0800454f 	.word	0x0800454f
 8004548:	2300      	movs	r3, #0
 800454a:	77fb      	strb	r3, [r7, #31]
 800454c:	e01d      	b.n	800458a <UART_SetConfig+0xe2>
 800454e:	2302      	movs	r3, #2
 8004550:	77fb      	strb	r3, [r7, #31]
 8004552:	e01a      	b.n	800458a <UART_SetConfig+0xe2>
 8004554:	2304      	movs	r3, #4
 8004556:	77fb      	strb	r3, [r7, #31]
 8004558:	e017      	b.n	800458a <UART_SetConfig+0xe2>
 800455a:	2308      	movs	r3, #8
 800455c:	77fb      	strb	r3, [r7, #31]
 800455e:	e014      	b.n	800458a <UART_SetConfig+0xe2>
 8004560:	2310      	movs	r3, #16
 8004562:	77fb      	strb	r3, [r7, #31]
 8004564:	e011      	b.n	800458a <UART_SetConfig+0xe2>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a67      	ldr	r2, [pc, #412]	; (8004708 <UART_SetConfig+0x260>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d102      	bne.n	8004576 <UART_SetConfig+0xce>
 8004570:	2300      	movs	r3, #0
 8004572:	77fb      	strb	r3, [r7, #31]
 8004574:	e009      	b.n	800458a <UART_SetConfig+0xe2>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a64      	ldr	r2, [pc, #400]	; (800470c <UART_SetConfig+0x264>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d102      	bne.n	8004586 <UART_SetConfig+0xde>
 8004580:	2300      	movs	r3, #0
 8004582:	77fb      	strb	r3, [r7, #31]
 8004584:	e001      	b.n	800458a <UART_SetConfig+0xe2>
 8004586:	2310      	movs	r3, #16
 8004588:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004592:	d15a      	bne.n	800464a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004594:	7ffb      	ldrb	r3, [r7, #31]
 8004596:	2b08      	cmp	r3, #8
 8004598:	d827      	bhi.n	80045ea <UART_SetConfig+0x142>
 800459a:	a201      	add	r2, pc, #4	; (adr r2, 80045a0 <UART_SetConfig+0xf8>)
 800459c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a0:	080045c5 	.word	0x080045c5
 80045a4:	080045cd 	.word	0x080045cd
 80045a8:	080045d5 	.word	0x080045d5
 80045ac:	080045eb 	.word	0x080045eb
 80045b0:	080045db 	.word	0x080045db
 80045b4:	080045eb 	.word	0x080045eb
 80045b8:	080045eb 	.word	0x080045eb
 80045bc:	080045eb 	.word	0x080045eb
 80045c0:	080045e3 	.word	0x080045e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045c4:	f7ff fd2e 	bl	8004024 <HAL_RCC_GetPCLK1Freq>
 80045c8:	61b8      	str	r0, [r7, #24]
        break;
 80045ca:	e013      	b.n	80045f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045cc:	f7ff fd4c 	bl	8004068 <HAL_RCC_GetPCLK2Freq>
 80045d0:	61b8      	str	r0, [r7, #24]
        break;
 80045d2:	e00f      	b.n	80045f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045d4:	4b4e      	ldr	r3, [pc, #312]	; (8004710 <UART_SetConfig+0x268>)
 80045d6:	61bb      	str	r3, [r7, #24]
        break;
 80045d8:	e00c      	b.n	80045f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045da:	f7ff fcad 	bl	8003f38 <HAL_RCC_GetSysClockFreq>
 80045de:	61b8      	str	r0, [r7, #24]
        break;
 80045e0:	e008      	b.n	80045f4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045e6:	61bb      	str	r3, [r7, #24]
        break;
 80045e8:	e004      	b.n	80045f4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80045ea:	2300      	movs	r3, #0
 80045ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	77bb      	strb	r3, [r7, #30]
        break;
 80045f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d074      	beq.n	80046e4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	005a      	lsls	r2, r3, #1
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	085b      	lsrs	r3, r3, #1
 8004604:	441a      	add	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	fbb2 f3f3 	udiv	r3, r2, r3
 800460e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	2b0f      	cmp	r3, #15
 8004614:	d916      	bls.n	8004644 <UART_SetConfig+0x19c>
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800461c:	d212      	bcs.n	8004644 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	b29b      	uxth	r3, r3
 8004622:	f023 030f 	bic.w	r3, r3, #15
 8004626:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	085b      	lsrs	r3, r3, #1
 800462c:	b29b      	uxth	r3, r3
 800462e:	f003 0307 	and.w	r3, r3, #7
 8004632:	b29a      	uxth	r2, r3
 8004634:	89fb      	ldrh	r3, [r7, #14]
 8004636:	4313      	orrs	r3, r2
 8004638:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	89fa      	ldrh	r2, [r7, #14]
 8004640:	60da      	str	r2, [r3, #12]
 8004642:	e04f      	b.n	80046e4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	77bb      	strb	r3, [r7, #30]
 8004648:	e04c      	b.n	80046e4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800464a:	7ffb      	ldrb	r3, [r7, #31]
 800464c:	2b08      	cmp	r3, #8
 800464e:	d828      	bhi.n	80046a2 <UART_SetConfig+0x1fa>
 8004650:	a201      	add	r2, pc, #4	; (adr r2, 8004658 <UART_SetConfig+0x1b0>)
 8004652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004656:	bf00      	nop
 8004658:	0800467d 	.word	0x0800467d
 800465c:	08004685 	.word	0x08004685
 8004660:	0800468d 	.word	0x0800468d
 8004664:	080046a3 	.word	0x080046a3
 8004668:	08004693 	.word	0x08004693
 800466c:	080046a3 	.word	0x080046a3
 8004670:	080046a3 	.word	0x080046a3
 8004674:	080046a3 	.word	0x080046a3
 8004678:	0800469b 	.word	0x0800469b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800467c:	f7ff fcd2 	bl	8004024 <HAL_RCC_GetPCLK1Freq>
 8004680:	61b8      	str	r0, [r7, #24]
        break;
 8004682:	e013      	b.n	80046ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004684:	f7ff fcf0 	bl	8004068 <HAL_RCC_GetPCLK2Freq>
 8004688:	61b8      	str	r0, [r7, #24]
        break;
 800468a:	e00f      	b.n	80046ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800468c:	4b20      	ldr	r3, [pc, #128]	; (8004710 <UART_SetConfig+0x268>)
 800468e:	61bb      	str	r3, [r7, #24]
        break;
 8004690:	e00c      	b.n	80046ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004692:	f7ff fc51 	bl	8003f38 <HAL_RCC_GetSysClockFreq>
 8004696:	61b8      	str	r0, [r7, #24]
        break;
 8004698:	e008      	b.n	80046ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800469a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800469e:	61bb      	str	r3, [r7, #24]
        break;
 80046a0:	e004      	b.n	80046ac <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80046a2:	2300      	movs	r3, #0
 80046a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	77bb      	strb	r3, [r7, #30]
        break;
 80046aa:	bf00      	nop
    }

    if (pclk != 0U)
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d018      	beq.n	80046e4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	085a      	lsrs	r2, r3, #1
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	441a      	add	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	2b0f      	cmp	r3, #15
 80046ca:	d909      	bls.n	80046e0 <UART_SetConfig+0x238>
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046d2:	d205      	bcs.n	80046e0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	60da      	str	r2, [r3, #12]
 80046de:	e001      	b.n	80046e4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80046f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3720      	adds	r7, #32
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	efff69f3 	.word	0xefff69f3
 8004700:	40013800 	.word	0x40013800
 8004704:	40021000 	.word	0x40021000
 8004708:	40004400 	.word	0x40004400
 800470c:	40004800 	.word	0x40004800
 8004710:	007a1200 	.word	0x007a1200

08004714 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00a      	beq.n	800473e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	430a      	orrs	r2, r1
 800473c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004764:	f003 0304 	and.w	r3, r3, #4
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00a      	beq.n	8004782 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	430a      	orrs	r2, r1
 8004780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004786:	f003 0308 	and.w	r3, r3, #8
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	430a      	orrs	r2, r1
 80047a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a8:	f003 0310 	and.w	r3, r3, #16
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00a      	beq.n	80047c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ca:	f003 0320 	and.w	r3, r3, #32
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00a      	beq.n	80047e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d01a      	beq.n	800482a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004812:	d10a      	bne.n	800482a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	430a      	orrs	r2, r1
 8004828:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00a      	beq.n	800484c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	430a      	orrs	r2, r1
 800484a:	605a      	str	r2, [r3, #4]
  }
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b098      	sub	sp, #96	; 0x60
 800485c:	af02      	add	r7, sp, #8
 800485e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004868:	f7fc feb6 	bl	80015d8 <HAL_GetTick>
 800486c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0308 	and.w	r3, r3, #8
 8004878:	2b08      	cmp	r3, #8
 800487a:	d12e      	bne.n	80048da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800487c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004884:	2200      	movs	r2, #0
 8004886:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f88c 	bl	80049a8 <UART_WaitOnFlagUntilTimeout>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d021      	beq.n	80048da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489e:	e853 3f00 	ldrex	r3, [r3]
 80048a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80048a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048aa:	653b      	str	r3, [r7, #80]	; 0x50
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	461a      	mov	r2, r3
 80048b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048b4:	647b      	str	r3, [r7, #68]	; 0x44
 80048b6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80048ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048bc:	e841 2300 	strex	r3, r2, [r1]
 80048c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80048c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1e6      	bne.n	8004896 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2220      	movs	r2, #32
 80048cc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e062      	b.n	80049a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0304 	and.w	r3, r3, #4
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	d149      	bne.n	800497c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048f0:	2200      	movs	r2, #0
 80048f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f856 	bl	80049a8 <UART_WaitOnFlagUntilTimeout>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d03c      	beq.n	800497c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490a:	e853 3f00 	ldrex	r3, [r3]
 800490e:	623b      	str	r3, [r7, #32]
   return(result);
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004916:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	461a      	mov	r2, r3
 800491e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004920:	633b      	str	r3, [r7, #48]	; 0x30
 8004922:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004924:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004926:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004928:	e841 2300 	strex	r3, r2, [r1]
 800492c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800492e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1e6      	bne.n	8004902 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	3308      	adds	r3, #8
 800493a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	e853 3f00 	ldrex	r3, [r3]
 8004942:	60fb      	str	r3, [r7, #12]
   return(result);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0301 	bic.w	r3, r3, #1
 800494a:	64bb      	str	r3, [r7, #72]	; 0x48
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	3308      	adds	r3, #8
 8004952:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004954:	61fa      	str	r2, [r7, #28]
 8004956:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004958:	69b9      	ldr	r1, [r7, #24]
 800495a:	69fa      	ldr	r2, [r7, #28]
 800495c:	e841 2300 	strex	r3, r2, [r1]
 8004960:	617b      	str	r3, [r7, #20]
   return(result);
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1e5      	bne.n	8004934 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2220      	movs	r2, #32
 800496c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e011      	b.n	80049a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2220      	movs	r2, #32
 8004980:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2220      	movs	r2, #32
 8004986:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3758      	adds	r7, #88	; 0x58
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	603b      	str	r3, [r7, #0]
 80049b4:	4613      	mov	r3, r2
 80049b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049b8:	e049      	b.n	8004a4e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049c0:	d045      	beq.n	8004a4e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049c2:	f7fc fe09 	bl	80015d8 <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d302      	bcc.n	80049d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d101      	bne.n	80049dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e048      	b.n	8004a6e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0304 	and.w	r3, r3, #4
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d031      	beq.n	8004a4e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	69db      	ldr	r3, [r3, #28]
 80049f0:	f003 0308 	and.w	r3, r3, #8
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d110      	bne.n	8004a1a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2208      	movs	r2, #8
 80049fe:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004a00:	68f8      	ldr	r0, [r7, #12]
 8004a02:	f000 f838 	bl	8004a76 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2208      	movs	r2, #8
 8004a0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e029      	b.n	8004a6e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a28:	d111      	bne.n	8004a4e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f000 f81e 	bl	8004a76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e00f      	b.n	8004a6e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	69da      	ldr	r2, [r3, #28]
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	4013      	ands	r3, r2
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	bf0c      	ite	eq
 8004a5e:	2301      	moveq	r3, #1
 8004a60:	2300      	movne	r3, #0
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	461a      	mov	r2, r3
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d0a6      	beq.n	80049ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3710      	adds	r7, #16
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b095      	sub	sp, #84	; 0x54
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a86:	e853 3f00 	ldrex	r3, [r3]
 8004a8a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	461a      	mov	r2, r3
 8004a9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a9c:	643b      	str	r3, [r7, #64]	; 0x40
 8004a9e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004aa2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004aa4:	e841 2300 	strex	r3, r2, [r1]
 8004aa8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1e6      	bne.n	8004a7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	3308      	adds	r3, #8
 8004ab6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab8:	6a3b      	ldr	r3, [r7, #32]
 8004aba:	e853 3f00 	ldrex	r3, [r3]
 8004abe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f023 0301 	bic.w	r3, r3, #1
 8004ac6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	3308      	adds	r3, #8
 8004ace:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ad0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ad2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ad6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ad8:	e841 2300 	strex	r3, r2, [r1]
 8004adc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1e5      	bne.n	8004ab0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d118      	bne.n	8004b1e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	e853 3f00 	ldrex	r3, [r3]
 8004af8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f023 0310 	bic.w	r3, r3, #16
 8004b00:	647b      	str	r3, [r7, #68]	; 0x44
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b0a:	61bb      	str	r3, [r7, #24]
 8004b0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0e:	6979      	ldr	r1, [r7, #20]
 8004b10:	69ba      	ldr	r2, [r7, #24]
 8004b12:	e841 2300 	strex	r3, r2, [r1]
 8004b16:	613b      	str	r3, [r7, #16]
   return(result);
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1e6      	bne.n	8004aec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2220      	movs	r2, #32
 8004b22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004b32:	bf00      	nop
 8004b34:	3754      	adds	r7, #84	; 0x54
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
	...

08004b40 <__errno>:
 8004b40:	4b01      	ldr	r3, [pc, #4]	; (8004b48 <__errno+0x8>)
 8004b42:	6818      	ldr	r0, [r3, #0]
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	2000000c 	.word	0x2000000c

08004b4c <__libc_init_array>:
 8004b4c:	b570      	push	{r4, r5, r6, lr}
 8004b4e:	4d0d      	ldr	r5, [pc, #52]	; (8004b84 <__libc_init_array+0x38>)
 8004b50:	4c0d      	ldr	r4, [pc, #52]	; (8004b88 <__libc_init_array+0x3c>)
 8004b52:	1b64      	subs	r4, r4, r5
 8004b54:	10a4      	asrs	r4, r4, #2
 8004b56:	2600      	movs	r6, #0
 8004b58:	42a6      	cmp	r6, r4
 8004b5a:	d109      	bne.n	8004b70 <__libc_init_array+0x24>
 8004b5c:	4d0b      	ldr	r5, [pc, #44]	; (8004b8c <__libc_init_array+0x40>)
 8004b5e:	4c0c      	ldr	r4, [pc, #48]	; (8004b90 <__libc_init_array+0x44>)
 8004b60:	f002 ff02 	bl	8007968 <_init>
 8004b64:	1b64      	subs	r4, r4, r5
 8004b66:	10a4      	asrs	r4, r4, #2
 8004b68:	2600      	movs	r6, #0
 8004b6a:	42a6      	cmp	r6, r4
 8004b6c:	d105      	bne.n	8004b7a <__libc_init_array+0x2e>
 8004b6e:	bd70      	pop	{r4, r5, r6, pc}
 8004b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b74:	4798      	blx	r3
 8004b76:	3601      	adds	r6, #1
 8004b78:	e7ee      	b.n	8004b58 <__libc_init_array+0xc>
 8004b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b7e:	4798      	blx	r3
 8004b80:	3601      	adds	r6, #1
 8004b82:	e7f2      	b.n	8004b6a <__libc_init_array+0x1e>
 8004b84:	08007da4 	.word	0x08007da4
 8004b88:	08007da4 	.word	0x08007da4
 8004b8c:	08007da4 	.word	0x08007da4
 8004b90:	08007da8 	.word	0x08007da8

08004b94 <memset>:
 8004b94:	4402      	add	r2, r0
 8004b96:	4603      	mov	r3, r0
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d100      	bne.n	8004b9e <memset+0xa>
 8004b9c:	4770      	bx	lr
 8004b9e:	f803 1b01 	strb.w	r1, [r3], #1
 8004ba2:	e7f9      	b.n	8004b98 <memset+0x4>

08004ba4 <__cvt>:
 8004ba4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ba8:	ec55 4b10 	vmov	r4, r5, d0
 8004bac:	2d00      	cmp	r5, #0
 8004bae:	460e      	mov	r6, r1
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	462b      	mov	r3, r5
 8004bb4:	bfbb      	ittet	lt
 8004bb6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004bba:	461d      	movlt	r5, r3
 8004bbc:	2300      	movge	r3, #0
 8004bbe:	232d      	movlt	r3, #45	; 0x2d
 8004bc0:	700b      	strb	r3, [r1, #0]
 8004bc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bc4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004bc8:	4691      	mov	r9, r2
 8004bca:	f023 0820 	bic.w	r8, r3, #32
 8004bce:	bfbc      	itt	lt
 8004bd0:	4622      	movlt	r2, r4
 8004bd2:	4614      	movlt	r4, r2
 8004bd4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004bd8:	d005      	beq.n	8004be6 <__cvt+0x42>
 8004bda:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004bde:	d100      	bne.n	8004be2 <__cvt+0x3e>
 8004be0:	3601      	adds	r6, #1
 8004be2:	2102      	movs	r1, #2
 8004be4:	e000      	b.n	8004be8 <__cvt+0x44>
 8004be6:	2103      	movs	r1, #3
 8004be8:	ab03      	add	r3, sp, #12
 8004bea:	9301      	str	r3, [sp, #4]
 8004bec:	ab02      	add	r3, sp, #8
 8004bee:	9300      	str	r3, [sp, #0]
 8004bf0:	ec45 4b10 	vmov	d0, r4, r5
 8004bf4:	4653      	mov	r3, sl
 8004bf6:	4632      	mov	r2, r6
 8004bf8:	f000 fcea 	bl	80055d0 <_dtoa_r>
 8004bfc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004c00:	4607      	mov	r7, r0
 8004c02:	d102      	bne.n	8004c0a <__cvt+0x66>
 8004c04:	f019 0f01 	tst.w	r9, #1
 8004c08:	d022      	beq.n	8004c50 <__cvt+0xac>
 8004c0a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c0e:	eb07 0906 	add.w	r9, r7, r6
 8004c12:	d110      	bne.n	8004c36 <__cvt+0x92>
 8004c14:	783b      	ldrb	r3, [r7, #0]
 8004c16:	2b30      	cmp	r3, #48	; 0x30
 8004c18:	d10a      	bne.n	8004c30 <__cvt+0x8c>
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	4620      	mov	r0, r4
 8004c20:	4629      	mov	r1, r5
 8004c22:	f7fb ff51 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c26:	b918      	cbnz	r0, 8004c30 <__cvt+0x8c>
 8004c28:	f1c6 0601 	rsb	r6, r6, #1
 8004c2c:	f8ca 6000 	str.w	r6, [sl]
 8004c30:	f8da 3000 	ldr.w	r3, [sl]
 8004c34:	4499      	add	r9, r3
 8004c36:	2200      	movs	r2, #0
 8004c38:	2300      	movs	r3, #0
 8004c3a:	4620      	mov	r0, r4
 8004c3c:	4629      	mov	r1, r5
 8004c3e:	f7fb ff43 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c42:	b108      	cbz	r0, 8004c48 <__cvt+0xa4>
 8004c44:	f8cd 900c 	str.w	r9, [sp, #12]
 8004c48:	2230      	movs	r2, #48	; 0x30
 8004c4a:	9b03      	ldr	r3, [sp, #12]
 8004c4c:	454b      	cmp	r3, r9
 8004c4e:	d307      	bcc.n	8004c60 <__cvt+0xbc>
 8004c50:	9b03      	ldr	r3, [sp, #12]
 8004c52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c54:	1bdb      	subs	r3, r3, r7
 8004c56:	4638      	mov	r0, r7
 8004c58:	6013      	str	r3, [r2, #0]
 8004c5a:	b004      	add	sp, #16
 8004c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c60:	1c59      	adds	r1, r3, #1
 8004c62:	9103      	str	r1, [sp, #12]
 8004c64:	701a      	strb	r2, [r3, #0]
 8004c66:	e7f0      	b.n	8004c4a <__cvt+0xa6>

08004c68 <__exponent>:
 8004c68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2900      	cmp	r1, #0
 8004c6e:	bfb8      	it	lt
 8004c70:	4249      	neglt	r1, r1
 8004c72:	f803 2b02 	strb.w	r2, [r3], #2
 8004c76:	bfb4      	ite	lt
 8004c78:	222d      	movlt	r2, #45	; 0x2d
 8004c7a:	222b      	movge	r2, #43	; 0x2b
 8004c7c:	2909      	cmp	r1, #9
 8004c7e:	7042      	strb	r2, [r0, #1]
 8004c80:	dd2a      	ble.n	8004cd8 <__exponent+0x70>
 8004c82:	f10d 0407 	add.w	r4, sp, #7
 8004c86:	46a4      	mov	ip, r4
 8004c88:	270a      	movs	r7, #10
 8004c8a:	46a6      	mov	lr, r4
 8004c8c:	460a      	mov	r2, r1
 8004c8e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004c92:	fb07 1516 	mls	r5, r7, r6, r1
 8004c96:	3530      	adds	r5, #48	; 0x30
 8004c98:	2a63      	cmp	r2, #99	; 0x63
 8004c9a:	f104 34ff 	add.w	r4, r4, #4294967295
 8004c9e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004ca2:	4631      	mov	r1, r6
 8004ca4:	dcf1      	bgt.n	8004c8a <__exponent+0x22>
 8004ca6:	3130      	adds	r1, #48	; 0x30
 8004ca8:	f1ae 0502 	sub.w	r5, lr, #2
 8004cac:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004cb0:	1c44      	adds	r4, r0, #1
 8004cb2:	4629      	mov	r1, r5
 8004cb4:	4561      	cmp	r1, ip
 8004cb6:	d30a      	bcc.n	8004cce <__exponent+0x66>
 8004cb8:	f10d 0209 	add.w	r2, sp, #9
 8004cbc:	eba2 020e 	sub.w	r2, r2, lr
 8004cc0:	4565      	cmp	r5, ip
 8004cc2:	bf88      	it	hi
 8004cc4:	2200      	movhi	r2, #0
 8004cc6:	4413      	add	r3, r2
 8004cc8:	1a18      	subs	r0, r3, r0
 8004cca:	b003      	add	sp, #12
 8004ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004cd2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004cd6:	e7ed      	b.n	8004cb4 <__exponent+0x4c>
 8004cd8:	2330      	movs	r3, #48	; 0x30
 8004cda:	3130      	adds	r1, #48	; 0x30
 8004cdc:	7083      	strb	r3, [r0, #2]
 8004cde:	70c1      	strb	r1, [r0, #3]
 8004ce0:	1d03      	adds	r3, r0, #4
 8004ce2:	e7f1      	b.n	8004cc8 <__exponent+0x60>

08004ce4 <_printf_float>:
 8004ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ce8:	ed2d 8b02 	vpush	{d8}
 8004cec:	b08d      	sub	sp, #52	; 0x34
 8004cee:	460c      	mov	r4, r1
 8004cf0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004cf4:	4616      	mov	r6, r2
 8004cf6:	461f      	mov	r7, r3
 8004cf8:	4605      	mov	r5, r0
 8004cfa:	f001 fa57 	bl	80061ac <_localeconv_r>
 8004cfe:	f8d0 a000 	ldr.w	sl, [r0]
 8004d02:	4650      	mov	r0, sl
 8004d04:	f7fb fa64 	bl	80001d0 <strlen>
 8004d08:	2300      	movs	r3, #0
 8004d0a:	930a      	str	r3, [sp, #40]	; 0x28
 8004d0c:	6823      	ldr	r3, [r4, #0]
 8004d0e:	9305      	str	r3, [sp, #20]
 8004d10:	f8d8 3000 	ldr.w	r3, [r8]
 8004d14:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004d18:	3307      	adds	r3, #7
 8004d1a:	f023 0307 	bic.w	r3, r3, #7
 8004d1e:	f103 0208 	add.w	r2, r3, #8
 8004d22:	f8c8 2000 	str.w	r2, [r8]
 8004d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004d2e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004d32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004d36:	9307      	str	r3, [sp, #28]
 8004d38:	f8cd 8018 	str.w	r8, [sp, #24]
 8004d3c:	ee08 0a10 	vmov	s16, r0
 8004d40:	4b9f      	ldr	r3, [pc, #636]	; (8004fc0 <_printf_float+0x2dc>)
 8004d42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d46:	f04f 32ff 	mov.w	r2, #4294967295
 8004d4a:	f7fb feef 	bl	8000b2c <__aeabi_dcmpun>
 8004d4e:	bb88      	cbnz	r0, 8004db4 <_printf_float+0xd0>
 8004d50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d54:	4b9a      	ldr	r3, [pc, #616]	; (8004fc0 <_printf_float+0x2dc>)
 8004d56:	f04f 32ff 	mov.w	r2, #4294967295
 8004d5a:	f7fb fec9 	bl	8000af0 <__aeabi_dcmple>
 8004d5e:	bb48      	cbnz	r0, 8004db4 <_printf_float+0xd0>
 8004d60:	2200      	movs	r2, #0
 8004d62:	2300      	movs	r3, #0
 8004d64:	4640      	mov	r0, r8
 8004d66:	4649      	mov	r1, r9
 8004d68:	f7fb feb8 	bl	8000adc <__aeabi_dcmplt>
 8004d6c:	b110      	cbz	r0, 8004d74 <_printf_float+0x90>
 8004d6e:	232d      	movs	r3, #45	; 0x2d
 8004d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d74:	4b93      	ldr	r3, [pc, #588]	; (8004fc4 <_printf_float+0x2e0>)
 8004d76:	4894      	ldr	r0, [pc, #592]	; (8004fc8 <_printf_float+0x2e4>)
 8004d78:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004d7c:	bf94      	ite	ls
 8004d7e:	4698      	movls	r8, r3
 8004d80:	4680      	movhi	r8, r0
 8004d82:	2303      	movs	r3, #3
 8004d84:	6123      	str	r3, [r4, #16]
 8004d86:	9b05      	ldr	r3, [sp, #20]
 8004d88:	f023 0204 	bic.w	r2, r3, #4
 8004d8c:	6022      	str	r2, [r4, #0]
 8004d8e:	f04f 0900 	mov.w	r9, #0
 8004d92:	9700      	str	r7, [sp, #0]
 8004d94:	4633      	mov	r3, r6
 8004d96:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d98:	4621      	mov	r1, r4
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	f000 f9d8 	bl	8005150 <_printf_common>
 8004da0:	3001      	adds	r0, #1
 8004da2:	f040 8090 	bne.w	8004ec6 <_printf_float+0x1e2>
 8004da6:	f04f 30ff 	mov.w	r0, #4294967295
 8004daa:	b00d      	add	sp, #52	; 0x34
 8004dac:	ecbd 8b02 	vpop	{d8}
 8004db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004db4:	4642      	mov	r2, r8
 8004db6:	464b      	mov	r3, r9
 8004db8:	4640      	mov	r0, r8
 8004dba:	4649      	mov	r1, r9
 8004dbc:	f7fb feb6 	bl	8000b2c <__aeabi_dcmpun>
 8004dc0:	b140      	cbz	r0, 8004dd4 <_printf_float+0xf0>
 8004dc2:	464b      	mov	r3, r9
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	bfbc      	itt	lt
 8004dc8:	232d      	movlt	r3, #45	; 0x2d
 8004dca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004dce:	487f      	ldr	r0, [pc, #508]	; (8004fcc <_printf_float+0x2e8>)
 8004dd0:	4b7f      	ldr	r3, [pc, #508]	; (8004fd0 <_printf_float+0x2ec>)
 8004dd2:	e7d1      	b.n	8004d78 <_printf_float+0x94>
 8004dd4:	6863      	ldr	r3, [r4, #4]
 8004dd6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004dda:	9206      	str	r2, [sp, #24]
 8004ddc:	1c5a      	adds	r2, r3, #1
 8004dde:	d13f      	bne.n	8004e60 <_printf_float+0x17c>
 8004de0:	2306      	movs	r3, #6
 8004de2:	6063      	str	r3, [r4, #4]
 8004de4:	9b05      	ldr	r3, [sp, #20]
 8004de6:	6861      	ldr	r1, [r4, #4]
 8004de8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004dec:	2300      	movs	r3, #0
 8004dee:	9303      	str	r3, [sp, #12]
 8004df0:	ab0a      	add	r3, sp, #40	; 0x28
 8004df2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004df6:	ab09      	add	r3, sp, #36	; 0x24
 8004df8:	ec49 8b10 	vmov	d0, r8, r9
 8004dfc:	9300      	str	r3, [sp, #0]
 8004dfe:	6022      	str	r2, [r4, #0]
 8004e00:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004e04:	4628      	mov	r0, r5
 8004e06:	f7ff fecd 	bl	8004ba4 <__cvt>
 8004e0a:	9b06      	ldr	r3, [sp, #24]
 8004e0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e0e:	2b47      	cmp	r3, #71	; 0x47
 8004e10:	4680      	mov	r8, r0
 8004e12:	d108      	bne.n	8004e26 <_printf_float+0x142>
 8004e14:	1cc8      	adds	r0, r1, #3
 8004e16:	db02      	blt.n	8004e1e <_printf_float+0x13a>
 8004e18:	6863      	ldr	r3, [r4, #4]
 8004e1a:	4299      	cmp	r1, r3
 8004e1c:	dd41      	ble.n	8004ea2 <_printf_float+0x1be>
 8004e1e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004e22:	fa5f fb8b 	uxtb.w	fp, fp
 8004e26:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e2a:	d820      	bhi.n	8004e6e <_printf_float+0x18a>
 8004e2c:	3901      	subs	r1, #1
 8004e2e:	465a      	mov	r2, fp
 8004e30:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004e34:	9109      	str	r1, [sp, #36]	; 0x24
 8004e36:	f7ff ff17 	bl	8004c68 <__exponent>
 8004e3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e3c:	1813      	adds	r3, r2, r0
 8004e3e:	2a01      	cmp	r2, #1
 8004e40:	4681      	mov	r9, r0
 8004e42:	6123      	str	r3, [r4, #16]
 8004e44:	dc02      	bgt.n	8004e4c <_printf_float+0x168>
 8004e46:	6822      	ldr	r2, [r4, #0]
 8004e48:	07d2      	lsls	r2, r2, #31
 8004e4a:	d501      	bpl.n	8004e50 <_printf_float+0x16c>
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	6123      	str	r3, [r4, #16]
 8004e50:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d09c      	beq.n	8004d92 <_printf_float+0xae>
 8004e58:	232d      	movs	r3, #45	; 0x2d
 8004e5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e5e:	e798      	b.n	8004d92 <_printf_float+0xae>
 8004e60:	9a06      	ldr	r2, [sp, #24]
 8004e62:	2a47      	cmp	r2, #71	; 0x47
 8004e64:	d1be      	bne.n	8004de4 <_printf_float+0x100>
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1bc      	bne.n	8004de4 <_printf_float+0x100>
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e7b9      	b.n	8004de2 <_printf_float+0xfe>
 8004e6e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004e72:	d118      	bne.n	8004ea6 <_printf_float+0x1c2>
 8004e74:	2900      	cmp	r1, #0
 8004e76:	6863      	ldr	r3, [r4, #4]
 8004e78:	dd0b      	ble.n	8004e92 <_printf_float+0x1ae>
 8004e7a:	6121      	str	r1, [r4, #16]
 8004e7c:	b913      	cbnz	r3, 8004e84 <_printf_float+0x1a0>
 8004e7e:	6822      	ldr	r2, [r4, #0]
 8004e80:	07d0      	lsls	r0, r2, #31
 8004e82:	d502      	bpl.n	8004e8a <_printf_float+0x1a6>
 8004e84:	3301      	adds	r3, #1
 8004e86:	440b      	add	r3, r1
 8004e88:	6123      	str	r3, [r4, #16]
 8004e8a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004e8c:	f04f 0900 	mov.w	r9, #0
 8004e90:	e7de      	b.n	8004e50 <_printf_float+0x16c>
 8004e92:	b913      	cbnz	r3, 8004e9a <_printf_float+0x1b6>
 8004e94:	6822      	ldr	r2, [r4, #0]
 8004e96:	07d2      	lsls	r2, r2, #31
 8004e98:	d501      	bpl.n	8004e9e <_printf_float+0x1ba>
 8004e9a:	3302      	adds	r3, #2
 8004e9c:	e7f4      	b.n	8004e88 <_printf_float+0x1a4>
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e7f2      	b.n	8004e88 <_printf_float+0x1a4>
 8004ea2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ea8:	4299      	cmp	r1, r3
 8004eaa:	db05      	blt.n	8004eb8 <_printf_float+0x1d4>
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	6121      	str	r1, [r4, #16]
 8004eb0:	07d8      	lsls	r0, r3, #31
 8004eb2:	d5ea      	bpl.n	8004e8a <_printf_float+0x1a6>
 8004eb4:	1c4b      	adds	r3, r1, #1
 8004eb6:	e7e7      	b.n	8004e88 <_printf_float+0x1a4>
 8004eb8:	2900      	cmp	r1, #0
 8004eba:	bfd4      	ite	le
 8004ebc:	f1c1 0202 	rsble	r2, r1, #2
 8004ec0:	2201      	movgt	r2, #1
 8004ec2:	4413      	add	r3, r2
 8004ec4:	e7e0      	b.n	8004e88 <_printf_float+0x1a4>
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	055a      	lsls	r2, r3, #21
 8004eca:	d407      	bmi.n	8004edc <_printf_float+0x1f8>
 8004ecc:	6923      	ldr	r3, [r4, #16]
 8004ece:	4642      	mov	r2, r8
 8004ed0:	4631      	mov	r1, r6
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	47b8      	blx	r7
 8004ed6:	3001      	adds	r0, #1
 8004ed8:	d12c      	bne.n	8004f34 <_printf_float+0x250>
 8004eda:	e764      	b.n	8004da6 <_printf_float+0xc2>
 8004edc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ee0:	f240 80e0 	bls.w	80050a4 <_printf_float+0x3c0>
 8004ee4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2300      	movs	r3, #0
 8004eec:	f7fb fdec 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ef0:	2800      	cmp	r0, #0
 8004ef2:	d034      	beq.n	8004f5e <_printf_float+0x27a>
 8004ef4:	4a37      	ldr	r2, [pc, #220]	; (8004fd4 <_printf_float+0x2f0>)
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	4631      	mov	r1, r6
 8004efa:	4628      	mov	r0, r5
 8004efc:	47b8      	blx	r7
 8004efe:	3001      	adds	r0, #1
 8004f00:	f43f af51 	beq.w	8004da6 <_printf_float+0xc2>
 8004f04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	db02      	blt.n	8004f12 <_printf_float+0x22e>
 8004f0c:	6823      	ldr	r3, [r4, #0]
 8004f0e:	07d8      	lsls	r0, r3, #31
 8004f10:	d510      	bpl.n	8004f34 <_printf_float+0x250>
 8004f12:	ee18 3a10 	vmov	r3, s16
 8004f16:	4652      	mov	r2, sl
 8004f18:	4631      	mov	r1, r6
 8004f1a:	4628      	mov	r0, r5
 8004f1c:	47b8      	blx	r7
 8004f1e:	3001      	adds	r0, #1
 8004f20:	f43f af41 	beq.w	8004da6 <_printf_float+0xc2>
 8004f24:	f04f 0800 	mov.w	r8, #0
 8004f28:	f104 091a 	add.w	r9, r4, #26
 8004f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	4543      	cmp	r3, r8
 8004f32:	dc09      	bgt.n	8004f48 <_printf_float+0x264>
 8004f34:	6823      	ldr	r3, [r4, #0]
 8004f36:	079b      	lsls	r3, r3, #30
 8004f38:	f100 8105 	bmi.w	8005146 <_printf_float+0x462>
 8004f3c:	68e0      	ldr	r0, [r4, #12]
 8004f3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f40:	4298      	cmp	r0, r3
 8004f42:	bfb8      	it	lt
 8004f44:	4618      	movlt	r0, r3
 8004f46:	e730      	b.n	8004daa <_printf_float+0xc6>
 8004f48:	2301      	movs	r3, #1
 8004f4a:	464a      	mov	r2, r9
 8004f4c:	4631      	mov	r1, r6
 8004f4e:	4628      	mov	r0, r5
 8004f50:	47b8      	blx	r7
 8004f52:	3001      	adds	r0, #1
 8004f54:	f43f af27 	beq.w	8004da6 <_printf_float+0xc2>
 8004f58:	f108 0801 	add.w	r8, r8, #1
 8004f5c:	e7e6      	b.n	8004f2c <_printf_float+0x248>
 8004f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	dc39      	bgt.n	8004fd8 <_printf_float+0x2f4>
 8004f64:	4a1b      	ldr	r2, [pc, #108]	; (8004fd4 <_printf_float+0x2f0>)
 8004f66:	2301      	movs	r3, #1
 8004f68:	4631      	mov	r1, r6
 8004f6a:	4628      	mov	r0, r5
 8004f6c:	47b8      	blx	r7
 8004f6e:	3001      	adds	r0, #1
 8004f70:	f43f af19 	beq.w	8004da6 <_printf_float+0xc2>
 8004f74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	d102      	bne.n	8004f82 <_printf_float+0x29e>
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	07d9      	lsls	r1, r3, #31
 8004f80:	d5d8      	bpl.n	8004f34 <_printf_float+0x250>
 8004f82:	ee18 3a10 	vmov	r3, s16
 8004f86:	4652      	mov	r2, sl
 8004f88:	4631      	mov	r1, r6
 8004f8a:	4628      	mov	r0, r5
 8004f8c:	47b8      	blx	r7
 8004f8e:	3001      	adds	r0, #1
 8004f90:	f43f af09 	beq.w	8004da6 <_printf_float+0xc2>
 8004f94:	f04f 0900 	mov.w	r9, #0
 8004f98:	f104 0a1a 	add.w	sl, r4, #26
 8004f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f9e:	425b      	negs	r3, r3
 8004fa0:	454b      	cmp	r3, r9
 8004fa2:	dc01      	bgt.n	8004fa8 <_printf_float+0x2c4>
 8004fa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fa6:	e792      	b.n	8004ece <_printf_float+0x1ea>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	4652      	mov	r2, sl
 8004fac:	4631      	mov	r1, r6
 8004fae:	4628      	mov	r0, r5
 8004fb0:	47b8      	blx	r7
 8004fb2:	3001      	adds	r0, #1
 8004fb4:	f43f aef7 	beq.w	8004da6 <_printf_float+0xc2>
 8004fb8:	f109 0901 	add.w	r9, r9, #1
 8004fbc:	e7ee      	b.n	8004f9c <_printf_float+0x2b8>
 8004fbe:	bf00      	nop
 8004fc0:	7fefffff 	.word	0x7fefffff
 8004fc4:	080079cc 	.word	0x080079cc
 8004fc8:	080079d0 	.word	0x080079d0
 8004fcc:	080079d8 	.word	0x080079d8
 8004fd0:	080079d4 	.word	0x080079d4
 8004fd4:	080079dc 	.word	0x080079dc
 8004fd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fda:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	bfa8      	it	ge
 8004fe0:	461a      	movge	r2, r3
 8004fe2:	2a00      	cmp	r2, #0
 8004fe4:	4691      	mov	r9, r2
 8004fe6:	dc37      	bgt.n	8005058 <_printf_float+0x374>
 8004fe8:	f04f 0b00 	mov.w	fp, #0
 8004fec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ff0:	f104 021a 	add.w	r2, r4, #26
 8004ff4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ff6:	9305      	str	r3, [sp, #20]
 8004ff8:	eba3 0309 	sub.w	r3, r3, r9
 8004ffc:	455b      	cmp	r3, fp
 8004ffe:	dc33      	bgt.n	8005068 <_printf_float+0x384>
 8005000:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005004:	429a      	cmp	r2, r3
 8005006:	db3b      	blt.n	8005080 <_printf_float+0x39c>
 8005008:	6823      	ldr	r3, [r4, #0]
 800500a:	07da      	lsls	r2, r3, #31
 800500c:	d438      	bmi.n	8005080 <_printf_float+0x39c>
 800500e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005010:	9a05      	ldr	r2, [sp, #20]
 8005012:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005014:	1a9a      	subs	r2, r3, r2
 8005016:	eba3 0901 	sub.w	r9, r3, r1
 800501a:	4591      	cmp	r9, r2
 800501c:	bfa8      	it	ge
 800501e:	4691      	movge	r9, r2
 8005020:	f1b9 0f00 	cmp.w	r9, #0
 8005024:	dc35      	bgt.n	8005092 <_printf_float+0x3ae>
 8005026:	f04f 0800 	mov.w	r8, #0
 800502a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800502e:	f104 0a1a 	add.w	sl, r4, #26
 8005032:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005036:	1a9b      	subs	r3, r3, r2
 8005038:	eba3 0309 	sub.w	r3, r3, r9
 800503c:	4543      	cmp	r3, r8
 800503e:	f77f af79 	ble.w	8004f34 <_printf_float+0x250>
 8005042:	2301      	movs	r3, #1
 8005044:	4652      	mov	r2, sl
 8005046:	4631      	mov	r1, r6
 8005048:	4628      	mov	r0, r5
 800504a:	47b8      	blx	r7
 800504c:	3001      	adds	r0, #1
 800504e:	f43f aeaa 	beq.w	8004da6 <_printf_float+0xc2>
 8005052:	f108 0801 	add.w	r8, r8, #1
 8005056:	e7ec      	b.n	8005032 <_printf_float+0x34e>
 8005058:	4613      	mov	r3, r2
 800505a:	4631      	mov	r1, r6
 800505c:	4642      	mov	r2, r8
 800505e:	4628      	mov	r0, r5
 8005060:	47b8      	blx	r7
 8005062:	3001      	adds	r0, #1
 8005064:	d1c0      	bne.n	8004fe8 <_printf_float+0x304>
 8005066:	e69e      	b.n	8004da6 <_printf_float+0xc2>
 8005068:	2301      	movs	r3, #1
 800506a:	4631      	mov	r1, r6
 800506c:	4628      	mov	r0, r5
 800506e:	9205      	str	r2, [sp, #20]
 8005070:	47b8      	blx	r7
 8005072:	3001      	adds	r0, #1
 8005074:	f43f ae97 	beq.w	8004da6 <_printf_float+0xc2>
 8005078:	9a05      	ldr	r2, [sp, #20]
 800507a:	f10b 0b01 	add.w	fp, fp, #1
 800507e:	e7b9      	b.n	8004ff4 <_printf_float+0x310>
 8005080:	ee18 3a10 	vmov	r3, s16
 8005084:	4652      	mov	r2, sl
 8005086:	4631      	mov	r1, r6
 8005088:	4628      	mov	r0, r5
 800508a:	47b8      	blx	r7
 800508c:	3001      	adds	r0, #1
 800508e:	d1be      	bne.n	800500e <_printf_float+0x32a>
 8005090:	e689      	b.n	8004da6 <_printf_float+0xc2>
 8005092:	9a05      	ldr	r2, [sp, #20]
 8005094:	464b      	mov	r3, r9
 8005096:	4442      	add	r2, r8
 8005098:	4631      	mov	r1, r6
 800509a:	4628      	mov	r0, r5
 800509c:	47b8      	blx	r7
 800509e:	3001      	adds	r0, #1
 80050a0:	d1c1      	bne.n	8005026 <_printf_float+0x342>
 80050a2:	e680      	b.n	8004da6 <_printf_float+0xc2>
 80050a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050a6:	2a01      	cmp	r2, #1
 80050a8:	dc01      	bgt.n	80050ae <_printf_float+0x3ca>
 80050aa:	07db      	lsls	r3, r3, #31
 80050ac:	d538      	bpl.n	8005120 <_printf_float+0x43c>
 80050ae:	2301      	movs	r3, #1
 80050b0:	4642      	mov	r2, r8
 80050b2:	4631      	mov	r1, r6
 80050b4:	4628      	mov	r0, r5
 80050b6:	47b8      	blx	r7
 80050b8:	3001      	adds	r0, #1
 80050ba:	f43f ae74 	beq.w	8004da6 <_printf_float+0xc2>
 80050be:	ee18 3a10 	vmov	r3, s16
 80050c2:	4652      	mov	r2, sl
 80050c4:	4631      	mov	r1, r6
 80050c6:	4628      	mov	r0, r5
 80050c8:	47b8      	blx	r7
 80050ca:	3001      	adds	r0, #1
 80050cc:	f43f ae6b 	beq.w	8004da6 <_printf_float+0xc2>
 80050d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050d4:	2200      	movs	r2, #0
 80050d6:	2300      	movs	r3, #0
 80050d8:	f7fb fcf6 	bl	8000ac8 <__aeabi_dcmpeq>
 80050dc:	b9d8      	cbnz	r0, 8005116 <_printf_float+0x432>
 80050de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050e0:	f108 0201 	add.w	r2, r8, #1
 80050e4:	3b01      	subs	r3, #1
 80050e6:	4631      	mov	r1, r6
 80050e8:	4628      	mov	r0, r5
 80050ea:	47b8      	blx	r7
 80050ec:	3001      	adds	r0, #1
 80050ee:	d10e      	bne.n	800510e <_printf_float+0x42a>
 80050f0:	e659      	b.n	8004da6 <_printf_float+0xc2>
 80050f2:	2301      	movs	r3, #1
 80050f4:	4652      	mov	r2, sl
 80050f6:	4631      	mov	r1, r6
 80050f8:	4628      	mov	r0, r5
 80050fa:	47b8      	blx	r7
 80050fc:	3001      	adds	r0, #1
 80050fe:	f43f ae52 	beq.w	8004da6 <_printf_float+0xc2>
 8005102:	f108 0801 	add.w	r8, r8, #1
 8005106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005108:	3b01      	subs	r3, #1
 800510a:	4543      	cmp	r3, r8
 800510c:	dcf1      	bgt.n	80050f2 <_printf_float+0x40e>
 800510e:	464b      	mov	r3, r9
 8005110:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005114:	e6dc      	b.n	8004ed0 <_printf_float+0x1ec>
 8005116:	f04f 0800 	mov.w	r8, #0
 800511a:	f104 0a1a 	add.w	sl, r4, #26
 800511e:	e7f2      	b.n	8005106 <_printf_float+0x422>
 8005120:	2301      	movs	r3, #1
 8005122:	4642      	mov	r2, r8
 8005124:	e7df      	b.n	80050e6 <_printf_float+0x402>
 8005126:	2301      	movs	r3, #1
 8005128:	464a      	mov	r2, r9
 800512a:	4631      	mov	r1, r6
 800512c:	4628      	mov	r0, r5
 800512e:	47b8      	blx	r7
 8005130:	3001      	adds	r0, #1
 8005132:	f43f ae38 	beq.w	8004da6 <_printf_float+0xc2>
 8005136:	f108 0801 	add.w	r8, r8, #1
 800513a:	68e3      	ldr	r3, [r4, #12]
 800513c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800513e:	1a5b      	subs	r3, r3, r1
 8005140:	4543      	cmp	r3, r8
 8005142:	dcf0      	bgt.n	8005126 <_printf_float+0x442>
 8005144:	e6fa      	b.n	8004f3c <_printf_float+0x258>
 8005146:	f04f 0800 	mov.w	r8, #0
 800514a:	f104 0919 	add.w	r9, r4, #25
 800514e:	e7f4      	b.n	800513a <_printf_float+0x456>

08005150 <_printf_common>:
 8005150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005154:	4616      	mov	r6, r2
 8005156:	4699      	mov	r9, r3
 8005158:	688a      	ldr	r2, [r1, #8]
 800515a:	690b      	ldr	r3, [r1, #16]
 800515c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005160:	4293      	cmp	r3, r2
 8005162:	bfb8      	it	lt
 8005164:	4613      	movlt	r3, r2
 8005166:	6033      	str	r3, [r6, #0]
 8005168:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800516c:	4607      	mov	r7, r0
 800516e:	460c      	mov	r4, r1
 8005170:	b10a      	cbz	r2, 8005176 <_printf_common+0x26>
 8005172:	3301      	adds	r3, #1
 8005174:	6033      	str	r3, [r6, #0]
 8005176:	6823      	ldr	r3, [r4, #0]
 8005178:	0699      	lsls	r1, r3, #26
 800517a:	bf42      	ittt	mi
 800517c:	6833      	ldrmi	r3, [r6, #0]
 800517e:	3302      	addmi	r3, #2
 8005180:	6033      	strmi	r3, [r6, #0]
 8005182:	6825      	ldr	r5, [r4, #0]
 8005184:	f015 0506 	ands.w	r5, r5, #6
 8005188:	d106      	bne.n	8005198 <_printf_common+0x48>
 800518a:	f104 0a19 	add.w	sl, r4, #25
 800518e:	68e3      	ldr	r3, [r4, #12]
 8005190:	6832      	ldr	r2, [r6, #0]
 8005192:	1a9b      	subs	r3, r3, r2
 8005194:	42ab      	cmp	r3, r5
 8005196:	dc26      	bgt.n	80051e6 <_printf_common+0x96>
 8005198:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800519c:	1e13      	subs	r3, r2, #0
 800519e:	6822      	ldr	r2, [r4, #0]
 80051a0:	bf18      	it	ne
 80051a2:	2301      	movne	r3, #1
 80051a4:	0692      	lsls	r2, r2, #26
 80051a6:	d42b      	bmi.n	8005200 <_printf_common+0xb0>
 80051a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051ac:	4649      	mov	r1, r9
 80051ae:	4638      	mov	r0, r7
 80051b0:	47c0      	blx	r8
 80051b2:	3001      	adds	r0, #1
 80051b4:	d01e      	beq.n	80051f4 <_printf_common+0xa4>
 80051b6:	6823      	ldr	r3, [r4, #0]
 80051b8:	68e5      	ldr	r5, [r4, #12]
 80051ba:	6832      	ldr	r2, [r6, #0]
 80051bc:	f003 0306 	and.w	r3, r3, #6
 80051c0:	2b04      	cmp	r3, #4
 80051c2:	bf08      	it	eq
 80051c4:	1aad      	subeq	r5, r5, r2
 80051c6:	68a3      	ldr	r3, [r4, #8]
 80051c8:	6922      	ldr	r2, [r4, #16]
 80051ca:	bf0c      	ite	eq
 80051cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051d0:	2500      	movne	r5, #0
 80051d2:	4293      	cmp	r3, r2
 80051d4:	bfc4      	itt	gt
 80051d6:	1a9b      	subgt	r3, r3, r2
 80051d8:	18ed      	addgt	r5, r5, r3
 80051da:	2600      	movs	r6, #0
 80051dc:	341a      	adds	r4, #26
 80051de:	42b5      	cmp	r5, r6
 80051e0:	d11a      	bne.n	8005218 <_printf_common+0xc8>
 80051e2:	2000      	movs	r0, #0
 80051e4:	e008      	b.n	80051f8 <_printf_common+0xa8>
 80051e6:	2301      	movs	r3, #1
 80051e8:	4652      	mov	r2, sl
 80051ea:	4649      	mov	r1, r9
 80051ec:	4638      	mov	r0, r7
 80051ee:	47c0      	blx	r8
 80051f0:	3001      	adds	r0, #1
 80051f2:	d103      	bne.n	80051fc <_printf_common+0xac>
 80051f4:	f04f 30ff 	mov.w	r0, #4294967295
 80051f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051fc:	3501      	adds	r5, #1
 80051fe:	e7c6      	b.n	800518e <_printf_common+0x3e>
 8005200:	18e1      	adds	r1, r4, r3
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	2030      	movs	r0, #48	; 0x30
 8005206:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800520a:	4422      	add	r2, r4
 800520c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005210:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005214:	3302      	adds	r3, #2
 8005216:	e7c7      	b.n	80051a8 <_printf_common+0x58>
 8005218:	2301      	movs	r3, #1
 800521a:	4622      	mov	r2, r4
 800521c:	4649      	mov	r1, r9
 800521e:	4638      	mov	r0, r7
 8005220:	47c0      	blx	r8
 8005222:	3001      	adds	r0, #1
 8005224:	d0e6      	beq.n	80051f4 <_printf_common+0xa4>
 8005226:	3601      	adds	r6, #1
 8005228:	e7d9      	b.n	80051de <_printf_common+0x8e>
	...

0800522c <_printf_i>:
 800522c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005230:	7e0f      	ldrb	r7, [r1, #24]
 8005232:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005234:	2f78      	cmp	r7, #120	; 0x78
 8005236:	4691      	mov	r9, r2
 8005238:	4680      	mov	r8, r0
 800523a:	460c      	mov	r4, r1
 800523c:	469a      	mov	sl, r3
 800523e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005242:	d807      	bhi.n	8005254 <_printf_i+0x28>
 8005244:	2f62      	cmp	r7, #98	; 0x62
 8005246:	d80a      	bhi.n	800525e <_printf_i+0x32>
 8005248:	2f00      	cmp	r7, #0
 800524a:	f000 80d8 	beq.w	80053fe <_printf_i+0x1d2>
 800524e:	2f58      	cmp	r7, #88	; 0x58
 8005250:	f000 80a3 	beq.w	800539a <_printf_i+0x16e>
 8005254:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005258:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800525c:	e03a      	b.n	80052d4 <_printf_i+0xa8>
 800525e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005262:	2b15      	cmp	r3, #21
 8005264:	d8f6      	bhi.n	8005254 <_printf_i+0x28>
 8005266:	a101      	add	r1, pc, #4	; (adr r1, 800526c <_printf_i+0x40>)
 8005268:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800526c:	080052c5 	.word	0x080052c5
 8005270:	080052d9 	.word	0x080052d9
 8005274:	08005255 	.word	0x08005255
 8005278:	08005255 	.word	0x08005255
 800527c:	08005255 	.word	0x08005255
 8005280:	08005255 	.word	0x08005255
 8005284:	080052d9 	.word	0x080052d9
 8005288:	08005255 	.word	0x08005255
 800528c:	08005255 	.word	0x08005255
 8005290:	08005255 	.word	0x08005255
 8005294:	08005255 	.word	0x08005255
 8005298:	080053e5 	.word	0x080053e5
 800529c:	08005309 	.word	0x08005309
 80052a0:	080053c7 	.word	0x080053c7
 80052a4:	08005255 	.word	0x08005255
 80052a8:	08005255 	.word	0x08005255
 80052ac:	08005407 	.word	0x08005407
 80052b0:	08005255 	.word	0x08005255
 80052b4:	08005309 	.word	0x08005309
 80052b8:	08005255 	.word	0x08005255
 80052bc:	08005255 	.word	0x08005255
 80052c0:	080053cf 	.word	0x080053cf
 80052c4:	682b      	ldr	r3, [r5, #0]
 80052c6:	1d1a      	adds	r2, r3, #4
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	602a      	str	r2, [r5, #0]
 80052cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052d4:	2301      	movs	r3, #1
 80052d6:	e0a3      	b.n	8005420 <_printf_i+0x1f4>
 80052d8:	6820      	ldr	r0, [r4, #0]
 80052da:	6829      	ldr	r1, [r5, #0]
 80052dc:	0606      	lsls	r6, r0, #24
 80052de:	f101 0304 	add.w	r3, r1, #4
 80052e2:	d50a      	bpl.n	80052fa <_printf_i+0xce>
 80052e4:	680e      	ldr	r6, [r1, #0]
 80052e6:	602b      	str	r3, [r5, #0]
 80052e8:	2e00      	cmp	r6, #0
 80052ea:	da03      	bge.n	80052f4 <_printf_i+0xc8>
 80052ec:	232d      	movs	r3, #45	; 0x2d
 80052ee:	4276      	negs	r6, r6
 80052f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052f4:	485e      	ldr	r0, [pc, #376]	; (8005470 <_printf_i+0x244>)
 80052f6:	230a      	movs	r3, #10
 80052f8:	e019      	b.n	800532e <_printf_i+0x102>
 80052fa:	680e      	ldr	r6, [r1, #0]
 80052fc:	602b      	str	r3, [r5, #0]
 80052fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005302:	bf18      	it	ne
 8005304:	b236      	sxthne	r6, r6
 8005306:	e7ef      	b.n	80052e8 <_printf_i+0xbc>
 8005308:	682b      	ldr	r3, [r5, #0]
 800530a:	6820      	ldr	r0, [r4, #0]
 800530c:	1d19      	adds	r1, r3, #4
 800530e:	6029      	str	r1, [r5, #0]
 8005310:	0601      	lsls	r1, r0, #24
 8005312:	d501      	bpl.n	8005318 <_printf_i+0xec>
 8005314:	681e      	ldr	r6, [r3, #0]
 8005316:	e002      	b.n	800531e <_printf_i+0xf2>
 8005318:	0646      	lsls	r6, r0, #25
 800531a:	d5fb      	bpl.n	8005314 <_printf_i+0xe8>
 800531c:	881e      	ldrh	r6, [r3, #0]
 800531e:	4854      	ldr	r0, [pc, #336]	; (8005470 <_printf_i+0x244>)
 8005320:	2f6f      	cmp	r7, #111	; 0x6f
 8005322:	bf0c      	ite	eq
 8005324:	2308      	moveq	r3, #8
 8005326:	230a      	movne	r3, #10
 8005328:	2100      	movs	r1, #0
 800532a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800532e:	6865      	ldr	r5, [r4, #4]
 8005330:	60a5      	str	r5, [r4, #8]
 8005332:	2d00      	cmp	r5, #0
 8005334:	bfa2      	ittt	ge
 8005336:	6821      	ldrge	r1, [r4, #0]
 8005338:	f021 0104 	bicge.w	r1, r1, #4
 800533c:	6021      	strge	r1, [r4, #0]
 800533e:	b90e      	cbnz	r6, 8005344 <_printf_i+0x118>
 8005340:	2d00      	cmp	r5, #0
 8005342:	d04d      	beq.n	80053e0 <_printf_i+0x1b4>
 8005344:	4615      	mov	r5, r2
 8005346:	fbb6 f1f3 	udiv	r1, r6, r3
 800534a:	fb03 6711 	mls	r7, r3, r1, r6
 800534e:	5dc7      	ldrb	r7, [r0, r7]
 8005350:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005354:	4637      	mov	r7, r6
 8005356:	42bb      	cmp	r3, r7
 8005358:	460e      	mov	r6, r1
 800535a:	d9f4      	bls.n	8005346 <_printf_i+0x11a>
 800535c:	2b08      	cmp	r3, #8
 800535e:	d10b      	bne.n	8005378 <_printf_i+0x14c>
 8005360:	6823      	ldr	r3, [r4, #0]
 8005362:	07de      	lsls	r6, r3, #31
 8005364:	d508      	bpl.n	8005378 <_printf_i+0x14c>
 8005366:	6923      	ldr	r3, [r4, #16]
 8005368:	6861      	ldr	r1, [r4, #4]
 800536a:	4299      	cmp	r1, r3
 800536c:	bfde      	ittt	le
 800536e:	2330      	movle	r3, #48	; 0x30
 8005370:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005374:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005378:	1b52      	subs	r2, r2, r5
 800537a:	6122      	str	r2, [r4, #16]
 800537c:	f8cd a000 	str.w	sl, [sp]
 8005380:	464b      	mov	r3, r9
 8005382:	aa03      	add	r2, sp, #12
 8005384:	4621      	mov	r1, r4
 8005386:	4640      	mov	r0, r8
 8005388:	f7ff fee2 	bl	8005150 <_printf_common>
 800538c:	3001      	adds	r0, #1
 800538e:	d14c      	bne.n	800542a <_printf_i+0x1fe>
 8005390:	f04f 30ff 	mov.w	r0, #4294967295
 8005394:	b004      	add	sp, #16
 8005396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800539a:	4835      	ldr	r0, [pc, #212]	; (8005470 <_printf_i+0x244>)
 800539c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80053a0:	6829      	ldr	r1, [r5, #0]
 80053a2:	6823      	ldr	r3, [r4, #0]
 80053a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80053a8:	6029      	str	r1, [r5, #0]
 80053aa:	061d      	lsls	r5, r3, #24
 80053ac:	d514      	bpl.n	80053d8 <_printf_i+0x1ac>
 80053ae:	07df      	lsls	r7, r3, #31
 80053b0:	bf44      	itt	mi
 80053b2:	f043 0320 	orrmi.w	r3, r3, #32
 80053b6:	6023      	strmi	r3, [r4, #0]
 80053b8:	b91e      	cbnz	r6, 80053c2 <_printf_i+0x196>
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	f023 0320 	bic.w	r3, r3, #32
 80053c0:	6023      	str	r3, [r4, #0]
 80053c2:	2310      	movs	r3, #16
 80053c4:	e7b0      	b.n	8005328 <_printf_i+0xfc>
 80053c6:	6823      	ldr	r3, [r4, #0]
 80053c8:	f043 0320 	orr.w	r3, r3, #32
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	2378      	movs	r3, #120	; 0x78
 80053d0:	4828      	ldr	r0, [pc, #160]	; (8005474 <_printf_i+0x248>)
 80053d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80053d6:	e7e3      	b.n	80053a0 <_printf_i+0x174>
 80053d8:	0659      	lsls	r1, r3, #25
 80053da:	bf48      	it	mi
 80053dc:	b2b6      	uxthmi	r6, r6
 80053de:	e7e6      	b.n	80053ae <_printf_i+0x182>
 80053e0:	4615      	mov	r5, r2
 80053e2:	e7bb      	b.n	800535c <_printf_i+0x130>
 80053e4:	682b      	ldr	r3, [r5, #0]
 80053e6:	6826      	ldr	r6, [r4, #0]
 80053e8:	6961      	ldr	r1, [r4, #20]
 80053ea:	1d18      	adds	r0, r3, #4
 80053ec:	6028      	str	r0, [r5, #0]
 80053ee:	0635      	lsls	r5, r6, #24
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	d501      	bpl.n	80053f8 <_printf_i+0x1cc>
 80053f4:	6019      	str	r1, [r3, #0]
 80053f6:	e002      	b.n	80053fe <_printf_i+0x1d2>
 80053f8:	0670      	lsls	r0, r6, #25
 80053fa:	d5fb      	bpl.n	80053f4 <_printf_i+0x1c8>
 80053fc:	8019      	strh	r1, [r3, #0]
 80053fe:	2300      	movs	r3, #0
 8005400:	6123      	str	r3, [r4, #16]
 8005402:	4615      	mov	r5, r2
 8005404:	e7ba      	b.n	800537c <_printf_i+0x150>
 8005406:	682b      	ldr	r3, [r5, #0]
 8005408:	1d1a      	adds	r2, r3, #4
 800540a:	602a      	str	r2, [r5, #0]
 800540c:	681d      	ldr	r5, [r3, #0]
 800540e:	6862      	ldr	r2, [r4, #4]
 8005410:	2100      	movs	r1, #0
 8005412:	4628      	mov	r0, r5
 8005414:	f7fa fee4 	bl	80001e0 <memchr>
 8005418:	b108      	cbz	r0, 800541e <_printf_i+0x1f2>
 800541a:	1b40      	subs	r0, r0, r5
 800541c:	6060      	str	r0, [r4, #4]
 800541e:	6863      	ldr	r3, [r4, #4]
 8005420:	6123      	str	r3, [r4, #16]
 8005422:	2300      	movs	r3, #0
 8005424:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005428:	e7a8      	b.n	800537c <_printf_i+0x150>
 800542a:	6923      	ldr	r3, [r4, #16]
 800542c:	462a      	mov	r2, r5
 800542e:	4649      	mov	r1, r9
 8005430:	4640      	mov	r0, r8
 8005432:	47d0      	blx	sl
 8005434:	3001      	adds	r0, #1
 8005436:	d0ab      	beq.n	8005390 <_printf_i+0x164>
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	079b      	lsls	r3, r3, #30
 800543c:	d413      	bmi.n	8005466 <_printf_i+0x23a>
 800543e:	68e0      	ldr	r0, [r4, #12]
 8005440:	9b03      	ldr	r3, [sp, #12]
 8005442:	4298      	cmp	r0, r3
 8005444:	bfb8      	it	lt
 8005446:	4618      	movlt	r0, r3
 8005448:	e7a4      	b.n	8005394 <_printf_i+0x168>
 800544a:	2301      	movs	r3, #1
 800544c:	4632      	mov	r2, r6
 800544e:	4649      	mov	r1, r9
 8005450:	4640      	mov	r0, r8
 8005452:	47d0      	blx	sl
 8005454:	3001      	adds	r0, #1
 8005456:	d09b      	beq.n	8005390 <_printf_i+0x164>
 8005458:	3501      	adds	r5, #1
 800545a:	68e3      	ldr	r3, [r4, #12]
 800545c:	9903      	ldr	r1, [sp, #12]
 800545e:	1a5b      	subs	r3, r3, r1
 8005460:	42ab      	cmp	r3, r5
 8005462:	dcf2      	bgt.n	800544a <_printf_i+0x21e>
 8005464:	e7eb      	b.n	800543e <_printf_i+0x212>
 8005466:	2500      	movs	r5, #0
 8005468:	f104 0619 	add.w	r6, r4, #25
 800546c:	e7f5      	b.n	800545a <_printf_i+0x22e>
 800546e:	bf00      	nop
 8005470:	080079de 	.word	0x080079de
 8005474:	080079ef 	.word	0x080079ef

08005478 <siprintf>:
 8005478:	b40e      	push	{r1, r2, r3}
 800547a:	b500      	push	{lr}
 800547c:	b09c      	sub	sp, #112	; 0x70
 800547e:	ab1d      	add	r3, sp, #116	; 0x74
 8005480:	9002      	str	r0, [sp, #8]
 8005482:	9006      	str	r0, [sp, #24]
 8005484:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005488:	4809      	ldr	r0, [pc, #36]	; (80054b0 <siprintf+0x38>)
 800548a:	9107      	str	r1, [sp, #28]
 800548c:	9104      	str	r1, [sp, #16]
 800548e:	4909      	ldr	r1, [pc, #36]	; (80054b4 <siprintf+0x3c>)
 8005490:	f853 2b04 	ldr.w	r2, [r3], #4
 8005494:	9105      	str	r1, [sp, #20]
 8005496:	6800      	ldr	r0, [r0, #0]
 8005498:	9301      	str	r3, [sp, #4]
 800549a:	a902      	add	r1, sp, #8
 800549c:	f001 fb76 	bl	8006b8c <_svfiprintf_r>
 80054a0:	9b02      	ldr	r3, [sp, #8]
 80054a2:	2200      	movs	r2, #0
 80054a4:	701a      	strb	r2, [r3, #0]
 80054a6:	b01c      	add	sp, #112	; 0x70
 80054a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80054ac:	b003      	add	sp, #12
 80054ae:	4770      	bx	lr
 80054b0:	2000000c 	.word	0x2000000c
 80054b4:	ffff0208 	.word	0xffff0208

080054b8 <quorem>:
 80054b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054bc:	6903      	ldr	r3, [r0, #16]
 80054be:	690c      	ldr	r4, [r1, #16]
 80054c0:	42a3      	cmp	r3, r4
 80054c2:	4607      	mov	r7, r0
 80054c4:	f2c0 8081 	blt.w	80055ca <quorem+0x112>
 80054c8:	3c01      	subs	r4, #1
 80054ca:	f101 0814 	add.w	r8, r1, #20
 80054ce:	f100 0514 	add.w	r5, r0, #20
 80054d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054d6:	9301      	str	r3, [sp, #4]
 80054d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054e0:	3301      	adds	r3, #1
 80054e2:	429a      	cmp	r2, r3
 80054e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80054f0:	d331      	bcc.n	8005556 <quorem+0x9e>
 80054f2:	f04f 0e00 	mov.w	lr, #0
 80054f6:	4640      	mov	r0, r8
 80054f8:	46ac      	mov	ip, r5
 80054fa:	46f2      	mov	sl, lr
 80054fc:	f850 2b04 	ldr.w	r2, [r0], #4
 8005500:	b293      	uxth	r3, r2
 8005502:	fb06 e303 	mla	r3, r6, r3, lr
 8005506:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800550a:	b29b      	uxth	r3, r3
 800550c:	ebaa 0303 	sub.w	r3, sl, r3
 8005510:	f8dc a000 	ldr.w	sl, [ip]
 8005514:	0c12      	lsrs	r2, r2, #16
 8005516:	fa13 f38a 	uxtah	r3, r3, sl
 800551a:	fb06 e202 	mla	r2, r6, r2, lr
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	9b00      	ldr	r3, [sp, #0]
 8005522:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005526:	b292      	uxth	r2, r2
 8005528:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800552c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005530:	f8bd 3000 	ldrh.w	r3, [sp]
 8005534:	4581      	cmp	r9, r0
 8005536:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800553a:	f84c 3b04 	str.w	r3, [ip], #4
 800553e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005542:	d2db      	bcs.n	80054fc <quorem+0x44>
 8005544:	f855 300b 	ldr.w	r3, [r5, fp]
 8005548:	b92b      	cbnz	r3, 8005556 <quorem+0x9e>
 800554a:	9b01      	ldr	r3, [sp, #4]
 800554c:	3b04      	subs	r3, #4
 800554e:	429d      	cmp	r5, r3
 8005550:	461a      	mov	r2, r3
 8005552:	d32e      	bcc.n	80055b2 <quorem+0xfa>
 8005554:	613c      	str	r4, [r7, #16]
 8005556:	4638      	mov	r0, r7
 8005558:	f001 f8c4 	bl	80066e4 <__mcmp>
 800555c:	2800      	cmp	r0, #0
 800555e:	db24      	blt.n	80055aa <quorem+0xf2>
 8005560:	3601      	adds	r6, #1
 8005562:	4628      	mov	r0, r5
 8005564:	f04f 0c00 	mov.w	ip, #0
 8005568:	f858 2b04 	ldr.w	r2, [r8], #4
 800556c:	f8d0 e000 	ldr.w	lr, [r0]
 8005570:	b293      	uxth	r3, r2
 8005572:	ebac 0303 	sub.w	r3, ip, r3
 8005576:	0c12      	lsrs	r2, r2, #16
 8005578:	fa13 f38e 	uxtah	r3, r3, lr
 800557c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005580:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005584:	b29b      	uxth	r3, r3
 8005586:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800558a:	45c1      	cmp	r9, r8
 800558c:	f840 3b04 	str.w	r3, [r0], #4
 8005590:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005594:	d2e8      	bcs.n	8005568 <quorem+0xb0>
 8005596:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800559a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800559e:	b922      	cbnz	r2, 80055aa <quorem+0xf2>
 80055a0:	3b04      	subs	r3, #4
 80055a2:	429d      	cmp	r5, r3
 80055a4:	461a      	mov	r2, r3
 80055a6:	d30a      	bcc.n	80055be <quorem+0x106>
 80055a8:	613c      	str	r4, [r7, #16]
 80055aa:	4630      	mov	r0, r6
 80055ac:	b003      	add	sp, #12
 80055ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	3b04      	subs	r3, #4
 80055b6:	2a00      	cmp	r2, #0
 80055b8:	d1cc      	bne.n	8005554 <quorem+0x9c>
 80055ba:	3c01      	subs	r4, #1
 80055bc:	e7c7      	b.n	800554e <quorem+0x96>
 80055be:	6812      	ldr	r2, [r2, #0]
 80055c0:	3b04      	subs	r3, #4
 80055c2:	2a00      	cmp	r2, #0
 80055c4:	d1f0      	bne.n	80055a8 <quorem+0xf0>
 80055c6:	3c01      	subs	r4, #1
 80055c8:	e7eb      	b.n	80055a2 <quorem+0xea>
 80055ca:	2000      	movs	r0, #0
 80055cc:	e7ee      	b.n	80055ac <quorem+0xf4>
	...

080055d0 <_dtoa_r>:
 80055d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055d4:	ed2d 8b04 	vpush	{d8-d9}
 80055d8:	ec57 6b10 	vmov	r6, r7, d0
 80055dc:	b093      	sub	sp, #76	; 0x4c
 80055de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80055e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80055e4:	9106      	str	r1, [sp, #24]
 80055e6:	ee10 aa10 	vmov	sl, s0
 80055ea:	4604      	mov	r4, r0
 80055ec:	9209      	str	r2, [sp, #36]	; 0x24
 80055ee:	930c      	str	r3, [sp, #48]	; 0x30
 80055f0:	46bb      	mov	fp, r7
 80055f2:	b975      	cbnz	r5, 8005612 <_dtoa_r+0x42>
 80055f4:	2010      	movs	r0, #16
 80055f6:	f000 fddd 	bl	80061b4 <malloc>
 80055fa:	4602      	mov	r2, r0
 80055fc:	6260      	str	r0, [r4, #36]	; 0x24
 80055fe:	b920      	cbnz	r0, 800560a <_dtoa_r+0x3a>
 8005600:	4ba7      	ldr	r3, [pc, #668]	; (80058a0 <_dtoa_r+0x2d0>)
 8005602:	21ea      	movs	r1, #234	; 0xea
 8005604:	48a7      	ldr	r0, [pc, #668]	; (80058a4 <_dtoa_r+0x2d4>)
 8005606:	f001 fbd1 	bl	8006dac <__assert_func>
 800560a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800560e:	6005      	str	r5, [r0, #0]
 8005610:	60c5      	str	r5, [r0, #12]
 8005612:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005614:	6819      	ldr	r1, [r3, #0]
 8005616:	b151      	cbz	r1, 800562e <_dtoa_r+0x5e>
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	604a      	str	r2, [r1, #4]
 800561c:	2301      	movs	r3, #1
 800561e:	4093      	lsls	r3, r2
 8005620:	608b      	str	r3, [r1, #8]
 8005622:	4620      	mov	r0, r4
 8005624:	f000 fe1c 	bl	8006260 <_Bfree>
 8005628:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800562a:	2200      	movs	r2, #0
 800562c:	601a      	str	r2, [r3, #0]
 800562e:	1e3b      	subs	r3, r7, #0
 8005630:	bfaa      	itet	ge
 8005632:	2300      	movge	r3, #0
 8005634:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005638:	f8c8 3000 	strge.w	r3, [r8]
 800563c:	4b9a      	ldr	r3, [pc, #616]	; (80058a8 <_dtoa_r+0x2d8>)
 800563e:	bfbc      	itt	lt
 8005640:	2201      	movlt	r2, #1
 8005642:	f8c8 2000 	strlt.w	r2, [r8]
 8005646:	ea33 030b 	bics.w	r3, r3, fp
 800564a:	d11b      	bne.n	8005684 <_dtoa_r+0xb4>
 800564c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800564e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005652:	6013      	str	r3, [r2, #0]
 8005654:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005658:	4333      	orrs	r3, r6
 800565a:	f000 8592 	beq.w	8006182 <_dtoa_r+0xbb2>
 800565e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005660:	b963      	cbnz	r3, 800567c <_dtoa_r+0xac>
 8005662:	4b92      	ldr	r3, [pc, #584]	; (80058ac <_dtoa_r+0x2dc>)
 8005664:	e022      	b.n	80056ac <_dtoa_r+0xdc>
 8005666:	4b92      	ldr	r3, [pc, #584]	; (80058b0 <_dtoa_r+0x2e0>)
 8005668:	9301      	str	r3, [sp, #4]
 800566a:	3308      	adds	r3, #8
 800566c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800566e:	6013      	str	r3, [r2, #0]
 8005670:	9801      	ldr	r0, [sp, #4]
 8005672:	b013      	add	sp, #76	; 0x4c
 8005674:	ecbd 8b04 	vpop	{d8-d9}
 8005678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800567c:	4b8b      	ldr	r3, [pc, #556]	; (80058ac <_dtoa_r+0x2dc>)
 800567e:	9301      	str	r3, [sp, #4]
 8005680:	3303      	adds	r3, #3
 8005682:	e7f3      	b.n	800566c <_dtoa_r+0x9c>
 8005684:	2200      	movs	r2, #0
 8005686:	2300      	movs	r3, #0
 8005688:	4650      	mov	r0, sl
 800568a:	4659      	mov	r1, fp
 800568c:	f7fb fa1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005690:	ec4b ab19 	vmov	d9, sl, fp
 8005694:	4680      	mov	r8, r0
 8005696:	b158      	cbz	r0, 80056b0 <_dtoa_r+0xe0>
 8005698:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800569a:	2301      	movs	r3, #1
 800569c:	6013      	str	r3, [r2, #0]
 800569e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 856b 	beq.w	800617c <_dtoa_r+0xbac>
 80056a6:	4883      	ldr	r0, [pc, #524]	; (80058b4 <_dtoa_r+0x2e4>)
 80056a8:	6018      	str	r0, [r3, #0]
 80056aa:	1e43      	subs	r3, r0, #1
 80056ac:	9301      	str	r3, [sp, #4]
 80056ae:	e7df      	b.n	8005670 <_dtoa_r+0xa0>
 80056b0:	ec4b ab10 	vmov	d0, sl, fp
 80056b4:	aa10      	add	r2, sp, #64	; 0x40
 80056b6:	a911      	add	r1, sp, #68	; 0x44
 80056b8:	4620      	mov	r0, r4
 80056ba:	f001 f8b9 	bl	8006830 <__d2b>
 80056be:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80056c2:	ee08 0a10 	vmov	s16, r0
 80056c6:	2d00      	cmp	r5, #0
 80056c8:	f000 8084 	beq.w	80057d4 <_dtoa_r+0x204>
 80056cc:	ee19 3a90 	vmov	r3, s19
 80056d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056d4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80056d8:	4656      	mov	r6, sl
 80056da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80056de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80056e2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80056e6:	4b74      	ldr	r3, [pc, #464]	; (80058b8 <_dtoa_r+0x2e8>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	4630      	mov	r0, r6
 80056ec:	4639      	mov	r1, r7
 80056ee:	f7fa fdcb 	bl	8000288 <__aeabi_dsub>
 80056f2:	a365      	add	r3, pc, #404	; (adr r3, 8005888 <_dtoa_r+0x2b8>)
 80056f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f8:	f7fa ff7e 	bl	80005f8 <__aeabi_dmul>
 80056fc:	a364      	add	r3, pc, #400	; (adr r3, 8005890 <_dtoa_r+0x2c0>)
 80056fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005702:	f7fa fdc3 	bl	800028c <__adddf3>
 8005706:	4606      	mov	r6, r0
 8005708:	4628      	mov	r0, r5
 800570a:	460f      	mov	r7, r1
 800570c:	f7fa ff0a 	bl	8000524 <__aeabi_i2d>
 8005710:	a361      	add	r3, pc, #388	; (adr r3, 8005898 <_dtoa_r+0x2c8>)
 8005712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005716:	f7fa ff6f 	bl	80005f8 <__aeabi_dmul>
 800571a:	4602      	mov	r2, r0
 800571c:	460b      	mov	r3, r1
 800571e:	4630      	mov	r0, r6
 8005720:	4639      	mov	r1, r7
 8005722:	f7fa fdb3 	bl	800028c <__adddf3>
 8005726:	4606      	mov	r6, r0
 8005728:	460f      	mov	r7, r1
 800572a:	f7fb fa15 	bl	8000b58 <__aeabi_d2iz>
 800572e:	2200      	movs	r2, #0
 8005730:	9000      	str	r0, [sp, #0]
 8005732:	2300      	movs	r3, #0
 8005734:	4630      	mov	r0, r6
 8005736:	4639      	mov	r1, r7
 8005738:	f7fb f9d0 	bl	8000adc <__aeabi_dcmplt>
 800573c:	b150      	cbz	r0, 8005754 <_dtoa_r+0x184>
 800573e:	9800      	ldr	r0, [sp, #0]
 8005740:	f7fa fef0 	bl	8000524 <__aeabi_i2d>
 8005744:	4632      	mov	r2, r6
 8005746:	463b      	mov	r3, r7
 8005748:	f7fb f9be 	bl	8000ac8 <__aeabi_dcmpeq>
 800574c:	b910      	cbnz	r0, 8005754 <_dtoa_r+0x184>
 800574e:	9b00      	ldr	r3, [sp, #0]
 8005750:	3b01      	subs	r3, #1
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	9b00      	ldr	r3, [sp, #0]
 8005756:	2b16      	cmp	r3, #22
 8005758:	d85a      	bhi.n	8005810 <_dtoa_r+0x240>
 800575a:	9a00      	ldr	r2, [sp, #0]
 800575c:	4b57      	ldr	r3, [pc, #348]	; (80058bc <_dtoa_r+0x2ec>)
 800575e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005766:	ec51 0b19 	vmov	r0, r1, d9
 800576a:	f7fb f9b7 	bl	8000adc <__aeabi_dcmplt>
 800576e:	2800      	cmp	r0, #0
 8005770:	d050      	beq.n	8005814 <_dtoa_r+0x244>
 8005772:	9b00      	ldr	r3, [sp, #0]
 8005774:	3b01      	subs	r3, #1
 8005776:	9300      	str	r3, [sp, #0]
 8005778:	2300      	movs	r3, #0
 800577a:	930b      	str	r3, [sp, #44]	; 0x2c
 800577c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800577e:	1b5d      	subs	r5, r3, r5
 8005780:	1e6b      	subs	r3, r5, #1
 8005782:	9305      	str	r3, [sp, #20]
 8005784:	bf45      	ittet	mi
 8005786:	f1c5 0301 	rsbmi	r3, r5, #1
 800578a:	9304      	strmi	r3, [sp, #16]
 800578c:	2300      	movpl	r3, #0
 800578e:	2300      	movmi	r3, #0
 8005790:	bf4c      	ite	mi
 8005792:	9305      	strmi	r3, [sp, #20]
 8005794:	9304      	strpl	r3, [sp, #16]
 8005796:	9b00      	ldr	r3, [sp, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	db3d      	blt.n	8005818 <_dtoa_r+0x248>
 800579c:	9b05      	ldr	r3, [sp, #20]
 800579e:	9a00      	ldr	r2, [sp, #0]
 80057a0:	920a      	str	r2, [sp, #40]	; 0x28
 80057a2:	4413      	add	r3, r2
 80057a4:	9305      	str	r3, [sp, #20]
 80057a6:	2300      	movs	r3, #0
 80057a8:	9307      	str	r3, [sp, #28]
 80057aa:	9b06      	ldr	r3, [sp, #24]
 80057ac:	2b09      	cmp	r3, #9
 80057ae:	f200 8089 	bhi.w	80058c4 <_dtoa_r+0x2f4>
 80057b2:	2b05      	cmp	r3, #5
 80057b4:	bfc4      	itt	gt
 80057b6:	3b04      	subgt	r3, #4
 80057b8:	9306      	strgt	r3, [sp, #24]
 80057ba:	9b06      	ldr	r3, [sp, #24]
 80057bc:	f1a3 0302 	sub.w	r3, r3, #2
 80057c0:	bfcc      	ite	gt
 80057c2:	2500      	movgt	r5, #0
 80057c4:	2501      	movle	r5, #1
 80057c6:	2b03      	cmp	r3, #3
 80057c8:	f200 8087 	bhi.w	80058da <_dtoa_r+0x30a>
 80057cc:	e8df f003 	tbb	[pc, r3]
 80057d0:	59383a2d 	.word	0x59383a2d
 80057d4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80057d8:	441d      	add	r5, r3
 80057da:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80057de:	2b20      	cmp	r3, #32
 80057e0:	bfc1      	itttt	gt
 80057e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057e6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80057ea:	fa0b f303 	lslgt.w	r3, fp, r3
 80057ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 80057f2:	bfda      	itte	le
 80057f4:	f1c3 0320 	rsble	r3, r3, #32
 80057f8:	fa06 f003 	lslle.w	r0, r6, r3
 80057fc:	4318      	orrgt	r0, r3
 80057fe:	f7fa fe81 	bl	8000504 <__aeabi_ui2d>
 8005802:	2301      	movs	r3, #1
 8005804:	4606      	mov	r6, r0
 8005806:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800580a:	3d01      	subs	r5, #1
 800580c:	930e      	str	r3, [sp, #56]	; 0x38
 800580e:	e76a      	b.n	80056e6 <_dtoa_r+0x116>
 8005810:	2301      	movs	r3, #1
 8005812:	e7b2      	b.n	800577a <_dtoa_r+0x1aa>
 8005814:	900b      	str	r0, [sp, #44]	; 0x2c
 8005816:	e7b1      	b.n	800577c <_dtoa_r+0x1ac>
 8005818:	9b04      	ldr	r3, [sp, #16]
 800581a:	9a00      	ldr	r2, [sp, #0]
 800581c:	1a9b      	subs	r3, r3, r2
 800581e:	9304      	str	r3, [sp, #16]
 8005820:	4253      	negs	r3, r2
 8005822:	9307      	str	r3, [sp, #28]
 8005824:	2300      	movs	r3, #0
 8005826:	930a      	str	r3, [sp, #40]	; 0x28
 8005828:	e7bf      	b.n	80057aa <_dtoa_r+0x1da>
 800582a:	2300      	movs	r3, #0
 800582c:	9308      	str	r3, [sp, #32]
 800582e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005830:	2b00      	cmp	r3, #0
 8005832:	dc55      	bgt.n	80058e0 <_dtoa_r+0x310>
 8005834:	2301      	movs	r3, #1
 8005836:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800583a:	461a      	mov	r2, r3
 800583c:	9209      	str	r2, [sp, #36]	; 0x24
 800583e:	e00c      	b.n	800585a <_dtoa_r+0x28a>
 8005840:	2301      	movs	r3, #1
 8005842:	e7f3      	b.n	800582c <_dtoa_r+0x25c>
 8005844:	2300      	movs	r3, #0
 8005846:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005848:	9308      	str	r3, [sp, #32]
 800584a:	9b00      	ldr	r3, [sp, #0]
 800584c:	4413      	add	r3, r2
 800584e:	9302      	str	r3, [sp, #8]
 8005850:	3301      	adds	r3, #1
 8005852:	2b01      	cmp	r3, #1
 8005854:	9303      	str	r3, [sp, #12]
 8005856:	bfb8      	it	lt
 8005858:	2301      	movlt	r3, #1
 800585a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800585c:	2200      	movs	r2, #0
 800585e:	6042      	str	r2, [r0, #4]
 8005860:	2204      	movs	r2, #4
 8005862:	f102 0614 	add.w	r6, r2, #20
 8005866:	429e      	cmp	r6, r3
 8005868:	6841      	ldr	r1, [r0, #4]
 800586a:	d93d      	bls.n	80058e8 <_dtoa_r+0x318>
 800586c:	4620      	mov	r0, r4
 800586e:	f000 fcb7 	bl	80061e0 <_Balloc>
 8005872:	9001      	str	r0, [sp, #4]
 8005874:	2800      	cmp	r0, #0
 8005876:	d13b      	bne.n	80058f0 <_dtoa_r+0x320>
 8005878:	4b11      	ldr	r3, [pc, #68]	; (80058c0 <_dtoa_r+0x2f0>)
 800587a:	4602      	mov	r2, r0
 800587c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005880:	e6c0      	b.n	8005604 <_dtoa_r+0x34>
 8005882:	2301      	movs	r3, #1
 8005884:	e7df      	b.n	8005846 <_dtoa_r+0x276>
 8005886:	bf00      	nop
 8005888:	636f4361 	.word	0x636f4361
 800588c:	3fd287a7 	.word	0x3fd287a7
 8005890:	8b60c8b3 	.word	0x8b60c8b3
 8005894:	3fc68a28 	.word	0x3fc68a28
 8005898:	509f79fb 	.word	0x509f79fb
 800589c:	3fd34413 	.word	0x3fd34413
 80058a0:	08007a0d 	.word	0x08007a0d
 80058a4:	08007a24 	.word	0x08007a24
 80058a8:	7ff00000 	.word	0x7ff00000
 80058ac:	08007a09 	.word	0x08007a09
 80058b0:	08007a00 	.word	0x08007a00
 80058b4:	080079dd 	.word	0x080079dd
 80058b8:	3ff80000 	.word	0x3ff80000
 80058bc:	08007b18 	.word	0x08007b18
 80058c0:	08007a7f 	.word	0x08007a7f
 80058c4:	2501      	movs	r5, #1
 80058c6:	2300      	movs	r3, #0
 80058c8:	9306      	str	r3, [sp, #24]
 80058ca:	9508      	str	r5, [sp, #32]
 80058cc:	f04f 33ff 	mov.w	r3, #4294967295
 80058d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058d4:	2200      	movs	r2, #0
 80058d6:	2312      	movs	r3, #18
 80058d8:	e7b0      	b.n	800583c <_dtoa_r+0x26c>
 80058da:	2301      	movs	r3, #1
 80058dc:	9308      	str	r3, [sp, #32]
 80058de:	e7f5      	b.n	80058cc <_dtoa_r+0x2fc>
 80058e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058e2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058e6:	e7b8      	b.n	800585a <_dtoa_r+0x28a>
 80058e8:	3101      	adds	r1, #1
 80058ea:	6041      	str	r1, [r0, #4]
 80058ec:	0052      	lsls	r2, r2, #1
 80058ee:	e7b8      	b.n	8005862 <_dtoa_r+0x292>
 80058f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058f2:	9a01      	ldr	r2, [sp, #4]
 80058f4:	601a      	str	r2, [r3, #0]
 80058f6:	9b03      	ldr	r3, [sp, #12]
 80058f8:	2b0e      	cmp	r3, #14
 80058fa:	f200 809d 	bhi.w	8005a38 <_dtoa_r+0x468>
 80058fe:	2d00      	cmp	r5, #0
 8005900:	f000 809a 	beq.w	8005a38 <_dtoa_r+0x468>
 8005904:	9b00      	ldr	r3, [sp, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	dd32      	ble.n	8005970 <_dtoa_r+0x3a0>
 800590a:	4ab7      	ldr	r2, [pc, #732]	; (8005be8 <_dtoa_r+0x618>)
 800590c:	f003 030f 	and.w	r3, r3, #15
 8005910:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005914:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005918:	9b00      	ldr	r3, [sp, #0]
 800591a:	05d8      	lsls	r0, r3, #23
 800591c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005920:	d516      	bpl.n	8005950 <_dtoa_r+0x380>
 8005922:	4bb2      	ldr	r3, [pc, #712]	; (8005bec <_dtoa_r+0x61c>)
 8005924:	ec51 0b19 	vmov	r0, r1, d9
 8005928:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800592c:	f7fa ff8e 	bl	800084c <__aeabi_ddiv>
 8005930:	f007 070f 	and.w	r7, r7, #15
 8005934:	4682      	mov	sl, r0
 8005936:	468b      	mov	fp, r1
 8005938:	2503      	movs	r5, #3
 800593a:	4eac      	ldr	r6, [pc, #688]	; (8005bec <_dtoa_r+0x61c>)
 800593c:	b957      	cbnz	r7, 8005954 <_dtoa_r+0x384>
 800593e:	4642      	mov	r2, r8
 8005940:	464b      	mov	r3, r9
 8005942:	4650      	mov	r0, sl
 8005944:	4659      	mov	r1, fp
 8005946:	f7fa ff81 	bl	800084c <__aeabi_ddiv>
 800594a:	4682      	mov	sl, r0
 800594c:	468b      	mov	fp, r1
 800594e:	e028      	b.n	80059a2 <_dtoa_r+0x3d2>
 8005950:	2502      	movs	r5, #2
 8005952:	e7f2      	b.n	800593a <_dtoa_r+0x36a>
 8005954:	07f9      	lsls	r1, r7, #31
 8005956:	d508      	bpl.n	800596a <_dtoa_r+0x39a>
 8005958:	4640      	mov	r0, r8
 800595a:	4649      	mov	r1, r9
 800595c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005960:	f7fa fe4a 	bl	80005f8 <__aeabi_dmul>
 8005964:	3501      	adds	r5, #1
 8005966:	4680      	mov	r8, r0
 8005968:	4689      	mov	r9, r1
 800596a:	107f      	asrs	r7, r7, #1
 800596c:	3608      	adds	r6, #8
 800596e:	e7e5      	b.n	800593c <_dtoa_r+0x36c>
 8005970:	f000 809b 	beq.w	8005aaa <_dtoa_r+0x4da>
 8005974:	9b00      	ldr	r3, [sp, #0]
 8005976:	4f9d      	ldr	r7, [pc, #628]	; (8005bec <_dtoa_r+0x61c>)
 8005978:	425e      	negs	r6, r3
 800597a:	4b9b      	ldr	r3, [pc, #620]	; (8005be8 <_dtoa_r+0x618>)
 800597c:	f006 020f 	and.w	r2, r6, #15
 8005980:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005988:	ec51 0b19 	vmov	r0, r1, d9
 800598c:	f7fa fe34 	bl	80005f8 <__aeabi_dmul>
 8005990:	1136      	asrs	r6, r6, #4
 8005992:	4682      	mov	sl, r0
 8005994:	468b      	mov	fp, r1
 8005996:	2300      	movs	r3, #0
 8005998:	2502      	movs	r5, #2
 800599a:	2e00      	cmp	r6, #0
 800599c:	d17a      	bne.n	8005a94 <_dtoa_r+0x4c4>
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1d3      	bne.n	800594a <_dtoa_r+0x37a>
 80059a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f000 8082 	beq.w	8005aae <_dtoa_r+0x4de>
 80059aa:	4b91      	ldr	r3, [pc, #580]	; (8005bf0 <_dtoa_r+0x620>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	4650      	mov	r0, sl
 80059b0:	4659      	mov	r1, fp
 80059b2:	f7fb f893 	bl	8000adc <__aeabi_dcmplt>
 80059b6:	2800      	cmp	r0, #0
 80059b8:	d079      	beq.n	8005aae <_dtoa_r+0x4de>
 80059ba:	9b03      	ldr	r3, [sp, #12]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d076      	beq.n	8005aae <_dtoa_r+0x4de>
 80059c0:	9b02      	ldr	r3, [sp, #8]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	dd36      	ble.n	8005a34 <_dtoa_r+0x464>
 80059c6:	9b00      	ldr	r3, [sp, #0]
 80059c8:	4650      	mov	r0, sl
 80059ca:	4659      	mov	r1, fp
 80059cc:	1e5f      	subs	r7, r3, #1
 80059ce:	2200      	movs	r2, #0
 80059d0:	4b88      	ldr	r3, [pc, #544]	; (8005bf4 <_dtoa_r+0x624>)
 80059d2:	f7fa fe11 	bl	80005f8 <__aeabi_dmul>
 80059d6:	9e02      	ldr	r6, [sp, #8]
 80059d8:	4682      	mov	sl, r0
 80059da:	468b      	mov	fp, r1
 80059dc:	3501      	adds	r5, #1
 80059de:	4628      	mov	r0, r5
 80059e0:	f7fa fda0 	bl	8000524 <__aeabi_i2d>
 80059e4:	4652      	mov	r2, sl
 80059e6:	465b      	mov	r3, fp
 80059e8:	f7fa fe06 	bl	80005f8 <__aeabi_dmul>
 80059ec:	4b82      	ldr	r3, [pc, #520]	; (8005bf8 <_dtoa_r+0x628>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	f7fa fc4c 	bl	800028c <__adddf3>
 80059f4:	46d0      	mov	r8, sl
 80059f6:	46d9      	mov	r9, fp
 80059f8:	4682      	mov	sl, r0
 80059fa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80059fe:	2e00      	cmp	r6, #0
 8005a00:	d158      	bne.n	8005ab4 <_dtoa_r+0x4e4>
 8005a02:	4b7e      	ldr	r3, [pc, #504]	; (8005bfc <_dtoa_r+0x62c>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	4640      	mov	r0, r8
 8005a08:	4649      	mov	r1, r9
 8005a0a:	f7fa fc3d 	bl	8000288 <__aeabi_dsub>
 8005a0e:	4652      	mov	r2, sl
 8005a10:	465b      	mov	r3, fp
 8005a12:	4680      	mov	r8, r0
 8005a14:	4689      	mov	r9, r1
 8005a16:	f7fb f87f 	bl	8000b18 <__aeabi_dcmpgt>
 8005a1a:	2800      	cmp	r0, #0
 8005a1c:	f040 8295 	bne.w	8005f4a <_dtoa_r+0x97a>
 8005a20:	4652      	mov	r2, sl
 8005a22:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005a26:	4640      	mov	r0, r8
 8005a28:	4649      	mov	r1, r9
 8005a2a:	f7fb f857 	bl	8000adc <__aeabi_dcmplt>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	f040 8289 	bne.w	8005f46 <_dtoa_r+0x976>
 8005a34:	ec5b ab19 	vmov	sl, fp, d9
 8005a38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f2c0 8148 	blt.w	8005cd0 <_dtoa_r+0x700>
 8005a40:	9a00      	ldr	r2, [sp, #0]
 8005a42:	2a0e      	cmp	r2, #14
 8005a44:	f300 8144 	bgt.w	8005cd0 <_dtoa_r+0x700>
 8005a48:	4b67      	ldr	r3, [pc, #412]	; (8005be8 <_dtoa_r+0x618>)
 8005a4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f280 80d5 	bge.w	8005c04 <_dtoa_r+0x634>
 8005a5a:	9b03      	ldr	r3, [sp, #12]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f300 80d1 	bgt.w	8005c04 <_dtoa_r+0x634>
 8005a62:	f040 826f 	bne.w	8005f44 <_dtoa_r+0x974>
 8005a66:	4b65      	ldr	r3, [pc, #404]	; (8005bfc <_dtoa_r+0x62c>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	4640      	mov	r0, r8
 8005a6c:	4649      	mov	r1, r9
 8005a6e:	f7fa fdc3 	bl	80005f8 <__aeabi_dmul>
 8005a72:	4652      	mov	r2, sl
 8005a74:	465b      	mov	r3, fp
 8005a76:	f7fb f845 	bl	8000b04 <__aeabi_dcmpge>
 8005a7a:	9e03      	ldr	r6, [sp, #12]
 8005a7c:	4637      	mov	r7, r6
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	f040 8245 	bne.w	8005f0e <_dtoa_r+0x93e>
 8005a84:	9d01      	ldr	r5, [sp, #4]
 8005a86:	2331      	movs	r3, #49	; 0x31
 8005a88:	f805 3b01 	strb.w	r3, [r5], #1
 8005a8c:	9b00      	ldr	r3, [sp, #0]
 8005a8e:	3301      	adds	r3, #1
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	e240      	b.n	8005f16 <_dtoa_r+0x946>
 8005a94:	07f2      	lsls	r2, r6, #31
 8005a96:	d505      	bpl.n	8005aa4 <_dtoa_r+0x4d4>
 8005a98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a9c:	f7fa fdac 	bl	80005f8 <__aeabi_dmul>
 8005aa0:	3501      	adds	r5, #1
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	1076      	asrs	r6, r6, #1
 8005aa6:	3708      	adds	r7, #8
 8005aa8:	e777      	b.n	800599a <_dtoa_r+0x3ca>
 8005aaa:	2502      	movs	r5, #2
 8005aac:	e779      	b.n	80059a2 <_dtoa_r+0x3d2>
 8005aae:	9f00      	ldr	r7, [sp, #0]
 8005ab0:	9e03      	ldr	r6, [sp, #12]
 8005ab2:	e794      	b.n	80059de <_dtoa_r+0x40e>
 8005ab4:	9901      	ldr	r1, [sp, #4]
 8005ab6:	4b4c      	ldr	r3, [pc, #304]	; (8005be8 <_dtoa_r+0x618>)
 8005ab8:	4431      	add	r1, r6
 8005aba:	910d      	str	r1, [sp, #52]	; 0x34
 8005abc:	9908      	ldr	r1, [sp, #32]
 8005abe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ac2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ac6:	2900      	cmp	r1, #0
 8005ac8:	d043      	beq.n	8005b52 <_dtoa_r+0x582>
 8005aca:	494d      	ldr	r1, [pc, #308]	; (8005c00 <_dtoa_r+0x630>)
 8005acc:	2000      	movs	r0, #0
 8005ace:	f7fa febd 	bl	800084c <__aeabi_ddiv>
 8005ad2:	4652      	mov	r2, sl
 8005ad4:	465b      	mov	r3, fp
 8005ad6:	f7fa fbd7 	bl	8000288 <__aeabi_dsub>
 8005ada:	9d01      	ldr	r5, [sp, #4]
 8005adc:	4682      	mov	sl, r0
 8005ade:	468b      	mov	fp, r1
 8005ae0:	4649      	mov	r1, r9
 8005ae2:	4640      	mov	r0, r8
 8005ae4:	f7fb f838 	bl	8000b58 <__aeabi_d2iz>
 8005ae8:	4606      	mov	r6, r0
 8005aea:	f7fa fd1b 	bl	8000524 <__aeabi_i2d>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	4640      	mov	r0, r8
 8005af4:	4649      	mov	r1, r9
 8005af6:	f7fa fbc7 	bl	8000288 <__aeabi_dsub>
 8005afa:	3630      	adds	r6, #48	; 0x30
 8005afc:	f805 6b01 	strb.w	r6, [r5], #1
 8005b00:	4652      	mov	r2, sl
 8005b02:	465b      	mov	r3, fp
 8005b04:	4680      	mov	r8, r0
 8005b06:	4689      	mov	r9, r1
 8005b08:	f7fa ffe8 	bl	8000adc <__aeabi_dcmplt>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	d163      	bne.n	8005bd8 <_dtoa_r+0x608>
 8005b10:	4642      	mov	r2, r8
 8005b12:	464b      	mov	r3, r9
 8005b14:	4936      	ldr	r1, [pc, #216]	; (8005bf0 <_dtoa_r+0x620>)
 8005b16:	2000      	movs	r0, #0
 8005b18:	f7fa fbb6 	bl	8000288 <__aeabi_dsub>
 8005b1c:	4652      	mov	r2, sl
 8005b1e:	465b      	mov	r3, fp
 8005b20:	f7fa ffdc 	bl	8000adc <__aeabi_dcmplt>
 8005b24:	2800      	cmp	r0, #0
 8005b26:	f040 80b5 	bne.w	8005c94 <_dtoa_r+0x6c4>
 8005b2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b2c:	429d      	cmp	r5, r3
 8005b2e:	d081      	beq.n	8005a34 <_dtoa_r+0x464>
 8005b30:	4b30      	ldr	r3, [pc, #192]	; (8005bf4 <_dtoa_r+0x624>)
 8005b32:	2200      	movs	r2, #0
 8005b34:	4650      	mov	r0, sl
 8005b36:	4659      	mov	r1, fp
 8005b38:	f7fa fd5e 	bl	80005f8 <__aeabi_dmul>
 8005b3c:	4b2d      	ldr	r3, [pc, #180]	; (8005bf4 <_dtoa_r+0x624>)
 8005b3e:	4682      	mov	sl, r0
 8005b40:	468b      	mov	fp, r1
 8005b42:	4640      	mov	r0, r8
 8005b44:	4649      	mov	r1, r9
 8005b46:	2200      	movs	r2, #0
 8005b48:	f7fa fd56 	bl	80005f8 <__aeabi_dmul>
 8005b4c:	4680      	mov	r8, r0
 8005b4e:	4689      	mov	r9, r1
 8005b50:	e7c6      	b.n	8005ae0 <_dtoa_r+0x510>
 8005b52:	4650      	mov	r0, sl
 8005b54:	4659      	mov	r1, fp
 8005b56:	f7fa fd4f 	bl	80005f8 <__aeabi_dmul>
 8005b5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b5c:	9d01      	ldr	r5, [sp, #4]
 8005b5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b60:	4682      	mov	sl, r0
 8005b62:	468b      	mov	fp, r1
 8005b64:	4649      	mov	r1, r9
 8005b66:	4640      	mov	r0, r8
 8005b68:	f7fa fff6 	bl	8000b58 <__aeabi_d2iz>
 8005b6c:	4606      	mov	r6, r0
 8005b6e:	f7fa fcd9 	bl	8000524 <__aeabi_i2d>
 8005b72:	3630      	adds	r6, #48	; 0x30
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	4640      	mov	r0, r8
 8005b7a:	4649      	mov	r1, r9
 8005b7c:	f7fa fb84 	bl	8000288 <__aeabi_dsub>
 8005b80:	f805 6b01 	strb.w	r6, [r5], #1
 8005b84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b86:	429d      	cmp	r5, r3
 8005b88:	4680      	mov	r8, r0
 8005b8a:	4689      	mov	r9, r1
 8005b8c:	f04f 0200 	mov.w	r2, #0
 8005b90:	d124      	bne.n	8005bdc <_dtoa_r+0x60c>
 8005b92:	4b1b      	ldr	r3, [pc, #108]	; (8005c00 <_dtoa_r+0x630>)
 8005b94:	4650      	mov	r0, sl
 8005b96:	4659      	mov	r1, fp
 8005b98:	f7fa fb78 	bl	800028c <__adddf3>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	4640      	mov	r0, r8
 8005ba2:	4649      	mov	r1, r9
 8005ba4:	f7fa ffb8 	bl	8000b18 <__aeabi_dcmpgt>
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	d173      	bne.n	8005c94 <_dtoa_r+0x6c4>
 8005bac:	4652      	mov	r2, sl
 8005bae:	465b      	mov	r3, fp
 8005bb0:	4913      	ldr	r1, [pc, #76]	; (8005c00 <_dtoa_r+0x630>)
 8005bb2:	2000      	movs	r0, #0
 8005bb4:	f7fa fb68 	bl	8000288 <__aeabi_dsub>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	460b      	mov	r3, r1
 8005bbc:	4640      	mov	r0, r8
 8005bbe:	4649      	mov	r1, r9
 8005bc0:	f7fa ff8c 	bl	8000adc <__aeabi_dcmplt>
 8005bc4:	2800      	cmp	r0, #0
 8005bc6:	f43f af35 	beq.w	8005a34 <_dtoa_r+0x464>
 8005bca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005bcc:	1e6b      	subs	r3, r5, #1
 8005bce:	930f      	str	r3, [sp, #60]	; 0x3c
 8005bd0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bd4:	2b30      	cmp	r3, #48	; 0x30
 8005bd6:	d0f8      	beq.n	8005bca <_dtoa_r+0x5fa>
 8005bd8:	9700      	str	r7, [sp, #0]
 8005bda:	e049      	b.n	8005c70 <_dtoa_r+0x6a0>
 8005bdc:	4b05      	ldr	r3, [pc, #20]	; (8005bf4 <_dtoa_r+0x624>)
 8005bde:	f7fa fd0b 	bl	80005f8 <__aeabi_dmul>
 8005be2:	4680      	mov	r8, r0
 8005be4:	4689      	mov	r9, r1
 8005be6:	e7bd      	b.n	8005b64 <_dtoa_r+0x594>
 8005be8:	08007b18 	.word	0x08007b18
 8005bec:	08007af0 	.word	0x08007af0
 8005bf0:	3ff00000 	.word	0x3ff00000
 8005bf4:	40240000 	.word	0x40240000
 8005bf8:	401c0000 	.word	0x401c0000
 8005bfc:	40140000 	.word	0x40140000
 8005c00:	3fe00000 	.word	0x3fe00000
 8005c04:	9d01      	ldr	r5, [sp, #4]
 8005c06:	4656      	mov	r6, sl
 8005c08:	465f      	mov	r7, fp
 8005c0a:	4642      	mov	r2, r8
 8005c0c:	464b      	mov	r3, r9
 8005c0e:	4630      	mov	r0, r6
 8005c10:	4639      	mov	r1, r7
 8005c12:	f7fa fe1b 	bl	800084c <__aeabi_ddiv>
 8005c16:	f7fa ff9f 	bl	8000b58 <__aeabi_d2iz>
 8005c1a:	4682      	mov	sl, r0
 8005c1c:	f7fa fc82 	bl	8000524 <__aeabi_i2d>
 8005c20:	4642      	mov	r2, r8
 8005c22:	464b      	mov	r3, r9
 8005c24:	f7fa fce8 	bl	80005f8 <__aeabi_dmul>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	4630      	mov	r0, r6
 8005c2e:	4639      	mov	r1, r7
 8005c30:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005c34:	f7fa fb28 	bl	8000288 <__aeabi_dsub>
 8005c38:	f805 6b01 	strb.w	r6, [r5], #1
 8005c3c:	9e01      	ldr	r6, [sp, #4]
 8005c3e:	9f03      	ldr	r7, [sp, #12]
 8005c40:	1bae      	subs	r6, r5, r6
 8005c42:	42b7      	cmp	r7, r6
 8005c44:	4602      	mov	r2, r0
 8005c46:	460b      	mov	r3, r1
 8005c48:	d135      	bne.n	8005cb6 <_dtoa_r+0x6e6>
 8005c4a:	f7fa fb1f 	bl	800028c <__adddf3>
 8005c4e:	4642      	mov	r2, r8
 8005c50:	464b      	mov	r3, r9
 8005c52:	4606      	mov	r6, r0
 8005c54:	460f      	mov	r7, r1
 8005c56:	f7fa ff5f 	bl	8000b18 <__aeabi_dcmpgt>
 8005c5a:	b9d0      	cbnz	r0, 8005c92 <_dtoa_r+0x6c2>
 8005c5c:	4642      	mov	r2, r8
 8005c5e:	464b      	mov	r3, r9
 8005c60:	4630      	mov	r0, r6
 8005c62:	4639      	mov	r1, r7
 8005c64:	f7fa ff30 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c68:	b110      	cbz	r0, 8005c70 <_dtoa_r+0x6a0>
 8005c6a:	f01a 0f01 	tst.w	sl, #1
 8005c6e:	d110      	bne.n	8005c92 <_dtoa_r+0x6c2>
 8005c70:	4620      	mov	r0, r4
 8005c72:	ee18 1a10 	vmov	r1, s16
 8005c76:	f000 faf3 	bl	8006260 <_Bfree>
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	9800      	ldr	r0, [sp, #0]
 8005c7e:	702b      	strb	r3, [r5, #0]
 8005c80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c82:	3001      	adds	r0, #1
 8005c84:	6018      	str	r0, [r3, #0]
 8005c86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f43f acf1 	beq.w	8005670 <_dtoa_r+0xa0>
 8005c8e:	601d      	str	r5, [r3, #0]
 8005c90:	e4ee      	b.n	8005670 <_dtoa_r+0xa0>
 8005c92:	9f00      	ldr	r7, [sp, #0]
 8005c94:	462b      	mov	r3, r5
 8005c96:	461d      	mov	r5, r3
 8005c98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c9c:	2a39      	cmp	r2, #57	; 0x39
 8005c9e:	d106      	bne.n	8005cae <_dtoa_r+0x6de>
 8005ca0:	9a01      	ldr	r2, [sp, #4]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d1f7      	bne.n	8005c96 <_dtoa_r+0x6c6>
 8005ca6:	9901      	ldr	r1, [sp, #4]
 8005ca8:	2230      	movs	r2, #48	; 0x30
 8005caa:	3701      	adds	r7, #1
 8005cac:	700a      	strb	r2, [r1, #0]
 8005cae:	781a      	ldrb	r2, [r3, #0]
 8005cb0:	3201      	adds	r2, #1
 8005cb2:	701a      	strb	r2, [r3, #0]
 8005cb4:	e790      	b.n	8005bd8 <_dtoa_r+0x608>
 8005cb6:	4ba6      	ldr	r3, [pc, #664]	; (8005f50 <_dtoa_r+0x980>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f7fa fc9d 	bl	80005f8 <__aeabi_dmul>
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	4606      	mov	r6, r0
 8005cc4:	460f      	mov	r7, r1
 8005cc6:	f7fa feff 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	d09d      	beq.n	8005c0a <_dtoa_r+0x63a>
 8005cce:	e7cf      	b.n	8005c70 <_dtoa_r+0x6a0>
 8005cd0:	9a08      	ldr	r2, [sp, #32]
 8005cd2:	2a00      	cmp	r2, #0
 8005cd4:	f000 80d7 	beq.w	8005e86 <_dtoa_r+0x8b6>
 8005cd8:	9a06      	ldr	r2, [sp, #24]
 8005cda:	2a01      	cmp	r2, #1
 8005cdc:	f300 80ba 	bgt.w	8005e54 <_dtoa_r+0x884>
 8005ce0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ce2:	2a00      	cmp	r2, #0
 8005ce4:	f000 80b2 	beq.w	8005e4c <_dtoa_r+0x87c>
 8005ce8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005cec:	9e07      	ldr	r6, [sp, #28]
 8005cee:	9d04      	ldr	r5, [sp, #16]
 8005cf0:	9a04      	ldr	r2, [sp, #16]
 8005cf2:	441a      	add	r2, r3
 8005cf4:	9204      	str	r2, [sp, #16]
 8005cf6:	9a05      	ldr	r2, [sp, #20]
 8005cf8:	2101      	movs	r1, #1
 8005cfa:	441a      	add	r2, r3
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	9205      	str	r2, [sp, #20]
 8005d00:	f000 fb66 	bl	80063d0 <__i2b>
 8005d04:	4607      	mov	r7, r0
 8005d06:	2d00      	cmp	r5, #0
 8005d08:	dd0c      	ble.n	8005d24 <_dtoa_r+0x754>
 8005d0a:	9b05      	ldr	r3, [sp, #20]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	dd09      	ble.n	8005d24 <_dtoa_r+0x754>
 8005d10:	42ab      	cmp	r3, r5
 8005d12:	9a04      	ldr	r2, [sp, #16]
 8005d14:	bfa8      	it	ge
 8005d16:	462b      	movge	r3, r5
 8005d18:	1ad2      	subs	r2, r2, r3
 8005d1a:	9204      	str	r2, [sp, #16]
 8005d1c:	9a05      	ldr	r2, [sp, #20]
 8005d1e:	1aed      	subs	r5, r5, r3
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	9305      	str	r3, [sp, #20]
 8005d24:	9b07      	ldr	r3, [sp, #28]
 8005d26:	b31b      	cbz	r3, 8005d70 <_dtoa_r+0x7a0>
 8005d28:	9b08      	ldr	r3, [sp, #32]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	f000 80af 	beq.w	8005e8e <_dtoa_r+0x8be>
 8005d30:	2e00      	cmp	r6, #0
 8005d32:	dd13      	ble.n	8005d5c <_dtoa_r+0x78c>
 8005d34:	4639      	mov	r1, r7
 8005d36:	4632      	mov	r2, r6
 8005d38:	4620      	mov	r0, r4
 8005d3a:	f000 fc09 	bl	8006550 <__pow5mult>
 8005d3e:	ee18 2a10 	vmov	r2, s16
 8005d42:	4601      	mov	r1, r0
 8005d44:	4607      	mov	r7, r0
 8005d46:	4620      	mov	r0, r4
 8005d48:	f000 fb58 	bl	80063fc <__multiply>
 8005d4c:	ee18 1a10 	vmov	r1, s16
 8005d50:	4680      	mov	r8, r0
 8005d52:	4620      	mov	r0, r4
 8005d54:	f000 fa84 	bl	8006260 <_Bfree>
 8005d58:	ee08 8a10 	vmov	s16, r8
 8005d5c:	9b07      	ldr	r3, [sp, #28]
 8005d5e:	1b9a      	subs	r2, r3, r6
 8005d60:	d006      	beq.n	8005d70 <_dtoa_r+0x7a0>
 8005d62:	ee18 1a10 	vmov	r1, s16
 8005d66:	4620      	mov	r0, r4
 8005d68:	f000 fbf2 	bl	8006550 <__pow5mult>
 8005d6c:	ee08 0a10 	vmov	s16, r0
 8005d70:	2101      	movs	r1, #1
 8005d72:	4620      	mov	r0, r4
 8005d74:	f000 fb2c 	bl	80063d0 <__i2b>
 8005d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	4606      	mov	r6, r0
 8005d7e:	f340 8088 	ble.w	8005e92 <_dtoa_r+0x8c2>
 8005d82:	461a      	mov	r2, r3
 8005d84:	4601      	mov	r1, r0
 8005d86:	4620      	mov	r0, r4
 8005d88:	f000 fbe2 	bl	8006550 <__pow5mult>
 8005d8c:	9b06      	ldr	r3, [sp, #24]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	4606      	mov	r6, r0
 8005d92:	f340 8081 	ble.w	8005e98 <_dtoa_r+0x8c8>
 8005d96:	f04f 0800 	mov.w	r8, #0
 8005d9a:	6933      	ldr	r3, [r6, #16]
 8005d9c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005da0:	6918      	ldr	r0, [r3, #16]
 8005da2:	f000 fac5 	bl	8006330 <__hi0bits>
 8005da6:	f1c0 0020 	rsb	r0, r0, #32
 8005daa:	9b05      	ldr	r3, [sp, #20]
 8005dac:	4418      	add	r0, r3
 8005dae:	f010 001f 	ands.w	r0, r0, #31
 8005db2:	f000 8092 	beq.w	8005eda <_dtoa_r+0x90a>
 8005db6:	f1c0 0320 	rsb	r3, r0, #32
 8005dba:	2b04      	cmp	r3, #4
 8005dbc:	f340 808a 	ble.w	8005ed4 <_dtoa_r+0x904>
 8005dc0:	f1c0 001c 	rsb	r0, r0, #28
 8005dc4:	9b04      	ldr	r3, [sp, #16]
 8005dc6:	4403      	add	r3, r0
 8005dc8:	9304      	str	r3, [sp, #16]
 8005dca:	9b05      	ldr	r3, [sp, #20]
 8005dcc:	4403      	add	r3, r0
 8005dce:	4405      	add	r5, r0
 8005dd0:	9305      	str	r3, [sp, #20]
 8005dd2:	9b04      	ldr	r3, [sp, #16]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	dd07      	ble.n	8005de8 <_dtoa_r+0x818>
 8005dd8:	ee18 1a10 	vmov	r1, s16
 8005ddc:	461a      	mov	r2, r3
 8005dde:	4620      	mov	r0, r4
 8005de0:	f000 fc10 	bl	8006604 <__lshift>
 8005de4:	ee08 0a10 	vmov	s16, r0
 8005de8:	9b05      	ldr	r3, [sp, #20]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	dd05      	ble.n	8005dfa <_dtoa_r+0x82a>
 8005dee:	4631      	mov	r1, r6
 8005df0:	461a      	mov	r2, r3
 8005df2:	4620      	mov	r0, r4
 8005df4:	f000 fc06 	bl	8006604 <__lshift>
 8005df8:	4606      	mov	r6, r0
 8005dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d06e      	beq.n	8005ede <_dtoa_r+0x90e>
 8005e00:	ee18 0a10 	vmov	r0, s16
 8005e04:	4631      	mov	r1, r6
 8005e06:	f000 fc6d 	bl	80066e4 <__mcmp>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	da67      	bge.n	8005ede <_dtoa_r+0x90e>
 8005e0e:	9b00      	ldr	r3, [sp, #0]
 8005e10:	3b01      	subs	r3, #1
 8005e12:	ee18 1a10 	vmov	r1, s16
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	220a      	movs	r2, #10
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	f000 fa41 	bl	80062a4 <__multadd>
 8005e22:	9b08      	ldr	r3, [sp, #32]
 8005e24:	ee08 0a10 	vmov	s16, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 81b1 	beq.w	8006190 <_dtoa_r+0xbc0>
 8005e2e:	2300      	movs	r3, #0
 8005e30:	4639      	mov	r1, r7
 8005e32:	220a      	movs	r2, #10
 8005e34:	4620      	mov	r0, r4
 8005e36:	f000 fa35 	bl	80062a4 <__multadd>
 8005e3a:	9b02      	ldr	r3, [sp, #8]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	4607      	mov	r7, r0
 8005e40:	f300 808e 	bgt.w	8005f60 <_dtoa_r+0x990>
 8005e44:	9b06      	ldr	r3, [sp, #24]
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	dc51      	bgt.n	8005eee <_dtoa_r+0x91e>
 8005e4a:	e089      	b.n	8005f60 <_dtoa_r+0x990>
 8005e4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e52:	e74b      	b.n	8005cec <_dtoa_r+0x71c>
 8005e54:	9b03      	ldr	r3, [sp, #12]
 8005e56:	1e5e      	subs	r6, r3, #1
 8005e58:	9b07      	ldr	r3, [sp, #28]
 8005e5a:	42b3      	cmp	r3, r6
 8005e5c:	bfbf      	itttt	lt
 8005e5e:	9b07      	ldrlt	r3, [sp, #28]
 8005e60:	9607      	strlt	r6, [sp, #28]
 8005e62:	1af2      	sublt	r2, r6, r3
 8005e64:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005e66:	bfb6      	itet	lt
 8005e68:	189b      	addlt	r3, r3, r2
 8005e6a:	1b9e      	subge	r6, r3, r6
 8005e6c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005e6e:	9b03      	ldr	r3, [sp, #12]
 8005e70:	bfb8      	it	lt
 8005e72:	2600      	movlt	r6, #0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	bfb7      	itett	lt
 8005e78:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005e7c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005e80:	1a9d      	sublt	r5, r3, r2
 8005e82:	2300      	movlt	r3, #0
 8005e84:	e734      	b.n	8005cf0 <_dtoa_r+0x720>
 8005e86:	9e07      	ldr	r6, [sp, #28]
 8005e88:	9d04      	ldr	r5, [sp, #16]
 8005e8a:	9f08      	ldr	r7, [sp, #32]
 8005e8c:	e73b      	b.n	8005d06 <_dtoa_r+0x736>
 8005e8e:	9a07      	ldr	r2, [sp, #28]
 8005e90:	e767      	b.n	8005d62 <_dtoa_r+0x792>
 8005e92:	9b06      	ldr	r3, [sp, #24]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	dc18      	bgt.n	8005eca <_dtoa_r+0x8fa>
 8005e98:	f1ba 0f00 	cmp.w	sl, #0
 8005e9c:	d115      	bne.n	8005eca <_dtoa_r+0x8fa>
 8005e9e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ea2:	b993      	cbnz	r3, 8005eca <_dtoa_r+0x8fa>
 8005ea4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005ea8:	0d1b      	lsrs	r3, r3, #20
 8005eaa:	051b      	lsls	r3, r3, #20
 8005eac:	b183      	cbz	r3, 8005ed0 <_dtoa_r+0x900>
 8005eae:	9b04      	ldr	r3, [sp, #16]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	9304      	str	r3, [sp, #16]
 8005eb4:	9b05      	ldr	r3, [sp, #20]
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	9305      	str	r3, [sp, #20]
 8005eba:	f04f 0801 	mov.w	r8, #1
 8005ebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f47f af6a 	bne.w	8005d9a <_dtoa_r+0x7ca>
 8005ec6:	2001      	movs	r0, #1
 8005ec8:	e76f      	b.n	8005daa <_dtoa_r+0x7da>
 8005eca:	f04f 0800 	mov.w	r8, #0
 8005ece:	e7f6      	b.n	8005ebe <_dtoa_r+0x8ee>
 8005ed0:	4698      	mov	r8, r3
 8005ed2:	e7f4      	b.n	8005ebe <_dtoa_r+0x8ee>
 8005ed4:	f43f af7d 	beq.w	8005dd2 <_dtoa_r+0x802>
 8005ed8:	4618      	mov	r0, r3
 8005eda:	301c      	adds	r0, #28
 8005edc:	e772      	b.n	8005dc4 <_dtoa_r+0x7f4>
 8005ede:	9b03      	ldr	r3, [sp, #12]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	dc37      	bgt.n	8005f54 <_dtoa_r+0x984>
 8005ee4:	9b06      	ldr	r3, [sp, #24]
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	dd34      	ble.n	8005f54 <_dtoa_r+0x984>
 8005eea:	9b03      	ldr	r3, [sp, #12]
 8005eec:	9302      	str	r3, [sp, #8]
 8005eee:	9b02      	ldr	r3, [sp, #8]
 8005ef0:	b96b      	cbnz	r3, 8005f0e <_dtoa_r+0x93e>
 8005ef2:	4631      	mov	r1, r6
 8005ef4:	2205      	movs	r2, #5
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	f000 f9d4 	bl	80062a4 <__multadd>
 8005efc:	4601      	mov	r1, r0
 8005efe:	4606      	mov	r6, r0
 8005f00:	ee18 0a10 	vmov	r0, s16
 8005f04:	f000 fbee 	bl	80066e4 <__mcmp>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	f73f adbb 	bgt.w	8005a84 <_dtoa_r+0x4b4>
 8005f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f10:	9d01      	ldr	r5, [sp, #4]
 8005f12:	43db      	mvns	r3, r3
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	f04f 0800 	mov.w	r8, #0
 8005f1a:	4631      	mov	r1, r6
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f000 f99f 	bl	8006260 <_Bfree>
 8005f22:	2f00      	cmp	r7, #0
 8005f24:	f43f aea4 	beq.w	8005c70 <_dtoa_r+0x6a0>
 8005f28:	f1b8 0f00 	cmp.w	r8, #0
 8005f2c:	d005      	beq.n	8005f3a <_dtoa_r+0x96a>
 8005f2e:	45b8      	cmp	r8, r7
 8005f30:	d003      	beq.n	8005f3a <_dtoa_r+0x96a>
 8005f32:	4641      	mov	r1, r8
 8005f34:	4620      	mov	r0, r4
 8005f36:	f000 f993 	bl	8006260 <_Bfree>
 8005f3a:	4639      	mov	r1, r7
 8005f3c:	4620      	mov	r0, r4
 8005f3e:	f000 f98f 	bl	8006260 <_Bfree>
 8005f42:	e695      	b.n	8005c70 <_dtoa_r+0x6a0>
 8005f44:	2600      	movs	r6, #0
 8005f46:	4637      	mov	r7, r6
 8005f48:	e7e1      	b.n	8005f0e <_dtoa_r+0x93e>
 8005f4a:	9700      	str	r7, [sp, #0]
 8005f4c:	4637      	mov	r7, r6
 8005f4e:	e599      	b.n	8005a84 <_dtoa_r+0x4b4>
 8005f50:	40240000 	.word	0x40240000
 8005f54:	9b08      	ldr	r3, [sp, #32]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f000 80ca 	beq.w	80060f0 <_dtoa_r+0xb20>
 8005f5c:	9b03      	ldr	r3, [sp, #12]
 8005f5e:	9302      	str	r3, [sp, #8]
 8005f60:	2d00      	cmp	r5, #0
 8005f62:	dd05      	ble.n	8005f70 <_dtoa_r+0x9a0>
 8005f64:	4639      	mov	r1, r7
 8005f66:	462a      	mov	r2, r5
 8005f68:	4620      	mov	r0, r4
 8005f6a:	f000 fb4b 	bl	8006604 <__lshift>
 8005f6e:	4607      	mov	r7, r0
 8005f70:	f1b8 0f00 	cmp.w	r8, #0
 8005f74:	d05b      	beq.n	800602e <_dtoa_r+0xa5e>
 8005f76:	6879      	ldr	r1, [r7, #4]
 8005f78:	4620      	mov	r0, r4
 8005f7a:	f000 f931 	bl	80061e0 <_Balloc>
 8005f7e:	4605      	mov	r5, r0
 8005f80:	b928      	cbnz	r0, 8005f8e <_dtoa_r+0x9be>
 8005f82:	4b87      	ldr	r3, [pc, #540]	; (80061a0 <_dtoa_r+0xbd0>)
 8005f84:	4602      	mov	r2, r0
 8005f86:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005f8a:	f7ff bb3b 	b.w	8005604 <_dtoa_r+0x34>
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	3202      	adds	r2, #2
 8005f92:	0092      	lsls	r2, r2, #2
 8005f94:	f107 010c 	add.w	r1, r7, #12
 8005f98:	300c      	adds	r0, #12
 8005f9a:	f000 f913 	bl	80061c4 <memcpy>
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	f000 fb2e 	bl	8006604 <__lshift>
 8005fa8:	9b01      	ldr	r3, [sp, #4]
 8005faa:	f103 0901 	add.w	r9, r3, #1
 8005fae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	9305      	str	r3, [sp, #20]
 8005fb6:	f00a 0301 	and.w	r3, sl, #1
 8005fba:	46b8      	mov	r8, r7
 8005fbc:	9304      	str	r3, [sp, #16]
 8005fbe:	4607      	mov	r7, r0
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	ee18 0a10 	vmov	r0, s16
 8005fc6:	f7ff fa77 	bl	80054b8 <quorem>
 8005fca:	4641      	mov	r1, r8
 8005fcc:	9002      	str	r0, [sp, #8]
 8005fce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005fd2:	ee18 0a10 	vmov	r0, s16
 8005fd6:	f000 fb85 	bl	80066e4 <__mcmp>
 8005fda:	463a      	mov	r2, r7
 8005fdc:	9003      	str	r0, [sp, #12]
 8005fde:	4631      	mov	r1, r6
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	f000 fb9b 	bl	800671c <__mdiff>
 8005fe6:	68c2      	ldr	r2, [r0, #12]
 8005fe8:	f109 3bff 	add.w	fp, r9, #4294967295
 8005fec:	4605      	mov	r5, r0
 8005fee:	bb02      	cbnz	r2, 8006032 <_dtoa_r+0xa62>
 8005ff0:	4601      	mov	r1, r0
 8005ff2:	ee18 0a10 	vmov	r0, s16
 8005ff6:	f000 fb75 	bl	80066e4 <__mcmp>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	4629      	mov	r1, r5
 8005ffe:	4620      	mov	r0, r4
 8006000:	9207      	str	r2, [sp, #28]
 8006002:	f000 f92d 	bl	8006260 <_Bfree>
 8006006:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800600a:	ea43 0102 	orr.w	r1, r3, r2
 800600e:	9b04      	ldr	r3, [sp, #16]
 8006010:	430b      	orrs	r3, r1
 8006012:	464d      	mov	r5, r9
 8006014:	d10f      	bne.n	8006036 <_dtoa_r+0xa66>
 8006016:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800601a:	d02a      	beq.n	8006072 <_dtoa_r+0xaa2>
 800601c:	9b03      	ldr	r3, [sp, #12]
 800601e:	2b00      	cmp	r3, #0
 8006020:	dd02      	ble.n	8006028 <_dtoa_r+0xa58>
 8006022:	9b02      	ldr	r3, [sp, #8]
 8006024:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006028:	f88b a000 	strb.w	sl, [fp]
 800602c:	e775      	b.n	8005f1a <_dtoa_r+0x94a>
 800602e:	4638      	mov	r0, r7
 8006030:	e7ba      	b.n	8005fa8 <_dtoa_r+0x9d8>
 8006032:	2201      	movs	r2, #1
 8006034:	e7e2      	b.n	8005ffc <_dtoa_r+0xa2c>
 8006036:	9b03      	ldr	r3, [sp, #12]
 8006038:	2b00      	cmp	r3, #0
 800603a:	db04      	blt.n	8006046 <_dtoa_r+0xa76>
 800603c:	9906      	ldr	r1, [sp, #24]
 800603e:	430b      	orrs	r3, r1
 8006040:	9904      	ldr	r1, [sp, #16]
 8006042:	430b      	orrs	r3, r1
 8006044:	d122      	bne.n	800608c <_dtoa_r+0xabc>
 8006046:	2a00      	cmp	r2, #0
 8006048:	ddee      	ble.n	8006028 <_dtoa_r+0xa58>
 800604a:	ee18 1a10 	vmov	r1, s16
 800604e:	2201      	movs	r2, #1
 8006050:	4620      	mov	r0, r4
 8006052:	f000 fad7 	bl	8006604 <__lshift>
 8006056:	4631      	mov	r1, r6
 8006058:	ee08 0a10 	vmov	s16, r0
 800605c:	f000 fb42 	bl	80066e4 <__mcmp>
 8006060:	2800      	cmp	r0, #0
 8006062:	dc03      	bgt.n	800606c <_dtoa_r+0xa9c>
 8006064:	d1e0      	bne.n	8006028 <_dtoa_r+0xa58>
 8006066:	f01a 0f01 	tst.w	sl, #1
 800606a:	d0dd      	beq.n	8006028 <_dtoa_r+0xa58>
 800606c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006070:	d1d7      	bne.n	8006022 <_dtoa_r+0xa52>
 8006072:	2339      	movs	r3, #57	; 0x39
 8006074:	f88b 3000 	strb.w	r3, [fp]
 8006078:	462b      	mov	r3, r5
 800607a:	461d      	mov	r5, r3
 800607c:	3b01      	subs	r3, #1
 800607e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006082:	2a39      	cmp	r2, #57	; 0x39
 8006084:	d071      	beq.n	800616a <_dtoa_r+0xb9a>
 8006086:	3201      	adds	r2, #1
 8006088:	701a      	strb	r2, [r3, #0]
 800608a:	e746      	b.n	8005f1a <_dtoa_r+0x94a>
 800608c:	2a00      	cmp	r2, #0
 800608e:	dd07      	ble.n	80060a0 <_dtoa_r+0xad0>
 8006090:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006094:	d0ed      	beq.n	8006072 <_dtoa_r+0xaa2>
 8006096:	f10a 0301 	add.w	r3, sl, #1
 800609a:	f88b 3000 	strb.w	r3, [fp]
 800609e:	e73c      	b.n	8005f1a <_dtoa_r+0x94a>
 80060a0:	9b05      	ldr	r3, [sp, #20]
 80060a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80060a6:	4599      	cmp	r9, r3
 80060a8:	d047      	beq.n	800613a <_dtoa_r+0xb6a>
 80060aa:	ee18 1a10 	vmov	r1, s16
 80060ae:	2300      	movs	r3, #0
 80060b0:	220a      	movs	r2, #10
 80060b2:	4620      	mov	r0, r4
 80060b4:	f000 f8f6 	bl	80062a4 <__multadd>
 80060b8:	45b8      	cmp	r8, r7
 80060ba:	ee08 0a10 	vmov	s16, r0
 80060be:	f04f 0300 	mov.w	r3, #0
 80060c2:	f04f 020a 	mov.w	r2, #10
 80060c6:	4641      	mov	r1, r8
 80060c8:	4620      	mov	r0, r4
 80060ca:	d106      	bne.n	80060da <_dtoa_r+0xb0a>
 80060cc:	f000 f8ea 	bl	80062a4 <__multadd>
 80060d0:	4680      	mov	r8, r0
 80060d2:	4607      	mov	r7, r0
 80060d4:	f109 0901 	add.w	r9, r9, #1
 80060d8:	e772      	b.n	8005fc0 <_dtoa_r+0x9f0>
 80060da:	f000 f8e3 	bl	80062a4 <__multadd>
 80060de:	4639      	mov	r1, r7
 80060e0:	4680      	mov	r8, r0
 80060e2:	2300      	movs	r3, #0
 80060e4:	220a      	movs	r2, #10
 80060e6:	4620      	mov	r0, r4
 80060e8:	f000 f8dc 	bl	80062a4 <__multadd>
 80060ec:	4607      	mov	r7, r0
 80060ee:	e7f1      	b.n	80060d4 <_dtoa_r+0xb04>
 80060f0:	9b03      	ldr	r3, [sp, #12]
 80060f2:	9302      	str	r3, [sp, #8]
 80060f4:	9d01      	ldr	r5, [sp, #4]
 80060f6:	ee18 0a10 	vmov	r0, s16
 80060fa:	4631      	mov	r1, r6
 80060fc:	f7ff f9dc 	bl	80054b8 <quorem>
 8006100:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006104:	9b01      	ldr	r3, [sp, #4]
 8006106:	f805 ab01 	strb.w	sl, [r5], #1
 800610a:	1aea      	subs	r2, r5, r3
 800610c:	9b02      	ldr	r3, [sp, #8]
 800610e:	4293      	cmp	r3, r2
 8006110:	dd09      	ble.n	8006126 <_dtoa_r+0xb56>
 8006112:	ee18 1a10 	vmov	r1, s16
 8006116:	2300      	movs	r3, #0
 8006118:	220a      	movs	r2, #10
 800611a:	4620      	mov	r0, r4
 800611c:	f000 f8c2 	bl	80062a4 <__multadd>
 8006120:	ee08 0a10 	vmov	s16, r0
 8006124:	e7e7      	b.n	80060f6 <_dtoa_r+0xb26>
 8006126:	9b02      	ldr	r3, [sp, #8]
 8006128:	2b00      	cmp	r3, #0
 800612a:	bfc8      	it	gt
 800612c:	461d      	movgt	r5, r3
 800612e:	9b01      	ldr	r3, [sp, #4]
 8006130:	bfd8      	it	le
 8006132:	2501      	movle	r5, #1
 8006134:	441d      	add	r5, r3
 8006136:	f04f 0800 	mov.w	r8, #0
 800613a:	ee18 1a10 	vmov	r1, s16
 800613e:	2201      	movs	r2, #1
 8006140:	4620      	mov	r0, r4
 8006142:	f000 fa5f 	bl	8006604 <__lshift>
 8006146:	4631      	mov	r1, r6
 8006148:	ee08 0a10 	vmov	s16, r0
 800614c:	f000 faca 	bl	80066e4 <__mcmp>
 8006150:	2800      	cmp	r0, #0
 8006152:	dc91      	bgt.n	8006078 <_dtoa_r+0xaa8>
 8006154:	d102      	bne.n	800615c <_dtoa_r+0xb8c>
 8006156:	f01a 0f01 	tst.w	sl, #1
 800615a:	d18d      	bne.n	8006078 <_dtoa_r+0xaa8>
 800615c:	462b      	mov	r3, r5
 800615e:	461d      	mov	r5, r3
 8006160:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006164:	2a30      	cmp	r2, #48	; 0x30
 8006166:	d0fa      	beq.n	800615e <_dtoa_r+0xb8e>
 8006168:	e6d7      	b.n	8005f1a <_dtoa_r+0x94a>
 800616a:	9a01      	ldr	r2, [sp, #4]
 800616c:	429a      	cmp	r2, r3
 800616e:	d184      	bne.n	800607a <_dtoa_r+0xaaa>
 8006170:	9b00      	ldr	r3, [sp, #0]
 8006172:	3301      	adds	r3, #1
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	2331      	movs	r3, #49	; 0x31
 8006178:	7013      	strb	r3, [r2, #0]
 800617a:	e6ce      	b.n	8005f1a <_dtoa_r+0x94a>
 800617c:	4b09      	ldr	r3, [pc, #36]	; (80061a4 <_dtoa_r+0xbd4>)
 800617e:	f7ff ba95 	b.w	80056ac <_dtoa_r+0xdc>
 8006182:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006184:	2b00      	cmp	r3, #0
 8006186:	f47f aa6e 	bne.w	8005666 <_dtoa_r+0x96>
 800618a:	4b07      	ldr	r3, [pc, #28]	; (80061a8 <_dtoa_r+0xbd8>)
 800618c:	f7ff ba8e 	b.w	80056ac <_dtoa_r+0xdc>
 8006190:	9b02      	ldr	r3, [sp, #8]
 8006192:	2b00      	cmp	r3, #0
 8006194:	dcae      	bgt.n	80060f4 <_dtoa_r+0xb24>
 8006196:	9b06      	ldr	r3, [sp, #24]
 8006198:	2b02      	cmp	r3, #2
 800619a:	f73f aea8 	bgt.w	8005eee <_dtoa_r+0x91e>
 800619e:	e7a9      	b.n	80060f4 <_dtoa_r+0xb24>
 80061a0:	08007a7f 	.word	0x08007a7f
 80061a4:	080079dc 	.word	0x080079dc
 80061a8:	08007a00 	.word	0x08007a00

080061ac <_localeconv_r>:
 80061ac:	4800      	ldr	r0, [pc, #0]	; (80061b0 <_localeconv_r+0x4>)
 80061ae:	4770      	bx	lr
 80061b0:	20000160 	.word	0x20000160

080061b4 <malloc>:
 80061b4:	4b02      	ldr	r3, [pc, #8]	; (80061c0 <malloc+0xc>)
 80061b6:	4601      	mov	r1, r0
 80061b8:	6818      	ldr	r0, [r3, #0]
 80061ba:	f000 bc17 	b.w	80069ec <_malloc_r>
 80061be:	bf00      	nop
 80061c0:	2000000c 	.word	0x2000000c

080061c4 <memcpy>:
 80061c4:	440a      	add	r2, r1
 80061c6:	4291      	cmp	r1, r2
 80061c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80061cc:	d100      	bne.n	80061d0 <memcpy+0xc>
 80061ce:	4770      	bx	lr
 80061d0:	b510      	push	{r4, lr}
 80061d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061da:	4291      	cmp	r1, r2
 80061dc:	d1f9      	bne.n	80061d2 <memcpy+0xe>
 80061de:	bd10      	pop	{r4, pc}

080061e0 <_Balloc>:
 80061e0:	b570      	push	{r4, r5, r6, lr}
 80061e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80061e4:	4604      	mov	r4, r0
 80061e6:	460d      	mov	r5, r1
 80061e8:	b976      	cbnz	r6, 8006208 <_Balloc+0x28>
 80061ea:	2010      	movs	r0, #16
 80061ec:	f7ff ffe2 	bl	80061b4 <malloc>
 80061f0:	4602      	mov	r2, r0
 80061f2:	6260      	str	r0, [r4, #36]	; 0x24
 80061f4:	b920      	cbnz	r0, 8006200 <_Balloc+0x20>
 80061f6:	4b18      	ldr	r3, [pc, #96]	; (8006258 <_Balloc+0x78>)
 80061f8:	4818      	ldr	r0, [pc, #96]	; (800625c <_Balloc+0x7c>)
 80061fa:	2166      	movs	r1, #102	; 0x66
 80061fc:	f000 fdd6 	bl	8006dac <__assert_func>
 8006200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006204:	6006      	str	r6, [r0, #0]
 8006206:	60c6      	str	r6, [r0, #12]
 8006208:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800620a:	68f3      	ldr	r3, [r6, #12]
 800620c:	b183      	cbz	r3, 8006230 <_Balloc+0x50>
 800620e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006216:	b9b8      	cbnz	r0, 8006248 <_Balloc+0x68>
 8006218:	2101      	movs	r1, #1
 800621a:	fa01 f605 	lsl.w	r6, r1, r5
 800621e:	1d72      	adds	r2, r6, #5
 8006220:	0092      	lsls	r2, r2, #2
 8006222:	4620      	mov	r0, r4
 8006224:	f000 fb60 	bl	80068e8 <_calloc_r>
 8006228:	b160      	cbz	r0, 8006244 <_Balloc+0x64>
 800622a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800622e:	e00e      	b.n	800624e <_Balloc+0x6e>
 8006230:	2221      	movs	r2, #33	; 0x21
 8006232:	2104      	movs	r1, #4
 8006234:	4620      	mov	r0, r4
 8006236:	f000 fb57 	bl	80068e8 <_calloc_r>
 800623a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800623c:	60f0      	str	r0, [r6, #12]
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e4      	bne.n	800620e <_Balloc+0x2e>
 8006244:	2000      	movs	r0, #0
 8006246:	bd70      	pop	{r4, r5, r6, pc}
 8006248:	6802      	ldr	r2, [r0, #0]
 800624a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800624e:	2300      	movs	r3, #0
 8006250:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006254:	e7f7      	b.n	8006246 <_Balloc+0x66>
 8006256:	bf00      	nop
 8006258:	08007a0d 	.word	0x08007a0d
 800625c:	08007a90 	.word	0x08007a90

08006260 <_Bfree>:
 8006260:	b570      	push	{r4, r5, r6, lr}
 8006262:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006264:	4605      	mov	r5, r0
 8006266:	460c      	mov	r4, r1
 8006268:	b976      	cbnz	r6, 8006288 <_Bfree+0x28>
 800626a:	2010      	movs	r0, #16
 800626c:	f7ff ffa2 	bl	80061b4 <malloc>
 8006270:	4602      	mov	r2, r0
 8006272:	6268      	str	r0, [r5, #36]	; 0x24
 8006274:	b920      	cbnz	r0, 8006280 <_Bfree+0x20>
 8006276:	4b09      	ldr	r3, [pc, #36]	; (800629c <_Bfree+0x3c>)
 8006278:	4809      	ldr	r0, [pc, #36]	; (80062a0 <_Bfree+0x40>)
 800627a:	218a      	movs	r1, #138	; 0x8a
 800627c:	f000 fd96 	bl	8006dac <__assert_func>
 8006280:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006284:	6006      	str	r6, [r0, #0]
 8006286:	60c6      	str	r6, [r0, #12]
 8006288:	b13c      	cbz	r4, 800629a <_Bfree+0x3a>
 800628a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800628c:	6862      	ldr	r2, [r4, #4]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006294:	6021      	str	r1, [r4, #0]
 8006296:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800629a:	bd70      	pop	{r4, r5, r6, pc}
 800629c:	08007a0d 	.word	0x08007a0d
 80062a0:	08007a90 	.word	0x08007a90

080062a4 <__multadd>:
 80062a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062a8:	690d      	ldr	r5, [r1, #16]
 80062aa:	4607      	mov	r7, r0
 80062ac:	460c      	mov	r4, r1
 80062ae:	461e      	mov	r6, r3
 80062b0:	f101 0c14 	add.w	ip, r1, #20
 80062b4:	2000      	movs	r0, #0
 80062b6:	f8dc 3000 	ldr.w	r3, [ip]
 80062ba:	b299      	uxth	r1, r3
 80062bc:	fb02 6101 	mla	r1, r2, r1, r6
 80062c0:	0c1e      	lsrs	r6, r3, #16
 80062c2:	0c0b      	lsrs	r3, r1, #16
 80062c4:	fb02 3306 	mla	r3, r2, r6, r3
 80062c8:	b289      	uxth	r1, r1
 80062ca:	3001      	adds	r0, #1
 80062cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80062d0:	4285      	cmp	r5, r0
 80062d2:	f84c 1b04 	str.w	r1, [ip], #4
 80062d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80062da:	dcec      	bgt.n	80062b6 <__multadd+0x12>
 80062dc:	b30e      	cbz	r6, 8006322 <__multadd+0x7e>
 80062de:	68a3      	ldr	r3, [r4, #8]
 80062e0:	42ab      	cmp	r3, r5
 80062e2:	dc19      	bgt.n	8006318 <__multadd+0x74>
 80062e4:	6861      	ldr	r1, [r4, #4]
 80062e6:	4638      	mov	r0, r7
 80062e8:	3101      	adds	r1, #1
 80062ea:	f7ff ff79 	bl	80061e0 <_Balloc>
 80062ee:	4680      	mov	r8, r0
 80062f0:	b928      	cbnz	r0, 80062fe <__multadd+0x5a>
 80062f2:	4602      	mov	r2, r0
 80062f4:	4b0c      	ldr	r3, [pc, #48]	; (8006328 <__multadd+0x84>)
 80062f6:	480d      	ldr	r0, [pc, #52]	; (800632c <__multadd+0x88>)
 80062f8:	21b5      	movs	r1, #181	; 0xb5
 80062fa:	f000 fd57 	bl	8006dac <__assert_func>
 80062fe:	6922      	ldr	r2, [r4, #16]
 8006300:	3202      	adds	r2, #2
 8006302:	f104 010c 	add.w	r1, r4, #12
 8006306:	0092      	lsls	r2, r2, #2
 8006308:	300c      	adds	r0, #12
 800630a:	f7ff ff5b 	bl	80061c4 <memcpy>
 800630e:	4621      	mov	r1, r4
 8006310:	4638      	mov	r0, r7
 8006312:	f7ff ffa5 	bl	8006260 <_Bfree>
 8006316:	4644      	mov	r4, r8
 8006318:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800631c:	3501      	adds	r5, #1
 800631e:	615e      	str	r6, [r3, #20]
 8006320:	6125      	str	r5, [r4, #16]
 8006322:	4620      	mov	r0, r4
 8006324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006328:	08007a7f 	.word	0x08007a7f
 800632c:	08007a90 	.word	0x08007a90

08006330 <__hi0bits>:
 8006330:	0c03      	lsrs	r3, r0, #16
 8006332:	041b      	lsls	r3, r3, #16
 8006334:	b9d3      	cbnz	r3, 800636c <__hi0bits+0x3c>
 8006336:	0400      	lsls	r0, r0, #16
 8006338:	2310      	movs	r3, #16
 800633a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800633e:	bf04      	itt	eq
 8006340:	0200      	lsleq	r0, r0, #8
 8006342:	3308      	addeq	r3, #8
 8006344:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006348:	bf04      	itt	eq
 800634a:	0100      	lsleq	r0, r0, #4
 800634c:	3304      	addeq	r3, #4
 800634e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006352:	bf04      	itt	eq
 8006354:	0080      	lsleq	r0, r0, #2
 8006356:	3302      	addeq	r3, #2
 8006358:	2800      	cmp	r0, #0
 800635a:	db05      	blt.n	8006368 <__hi0bits+0x38>
 800635c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006360:	f103 0301 	add.w	r3, r3, #1
 8006364:	bf08      	it	eq
 8006366:	2320      	moveq	r3, #32
 8006368:	4618      	mov	r0, r3
 800636a:	4770      	bx	lr
 800636c:	2300      	movs	r3, #0
 800636e:	e7e4      	b.n	800633a <__hi0bits+0xa>

08006370 <__lo0bits>:
 8006370:	6803      	ldr	r3, [r0, #0]
 8006372:	f013 0207 	ands.w	r2, r3, #7
 8006376:	4601      	mov	r1, r0
 8006378:	d00b      	beq.n	8006392 <__lo0bits+0x22>
 800637a:	07da      	lsls	r2, r3, #31
 800637c:	d423      	bmi.n	80063c6 <__lo0bits+0x56>
 800637e:	0798      	lsls	r0, r3, #30
 8006380:	bf49      	itett	mi
 8006382:	085b      	lsrmi	r3, r3, #1
 8006384:	089b      	lsrpl	r3, r3, #2
 8006386:	2001      	movmi	r0, #1
 8006388:	600b      	strmi	r3, [r1, #0]
 800638a:	bf5c      	itt	pl
 800638c:	600b      	strpl	r3, [r1, #0]
 800638e:	2002      	movpl	r0, #2
 8006390:	4770      	bx	lr
 8006392:	b298      	uxth	r0, r3
 8006394:	b9a8      	cbnz	r0, 80063c2 <__lo0bits+0x52>
 8006396:	0c1b      	lsrs	r3, r3, #16
 8006398:	2010      	movs	r0, #16
 800639a:	b2da      	uxtb	r2, r3
 800639c:	b90a      	cbnz	r2, 80063a2 <__lo0bits+0x32>
 800639e:	3008      	adds	r0, #8
 80063a0:	0a1b      	lsrs	r3, r3, #8
 80063a2:	071a      	lsls	r2, r3, #28
 80063a4:	bf04      	itt	eq
 80063a6:	091b      	lsreq	r3, r3, #4
 80063a8:	3004      	addeq	r0, #4
 80063aa:	079a      	lsls	r2, r3, #30
 80063ac:	bf04      	itt	eq
 80063ae:	089b      	lsreq	r3, r3, #2
 80063b0:	3002      	addeq	r0, #2
 80063b2:	07da      	lsls	r2, r3, #31
 80063b4:	d403      	bmi.n	80063be <__lo0bits+0x4e>
 80063b6:	085b      	lsrs	r3, r3, #1
 80063b8:	f100 0001 	add.w	r0, r0, #1
 80063bc:	d005      	beq.n	80063ca <__lo0bits+0x5a>
 80063be:	600b      	str	r3, [r1, #0]
 80063c0:	4770      	bx	lr
 80063c2:	4610      	mov	r0, r2
 80063c4:	e7e9      	b.n	800639a <__lo0bits+0x2a>
 80063c6:	2000      	movs	r0, #0
 80063c8:	4770      	bx	lr
 80063ca:	2020      	movs	r0, #32
 80063cc:	4770      	bx	lr
	...

080063d0 <__i2b>:
 80063d0:	b510      	push	{r4, lr}
 80063d2:	460c      	mov	r4, r1
 80063d4:	2101      	movs	r1, #1
 80063d6:	f7ff ff03 	bl	80061e0 <_Balloc>
 80063da:	4602      	mov	r2, r0
 80063dc:	b928      	cbnz	r0, 80063ea <__i2b+0x1a>
 80063de:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <__i2b+0x24>)
 80063e0:	4805      	ldr	r0, [pc, #20]	; (80063f8 <__i2b+0x28>)
 80063e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80063e6:	f000 fce1 	bl	8006dac <__assert_func>
 80063ea:	2301      	movs	r3, #1
 80063ec:	6144      	str	r4, [r0, #20]
 80063ee:	6103      	str	r3, [r0, #16]
 80063f0:	bd10      	pop	{r4, pc}
 80063f2:	bf00      	nop
 80063f4:	08007a7f 	.word	0x08007a7f
 80063f8:	08007a90 	.word	0x08007a90

080063fc <__multiply>:
 80063fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006400:	4691      	mov	r9, r2
 8006402:	690a      	ldr	r2, [r1, #16]
 8006404:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006408:	429a      	cmp	r2, r3
 800640a:	bfb8      	it	lt
 800640c:	460b      	movlt	r3, r1
 800640e:	460c      	mov	r4, r1
 8006410:	bfbc      	itt	lt
 8006412:	464c      	movlt	r4, r9
 8006414:	4699      	movlt	r9, r3
 8006416:	6927      	ldr	r7, [r4, #16]
 8006418:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800641c:	68a3      	ldr	r3, [r4, #8]
 800641e:	6861      	ldr	r1, [r4, #4]
 8006420:	eb07 060a 	add.w	r6, r7, sl
 8006424:	42b3      	cmp	r3, r6
 8006426:	b085      	sub	sp, #20
 8006428:	bfb8      	it	lt
 800642a:	3101      	addlt	r1, #1
 800642c:	f7ff fed8 	bl	80061e0 <_Balloc>
 8006430:	b930      	cbnz	r0, 8006440 <__multiply+0x44>
 8006432:	4602      	mov	r2, r0
 8006434:	4b44      	ldr	r3, [pc, #272]	; (8006548 <__multiply+0x14c>)
 8006436:	4845      	ldr	r0, [pc, #276]	; (800654c <__multiply+0x150>)
 8006438:	f240 115d 	movw	r1, #349	; 0x15d
 800643c:	f000 fcb6 	bl	8006dac <__assert_func>
 8006440:	f100 0514 	add.w	r5, r0, #20
 8006444:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006448:	462b      	mov	r3, r5
 800644a:	2200      	movs	r2, #0
 800644c:	4543      	cmp	r3, r8
 800644e:	d321      	bcc.n	8006494 <__multiply+0x98>
 8006450:	f104 0314 	add.w	r3, r4, #20
 8006454:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006458:	f109 0314 	add.w	r3, r9, #20
 800645c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006460:	9202      	str	r2, [sp, #8]
 8006462:	1b3a      	subs	r2, r7, r4
 8006464:	3a15      	subs	r2, #21
 8006466:	f022 0203 	bic.w	r2, r2, #3
 800646a:	3204      	adds	r2, #4
 800646c:	f104 0115 	add.w	r1, r4, #21
 8006470:	428f      	cmp	r7, r1
 8006472:	bf38      	it	cc
 8006474:	2204      	movcc	r2, #4
 8006476:	9201      	str	r2, [sp, #4]
 8006478:	9a02      	ldr	r2, [sp, #8]
 800647a:	9303      	str	r3, [sp, #12]
 800647c:	429a      	cmp	r2, r3
 800647e:	d80c      	bhi.n	800649a <__multiply+0x9e>
 8006480:	2e00      	cmp	r6, #0
 8006482:	dd03      	ble.n	800648c <__multiply+0x90>
 8006484:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006488:	2b00      	cmp	r3, #0
 800648a:	d05a      	beq.n	8006542 <__multiply+0x146>
 800648c:	6106      	str	r6, [r0, #16]
 800648e:	b005      	add	sp, #20
 8006490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006494:	f843 2b04 	str.w	r2, [r3], #4
 8006498:	e7d8      	b.n	800644c <__multiply+0x50>
 800649a:	f8b3 a000 	ldrh.w	sl, [r3]
 800649e:	f1ba 0f00 	cmp.w	sl, #0
 80064a2:	d024      	beq.n	80064ee <__multiply+0xf2>
 80064a4:	f104 0e14 	add.w	lr, r4, #20
 80064a8:	46a9      	mov	r9, r5
 80064aa:	f04f 0c00 	mov.w	ip, #0
 80064ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 80064b2:	f8d9 1000 	ldr.w	r1, [r9]
 80064b6:	fa1f fb82 	uxth.w	fp, r2
 80064ba:	b289      	uxth	r1, r1
 80064bc:	fb0a 110b 	mla	r1, sl, fp, r1
 80064c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80064c4:	f8d9 2000 	ldr.w	r2, [r9]
 80064c8:	4461      	add	r1, ip
 80064ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064ce:	fb0a c20b 	mla	r2, sl, fp, ip
 80064d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80064d6:	b289      	uxth	r1, r1
 80064d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80064dc:	4577      	cmp	r7, lr
 80064de:	f849 1b04 	str.w	r1, [r9], #4
 80064e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064e6:	d8e2      	bhi.n	80064ae <__multiply+0xb2>
 80064e8:	9a01      	ldr	r2, [sp, #4]
 80064ea:	f845 c002 	str.w	ip, [r5, r2]
 80064ee:	9a03      	ldr	r2, [sp, #12]
 80064f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80064f4:	3304      	adds	r3, #4
 80064f6:	f1b9 0f00 	cmp.w	r9, #0
 80064fa:	d020      	beq.n	800653e <__multiply+0x142>
 80064fc:	6829      	ldr	r1, [r5, #0]
 80064fe:	f104 0c14 	add.w	ip, r4, #20
 8006502:	46ae      	mov	lr, r5
 8006504:	f04f 0a00 	mov.w	sl, #0
 8006508:	f8bc b000 	ldrh.w	fp, [ip]
 800650c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006510:	fb09 220b 	mla	r2, r9, fp, r2
 8006514:	4492      	add	sl, r2
 8006516:	b289      	uxth	r1, r1
 8006518:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800651c:	f84e 1b04 	str.w	r1, [lr], #4
 8006520:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006524:	f8be 1000 	ldrh.w	r1, [lr]
 8006528:	0c12      	lsrs	r2, r2, #16
 800652a:	fb09 1102 	mla	r1, r9, r2, r1
 800652e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006532:	4567      	cmp	r7, ip
 8006534:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006538:	d8e6      	bhi.n	8006508 <__multiply+0x10c>
 800653a:	9a01      	ldr	r2, [sp, #4]
 800653c:	50a9      	str	r1, [r5, r2]
 800653e:	3504      	adds	r5, #4
 8006540:	e79a      	b.n	8006478 <__multiply+0x7c>
 8006542:	3e01      	subs	r6, #1
 8006544:	e79c      	b.n	8006480 <__multiply+0x84>
 8006546:	bf00      	nop
 8006548:	08007a7f 	.word	0x08007a7f
 800654c:	08007a90 	.word	0x08007a90

08006550 <__pow5mult>:
 8006550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006554:	4615      	mov	r5, r2
 8006556:	f012 0203 	ands.w	r2, r2, #3
 800655a:	4606      	mov	r6, r0
 800655c:	460f      	mov	r7, r1
 800655e:	d007      	beq.n	8006570 <__pow5mult+0x20>
 8006560:	4c25      	ldr	r4, [pc, #148]	; (80065f8 <__pow5mult+0xa8>)
 8006562:	3a01      	subs	r2, #1
 8006564:	2300      	movs	r3, #0
 8006566:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800656a:	f7ff fe9b 	bl	80062a4 <__multadd>
 800656e:	4607      	mov	r7, r0
 8006570:	10ad      	asrs	r5, r5, #2
 8006572:	d03d      	beq.n	80065f0 <__pow5mult+0xa0>
 8006574:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006576:	b97c      	cbnz	r4, 8006598 <__pow5mult+0x48>
 8006578:	2010      	movs	r0, #16
 800657a:	f7ff fe1b 	bl	80061b4 <malloc>
 800657e:	4602      	mov	r2, r0
 8006580:	6270      	str	r0, [r6, #36]	; 0x24
 8006582:	b928      	cbnz	r0, 8006590 <__pow5mult+0x40>
 8006584:	4b1d      	ldr	r3, [pc, #116]	; (80065fc <__pow5mult+0xac>)
 8006586:	481e      	ldr	r0, [pc, #120]	; (8006600 <__pow5mult+0xb0>)
 8006588:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800658c:	f000 fc0e 	bl	8006dac <__assert_func>
 8006590:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006594:	6004      	str	r4, [r0, #0]
 8006596:	60c4      	str	r4, [r0, #12]
 8006598:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800659c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80065a0:	b94c      	cbnz	r4, 80065b6 <__pow5mult+0x66>
 80065a2:	f240 2171 	movw	r1, #625	; 0x271
 80065a6:	4630      	mov	r0, r6
 80065a8:	f7ff ff12 	bl	80063d0 <__i2b>
 80065ac:	2300      	movs	r3, #0
 80065ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80065b2:	4604      	mov	r4, r0
 80065b4:	6003      	str	r3, [r0, #0]
 80065b6:	f04f 0900 	mov.w	r9, #0
 80065ba:	07eb      	lsls	r3, r5, #31
 80065bc:	d50a      	bpl.n	80065d4 <__pow5mult+0x84>
 80065be:	4639      	mov	r1, r7
 80065c0:	4622      	mov	r2, r4
 80065c2:	4630      	mov	r0, r6
 80065c4:	f7ff ff1a 	bl	80063fc <__multiply>
 80065c8:	4639      	mov	r1, r7
 80065ca:	4680      	mov	r8, r0
 80065cc:	4630      	mov	r0, r6
 80065ce:	f7ff fe47 	bl	8006260 <_Bfree>
 80065d2:	4647      	mov	r7, r8
 80065d4:	106d      	asrs	r5, r5, #1
 80065d6:	d00b      	beq.n	80065f0 <__pow5mult+0xa0>
 80065d8:	6820      	ldr	r0, [r4, #0]
 80065da:	b938      	cbnz	r0, 80065ec <__pow5mult+0x9c>
 80065dc:	4622      	mov	r2, r4
 80065de:	4621      	mov	r1, r4
 80065e0:	4630      	mov	r0, r6
 80065e2:	f7ff ff0b 	bl	80063fc <__multiply>
 80065e6:	6020      	str	r0, [r4, #0]
 80065e8:	f8c0 9000 	str.w	r9, [r0]
 80065ec:	4604      	mov	r4, r0
 80065ee:	e7e4      	b.n	80065ba <__pow5mult+0x6a>
 80065f0:	4638      	mov	r0, r7
 80065f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065f6:	bf00      	nop
 80065f8:	08007be0 	.word	0x08007be0
 80065fc:	08007a0d 	.word	0x08007a0d
 8006600:	08007a90 	.word	0x08007a90

08006604 <__lshift>:
 8006604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006608:	460c      	mov	r4, r1
 800660a:	6849      	ldr	r1, [r1, #4]
 800660c:	6923      	ldr	r3, [r4, #16]
 800660e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006612:	68a3      	ldr	r3, [r4, #8]
 8006614:	4607      	mov	r7, r0
 8006616:	4691      	mov	r9, r2
 8006618:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800661c:	f108 0601 	add.w	r6, r8, #1
 8006620:	42b3      	cmp	r3, r6
 8006622:	db0b      	blt.n	800663c <__lshift+0x38>
 8006624:	4638      	mov	r0, r7
 8006626:	f7ff fddb 	bl	80061e0 <_Balloc>
 800662a:	4605      	mov	r5, r0
 800662c:	b948      	cbnz	r0, 8006642 <__lshift+0x3e>
 800662e:	4602      	mov	r2, r0
 8006630:	4b2a      	ldr	r3, [pc, #168]	; (80066dc <__lshift+0xd8>)
 8006632:	482b      	ldr	r0, [pc, #172]	; (80066e0 <__lshift+0xdc>)
 8006634:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006638:	f000 fbb8 	bl	8006dac <__assert_func>
 800663c:	3101      	adds	r1, #1
 800663e:	005b      	lsls	r3, r3, #1
 8006640:	e7ee      	b.n	8006620 <__lshift+0x1c>
 8006642:	2300      	movs	r3, #0
 8006644:	f100 0114 	add.w	r1, r0, #20
 8006648:	f100 0210 	add.w	r2, r0, #16
 800664c:	4618      	mov	r0, r3
 800664e:	4553      	cmp	r3, sl
 8006650:	db37      	blt.n	80066c2 <__lshift+0xbe>
 8006652:	6920      	ldr	r0, [r4, #16]
 8006654:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006658:	f104 0314 	add.w	r3, r4, #20
 800665c:	f019 091f 	ands.w	r9, r9, #31
 8006660:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006664:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006668:	d02f      	beq.n	80066ca <__lshift+0xc6>
 800666a:	f1c9 0e20 	rsb	lr, r9, #32
 800666e:	468a      	mov	sl, r1
 8006670:	f04f 0c00 	mov.w	ip, #0
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	fa02 f209 	lsl.w	r2, r2, r9
 800667a:	ea42 020c 	orr.w	r2, r2, ip
 800667e:	f84a 2b04 	str.w	r2, [sl], #4
 8006682:	f853 2b04 	ldr.w	r2, [r3], #4
 8006686:	4298      	cmp	r0, r3
 8006688:	fa22 fc0e 	lsr.w	ip, r2, lr
 800668c:	d8f2      	bhi.n	8006674 <__lshift+0x70>
 800668e:	1b03      	subs	r3, r0, r4
 8006690:	3b15      	subs	r3, #21
 8006692:	f023 0303 	bic.w	r3, r3, #3
 8006696:	3304      	adds	r3, #4
 8006698:	f104 0215 	add.w	r2, r4, #21
 800669c:	4290      	cmp	r0, r2
 800669e:	bf38      	it	cc
 80066a0:	2304      	movcc	r3, #4
 80066a2:	f841 c003 	str.w	ip, [r1, r3]
 80066a6:	f1bc 0f00 	cmp.w	ip, #0
 80066aa:	d001      	beq.n	80066b0 <__lshift+0xac>
 80066ac:	f108 0602 	add.w	r6, r8, #2
 80066b0:	3e01      	subs	r6, #1
 80066b2:	4638      	mov	r0, r7
 80066b4:	612e      	str	r6, [r5, #16]
 80066b6:	4621      	mov	r1, r4
 80066b8:	f7ff fdd2 	bl	8006260 <_Bfree>
 80066bc:	4628      	mov	r0, r5
 80066be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80066c6:	3301      	adds	r3, #1
 80066c8:	e7c1      	b.n	800664e <__lshift+0x4a>
 80066ca:	3904      	subs	r1, #4
 80066cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80066d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80066d4:	4298      	cmp	r0, r3
 80066d6:	d8f9      	bhi.n	80066cc <__lshift+0xc8>
 80066d8:	e7ea      	b.n	80066b0 <__lshift+0xac>
 80066da:	bf00      	nop
 80066dc:	08007a7f 	.word	0x08007a7f
 80066e0:	08007a90 	.word	0x08007a90

080066e4 <__mcmp>:
 80066e4:	b530      	push	{r4, r5, lr}
 80066e6:	6902      	ldr	r2, [r0, #16]
 80066e8:	690c      	ldr	r4, [r1, #16]
 80066ea:	1b12      	subs	r2, r2, r4
 80066ec:	d10e      	bne.n	800670c <__mcmp+0x28>
 80066ee:	f100 0314 	add.w	r3, r0, #20
 80066f2:	3114      	adds	r1, #20
 80066f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80066f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80066fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006700:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006704:	42a5      	cmp	r5, r4
 8006706:	d003      	beq.n	8006710 <__mcmp+0x2c>
 8006708:	d305      	bcc.n	8006716 <__mcmp+0x32>
 800670a:	2201      	movs	r2, #1
 800670c:	4610      	mov	r0, r2
 800670e:	bd30      	pop	{r4, r5, pc}
 8006710:	4283      	cmp	r3, r0
 8006712:	d3f3      	bcc.n	80066fc <__mcmp+0x18>
 8006714:	e7fa      	b.n	800670c <__mcmp+0x28>
 8006716:	f04f 32ff 	mov.w	r2, #4294967295
 800671a:	e7f7      	b.n	800670c <__mcmp+0x28>

0800671c <__mdiff>:
 800671c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006720:	460c      	mov	r4, r1
 8006722:	4606      	mov	r6, r0
 8006724:	4611      	mov	r1, r2
 8006726:	4620      	mov	r0, r4
 8006728:	4690      	mov	r8, r2
 800672a:	f7ff ffdb 	bl	80066e4 <__mcmp>
 800672e:	1e05      	subs	r5, r0, #0
 8006730:	d110      	bne.n	8006754 <__mdiff+0x38>
 8006732:	4629      	mov	r1, r5
 8006734:	4630      	mov	r0, r6
 8006736:	f7ff fd53 	bl	80061e0 <_Balloc>
 800673a:	b930      	cbnz	r0, 800674a <__mdiff+0x2e>
 800673c:	4b3a      	ldr	r3, [pc, #232]	; (8006828 <__mdiff+0x10c>)
 800673e:	4602      	mov	r2, r0
 8006740:	f240 2132 	movw	r1, #562	; 0x232
 8006744:	4839      	ldr	r0, [pc, #228]	; (800682c <__mdiff+0x110>)
 8006746:	f000 fb31 	bl	8006dac <__assert_func>
 800674a:	2301      	movs	r3, #1
 800674c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006750:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006754:	bfa4      	itt	ge
 8006756:	4643      	movge	r3, r8
 8006758:	46a0      	movge	r8, r4
 800675a:	4630      	mov	r0, r6
 800675c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006760:	bfa6      	itte	ge
 8006762:	461c      	movge	r4, r3
 8006764:	2500      	movge	r5, #0
 8006766:	2501      	movlt	r5, #1
 8006768:	f7ff fd3a 	bl	80061e0 <_Balloc>
 800676c:	b920      	cbnz	r0, 8006778 <__mdiff+0x5c>
 800676e:	4b2e      	ldr	r3, [pc, #184]	; (8006828 <__mdiff+0x10c>)
 8006770:	4602      	mov	r2, r0
 8006772:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006776:	e7e5      	b.n	8006744 <__mdiff+0x28>
 8006778:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800677c:	6926      	ldr	r6, [r4, #16]
 800677e:	60c5      	str	r5, [r0, #12]
 8006780:	f104 0914 	add.w	r9, r4, #20
 8006784:	f108 0514 	add.w	r5, r8, #20
 8006788:	f100 0e14 	add.w	lr, r0, #20
 800678c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006790:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006794:	f108 0210 	add.w	r2, r8, #16
 8006798:	46f2      	mov	sl, lr
 800679a:	2100      	movs	r1, #0
 800679c:	f859 3b04 	ldr.w	r3, [r9], #4
 80067a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80067a4:	fa1f f883 	uxth.w	r8, r3
 80067a8:	fa11 f18b 	uxtah	r1, r1, fp
 80067ac:	0c1b      	lsrs	r3, r3, #16
 80067ae:	eba1 0808 	sub.w	r8, r1, r8
 80067b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80067b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80067ba:	fa1f f888 	uxth.w	r8, r8
 80067be:	1419      	asrs	r1, r3, #16
 80067c0:	454e      	cmp	r6, r9
 80067c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80067c6:	f84a 3b04 	str.w	r3, [sl], #4
 80067ca:	d8e7      	bhi.n	800679c <__mdiff+0x80>
 80067cc:	1b33      	subs	r3, r6, r4
 80067ce:	3b15      	subs	r3, #21
 80067d0:	f023 0303 	bic.w	r3, r3, #3
 80067d4:	3304      	adds	r3, #4
 80067d6:	3415      	adds	r4, #21
 80067d8:	42a6      	cmp	r6, r4
 80067da:	bf38      	it	cc
 80067dc:	2304      	movcc	r3, #4
 80067de:	441d      	add	r5, r3
 80067e0:	4473      	add	r3, lr
 80067e2:	469e      	mov	lr, r3
 80067e4:	462e      	mov	r6, r5
 80067e6:	4566      	cmp	r6, ip
 80067e8:	d30e      	bcc.n	8006808 <__mdiff+0xec>
 80067ea:	f10c 0203 	add.w	r2, ip, #3
 80067ee:	1b52      	subs	r2, r2, r5
 80067f0:	f022 0203 	bic.w	r2, r2, #3
 80067f4:	3d03      	subs	r5, #3
 80067f6:	45ac      	cmp	ip, r5
 80067f8:	bf38      	it	cc
 80067fa:	2200      	movcc	r2, #0
 80067fc:	441a      	add	r2, r3
 80067fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006802:	b17b      	cbz	r3, 8006824 <__mdiff+0x108>
 8006804:	6107      	str	r7, [r0, #16]
 8006806:	e7a3      	b.n	8006750 <__mdiff+0x34>
 8006808:	f856 8b04 	ldr.w	r8, [r6], #4
 800680c:	fa11 f288 	uxtah	r2, r1, r8
 8006810:	1414      	asrs	r4, r2, #16
 8006812:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006816:	b292      	uxth	r2, r2
 8006818:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800681c:	f84e 2b04 	str.w	r2, [lr], #4
 8006820:	1421      	asrs	r1, r4, #16
 8006822:	e7e0      	b.n	80067e6 <__mdiff+0xca>
 8006824:	3f01      	subs	r7, #1
 8006826:	e7ea      	b.n	80067fe <__mdiff+0xe2>
 8006828:	08007a7f 	.word	0x08007a7f
 800682c:	08007a90 	.word	0x08007a90

08006830 <__d2b>:
 8006830:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006834:	4689      	mov	r9, r1
 8006836:	2101      	movs	r1, #1
 8006838:	ec57 6b10 	vmov	r6, r7, d0
 800683c:	4690      	mov	r8, r2
 800683e:	f7ff fccf 	bl	80061e0 <_Balloc>
 8006842:	4604      	mov	r4, r0
 8006844:	b930      	cbnz	r0, 8006854 <__d2b+0x24>
 8006846:	4602      	mov	r2, r0
 8006848:	4b25      	ldr	r3, [pc, #148]	; (80068e0 <__d2b+0xb0>)
 800684a:	4826      	ldr	r0, [pc, #152]	; (80068e4 <__d2b+0xb4>)
 800684c:	f240 310a 	movw	r1, #778	; 0x30a
 8006850:	f000 faac 	bl	8006dac <__assert_func>
 8006854:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006858:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800685c:	bb35      	cbnz	r5, 80068ac <__d2b+0x7c>
 800685e:	2e00      	cmp	r6, #0
 8006860:	9301      	str	r3, [sp, #4]
 8006862:	d028      	beq.n	80068b6 <__d2b+0x86>
 8006864:	4668      	mov	r0, sp
 8006866:	9600      	str	r6, [sp, #0]
 8006868:	f7ff fd82 	bl	8006370 <__lo0bits>
 800686c:	9900      	ldr	r1, [sp, #0]
 800686e:	b300      	cbz	r0, 80068b2 <__d2b+0x82>
 8006870:	9a01      	ldr	r2, [sp, #4]
 8006872:	f1c0 0320 	rsb	r3, r0, #32
 8006876:	fa02 f303 	lsl.w	r3, r2, r3
 800687a:	430b      	orrs	r3, r1
 800687c:	40c2      	lsrs	r2, r0
 800687e:	6163      	str	r3, [r4, #20]
 8006880:	9201      	str	r2, [sp, #4]
 8006882:	9b01      	ldr	r3, [sp, #4]
 8006884:	61a3      	str	r3, [r4, #24]
 8006886:	2b00      	cmp	r3, #0
 8006888:	bf14      	ite	ne
 800688a:	2202      	movne	r2, #2
 800688c:	2201      	moveq	r2, #1
 800688e:	6122      	str	r2, [r4, #16]
 8006890:	b1d5      	cbz	r5, 80068c8 <__d2b+0x98>
 8006892:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006896:	4405      	add	r5, r0
 8006898:	f8c9 5000 	str.w	r5, [r9]
 800689c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80068a0:	f8c8 0000 	str.w	r0, [r8]
 80068a4:	4620      	mov	r0, r4
 80068a6:	b003      	add	sp, #12
 80068a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068b0:	e7d5      	b.n	800685e <__d2b+0x2e>
 80068b2:	6161      	str	r1, [r4, #20]
 80068b4:	e7e5      	b.n	8006882 <__d2b+0x52>
 80068b6:	a801      	add	r0, sp, #4
 80068b8:	f7ff fd5a 	bl	8006370 <__lo0bits>
 80068bc:	9b01      	ldr	r3, [sp, #4]
 80068be:	6163      	str	r3, [r4, #20]
 80068c0:	2201      	movs	r2, #1
 80068c2:	6122      	str	r2, [r4, #16]
 80068c4:	3020      	adds	r0, #32
 80068c6:	e7e3      	b.n	8006890 <__d2b+0x60>
 80068c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80068cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068d0:	f8c9 0000 	str.w	r0, [r9]
 80068d4:	6918      	ldr	r0, [r3, #16]
 80068d6:	f7ff fd2b 	bl	8006330 <__hi0bits>
 80068da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80068de:	e7df      	b.n	80068a0 <__d2b+0x70>
 80068e0:	08007a7f 	.word	0x08007a7f
 80068e4:	08007a90 	.word	0x08007a90

080068e8 <_calloc_r>:
 80068e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068ea:	fba1 2402 	umull	r2, r4, r1, r2
 80068ee:	b94c      	cbnz	r4, 8006904 <_calloc_r+0x1c>
 80068f0:	4611      	mov	r1, r2
 80068f2:	9201      	str	r2, [sp, #4]
 80068f4:	f000 f87a 	bl	80069ec <_malloc_r>
 80068f8:	9a01      	ldr	r2, [sp, #4]
 80068fa:	4605      	mov	r5, r0
 80068fc:	b930      	cbnz	r0, 800690c <_calloc_r+0x24>
 80068fe:	4628      	mov	r0, r5
 8006900:	b003      	add	sp, #12
 8006902:	bd30      	pop	{r4, r5, pc}
 8006904:	220c      	movs	r2, #12
 8006906:	6002      	str	r2, [r0, #0]
 8006908:	2500      	movs	r5, #0
 800690a:	e7f8      	b.n	80068fe <_calloc_r+0x16>
 800690c:	4621      	mov	r1, r4
 800690e:	f7fe f941 	bl	8004b94 <memset>
 8006912:	e7f4      	b.n	80068fe <_calloc_r+0x16>

08006914 <_free_r>:
 8006914:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006916:	2900      	cmp	r1, #0
 8006918:	d044      	beq.n	80069a4 <_free_r+0x90>
 800691a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800691e:	9001      	str	r0, [sp, #4]
 8006920:	2b00      	cmp	r3, #0
 8006922:	f1a1 0404 	sub.w	r4, r1, #4
 8006926:	bfb8      	it	lt
 8006928:	18e4      	addlt	r4, r4, r3
 800692a:	f000 fa9b 	bl	8006e64 <__malloc_lock>
 800692e:	4a1e      	ldr	r2, [pc, #120]	; (80069a8 <_free_r+0x94>)
 8006930:	9801      	ldr	r0, [sp, #4]
 8006932:	6813      	ldr	r3, [r2, #0]
 8006934:	b933      	cbnz	r3, 8006944 <_free_r+0x30>
 8006936:	6063      	str	r3, [r4, #4]
 8006938:	6014      	str	r4, [r2, #0]
 800693a:	b003      	add	sp, #12
 800693c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006940:	f000 ba96 	b.w	8006e70 <__malloc_unlock>
 8006944:	42a3      	cmp	r3, r4
 8006946:	d908      	bls.n	800695a <_free_r+0x46>
 8006948:	6825      	ldr	r5, [r4, #0]
 800694a:	1961      	adds	r1, r4, r5
 800694c:	428b      	cmp	r3, r1
 800694e:	bf01      	itttt	eq
 8006950:	6819      	ldreq	r1, [r3, #0]
 8006952:	685b      	ldreq	r3, [r3, #4]
 8006954:	1949      	addeq	r1, r1, r5
 8006956:	6021      	streq	r1, [r4, #0]
 8006958:	e7ed      	b.n	8006936 <_free_r+0x22>
 800695a:	461a      	mov	r2, r3
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	b10b      	cbz	r3, 8006964 <_free_r+0x50>
 8006960:	42a3      	cmp	r3, r4
 8006962:	d9fa      	bls.n	800695a <_free_r+0x46>
 8006964:	6811      	ldr	r1, [r2, #0]
 8006966:	1855      	adds	r5, r2, r1
 8006968:	42a5      	cmp	r5, r4
 800696a:	d10b      	bne.n	8006984 <_free_r+0x70>
 800696c:	6824      	ldr	r4, [r4, #0]
 800696e:	4421      	add	r1, r4
 8006970:	1854      	adds	r4, r2, r1
 8006972:	42a3      	cmp	r3, r4
 8006974:	6011      	str	r1, [r2, #0]
 8006976:	d1e0      	bne.n	800693a <_free_r+0x26>
 8006978:	681c      	ldr	r4, [r3, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	6053      	str	r3, [r2, #4]
 800697e:	4421      	add	r1, r4
 8006980:	6011      	str	r1, [r2, #0]
 8006982:	e7da      	b.n	800693a <_free_r+0x26>
 8006984:	d902      	bls.n	800698c <_free_r+0x78>
 8006986:	230c      	movs	r3, #12
 8006988:	6003      	str	r3, [r0, #0]
 800698a:	e7d6      	b.n	800693a <_free_r+0x26>
 800698c:	6825      	ldr	r5, [r4, #0]
 800698e:	1961      	adds	r1, r4, r5
 8006990:	428b      	cmp	r3, r1
 8006992:	bf04      	itt	eq
 8006994:	6819      	ldreq	r1, [r3, #0]
 8006996:	685b      	ldreq	r3, [r3, #4]
 8006998:	6063      	str	r3, [r4, #4]
 800699a:	bf04      	itt	eq
 800699c:	1949      	addeq	r1, r1, r5
 800699e:	6021      	streq	r1, [r4, #0]
 80069a0:	6054      	str	r4, [r2, #4]
 80069a2:	e7ca      	b.n	800693a <_free_r+0x26>
 80069a4:	b003      	add	sp, #12
 80069a6:	bd30      	pop	{r4, r5, pc}
 80069a8:	20000310 	.word	0x20000310

080069ac <sbrk_aligned>:
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	4e0e      	ldr	r6, [pc, #56]	; (80069e8 <sbrk_aligned+0x3c>)
 80069b0:	460c      	mov	r4, r1
 80069b2:	6831      	ldr	r1, [r6, #0]
 80069b4:	4605      	mov	r5, r0
 80069b6:	b911      	cbnz	r1, 80069be <sbrk_aligned+0x12>
 80069b8:	f000 f9e8 	bl	8006d8c <_sbrk_r>
 80069bc:	6030      	str	r0, [r6, #0]
 80069be:	4621      	mov	r1, r4
 80069c0:	4628      	mov	r0, r5
 80069c2:	f000 f9e3 	bl	8006d8c <_sbrk_r>
 80069c6:	1c43      	adds	r3, r0, #1
 80069c8:	d00a      	beq.n	80069e0 <sbrk_aligned+0x34>
 80069ca:	1cc4      	adds	r4, r0, #3
 80069cc:	f024 0403 	bic.w	r4, r4, #3
 80069d0:	42a0      	cmp	r0, r4
 80069d2:	d007      	beq.n	80069e4 <sbrk_aligned+0x38>
 80069d4:	1a21      	subs	r1, r4, r0
 80069d6:	4628      	mov	r0, r5
 80069d8:	f000 f9d8 	bl	8006d8c <_sbrk_r>
 80069dc:	3001      	adds	r0, #1
 80069de:	d101      	bne.n	80069e4 <sbrk_aligned+0x38>
 80069e0:	f04f 34ff 	mov.w	r4, #4294967295
 80069e4:	4620      	mov	r0, r4
 80069e6:	bd70      	pop	{r4, r5, r6, pc}
 80069e8:	20000314 	.word	0x20000314

080069ec <_malloc_r>:
 80069ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069f0:	1ccd      	adds	r5, r1, #3
 80069f2:	f025 0503 	bic.w	r5, r5, #3
 80069f6:	3508      	adds	r5, #8
 80069f8:	2d0c      	cmp	r5, #12
 80069fa:	bf38      	it	cc
 80069fc:	250c      	movcc	r5, #12
 80069fe:	2d00      	cmp	r5, #0
 8006a00:	4607      	mov	r7, r0
 8006a02:	db01      	blt.n	8006a08 <_malloc_r+0x1c>
 8006a04:	42a9      	cmp	r1, r5
 8006a06:	d905      	bls.n	8006a14 <_malloc_r+0x28>
 8006a08:	230c      	movs	r3, #12
 8006a0a:	603b      	str	r3, [r7, #0]
 8006a0c:	2600      	movs	r6, #0
 8006a0e:	4630      	mov	r0, r6
 8006a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a14:	4e2e      	ldr	r6, [pc, #184]	; (8006ad0 <_malloc_r+0xe4>)
 8006a16:	f000 fa25 	bl	8006e64 <__malloc_lock>
 8006a1a:	6833      	ldr	r3, [r6, #0]
 8006a1c:	461c      	mov	r4, r3
 8006a1e:	bb34      	cbnz	r4, 8006a6e <_malloc_r+0x82>
 8006a20:	4629      	mov	r1, r5
 8006a22:	4638      	mov	r0, r7
 8006a24:	f7ff ffc2 	bl	80069ac <sbrk_aligned>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	d14d      	bne.n	8006aca <_malloc_r+0xde>
 8006a2e:	6834      	ldr	r4, [r6, #0]
 8006a30:	4626      	mov	r6, r4
 8006a32:	2e00      	cmp	r6, #0
 8006a34:	d140      	bne.n	8006ab8 <_malloc_r+0xcc>
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	4631      	mov	r1, r6
 8006a3a:	4638      	mov	r0, r7
 8006a3c:	eb04 0803 	add.w	r8, r4, r3
 8006a40:	f000 f9a4 	bl	8006d8c <_sbrk_r>
 8006a44:	4580      	cmp	r8, r0
 8006a46:	d13a      	bne.n	8006abe <_malloc_r+0xd2>
 8006a48:	6821      	ldr	r1, [r4, #0]
 8006a4a:	3503      	adds	r5, #3
 8006a4c:	1a6d      	subs	r5, r5, r1
 8006a4e:	f025 0503 	bic.w	r5, r5, #3
 8006a52:	3508      	adds	r5, #8
 8006a54:	2d0c      	cmp	r5, #12
 8006a56:	bf38      	it	cc
 8006a58:	250c      	movcc	r5, #12
 8006a5a:	4629      	mov	r1, r5
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	f7ff ffa5 	bl	80069ac <sbrk_aligned>
 8006a62:	3001      	adds	r0, #1
 8006a64:	d02b      	beq.n	8006abe <_malloc_r+0xd2>
 8006a66:	6823      	ldr	r3, [r4, #0]
 8006a68:	442b      	add	r3, r5
 8006a6a:	6023      	str	r3, [r4, #0]
 8006a6c:	e00e      	b.n	8006a8c <_malloc_r+0xa0>
 8006a6e:	6822      	ldr	r2, [r4, #0]
 8006a70:	1b52      	subs	r2, r2, r5
 8006a72:	d41e      	bmi.n	8006ab2 <_malloc_r+0xc6>
 8006a74:	2a0b      	cmp	r2, #11
 8006a76:	d916      	bls.n	8006aa6 <_malloc_r+0xba>
 8006a78:	1961      	adds	r1, r4, r5
 8006a7a:	42a3      	cmp	r3, r4
 8006a7c:	6025      	str	r5, [r4, #0]
 8006a7e:	bf18      	it	ne
 8006a80:	6059      	strne	r1, [r3, #4]
 8006a82:	6863      	ldr	r3, [r4, #4]
 8006a84:	bf08      	it	eq
 8006a86:	6031      	streq	r1, [r6, #0]
 8006a88:	5162      	str	r2, [r4, r5]
 8006a8a:	604b      	str	r3, [r1, #4]
 8006a8c:	4638      	mov	r0, r7
 8006a8e:	f104 060b 	add.w	r6, r4, #11
 8006a92:	f000 f9ed 	bl	8006e70 <__malloc_unlock>
 8006a96:	f026 0607 	bic.w	r6, r6, #7
 8006a9a:	1d23      	adds	r3, r4, #4
 8006a9c:	1af2      	subs	r2, r6, r3
 8006a9e:	d0b6      	beq.n	8006a0e <_malloc_r+0x22>
 8006aa0:	1b9b      	subs	r3, r3, r6
 8006aa2:	50a3      	str	r3, [r4, r2]
 8006aa4:	e7b3      	b.n	8006a0e <_malloc_r+0x22>
 8006aa6:	6862      	ldr	r2, [r4, #4]
 8006aa8:	42a3      	cmp	r3, r4
 8006aaa:	bf0c      	ite	eq
 8006aac:	6032      	streq	r2, [r6, #0]
 8006aae:	605a      	strne	r2, [r3, #4]
 8006ab0:	e7ec      	b.n	8006a8c <_malloc_r+0xa0>
 8006ab2:	4623      	mov	r3, r4
 8006ab4:	6864      	ldr	r4, [r4, #4]
 8006ab6:	e7b2      	b.n	8006a1e <_malloc_r+0x32>
 8006ab8:	4634      	mov	r4, r6
 8006aba:	6876      	ldr	r6, [r6, #4]
 8006abc:	e7b9      	b.n	8006a32 <_malloc_r+0x46>
 8006abe:	230c      	movs	r3, #12
 8006ac0:	603b      	str	r3, [r7, #0]
 8006ac2:	4638      	mov	r0, r7
 8006ac4:	f000 f9d4 	bl	8006e70 <__malloc_unlock>
 8006ac8:	e7a1      	b.n	8006a0e <_malloc_r+0x22>
 8006aca:	6025      	str	r5, [r4, #0]
 8006acc:	e7de      	b.n	8006a8c <_malloc_r+0xa0>
 8006ace:	bf00      	nop
 8006ad0:	20000310 	.word	0x20000310

08006ad4 <__ssputs_r>:
 8006ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad8:	688e      	ldr	r6, [r1, #8]
 8006ada:	429e      	cmp	r6, r3
 8006adc:	4682      	mov	sl, r0
 8006ade:	460c      	mov	r4, r1
 8006ae0:	4690      	mov	r8, r2
 8006ae2:	461f      	mov	r7, r3
 8006ae4:	d838      	bhi.n	8006b58 <__ssputs_r+0x84>
 8006ae6:	898a      	ldrh	r2, [r1, #12]
 8006ae8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006aec:	d032      	beq.n	8006b54 <__ssputs_r+0x80>
 8006aee:	6825      	ldr	r5, [r4, #0]
 8006af0:	6909      	ldr	r1, [r1, #16]
 8006af2:	eba5 0901 	sub.w	r9, r5, r1
 8006af6:	6965      	ldr	r5, [r4, #20]
 8006af8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006afc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b00:	3301      	adds	r3, #1
 8006b02:	444b      	add	r3, r9
 8006b04:	106d      	asrs	r5, r5, #1
 8006b06:	429d      	cmp	r5, r3
 8006b08:	bf38      	it	cc
 8006b0a:	461d      	movcc	r5, r3
 8006b0c:	0553      	lsls	r3, r2, #21
 8006b0e:	d531      	bpl.n	8006b74 <__ssputs_r+0xa0>
 8006b10:	4629      	mov	r1, r5
 8006b12:	f7ff ff6b 	bl	80069ec <_malloc_r>
 8006b16:	4606      	mov	r6, r0
 8006b18:	b950      	cbnz	r0, 8006b30 <__ssputs_r+0x5c>
 8006b1a:	230c      	movs	r3, #12
 8006b1c:	f8ca 3000 	str.w	r3, [sl]
 8006b20:	89a3      	ldrh	r3, [r4, #12]
 8006b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b26:	81a3      	strh	r3, [r4, #12]
 8006b28:	f04f 30ff 	mov.w	r0, #4294967295
 8006b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b30:	6921      	ldr	r1, [r4, #16]
 8006b32:	464a      	mov	r2, r9
 8006b34:	f7ff fb46 	bl	80061c4 <memcpy>
 8006b38:	89a3      	ldrh	r3, [r4, #12]
 8006b3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b42:	81a3      	strh	r3, [r4, #12]
 8006b44:	6126      	str	r6, [r4, #16]
 8006b46:	6165      	str	r5, [r4, #20]
 8006b48:	444e      	add	r6, r9
 8006b4a:	eba5 0509 	sub.w	r5, r5, r9
 8006b4e:	6026      	str	r6, [r4, #0]
 8006b50:	60a5      	str	r5, [r4, #8]
 8006b52:	463e      	mov	r6, r7
 8006b54:	42be      	cmp	r6, r7
 8006b56:	d900      	bls.n	8006b5a <__ssputs_r+0x86>
 8006b58:	463e      	mov	r6, r7
 8006b5a:	6820      	ldr	r0, [r4, #0]
 8006b5c:	4632      	mov	r2, r6
 8006b5e:	4641      	mov	r1, r8
 8006b60:	f000 f966 	bl	8006e30 <memmove>
 8006b64:	68a3      	ldr	r3, [r4, #8]
 8006b66:	1b9b      	subs	r3, r3, r6
 8006b68:	60a3      	str	r3, [r4, #8]
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	4433      	add	r3, r6
 8006b6e:	6023      	str	r3, [r4, #0]
 8006b70:	2000      	movs	r0, #0
 8006b72:	e7db      	b.n	8006b2c <__ssputs_r+0x58>
 8006b74:	462a      	mov	r2, r5
 8006b76:	f000 f981 	bl	8006e7c <_realloc_r>
 8006b7a:	4606      	mov	r6, r0
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	d1e1      	bne.n	8006b44 <__ssputs_r+0x70>
 8006b80:	6921      	ldr	r1, [r4, #16]
 8006b82:	4650      	mov	r0, sl
 8006b84:	f7ff fec6 	bl	8006914 <_free_r>
 8006b88:	e7c7      	b.n	8006b1a <__ssputs_r+0x46>
	...

08006b8c <_svfiprintf_r>:
 8006b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b90:	4698      	mov	r8, r3
 8006b92:	898b      	ldrh	r3, [r1, #12]
 8006b94:	061b      	lsls	r3, r3, #24
 8006b96:	b09d      	sub	sp, #116	; 0x74
 8006b98:	4607      	mov	r7, r0
 8006b9a:	460d      	mov	r5, r1
 8006b9c:	4614      	mov	r4, r2
 8006b9e:	d50e      	bpl.n	8006bbe <_svfiprintf_r+0x32>
 8006ba0:	690b      	ldr	r3, [r1, #16]
 8006ba2:	b963      	cbnz	r3, 8006bbe <_svfiprintf_r+0x32>
 8006ba4:	2140      	movs	r1, #64	; 0x40
 8006ba6:	f7ff ff21 	bl	80069ec <_malloc_r>
 8006baa:	6028      	str	r0, [r5, #0]
 8006bac:	6128      	str	r0, [r5, #16]
 8006bae:	b920      	cbnz	r0, 8006bba <_svfiprintf_r+0x2e>
 8006bb0:	230c      	movs	r3, #12
 8006bb2:	603b      	str	r3, [r7, #0]
 8006bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb8:	e0d1      	b.n	8006d5e <_svfiprintf_r+0x1d2>
 8006bba:	2340      	movs	r3, #64	; 0x40
 8006bbc:	616b      	str	r3, [r5, #20]
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8006bc2:	2320      	movs	r3, #32
 8006bc4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bcc:	2330      	movs	r3, #48	; 0x30
 8006bce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006d78 <_svfiprintf_r+0x1ec>
 8006bd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bd6:	f04f 0901 	mov.w	r9, #1
 8006bda:	4623      	mov	r3, r4
 8006bdc:	469a      	mov	sl, r3
 8006bde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006be2:	b10a      	cbz	r2, 8006be8 <_svfiprintf_r+0x5c>
 8006be4:	2a25      	cmp	r2, #37	; 0x25
 8006be6:	d1f9      	bne.n	8006bdc <_svfiprintf_r+0x50>
 8006be8:	ebba 0b04 	subs.w	fp, sl, r4
 8006bec:	d00b      	beq.n	8006c06 <_svfiprintf_r+0x7a>
 8006bee:	465b      	mov	r3, fp
 8006bf0:	4622      	mov	r2, r4
 8006bf2:	4629      	mov	r1, r5
 8006bf4:	4638      	mov	r0, r7
 8006bf6:	f7ff ff6d 	bl	8006ad4 <__ssputs_r>
 8006bfa:	3001      	adds	r0, #1
 8006bfc:	f000 80aa 	beq.w	8006d54 <_svfiprintf_r+0x1c8>
 8006c00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c02:	445a      	add	r2, fp
 8006c04:	9209      	str	r2, [sp, #36]	; 0x24
 8006c06:	f89a 3000 	ldrb.w	r3, [sl]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f000 80a2 	beq.w	8006d54 <_svfiprintf_r+0x1c8>
 8006c10:	2300      	movs	r3, #0
 8006c12:	f04f 32ff 	mov.w	r2, #4294967295
 8006c16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c1a:	f10a 0a01 	add.w	sl, sl, #1
 8006c1e:	9304      	str	r3, [sp, #16]
 8006c20:	9307      	str	r3, [sp, #28]
 8006c22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c26:	931a      	str	r3, [sp, #104]	; 0x68
 8006c28:	4654      	mov	r4, sl
 8006c2a:	2205      	movs	r2, #5
 8006c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c30:	4851      	ldr	r0, [pc, #324]	; (8006d78 <_svfiprintf_r+0x1ec>)
 8006c32:	f7f9 fad5 	bl	80001e0 <memchr>
 8006c36:	9a04      	ldr	r2, [sp, #16]
 8006c38:	b9d8      	cbnz	r0, 8006c72 <_svfiprintf_r+0xe6>
 8006c3a:	06d0      	lsls	r0, r2, #27
 8006c3c:	bf44      	itt	mi
 8006c3e:	2320      	movmi	r3, #32
 8006c40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c44:	0711      	lsls	r1, r2, #28
 8006c46:	bf44      	itt	mi
 8006c48:	232b      	movmi	r3, #43	; 0x2b
 8006c4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8006c52:	2b2a      	cmp	r3, #42	; 0x2a
 8006c54:	d015      	beq.n	8006c82 <_svfiprintf_r+0xf6>
 8006c56:	9a07      	ldr	r2, [sp, #28]
 8006c58:	4654      	mov	r4, sl
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	f04f 0c0a 	mov.w	ip, #10
 8006c60:	4621      	mov	r1, r4
 8006c62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c66:	3b30      	subs	r3, #48	; 0x30
 8006c68:	2b09      	cmp	r3, #9
 8006c6a:	d94e      	bls.n	8006d0a <_svfiprintf_r+0x17e>
 8006c6c:	b1b0      	cbz	r0, 8006c9c <_svfiprintf_r+0x110>
 8006c6e:	9207      	str	r2, [sp, #28]
 8006c70:	e014      	b.n	8006c9c <_svfiprintf_r+0x110>
 8006c72:	eba0 0308 	sub.w	r3, r0, r8
 8006c76:	fa09 f303 	lsl.w	r3, r9, r3
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	9304      	str	r3, [sp, #16]
 8006c7e:	46a2      	mov	sl, r4
 8006c80:	e7d2      	b.n	8006c28 <_svfiprintf_r+0x9c>
 8006c82:	9b03      	ldr	r3, [sp, #12]
 8006c84:	1d19      	adds	r1, r3, #4
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	9103      	str	r1, [sp, #12]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	bfbb      	ittet	lt
 8006c8e:	425b      	neglt	r3, r3
 8006c90:	f042 0202 	orrlt.w	r2, r2, #2
 8006c94:	9307      	strge	r3, [sp, #28]
 8006c96:	9307      	strlt	r3, [sp, #28]
 8006c98:	bfb8      	it	lt
 8006c9a:	9204      	strlt	r2, [sp, #16]
 8006c9c:	7823      	ldrb	r3, [r4, #0]
 8006c9e:	2b2e      	cmp	r3, #46	; 0x2e
 8006ca0:	d10c      	bne.n	8006cbc <_svfiprintf_r+0x130>
 8006ca2:	7863      	ldrb	r3, [r4, #1]
 8006ca4:	2b2a      	cmp	r3, #42	; 0x2a
 8006ca6:	d135      	bne.n	8006d14 <_svfiprintf_r+0x188>
 8006ca8:	9b03      	ldr	r3, [sp, #12]
 8006caa:	1d1a      	adds	r2, r3, #4
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	9203      	str	r2, [sp, #12]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	bfb8      	it	lt
 8006cb4:	f04f 33ff 	movlt.w	r3, #4294967295
 8006cb8:	3402      	adds	r4, #2
 8006cba:	9305      	str	r3, [sp, #20]
 8006cbc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006d88 <_svfiprintf_r+0x1fc>
 8006cc0:	7821      	ldrb	r1, [r4, #0]
 8006cc2:	2203      	movs	r2, #3
 8006cc4:	4650      	mov	r0, sl
 8006cc6:	f7f9 fa8b 	bl	80001e0 <memchr>
 8006cca:	b140      	cbz	r0, 8006cde <_svfiprintf_r+0x152>
 8006ccc:	2340      	movs	r3, #64	; 0x40
 8006cce:	eba0 000a 	sub.w	r0, r0, sl
 8006cd2:	fa03 f000 	lsl.w	r0, r3, r0
 8006cd6:	9b04      	ldr	r3, [sp, #16]
 8006cd8:	4303      	orrs	r3, r0
 8006cda:	3401      	adds	r4, #1
 8006cdc:	9304      	str	r3, [sp, #16]
 8006cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ce2:	4826      	ldr	r0, [pc, #152]	; (8006d7c <_svfiprintf_r+0x1f0>)
 8006ce4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ce8:	2206      	movs	r2, #6
 8006cea:	f7f9 fa79 	bl	80001e0 <memchr>
 8006cee:	2800      	cmp	r0, #0
 8006cf0:	d038      	beq.n	8006d64 <_svfiprintf_r+0x1d8>
 8006cf2:	4b23      	ldr	r3, [pc, #140]	; (8006d80 <_svfiprintf_r+0x1f4>)
 8006cf4:	bb1b      	cbnz	r3, 8006d3e <_svfiprintf_r+0x1b2>
 8006cf6:	9b03      	ldr	r3, [sp, #12]
 8006cf8:	3307      	adds	r3, #7
 8006cfa:	f023 0307 	bic.w	r3, r3, #7
 8006cfe:	3308      	adds	r3, #8
 8006d00:	9303      	str	r3, [sp, #12]
 8006d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d04:	4433      	add	r3, r6
 8006d06:	9309      	str	r3, [sp, #36]	; 0x24
 8006d08:	e767      	b.n	8006bda <_svfiprintf_r+0x4e>
 8006d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d0e:	460c      	mov	r4, r1
 8006d10:	2001      	movs	r0, #1
 8006d12:	e7a5      	b.n	8006c60 <_svfiprintf_r+0xd4>
 8006d14:	2300      	movs	r3, #0
 8006d16:	3401      	adds	r4, #1
 8006d18:	9305      	str	r3, [sp, #20]
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	f04f 0c0a 	mov.w	ip, #10
 8006d20:	4620      	mov	r0, r4
 8006d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d26:	3a30      	subs	r2, #48	; 0x30
 8006d28:	2a09      	cmp	r2, #9
 8006d2a:	d903      	bls.n	8006d34 <_svfiprintf_r+0x1a8>
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d0c5      	beq.n	8006cbc <_svfiprintf_r+0x130>
 8006d30:	9105      	str	r1, [sp, #20]
 8006d32:	e7c3      	b.n	8006cbc <_svfiprintf_r+0x130>
 8006d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d38:	4604      	mov	r4, r0
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e7f0      	b.n	8006d20 <_svfiprintf_r+0x194>
 8006d3e:	ab03      	add	r3, sp, #12
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	462a      	mov	r2, r5
 8006d44:	4b0f      	ldr	r3, [pc, #60]	; (8006d84 <_svfiprintf_r+0x1f8>)
 8006d46:	a904      	add	r1, sp, #16
 8006d48:	4638      	mov	r0, r7
 8006d4a:	f7fd ffcb 	bl	8004ce4 <_printf_float>
 8006d4e:	1c42      	adds	r2, r0, #1
 8006d50:	4606      	mov	r6, r0
 8006d52:	d1d6      	bne.n	8006d02 <_svfiprintf_r+0x176>
 8006d54:	89ab      	ldrh	r3, [r5, #12]
 8006d56:	065b      	lsls	r3, r3, #25
 8006d58:	f53f af2c 	bmi.w	8006bb4 <_svfiprintf_r+0x28>
 8006d5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d5e:	b01d      	add	sp, #116	; 0x74
 8006d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d64:	ab03      	add	r3, sp, #12
 8006d66:	9300      	str	r3, [sp, #0]
 8006d68:	462a      	mov	r2, r5
 8006d6a:	4b06      	ldr	r3, [pc, #24]	; (8006d84 <_svfiprintf_r+0x1f8>)
 8006d6c:	a904      	add	r1, sp, #16
 8006d6e:	4638      	mov	r0, r7
 8006d70:	f7fe fa5c 	bl	800522c <_printf_i>
 8006d74:	e7eb      	b.n	8006d4e <_svfiprintf_r+0x1c2>
 8006d76:	bf00      	nop
 8006d78:	08007bec 	.word	0x08007bec
 8006d7c:	08007bf6 	.word	0x08007bf6
 8006d80:	08004ce5 	.word	0x08004ce5
 8006d84:	08006ad5 	.word	0x08006ad5
 8006d88:	08007bf2 	.word	0x08007bf2

08006d8c <_sbrk_r>:
 8006d8c:	b538      	push	{r3, r4, r5, lr}
 8006d8e:	4d06      	ldr	r5, [pc, #24]	; (8006da8 <_sbrk_r+0x1c>)
 8006d90:	2300      	movs	r3, #0
 8006d92:	4604      	mov	r4, r0
 8006d94:	4608      	mov	r0, r1
 8006d96:	602b      	str	r3, [r5, #0]
 8006d98:	f7fa fb52 	bl	8001440 <_sbrk>
 8006d9c:	1c43      	adds	r3, r0, #1
 8006d9e:	d102      	bne.n	8006da6 <_sbrk_r+0x1a>
 8006da0:	682b      	ldr	r3, [r5, #0]
 8006da2:	b103      	cbz	r3, 8006da6 <_sbrk_r+0x1a>
 8006da4:	6023      	str	r3, [r4, #0]
 8006da6:	bd38      	pop	{r3, r4, r5, pc}
 8006da8:	20000318 	.word	0x20000318

08006dac <__assert_func>:
 8006dac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006dae:	4614      	mov	r4, r2
 8006db0:	461a      	mov	r2, r3
 8006db2:	4b09      	ldr	r3, [pc, #36]	; (8006dd8 <__assert_func+0x2c>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4605      	mov	r5, r0
 8006db8:	68d8      	ldr	r0, [r3, #12]
 8006dba:	b14c      	cbz	r4, 8006dd0 <__assert_func+0x24>
 8006dbc:	4b07      	ldr	r3, [pc, #28]	; (8006ddc <__assert_func+0x30>)
 8006dbe:	9100      	str	r1, [sp, #0]
 8006dc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006dc4:	4906      	ldr	r1, [pc, #24]	; (8006de0 <__assert_func+0x34>)
 8006dc6:	462b      	mov	r3, r5
 8006dc8:	f000 f80e 	bl	8006de8 <fiprintf>
 8006dcc:	f000 faac 	bl	8007328 <abort>
 8006dd0:	4b04      	ldr	r3, [pc, #16]	; (8006de4 <__assert_func+0x38>)
 8006dd2:	461c      	mov	r4, r3
 8006dd4:	e7f3      	b.n	8006dbe <__assert_func+0x12>
 8006dd6:	bf00      	nop
 8006dd8:	2000000c 	.word	0x2000000c
 8006ddc:	08007bfd 	.word	0x08007bfd
 8006de0:	08007c0a 	.word	0x08007c0a
 8006de4:	08007c38 	.word	0x08007c38

08006de8 <fiprintf>:
 8006de8:	b40e      	push	{r1, r2, r3}
 8006dea:	b503      	push	{r0, r1, lr}
 8006dec:	4601      	mov	r1, r0
 8006dee:	ab03      	add	r3, sp, #12
 8006df0:	4805      	ldr	r0, [pc, #20]	; (8006e08 <fiprintf+0x20>)
 8006df2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df6:	6800      	ldr	r0, [r0, #0]
 8006df8:	9301      	str	r3, [sp, #4]
 8006dfa:	f000 f897 	bl	8006f2c <_vfiprintf_r>
 8006dfe:	b002      	add	sp, #8
 8006e00:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e04:	b003      	add	sp, #12
 8006e06:	4770      	bx	lr
 8006e08:	2000000c 	.word	0x2000000c

08006e0c <__ascii_mbtowc>:
 8006e0c:	b082      	sub	sp, #8
 8006e0e:	b901      	cbnz	r1, 8006e12 <__ascii_mbtowc+0x6>
 8006e10:	a901      	add	r1, sp, #4
 8006e12:	b142      	cbz	r2, 8006e26 <__ascii_mbtowc+0x1a>
 8006e14:	b14b      	cbz	r3, 8006e2a <__ascii_mbtowc+0x1e>
 8006e16:	7813      	ldrb	r3, [r2, #0]
 8006e18:	600b      	str	r3, [r1, #0]
 8006e1a:	7812      	ldrb	r2, [r2, #0]
 8006e1c:	1e10      	subs	r0, r2, #0
 8006e1e:	bf18      	it	ne
 8006e20:	2001      	movne	r0, #1
 8006e22:	b002      	add	sp, #8
 8006e24:	4770      	bx	lr
 8006e26:	4610      	mov	r0, r2
 8006e28:	e7fb      	b.n	8006e22 <__ascii_mbtowc+0x16>
 8006e2a:	f06f 0001 	mvn.w	r0, #1
 8006e2e:	e7f8      	b.n	8006e22 <__ascii_mbtowc+0x16>

08006e30 <memmove>:
 8006e30:	4288      	cmp	r0, r1
 8006e32:	b510      	push	{r4, lr}
 8006e34:	eb01 0402 	add.w	r4, r1, r2
 8006e38:	d902      	bls.n	8006e40 <memmove+0x10>
 8006e3a:	4284      	cmp	r4, r0
 8006e3c:	4623      	mov	r3, r4
 8006e3e:	d807      	bhi.n	8006e50 <memmove+0x20>
 8006e40:	1e43      	subs	r3, r0, #1
 8006e42:	42a1      	cmp	r1, r4
 8006e44:	d008      	beq.n	8006e58 <memmove+0x28>
 8006e46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e4e:	e7f8      	b.n	8006e42 <memmove+0x12>
 8006e50:	4402      	add	r2, r0
 8006e52:	4601      	mov	r1, r0
 8006e54:	428a      	cmp	r2, r1
 8006e56:	d100      	bne.n	8006e5a <memmove+0x2a>
 8006e58:	bd10      	pop	{r4, pc}
 8006e5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006e62:	e7f7      	b.n	8006e54 <memmove+0x24>

08006e64 <__malloc_lock>:
 8006e64:	4801      	ldr	r0, [pc, #4]	; (8006e6c <__malloc_lock+0x8>)
 8006e66:	f000 bc1f 	b.w	80076a8 <__retarget_lock_acquire_recursive>
 8006e6a:	bf00      	nop
 8006e6c:	2000031c 	.word	0x2000031c

08006e70 <__malloc_unlock>:
 8006e70:	4801      	ldr	r0, [pc, #4]	; (8006e78 <__malloc_unlock+0x8>)
 8006e72:	f000 bc1a 	b.w	80076aa <__retarget_lock_release_recursive>
 8006e76:	bf00      	nop
 8006e78:	2000031c 	.word	0x2000031c

08006e7c <_realloc_r>:
 8006e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e80:	4680      	mov	r8, r0
 8006e82:	4614      	mov	r4, r2
 8006e84:	460e      	mov	r6, r1
 8006e86:	b921      	cbnz	r1, 8006e92 <_realloc_r+0x16>
 8006e88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e8c:	4611      	mov	r1, r2
 8006e8e:	f7ff bdad 	b.w	80069ec <_malloc_r>
 8006e92:	b92a      	cbnz	r2, 8006ea0 <_realloc_r+0x24>
 8006e94:	f7ff fd3e 	bl	8006914 <_free_r>
 8006e98:	4625      	mov	r5, r4
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ea0:	f000 fc6a 	bl	8007778 <_malloc_usable_size_r>
 8006ea4:	4284      	cmp	r4, r0
 8006ea6:	4607      	mov	r7, r0
 8006ea8:	d802      	bhi.n	8006eb0 <_realloc_r+0x34>
 8006eaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006eae:	d812      	bhi.n	8006ed6 <_realloc_r+0x5a>
 8006eb0:	4621      	mov	r1, r4
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	f7ff fd9a 	bl	80069ec <_malloc_r>
 8006eb8:	4605      	mov	r5, r0
 8006eba:	2800      	cmp	r0, #0
 8006ebc:	d0ed      	beq.n	8006e9a <_realloc_r+0x1e>
 8006ebe:	42bc      	cmp	r4, r7
 8006ec0:	4622      	mov	r2, r4
 8006ec2:	4631      	mov	r1, r6
 8006ec4:	bf28      	it	cs
 8006ec6:	463a      	movcs	r2, r7
 8006ec8:	f7ff f97c 	bl	80061c4 <memcpy>
 8006ecc:	4631      	mov	r1, r6
 8006ece:	4640      	mov	r0, r8
 8006ed0:	f7ff fd20 	bl	8006914 <_free_r>
 8006ed4:	e7e1      	b.n	8006e9a <_realloc_r+0x1e>
 8006ed6:	4635      	mov	r5, r6
 8006ed8:	e7df      	b.n	8006e9a <_realloc_r+0x1e>

08006eda <__sfputc_r>:
 8006eda:	6893      	ldr	r3, [r2, #8]
 8006edc:	3b01      	subs	r3, #1
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	b410      	push	{r4}
 8006ee2:	6093      	str	r3, [r2, #8]
 8006ee4:	da08      	bge.n	8006ef8 <__sfputc_r+0x1e>
 8006ee6:	6994      	ldr	r4, [r2, #24]
 8006ee8:	42a3      	cmp	r3, r4
 8006eea:	db01      	blt.n	8006ef0 <__sfputc_r+0x16>
 8006eec:	290a      	cmp	r1, #10
 8006eee:	d103      	bne.n	8006ef8 <__sfputc_r+0x1e>
 8006ef0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ef4:	f000 b94a 	b.w	800718c <__swbuf_r>
 8006ef8:	6813      	ldr	r3, [r2, #0]
 8006efa:	1c58      	adds	r0, r3, #1
 8006efc:	6010      	str	r0, [r2, #0]
 8006efe:	7019      	strb	r1, [r3, #0]
 8006f00:	4608      	mov	r0, r1
 8006f02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <__sfputs_r>:
 8006f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f0a:	4606      	mov	r6, r0
 8006f0c:	460f      	mov	r7, r1
 8006f0e:	4614      	mov	r4, r2
 8006f10:	18d5      	adds	r5, r2, r3
 8006f12:	42ac      	cmp	r4, r5
 8006f14:	d101      	bne.n	8006f1a <__sfputs_r+0x12>
 8006f16:	2000      	movs	r0, #0
 8006f18:	e007      	b.n	8006f2a <__sfputs_r+0x22>
 8006f1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f1e:	463a      	mov	r2, r7
 8006f20:	4630      	mov	r0, r6
 8006f22:	f7ff ffda 	bl	8006eda <__sfputc_r>
 8006f26:	1c43      	adds	r3, r0, #1
 8006f28:	d1f3      	bne.n	8006f12 <__sfputs_r+0xa>
 8006f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f2c <_vfiprintf_r>:
 8006f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f30:	460d      	mov	r5, r1
 8006f32:	b09d      	sub	sp, #116	; 0x74
 8006f34:	4614      	mov	r4, r2
 8006f36:	4698      	mov	r8, r3
 8006f38:	4606      	mov	r6, r0
 8006f3a:	b118      	cbz	r0, 8006f44 <_vfiprintf_r+0x18>
 8006f3c:	6983      	ldr	r3, [r0, #24]
 8006f3e:	b90b      	cbnz	r3, 8006f44 <_vfiprintf_r+0x18>
 8006f40:	f000 fb14 	bl	800756c <__sinit>
 8006f44:	4b89      	ldr	r3, [pc, #548]	; (800716c <_vfiprintf_r+0x240>)
 8006f46:	429d      	cmp	r5, r3
 8006f48:	d11b      	bne.n	8006f82 <_vfiprintf_r+0x56>
 8006f4a:	6875      	ldr	r5, [r6, #4]
 8006f4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f4e:	07d9      	lsls	r1, r3, #31
 8006f50:	d405      	bmi.n	8006f5e <_vfiprintf_r+0x32>
 8006f52:	89ab      	ldrh	r3, [r5, #12]
 8006f54:	059a      	lsls	r2, r3, #22
 8006f56:	d402      	bmi.n	8006f5e <_vfiprintf_r+0x32>
 8006f58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f5a:	f000 fba5 	bl	80076a8 <__retarget_lock_acquire_recursive>
 8006f5e:	89ab      	ldrh	r3, [r5, #12]
 8006f60:	071b      	lsls	r3, r3, #28
 8006f62:	d501      	bpl.n	8006f68 <_vfiprintf_r+0x3c>
 8006f64:	692b      	ldr	r3, [r5, #16]
 8006f66:	b9eb      	cbnz	r3, 8006fa4 <_vfiprintf_r+0x78>
 8006f68:	4629      	mov	r1, r5
 8006f6a:	4630      	mov	r0, r6
 8006f6c:	f000 f96e 	bl	800724c <__swsetup_r>
 8006f70:	b1c0      	cbz	r0, 8006fa4 <_vfiprintf_r+0x78>
 8006f72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f74:	07dc      	lsls	r4, r3, #31
 8006f76:	d50e      	bpl.n	8006f96 <_vfiprintf_r+0x6a>
 8006f78:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7c:	b01d      	add	sp, #116	; 0x74
 8006f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f82:	4b7b      	ldr	r3, [pc, #492]	; (8007170 <_vfiprintf_r+0x244>)
 8006f84:	429d      	cmp	r5, r3
 8006f86:	d101      	bne.n	8006f8c <_vfiprintf_r+0x60>
 8006f88:	68b5      	ldr	r5, [r6, #8]
 8006f8a:	e7df      	b.n	8006f4c <_vfiprintf_r+0x20>
 8006f8c:	4b79      	ldr	r3, [pc, #484]	; (8007174 <_vfiprintf_r+0x248>)
 8006f8e:	429d      	cmp	r5, r3
 8006f90:	bf08      	it	eq
 8006f92:	68f5      	ldreq	r5, [r6, #12]
 8006f94:	e7da      	b.n	8006f4c <_vfiprintf_r+0x20>
 8006f96:	89ab      	ldrh	r3, [r5, #12]
 8006f98:	0598      	lsls	r0, r3, #22
 8006f9a:	d4ed      	bmi.n	8006f78 <_vfiprintf_r+0x4c>
 8006f9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f9e:	f000 fb84 	bl	80076aa <__retarget_lock_release_recursive>
 8006fa2:	e7e9      	b.n	8006f78 <_vfiprintf_r+0x4c>
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	9309      	str	r3, [sp, #36]	; 0x24
 8006fa8:	2320      	movs	r3, #32
 8006faa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fae:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fb2:	2330      	movs	r3, #48	; 0x30
 8006fb4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007178 <_vfiprintf_r+0x24c>
 8006fb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fbc:	f04f 0901 	mov.w	r9, #1
 8006fc0:	4623      	mov	r3, r4
 8006fc2:	469a      	mov	sl, r3
 8006fc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fc8:	b10a      	cbz	r2, 8006fce <_vfiprintf_r+0xa2>
 8006fca:	2a25      	cmp	r2, #37	; 0x25
 8006fcc:	d1f9      	bne.n	8006fc2 <_vfiprintf_r+0x96>
 8006fce:	ebba 0b04 	subs.w	fp, sl, r4
 8006fd2:	d00b      	beq.n	8006fec <_vfiprintf_r+0xc0>
 8006fd4:	465b      	mov	r3, fp
 8006fd6:	4622      	mov	r2, r4
 8006fd8:	4629      	mov	r1, r5
 8006fda:	4630      	mov	r0, r6
 8006fdc:	f7ff ff94 	bl	8006f08 <__sfputs_r>
 8006fe0:	3001      	adds	r0, #1
 8006fe2:	f000 80aa 	beq.w	800713a <_vfiprintf_r+0x20e>
 8006fe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fe8:	445a      	add	r2, fp
 8006fea:	9209      	str	r2, [sp, #36]	; 0x24
 8006fec:	f89a 3000 	ldrb.w	r3, [sl]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f000 80a2 	beq.w	800713a <_vfiprintf_r+0x20e>
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8006ffc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007000:	f10a 0a01 	add.w	sl, sl, #1
 8007004:	9304      	str	r3, [sp, #16]
 8007006:	9307      	str	r3, [sp, #28]
 8007008:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800700c:	931a      	str	r3, [sp, #104]	; 0x68
 800700e:	4654      	mov	r4, sl
 8007010:	2205      	movs	r2, #5
 8007012:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007016:	4858      	ldr	r0, [pc, #352]	; (8007178 <_vfiprintf_r+0x24c>)
 8007018:	f7f9 f8e2 	bl	80001e0 <memchr>
 800701c:	9a04      	ldr	r2, [sp, #16]
 800701e:	b9d8      	cbnz	r0, 8007058 <_vfiprintf_r+0x12c>
 8007020:	06d1      	lsls	r1, r2, #27
 8007022:	bf44      	itt	mi
 8007024:	2320      	movmi	r3, #32
 8007026:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800702a:	0713      	lsls	r3, r2, #28
 800702c:	bf44      	itt	mi
 800702e:	232b      	movmi	r3, #43	; 0x2b
 8007030:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007034:	f89a 3000 	ldrb.w	r3, [sl]
 8007038:	2b2a      	cmp	r3, #42	; 0x2a
 800703a:	d015      	beq.n	8007068 <_vfiprintf_r+0x13c>
 800703c:	9a07      	ldr	r2, [sp, #28]
 800703e:	4654      	mov	r4, sl
 8007040:	2000      	movs	r0, #0
 8007042:	f04f 0c0a 	mov.w	ip, #10
 8007046:	4621      	mov	r1, r4
 8007048:	f811 3b01 	ldrb.w	r3, [r1], #1
 800704c:	3b30      	subs	r3, #48	; 0x30
 800704e:	2b09      	cmp	r3, #9
 8007050:	d94e      	bls.n	80070f0 <_vfiprintf_r+0x1c4>
 8007052:	b1b0      	cbz	r0, 8007082 <_vfiprintf_r+0x156>
 8007054:	9207      	str	r2, [sp, #28]
 8007056:	e014      	b.n	8007082 <_vfiprintf_r+0x156>
 8007058:	eba0 0308 	sub.w	r3, r0, r8
 800705c:	fa09 f303 	lsl.w	r3, r9, r3
 8007060:	4313      	orrs	r3, r2
 8007062:	9304      	str	r3, [sp, #16]
 8007064:	46a2      	mov	sl, r4
 8007066:	e7d2      	b.n	800700e <_vfiprintf_r+0xe2>
 8007068:	9b03      	ldr	r3, [sp, #12]
 800706a:	1d19      	adds	r1, r3, #4
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	9103      	str	r1, [sp, #12]
 8007070:	2b00      	cmp	r3, #0
 8007072:	bfbb      	ittet	lt
 8007074:	425b      	neglt	r3, r3
 8007076:	f042 0202 	orrlt.w	r2, r2, #2
 800707a:	9307      	strge	r3, [sp, #28]
 800707c:	9307      	strlt	r3, [sp, #28]
 800707e:	bfb8      	it	lt
 8007080:	9204      	strlt	r2, [sp, #16]
 8007082:	7823      	ldrb	r3, [r4, #0]
 8007084:	2b2e      	cmp	r3, #46	; 0x2e
 8007086:	d10c      	bne.n	80070a2 <_vfiprintf_r+0x176>
 8007088:	7863      	ldrb	r3, [r4, #1]
 800708a:	2b2a      	cmp	r3, #42	; 0x2a
 800708c:	d135      	bne.n	80070fa <_vfiprintf_r+0x1ce>
 800708e:	9b03      	ldr	r3, [sp, #12]
 8007090:	1d1a      	adds	r2, r3, #4
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	9203      	str	r2, [sp, #12]
 8007096:	2b00      	cmp	r3, #0
 8007098:	bfb8      	it	lt
 800709a:	f04f 33ff 	movlt.w	r3, #4294967295
 800709e:	3402      	adds	r4, #2
 80070a0:	9305      	str	r3, [sp, #20]
 80070a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007188 <_vfiprintf_r+0x25c>
 80070a6:	7821      	ldrb	r1, [r4, #0]
 80070a8:	2203      	movs	r2, #3
 80070aa:	4650      	mov	r0, sl
 80070ac:	f7f9 f898 	bl	80001e0 <memchr>
 80070b0:	b140      	cbz	r0, 80070c4 <_vfiprintf_r+0x198>
 80070b2:	2340      	movs	r3, #64	; 0x40
 80070b4:	eba0 000a 	sub.w	r0, r0, sl
 80070b8:	fa03 f000 	lsl.w	r0, r3, r0
 80070bc:	9b04      	ldr	r3, [sp, #16]
 80070be:	4303      	orrs	r3, r0
 80070c0:	3401      	adds	r4, #1
 80070c2:	9304      	str	r3, [sp, #16]
 80070c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070c8:	482c      	ldr	r0, [pc, #176]	; (800717c <_vfiprintf_r+0x250>)
 80070ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070ce:	2206      	movs	r2, #6
 80070d0:	f7f9 f886 	bl	80001e0 <memchr>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d03f      	beq.n	8007158 <_vfiprintf_r+0x22c>
 80070d8:	4b29      	ldr	r3, [pc, #164]	; (8007180 <_vfiprintf_r+0x254>)
 80070da:	bb1b      	cbnz	r3, 8007124 <_vfiprintf_r+0x1f8>
 80070dc:	9b03      	ldr	r3, [sp, #12]
 80070de:	3307      	adds	r3, #7
 80070e0:	f023 0307 	bic.w	r3, r3, #7
 80070e4:	3308      	adds	r3, #8
 80070e6:	9303      	str	r3, [sp, #12]
 80070e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ea:	443b      	add	r3, r7
 80070ec:	9309      	str	r3, [sp, #36]	; 0x24
 80070ee:	e767      	b.n	8006fc0 <_vfiprintf_r+0x94>
 80070f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80070f4:	460c      	mov	r4, r1
 80070f6:	2001      	movs	r0, #1
 80070f8:	e7a5      	b.n	8007046 <_vfiprintf_r+0x11a>
 80070fa:	2300      	movs	r3, #0
 80070fc:	3401      	adds	r4, #1
 80070fe:	9305      	str	r3, [sp, #20]
 8007100:	4619      	mov	r1, r3
 8007102:	f04f 0c0a 	mov.w	ip, #10
 8007106:	4620      	mov	r0, r4
 8007108:	f810 2b01 	ldrb.w	r2, [r0], #1
 800710c:	3a30      	subs	r2, #48	; 0x30
 800710e:	2a09      	cmp	r2, #9
 8007110:	d903      	bls.n	800711a <_vfiprintf_r+0x1ee>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0c5      	beq.n	80070a2 <_vfiprintf_r+0x176>
 8007116:	9105      	str	r1, [sp, #20]
 8007118:	e7c3      	b.n	80070a2 <_vfiprintf_r+0x176>
 800711a:	fb0c 2101 	mla	r1, ip, r1, r2
 800711e:	4604      	mov	r4, r0
 8007120:	2301      	movs	r3, #1
 8007122:	e7f0      	b.n	8007106 <_vfiprintf_r+0x1da>
 8007124:	ab03      	add	r3, sp, #12
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	462a      	mov	r2, r5
 800712a:	4b16      	ldr	r3, [pc, #88]	; (8007184 <_vfiprintf_r+0x258>)
 800712c:	a904      	add	r1, sp, #16
 800712e:	4630      	mov	r0, r6
 8007130:	f7fd fdd8 	bl	8004ce4 <_printf_float>
 8007134:	4607      	mov	r7, r0
 8007136:	1c78      	adds	r0, r7, #1
 8007138:	d1d6      	bne.n	80070e8 <_vfiprintf_r+0x1bc>
 800713a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800713c:	07d9      	lsls	r1, r3, #31
 800713e:	d405      	bmi.n	800714c <_vfiprintf_r+0x220>
 8007140:	89ab      	ldrh	r3, [r5, #12]
 8007142:	059a      	lsls	r2, r3, #22
 8007144:	d402      	bmi.n	800714c <_vfiprintf_r+0x220>
 8007146:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007148:	f000 faaf 	bl	80076aa <__retarget_lock_release_recursive>
 800714c:	89ab      	ldrh	r3, [r5, #12]
 800714e:	065b      	lsls	r3, r3, #25
 8007150:	f53f af12 	bmi.w	8006f78 <_vfiprintf_r+0x4c>
 8007154:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007156:	e711      	b.n	8006f7c <_vfiprintf_r+0x50>
 8007158:	ab03      	add	r3, sp, #12
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	462a      	mov	r2, r5
 800715e:	4b09      	ldr	r3, [pc, #36]	; (8007184 <_vfiprintf_r+0x258>)
 8007160:	a904      	add	r1, sp, #16
 8007162:	4630      	mov	r0, r6
 8007164:	f7fe f862 	bl	800522c <_printf_i>
 8007168:	e7e4      	b.n	8007134 <_vfiprintf_r+0x208>
 800716a:	bf00      	nop
 800716c:	08007d64 	.word	0x08007d64
 8007170:	08007d84 	.word	0x08007d84
 8007174:	08007d44 	.word	0x08007d44
 8007178:	08007bec 	.word	0x08007bec
 800717c:	08007bf6 	.word	0x08007bf6
 8007180:	08004ce5 	.word	0x08004ce5
 8007184:	08006f09 	.word	0x08006f09
 8007188:	08007bf2 	.word	0x08007bf2

0800718c <__swbuf_r>:
 800718c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800718e:	460e      	mov	r6, r1
 8007190:	4614      	mov	r4, r2
 8007192:	4605      	mov	r5, r0
 8007194:	b118      	cbz	r0, 800719e <__swbuf_r+0x12>
 8007196:	6983      	ldr	r3, [r0, #24]
 8007198:	b90b      	cbnz	r3, 800719e <__swbuf_r+0x12>
 800719a:	f000 f9e7 	bl	800756c <__sinit>
 800719e:	4b21      	ldr	r3, [pc, #132]	; (8007224 <__swbuf_r+0x98>)
 80071a0:	429c      	cmp	r4, r3
 80071a2:	d12b      	bne.n	80071fc <__swbuf_r+0x70>
 80071a4:	686c      	ldr	r4, [r5, #4]
 80071a6:	69a3      	ldr	r3, [r4, #24]
 80071a8:	60a3      	str	r3, [r4, #8]
 80071aa:	89a3      	ldrh	r3, [r4, #12]
 80071ac:	071a      	lsls	r2, r3, #28
 80071ae:	d52f      	bpl.n	8007210 <__swbuf_r+0x84>
 80071b0:	6923      	ldr	r3, [r4, #16]
 80071b2:	b36b      	cbz	r3, 8007210 <__swbuf_r+0x84>
 80071b4:	6923      	ldr	r3, [r4, #16]
 80071b6:	6820      	ldr	r0, [r4, #0]
 80071b8:	1ac0      	subs	r0, r0, r3
 80071ba:	6963      	ldr	r3, [r4, #20]
 80071bc:	b2f6      	uxtb	r6, r6
 80071be:	4283      	cmp	r3, r0
 80071c0:	4637      	mov	r7, r6
 80071c2:	dc04      	bgt.n	80071ce <__swbuf_r+0x42>
 80071c4:	4621      	mov	r1, r4
 80071c6:	4628      	mov	r0, r5
 80071c8:	f000 f93c 	bl	8007444 <_fflush_r>
 80071cc:	bb30      	cbnz	r0, 800721c <__swbuf_r+0x90>
 80071ce:	68a3      	ldr	r3, [r4, #8]
 80071d0:	3b01      	subs	r3, #1
 80071d2:	60a3      	str	r3, [r4, #8]
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	1c5a      	adds	r2, r3, #1
 80071d8:	6022      	str	r2, [r4, #0]
 80071da:	701e      	strb	r6, [r3, #0]
 80071dc:	6963      	ldr	r3, [r4, #20]
 80071de:	3001      	adds	r0, #1
 80071e0:	4283      	cmp	r3, r0
 80071e2:	d004      	beq.n	80071ee <__swbuf_r+0x62>
 80071e4:	89a3      	ldrh	r3, [r4, #12]
 80071e6:	07db      	lsls	r3, r3, #31
 80071e8:	d506      	bpl.n	80071f8 <__swbuf_r+0x6c>
 80071ea:	2e0a      	cmp	r6, #10
 80071ec:	d104      	bne.n	80071f8 <__swbuf_r+0x6c>
 80071ee:	4621      	mov	r1, r4
 80071f0:	4628      	mov	r0, r5
 80071f2:	f000 f927 	bl	8007444 <_fflush_r>
 80071f6:	b988      	cbnz	r0, 800721c <__swbuf_r+0x90>
 80071f8:	4638      	mov	r0, r7
 80071fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071fc:	4b0a      	ldr	r3, [pc, #40]	; (8007228 <__swbuf_r+0x9c>)
 80071fe:	429c      	cmp	r4, r3
 8007200:	d101      	bne.n	8007206 <__swbuf_r+0x7a>
 8007202:	68ac      	ldr	r4, [r5, #8]
 8007204:	e7cf      	b.n	80071a6 <__swbuf_r+0x1a>
 8007206:	4b09      	ldr	r3, [pc, #36]	; (800722c <__swbuf_r+0xa0>)
 8007208:	429c      	cmp	r4, r3
 800720a:	bf08      	it	eq
 800720c:	68ec      	ldreq	r4, [r5, #12]
 800720e:	e7ca      	b.n	80071a6 <__swbuf_r+0x1a>
 8007210:	4621      	mov	r1, r4
 8007212:	4628      	mov	r0, r5
 8007214:	f000 f81a 	bl	800724c <__swsetup_r>
 8007218:	2800      	cmp	r0, #0
 800721a:	d0cb      	beq.n	80071b4 <__swbuf_r+0x28>
 800721c:	f04f 37ff 	mov.w	r7, #4294967295
 8007220:	e7ea      	b.n	80071f8 <__swbuf_r+0x6c>
 8007222:	bf00      	nop
 8007224:	08007d64 	.word	0x08007d64
 8007228:	08007d84 	.word	0x08007d84
 800722c:	08007d44 	.word	0x08007d44

08007230 <__ascii_wctomb>:
 8007230:	b149      	cbz	r1, 8007246 <__ascii_wctomb+0x16>
 8007232:	2aff      	cmp	r2, #255	; 0xff
 8007234:	bf85      	ittet	hi
 8007236:	238a      	movhi	r3, #138	; 0x8a
 8007238:	6003      	strhi	r3, [r0, #0]
 800723a:	700a      	strbls	r2, [r1, #0]
 800723c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007240:	bf98      	it	ls
 8007242:	2001      	movls	r0, #1
 8007244:	4770      	bx	lr
 8007246:	4608      	mov	r0, r1
 8007248:	4770      	bx	lr
	...

0800724c <__swsetup_r>:
 800724c:	4b32      	ldr	r3, [pc, #200]	; (8007318 <__swsetup_r+0xcc>)
 800724e:	b570      	push	{r4, r5, r6, lr}
 8007250:	681d      	ldr	r5, [r3, #0]
 8007252:	4606      	mov	r6, r0
 8007254:	460c      	mov	r4, r1
 8007256:	b125      	cbz	r5, 8007262 <__swsetup_r+0x16>
 8007258:	69ab      	ldr	r3, [r5, #24]
 800725a:	b913      	cbnz	r3, 8007262 <__swsetup_r+0x16>
 800725c:	4628      	mov	r0, r5
 800725e:	f000 f985 	bl	800756c <__sinit>
 8007262:	4b2e      	ldr	r3, [pc, #184]	; (800731c <__swsetup_r+0xd0>)
 8007264:	429c      	cmp	r4, r3
 8007266:	d10f      	bne.n	8007288 <__swsetup_r+0x3c>
 8007268:	686c      	ldr	r4, [r5, #4]
 800726a:	89a3      	ldrh	r3, [r4, #12]
 800726c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007270:	0719      	lsls	r1, r3, #28
 8007272:	d42c      	bmi.n	80072ce <__swsetup_r+0x82>
 8007274:	06dd      	lsls	r5, r3, #27
 8007276:	d411      	bmi.n	800729c <__swsetup_r+0x50>
 8007278:	2309      	movs	r3, #9
 800727a:	6033      	str	r3, [r6, #0]
 800727c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007280:	81a3      	strh	r3, [r4, #12]
 8007282:	f04f 30ff 	mov.w	r0, #4294967295
 8007286:	e03e      	b.n	8007306 <__swsetup_r+0xba>
 8007288:	4b25      	ldr	r3, [pc, #148]	; (8007320 <__swsetup_r+0xd4>)
 800728a:	429c      	cmp	r4, r3
 800728c:	d101      	bne.n	8007292 <__swsetup_r+0x46>
 800728e:	68ac      	ldr	r4, [r5, #8]
 8007290:	e7eb      	b.n	800726a <__swsetup_r+0x1e>
 8007292:	4b24      	ldr	r3, [pc, #144]	; (8007324 <__swsetup_r+0xd8>)
 8007294:	429c      	cmp	r4, r3
 8007296:	bf08      	it	eq
 8007298:	68ec      	ldreq	r4, [r5, #12]
 800729a:	e7e6      	b.n	800726a <__swsetup_r+0x1e>
 800729c:	0758      	lsls	r0, r3, #29
 800729e:	d512      	bpl.n	80072c6 <__swsetup_r+0x7a>
 80072a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072a2:	b141      	cbz	r1, 80072b6 <__swsetup_r+0x6a>
 80072a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072a8:	4299      	cmp	r1, r3
 80072aa:	d002      	beq.n	80072b2 <__swsetup_r+0x66>
 80072ac:	4630      	mov	r0, r6
 80072ae:	f7ff fb31 	bl	8006914 <_free_r>
 80072b2:	2300      	movs	r3, #0
 80072b4:	6363      	str	r3, [r4, #52]	; 0x34
 80072b6:	89a3      	ldrh	r3, [r4, #12]
 80072b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80072bc:	81a3      	strh	r3, [r4, #12]
 80072be:	2300      	movs	r3, #0
 80072c0:	6063      	str	r3, [r4, #4]
 80072c2:	6923      	ldr	r3, [r4, #16]
 80072c4:	6023      	str	r3, [r4, #0]
 80072c6:	89a3      	ldrh	r3, [r4, #12]
 80072c8:	f043 0308 	orr.w	r3, r3, #8
 80072cc:	81a3      	strh	r3, [r4, #12]
 80072ce:	6923      	ldr	r3, [r4, #16]
 80072d0:	b94b      	cbnz	r3, 80072e6 <__swsetup_r+0x9a>
 80072d2:	89a3      	ldrh	r3, [r4, #12]
 80072d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80072d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072dc:	d003      	beq.n	80072e6 <__swsetup_r+0x9a>
 80072de:	4621      	mov	r1, r4
 80072e0:	4630      	mov	r0, r6
 80072e2:	f000 fa09 	bl	80076f8 <__smakebuf_r>
 80072e6:	89a0      	ldrh	r0, [r4, #12]
 80072e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80072ec:	f010 0301 	ands.w	r3, r0, #1
 80072f0:	d00a      	beq.n	8007308 <__swsetup_r+0xbc>
 80072f2:	2300      	movs	r3, #0
 80072f4:	60a3      	str	r3, [r4, #8]
 80072f6:	6963      	ldr	r3, [r4, #20]
 80072f8:	425b      	negs	r3, r3
 80072fa:	61a3      	str	r3, [r4, #24]
 80072fc:	6923      	ldr	r3, [r4, #16]
 80072fe:	b943      	cbnz	r3, 8007312 <__swsetup_r+0xc6>
 8007300:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007304:	d1ba      	bne.n	800727c <__swsetup_r+0x30>
 8007306:	bd70      	pop	{r4, r5, r6, pc}
 8007308:	0781      	lsls	r1, r0, #30
 800730a:	bf58      	it	pl
 800730c:	6963      	ldrpl	r3, [r4, #20]
 800730e:	60a3      	str	r3, [r4, #8]
 8007310:	e7f4      	b.n	80072fc <__swsetup_r+0xb0>
 8007312:	2000      	movs	r0, #0
 8007314:	e7f7      	b.n	8007306 <__swsetup_r+0xba>
 8007316:	bf00      	nop
 8007318:	2000000c 	.word	0x2000000c
 800731c:	08007d64 	.word	0x08007d64
 8007320:	08007d84 	.word	0x08007d84
 8007324:	08007d44 	.word	0x08007d44

08007328 <abort>:
 8007328:	b508      	push	{r3, lr}
 800732a:	2006      	movs	r0, #6
 800732c:	f000 fa54 	bl	80077d8 <raise>
 8007330:	2001      	movs	r0, #1
 8007332:	f7fa f80d 	bl	8001350 <_exit>
	...

08007338 <__sflush_r>:
 8007338:	898a      	ldrh	r2, [r1, #12]
 800733a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800733e:	4605      	mov	r5, r0
 8007340:	0710      	lsls	r0, r2, #28
 8007342:	460c      	mov	r4, r1
 8007344:	d458      	bmi.n	80073f8 <__sflush_r+0xc0>
 8007346:	684b      	ldr	r3, [r1, #4]
 8007348:	2b00      	cmp	r3, #0
 800734a:	dc05      	bgt.n	8007358 <__sflush_r+0x20>
 800734c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800734e:	2b00      	cmp	r3, #0
 8007350:	dc02      	bgt.n	8007358 <__sflush_r+0x20>
 8007352:	2000      	movs	r0, #0
 8007354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007358:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800735a:	2e00      	cmp	r6, #0
 800735c:	d0f9      	beq.n	8007352 <__sflush_r+0x1a>
 800735e:	2300      	movs	r3, #0
 8007360:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007364:	682f      	ldr	r7, [r5, #0]
 8007366:	602b      	str	r3, [r5, #0]
 8007368:	d032      	beq.n	80073d0 <__sflush_r+0x98>
 800736a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	075a      	lsls	r2, r3, #29
 8007370:	d505      	bpl.n	800737e <__sflush_r+0x46>
 8007372:	6863      	ldr	r3, [r4, #4]
 8007374:	1ac0      	subs	r0, r0, r3
 8007376:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007378:	b10b      	cbz	r3, 800737e <__sflush_r+0x46>
 800737a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800737c:	1ac0      	subs	r0, r0, r3
 800737e:	2300      	movs	r3, #0
 8007380:	4602      	mov	r2, r0
 8007382:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007384:	6a21      	ldr	r1, [r4, #32]
 8007386:	4628      	mov	r0, r5
 8007388:	47b0      	blx	r6
 800738a:	1c43      	adds	r3, r0, #1
 800738c:	89a3      	ldrh	r3, [r4, #12]
 800738e:	d106      	bne.n	800739e <__sflush_r+0x66>
 8007390:	6829      	ldr	r1, [r5, #0]
 8007392:	291d      	cmp	r1, #29
 8007394:	d82c      	bhi.n	80073f0 <__sflush_r+0xb8>
 8007396:	4a2a      	ldr	r2, [pc, #168]	; (8007440 <__sflush_r+0x108>)
 8007398:	40ca      	lsrs	r2, r1
 800739a:	07d6      	lsls	r6, r2, #31
 800739c:	d528      	bpl.n	80073f0 <__sflush_r+0xb8>
 800739e:	2200      	movs	r2, #0
 80073a0:	6062      	str	r2, [r4, #4]
 80073a2:	04d9      	lsls	r1, r3, #19
 80073a4:	6922      	ldr	r2, [r4, #16]
 80073a6:	6022      	str	r2, [r4, #0]
 80073a8:	d504      	bpl.n	80073b4 <__sflush_r+0x7c>
 80073aa:	1c42      	adds	r2, r0, #1
 80073ac:	d101      	bne.n	80073b2 <__sflush_r+0x7a>
 80073ae:	682b      	ldr	r3, [r5, #0]
 80073b0:	b903      	cbnz	r3, 80073b4 <__sflush_r+0x7c>
 80073b2:	6560      	str	r0, [r4, #84]	; 0x54
 80073b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073b6:	602f      	str	r7, [r5, #0]
 80073b8:	2900      	cmp	r1, #0
 80073ba:	d0ca      	beq.n	8007352 <__sflush_r+0x1a>
 80073bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073c0:	4299      	cmp	r1, r3
 80073c2:	d002      	beq.n	80073ca <__sflush_r+0x92>
 80073c4:	4628      	mov	r0, r5
 80073c6:	f7ff faa5 	bl	8006914 <_free_r>
 80073ca:	2000      	movs	r0, #0
 80073cc:	6360      	str	r0, [r4, #52]	; 0x34
 80073ce:	e7c1      	b.n	8007354 <__sflush_r+0x1c>
 80073d0:	6a21      	ldr	r1, [r4, #32]
 80073d2:	2301      	movs	r3, #1
 80073d4:	4628      	mov	r0, r5
 80073d6:	47b0      	blx	r6
 80073d8:	1c41      	adds	r1, r0, #1
 80073da:	d1c7      	bne.n	800736c <__sflush_r+0x34>
 80073dc:	682b      	ldr	r3, [r5, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d0c4      	beq.n	800736c <__sflush_r+0x34>
 80073e2:	2b1d      	cmp	r3, #29
 80073e4:	d001      	beq.n	80073ea <__sflush_r+0xb2>
 80073e6:	2b16      	cmp	r3, #22
 80073e8:	d101      	bne.n	80073ee <__sflush_r+0xb6>
 80073ea:	602f      	str	r7, [r5, #0]
 80073ec:	e7b1      	b.n	8007352 <__sflush_r+0x1a>
 80073ee:	89a3      	ldrh	r3, [r4, #12]
 80073f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073f4:	81a3      	strh	r3, [r4, #12]
 80073f6:	e7ad      	b.n	8007354 <__sflush_r+0x1c>
 80073f8:	690f      	ldr	r7, [r1, #16]
 80073fa:	2f00      	cmp	r7, #0
 80073fc:	d0a9      	beq.n	8007352 <__sflush_r+0x1a>
 80073fe:	0793      	lsls	r3, r2, #30
 8007400:	680e      	ldr	r6, [r1, #0]
 8007402:	bf08      	it	eq
 8007404:	694b      	ldreq	r3, [r1, #20]
 8007406:	600f      	str	r7, [r1, #0]
 8007408:	bf18      	it	ne
 800740a:	2300      	movne	r3, #0
 800740c:	eba6 0807 	sub.w	r8, r6, r7
 8007410:	608b      	str	r3, [r1, #8]
 8007412:	f1b8 0f00 	cmp.w	r8, #0
 8007416:	dd9c      	ble.n	8007352 <__sflush_r+0x1a>
 8007418:	6a21      	ldr	r1, [r4, #32]
 800741a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800741c:	4643      	mov	r3, r8
 800741e:	463a      	mov	r2, r7
 8007420:	4628      	mov	r0, r5
 8007422:	47b0      	blx	r6
 8007424:	2800      	cmp	r0, #0
 8007426:	dc06      	bgt.n	8007436 <__sflush_r+0xfe>
 8007428:	89a3      	ldrh	r3, [r4, #12]
 800742a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800742e:	81a3      	strh	r3, [r4, #12]
 8007430:	f04f 30ff 	mov.w	r0, #4294967295
 8007434:	e78e      	b.n	8007354 <__sflush_r+0x1c>
 8007436:	4407      	add	r7, r0
 8007438:	eba8 0800 	sub.w	r8, r8, r0
 800743c:	e7e9      	b.n	8007412 <__sflush_r+0xda>
 800743e:	bf00      	nop
 8007440:	20400001 	.word	0x20400001

08007444 <_fflush_r>:
 8007444:	b538      	push	{r3, r4, r5, lr}
 8007446:	690b      	ldr	r3, [r1, #16]
 8007448:	4605      	mov	r5, r0
 800744a:	460c      	mov	r4, r1
 800744c:	b913      	cbnz	r3, 8007454 <_fflush_r+0x10>
 800744e:	2500      	movs	r5, #0
 8007450:	4628      	mov	r0, r5
 8007452:	bd38      	pop	{r3, r4, r5, pc}
 8007454:	b118      	cbz	r0, 800745e <_fflush_r+0x1a>
 8007456:	6983      	ldr	r3, [r0, #24]
 8007458:	b90b      	cbnz	r3, 800745e <_fflush_r+0x1a>
 800745a:	f000 f887 	bl	800756c <__sinit>
 800745e:	4b14      	ldr	r3, [pc, #80]	; (80074b0 <_fflush_r+0x6c>)
 8007460:	429c      	cmp	r4, r3
 8007462:	d11b      	bne.n	800749c <_fflush_r+0x58>
 8007464:	686c      	ldr	r4, [r5, #4]
 8007466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d0ef      	beq.n	800744e <_fflush_r+0xa>
 800746e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007470:	07d0      	lsls	r0, r2, #31
 8007472:	d404      	bmi.n	800747e <_fflush_r+0x3a>
 8007474:	0599      	lsls	r1, r3, #22
 8007476:	d402      	bmi.n	800747e <_fflush_r+0x3a>
 8007478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800747a:	f000 f915 	bl	80076a8 <__retarget_lock_acquire_recursive>
 800747e:	4628      	mov	r0, r5
 8007480:	4621      	mov	r1, r4
 8007482:	f7ff ff59 	bl	8007338 <__sflush_r>
 8007486:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007488:	07da      	lsls	r2, r3, #31
 800748a:	4605      	mov	r5, r0
 800748c:	d4e0      	bmi.n	8007450 <_fflush_r+0xc>
 800748e:	89a3      	ldrh	r3, [r4, #12]
 8007490:	059b      	lsls	r3, r3, #22
 8007492:	d4dd      	bmi.n	8007450 <_fflush_r+0xc>
 8007494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007496:	f000 f908 	bl	80076aa <__retarget_lock_release_recursive>
 800749a:	e7d9      	b.n	8007450 <_fflush_r+0xc>
 800749c:	4b05      	ldr	r3, [pc, #20]	; (80074b4 <_fflush_r+0x70>)
 800749e:	429c      	cmp	r4, r3
 80074a0:	d101      	bne.n	80074a6 <_fflush_r+0x62>
 80074a2:	68ac      	ldr	r4, [r5, #8]
 80074a4:	e7df      	b.n	8007466 <_fflush_r+0x22>
 80074a6:	4b04      	ldr	r3, [pc, #16]	; (80074b8 <_fflush_r+0x74>)
 80074a8:	429c      	cmp	r4, r3
 80074aa:	bf08      	it	eq
 80074ac:	68ec      	ldreq	r4, [r5, #12]
 80074ae:	e7da      	b.n	8007466 <_fflush_r+0x22>
 80074b0:	08007d64 	.word	0x08007d64
 80074b4:	08007d84 	.word	0x08007d84
 80074b8:	08007d44 	.word	0x08007d44

080074bc <std>:
 80074bc:	2300      	movs	r3, #0
 80074be:	b510      	push	{r4, lr}
 80074c0:	4604      	mov	r4, r0
 80074c2:	e9c0 3300 	strd	r3, r3, [r0]
 80074c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074ca:	6083      	str	r3, [r0, #8]
 80074cc:	8181      	strh	r1, [r0, #12]
 80074ce:	6643      	str	r3, [r0, #100]	; 0x64
 80074d0:	81c2      	strh	r2, [r0, #14]
 80074d2:	6183      	str	r3, [r0, #24]
 80074d4:	4619      	mov	r1, r3
 80074d6:	2208      	movs	r2, #8
 80074d8:	305c      	adds	r0, #92	; 0x5c
 80074da:	f7fd fb5b 	bl	8004b94 <memset>
 80074de:	4b05      	ldr	r3, [pc, #20]	; (80074f4 <std+0x38>)
 80074e0:	6263      	str	r3, [r4, #36]	; 0x24
 80074e2:	4b05      	ldr	r3, [pc, #20]	; (80074f8 <std+0x3c>)
 80074e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80074e6:	4b05      	ldr	r3, [pc, #20]	; (80074fc <std+0x40>)
 80074e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80074ea:	4b05      	ldr	r3, [pc, #20]	; (8007500 <std+0x44>)
 80074ec:	6224      	str	r4, [r4, #32]
 80074ee:	6323      	str	r3, [r4, #48]	; 0x30
 80074f0:	bd10      	pop	{r4, pc}
 80074f2:	bf00      	nop
 80074f4:	08007811 	.word	0x08007811
 80074f8:	08007833 	.word	0x08007833
 80074fc:	0800786b 	.word	0x0800786b
 8007500:	0800788f 	.word	0x0800788f

08007504 <_cleanup_r>:
 8007504:	4901      	ldr	r1, [pc, #4]	; (800750c <_cleanup_r+0x8>)
 8007506:	f000 b8af 	b.w	8007668 <_fwalk_reent>
 800750a:	bf00      	nop
 800750c:	08007445 	.word	0x08007445

08007510 <__sfmoreglue>:
 8007510:	b570      	push	{r4, r5, r6, lr}
 8007512:	2268      	movs	r2, #104	; 0x68
 8007514:	1e4d      	subs	r5, r1, #1
 8007516:	4355      	muls	r5, r2
 8007518:	460e      	mov	r6, r1
 800751a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800751e:	f7ff fa65 	bl	80069ec <_malloc_r>
 8007522:	4604      	mov	r4, r0
 8007524:	b140      	cbz	r0, 8007538 <__sfmoreglue+0x28>
 8007526:	2100      	movs	r1, #0
 8007528:	e9c0 1600 	strd	r1, r6, [r0]
 800752c:	300c      	adds	r0, #12
 800752e:	60a0      	str	r0, [r4, #8]
 8007530:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007534:	f7fd fb2e 	bl	8004b94 <memset>
 8007538:	4620      	mov	r0, r4
 800753a:	bd70      	pop	{r4, r5, r6, pc}

0800753c <__sfp_lock_acquire>:
 800753c:	4801      	ldr	r0, [pc, #4]	; (8007544 <__sfp_lock_acquire+0x8>)
 800753e:	f000 b8b3 	b.w	80076a8 <__retarget_lock_acquire_recursive>
 8007542:	bf00      	nop
 8007544:	2000031d 	.word	0x2000031d

08007548 <__sfp_lock_release>:
 8007548:	4801      	ldr	r0, [pc, #4]	; (8007550 <__sfp_lock_release+0x8>)
 800754a:	f000 b8ae 	b.w	80076aa <__retarget_lock_release_recursive>
 800754e:	bf00      	nop
 8007550:	2000031d 	.word	0x2000031d

08007554 <__sinit_lock_acquire>:
 8007554:	4801      	ldr	r0, [pc, #4]	; (800755c <__sinit_lock_acquire+0x8>)
 8007556:	f000 b8a7 	b.w	80076a8 <__retarget_lock_acquire_recursive>
 800755a:	bf00      	nop
 800755c:	2000031e 	.word	0x2000031e

08007560 <__sinit_lock_release>:
 8007560:	4801      	ldr	r0, [pc, #4]	; (8007568 <__sinit_lock_release+0x8>)
 8007562:	f000 b8a2 	b.w	80076aa <__retarget_lock_release_recursive>
 8007566:	bf00      	nop
 8007568:	2000031e 	.word	0x2000031e

0800756c <__sinit>:
 800756c:	b510      	push	{r4, lr}
 800756e:	4604      	mov	r4, r0
 8007570:	f7ff fff0 	bl	8007554 <__sinit_lock_acquire>
 8007574:	69a3      	ldr	r3, [r4, #24]
 8007576:	b11b      	cbz	r3, 8007580 <__sinit+0x14>
 8007578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800757c:	f7ff bff0 	b.w	8007560 <__sinit_lock_release>
 8007580:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007584:	6523      	str	r3, [r4, #80]	; 0x50
 8007586:	4b13      	ldr	r3, [pc, #76]	; (80075d4 <__sinit+0x68>)
 8007588:	4a13      	ldr	r2, [pc, #76]	; (80075d8 <__sinit+0x6c>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	62a2      	str	r2, [r4, #40]	; 0x28
 800758e:	42a3      	cmp	r3, r4
 8007590:	bf04      	itt	eq
 8007592:	2301      	moveq	r3, #1
 8007594:	61a3      	streq	r3, [r4, #24]
 8007596:	4620      	mov	r0, r4
 8007598:	f000 f820 	bl	80075dc <__sfp>
 800759c:	6060      	str	r0, [r4, #4]
 800759e:	4620      	mov	r0, r4
 80075a0:	f000 f81c 	bl	80075dc <__sfp>
 80075a4:	60a0      	str	r0, [r4, #8]
 80075a6:	4620      	mov	r0, r4
 80075a8:	f000 f818 	bl	80075dc <__sfp>
 80075ac:	2200      	movs	r2, #0
 80075ae:	60e0      	str	r0, [r4, #12]
 80075b0:	2104      	movs	r1, #4
 80075b2:	6860      	ldr	r0, [r4, #4]
 80075b4:	f7ff ff82 	bl	80074bc <std>
 80075b8:	68a0      	ldr	r0, [r4, #8]
 80075ba:	2201      	movs	r2, #1
 80075bc:	2109      	movs	r1, #9
 80075be:	f7ff ff7d 	bl	80074bc <std>
 80075c2:	68e0      	ldr	r0, [r4, #12]
 80075c4:	2202      	movs	r2, #2
 80075c6:	2112      	movs	r1, #18
 80075c8:	f7ff ff78 	bl	80074bc <std>
 80075cc:	2301      	movs	r3, #1
 80075ce:	61a3      	str	r3, [r4, #24]
 80075d0:	e7d2      	b.n	8007578 <__sinit+0xc>
 80075d2:	bf00      	nop
 80075d4:	080079c8 	.word	0x080079c8
 80075d8:	08007505 	.word	0x08007505

080075dc <__sfp>:
 80075dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075de:	4607      	mov	r7, r0
 80075e0:	f7ff ffac 	bl	800753c <__sfp_lock_acquire>
 80075e4:	4b1e      	ldr	r3, [pc, #120]	; (8007660 <__sfp+0x84>)
 80075e6:	681e      	ldr	r6, [r3, #0]
 80075e8:	69b3      	ldr	r3, [r6, #24]
 80075ea:	b913      	cbnz	r3, 80075f2 <__sfp+0x16>
 80075ec:	4630      	mov	r0, r6
 80075ee:	f7ff ffbd 	bl	800756c <__sinit>
 80075f2:	3648      	adds	r6, #72	; 0x48
 80075f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80075f8:	3b01      	subs	r3, #1
 80075fa:	d503      	bpl.n	8007604 <__sfp+0x28>
 80075fc:	6833      	ldr	r3, [r6, #0]
 80075fe:	b30b      	cbz	r3, 8007644 <__sfp+0x68>
 8007600:	6836      	ldr	r6, [r6, #0]
 8007602:	e7f7      	b.n	80075f4 <__sfp+0x18>
 8007604:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007608:	b9d5      	cbnz	r5, 8007640 <__sfp+0x64>
 800760a:	4b16      	ldr	r3, [pc, #88]	; (8007664 <__sfp+0x88>)
 800760c:	60e3      	str	r3, [r4, #12]
 800760e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007612:	6665      	str	r5, [r4, #100]	; 0x64
 8007614:	f000 f847 	bl	80076a6 <__retarget_lock_init_recursive>
 8007618:	f7ff ff96 	bl	8007548 <__sfp_lock_release>
 800761c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007620:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007624:	6025      	str	r5, [r4, #0]
 8007626:	61a5      	str	r5, [r4, #24]
 8007628:	2208      	movs	r2, #8
 800762a:	4629      	mov	r1, r5
 800762c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007630:	f7fd fab0 	bl	8004b94 <memset>
 8007634:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007638:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800763c:	4620      	mov	r0, r4
 800763e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007640:	3468      	adds	r4, #104	; 0x68
 8007642:	e7d9      	b.n	80075f8 <__sfp+0x1c>
 8007644:	2104      	movs	r1, #4
 8007646:	4638      	mov	r0, r7
 8007648:	f7ff ff62 	bl	8007510 <__sfmoreglue>
 800764c:	4604      	mov	r4, r0
 800764e:	6030      	str	r0, [r6, #0]
 8007650:	2800      	cmp	r0, #0
 8007652:	d1d5      	bne.n	8007600 <__sfp+0x24>
 8007654:	f7ff ff78 	bl	8007548 <__sfp_lock_release>
 8007658:	230c      	movs	r3, #12
 800765a:	603b      	str	r3, [r7, #0]
 800765c:	e7ee      	b.n	800763c <__sfp+0x60>
 800765e:	bf00      	nop
 8007660:	080079c8 	.word	0x080079c8
 8007664:	ffff0001 	.word	0xffff0001

08007668 <_fwalk_reent>:
 8007668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800766c:	4606      	mov	r6, r0
 800766e:	4688      	mov	r8, r1
 8007670:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007674:	2700      	movs	r7, #0
 8007676:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800767a:	f1b9 0901 	subs.w	r9, r9, #1
 800767e:	d505      	bpl.n	800768c <_fwalk_reent+0x24>
 8007680:	6824      	ldr	r4, [r4, #0]
 8007682:	2c00      	cmp	r4, #0
 8007684:	d1f7      	bne.n	8007676 <_fwalk_reent+0xe>
 8007686:	4638      	mov	r0, r7
 8007688:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800768c:	89ab      	ldrh	r3, [r5, #12]
 800768e:	2b01      	cmp	r3, #1
 8007690:	d907      	bls.n	80076a2 <_fwalk_reent+0x3a>
 8007692:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007696:	3301      	adds	r3, #1
 8007698:	d003      	beq.n	80076a2 <_fwalk_reent+0x3a>
 800769a:	4629      	mov	r1, r5
 800769c:	4630      	mov	r0, r6
 800769e:	47c0      	blx	r8
 80076a0:	4307      	orrs	r7, r0
 80076a2:	3568      	adds	r5, #104	; 0x68
 80076a4:	e7e9      	b.n	800767a <_fwalk_reent+0x12>

080076a6 <__retarget_lock_init_recursive>:
 80076a6:	4770      	bx	lr

080076a8 <__retarget_lock_acquire_recursive>:
 80076a8:	4770      	bx	lr

080076aa <__retarget_lock_release_recursive>:
 80076aa:	4770      	bx	lr

080076ac <__swhatbuf_r>:
 80076ac:	b570      	push	{r4, r5, r6, lr}
 80076ae:	460e      	mov	r6, r1
 80076b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076b4:	2900      	cmp	r1, #0
 80076b6:	b096      	sub	sp, #88	; 0x58
 80076b8:	4614      	mov	r4, r2
 80076ba:	461d      	mov	r5, r3
 80076bc:	da08      	bge.n	80076d0 <__swhatbuf_r+0x24>
 80076be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80076c2:	2200      	movs	r2, #0
 80076c4:	602a      	str	r2, [r5, #0]
 80076c6:	061a      	lsls	r2, r3, #24
 80076c8:	d410      	bmi.n	80076ec <__swhatbuf_r+0x40>
 80076ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076ce:	e00e      	b.n	80076ee <__swhatbuf_r+0x42>
 80076d0:	466a      	mov	r2, sp
 80076d2:	f000 f903 	bl	80078dc <_fstat_r>
 80076d6:	2800      	cmp	r0, #0
 80076d8:	dbf1      	blt.n	80076be <__swhatbuf_r+0x12>
 80076da:	9a01      	ldr	r2, [sp, #4]
 80076dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80076e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80076e4:	425a      	negs	r2, r3
 80076e6:	415a      	adcs	r2, r3
 80076e8:	602a      	str	r2, [r5, #0]
 80076ea:	e7ee      	b.n	80076ca <__swhatbuf_r+0x1e>
 80076ec:	2340      	movs	r3, #64	; 0x40
 80076ee:	2000      	movs	r0, #0
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	b016      	add	sp, #88	; 0x58
 80076f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080076f8 <__smakebuf_r>:
 80076f8:	898b      	ldrh	r3, [r1, #12]
 80076fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80076fc:	079d      	lsls	r5, r3, #30
 80076fe:	4606      	mov	r6, r0
 8007700:	460c      	mov	r4, r1
 8007702:	d507      	bpl.n	8007714 <__smakebuf_r+0x1c>
 8007704:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007708:	6023      	str	r3, [r4, #0]
 800770a:	6123      	str	r3, [r4, #16]
 800770c:	2301      	movs	r3, #1
 800770e:	6163      	str	r3, [r4, #20]
 8007710:	b002      	add	sp, #8
 8007712:	bd70      	pop	{r4, r5, r6, pc}
 8007714:	ab01      	add	r3, sp, #4
 8007716:	466a      	mov	r2, sp
 8007718:	f7ff ffc8 	bl	80076ac <__swhatbuf_r>
 800771c:	9900      	ldr	r1, [sp, #0]
 800771e:	4605      	mov	r5, r0
 8007720:	4630      	mov	r0, r6
 8007722:	f7ff f963 	bl	80069ec <_malloc_r>
 8007726:	b948      	cbnz	r0, 800773c <__smakebuf_r+0x44>
 8007728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800772c:	059a      	lsls	r2, r3, #22
 800772e:	d4ef      	bmi.n	8007710 <__smakebuf_r+0x18>
 8007730:	f023 0303 	bic.w	r3, r3, #3
 8007734:	f043 0302 	orr.w	r3, r3, #2
 8007738:	81a3      	strh	r3, [r4, #12]
 800773a:	e7e3      	b.n	8007704 <__smakebuf_r+0xc>
 800773c:	4b0d      	ldr	r3, [pc, #52]	; (8007774 <__smakebuf_r+0x7c>)
 800773e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007740:	89a3      	ldrh	r3, [r4, #12]
 8007742:	6020      	str	r0, [r4, #0]
 8007744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007748:	81a3      	strh	r3, [r4, #12]
 800774a:	9b00      	ldr	r3, [sp, #0]
 800774c:	6163      	str	r3, [r4, #20]
 800774e:	9b01      	ldr	r3, [sp, #4]
 8007750:	6120      	str	r0, [r4, #16]
 8007752:	b15b      	cbz	r3, 800776c <__smakebuf_r+0x74>
 8007754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007758:	4630      	mov	r0, r6
 800775a:	f000 f8d1 	bl	8007900 <_isatty_r>
 800775e:	b128      	cbz	r0, 800776c <__smakebuf_r+0x74>
 8007760:	89a3      	ldrh	r3, [r4, #12]
 8007762:	f023 0303 	bic.w	r3, r3, #3
 8007766:	f043 0301 	orr.w	r3, r3, #1
 800776a:	81a3      	strh	r3, [r4, #12]
 800776c:	89a0      	ldrh	r0, [r4, #12]
 800776e:	4305      	orrs	r5, r0
 8007770:	81a5      	strh	r5, [r4, #12]
 8007772:	e7cd      	b.n	8007710 <__smakebuf_r+0x18>
 8007774:	08007505 	.word	0x08007505

08007778 <_malloc_usable_size_r>:
 8007778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800777c:	1f18      	subs	r0, r3, #4
 800777e:	2b00      	cmp	r3, #0
 8007780:	bfbc      	itt	lt
 8007782:	580b      	ldrlt	r3, [r1, r0]
 8007784:	18c0      	addlt	r0, r0, r3
 8007786:	4770      	bx	lr

08007788 <_raise_r>:
 8007788:	291f      	cmp	r1, #31
 800778a:	b538      	push	{r3, r4, r5, lr}
 800778c:	4604      	mov	r4, r0
 800778e:	460d      	mov	r5, r1
 8007790:	d904      	bls.n	800779c <_raise_r+0x14>
 8007792:	2316      	movs	r3, #22
 8007794:	6003      	str	r3, [r0, #0]
 8007796:	f04f 30ff 	mov.w	r0, #4294967295
 800779a:	bd38      	pop	{r3, r4, r5, pc}
 800779c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800779e:	b112      	cbz	r2, 80077a6 <_raise_r+0x1e>
 80077a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80077a4:	b94b      	cbnz	r3, 80077ba <_raise_r+0x32>
 80077a6:	4620      	mov	r0, r4
 80077a8:	f000 f830 	bl	800780c <_getpid_r>
 80077ac:	462a      	mov	r2, r5
 80077ae:	4601      	mov	r1, r0
 80077b0:	4620      	mov	r0, r4
 80077b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077b6:	f000 b817 	b.w	80077e8 <_kill_r>
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	d00a      	beq.n	80077d4 <_raise_r+0x4c>
 80077be:	1c59      	adds	r1, r3, #1
 80077c0:	d103      	bne.n	80077ca <_raise_r+0x42>
 80077c2:	2316      	movs	r3, #22
 80077c4:	6003      	str	r3, [r0, #0]
 80077c6:	2001      	movs	r0, #1
 80077c8:	e7e7      	b.n	800779a <_raise_r+0x12>
 80077ca:	2400      	movs	r4, #0
 80077cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80077d0:	4628      	mov	r0, r5
 80077d2:	4798      	blx	r3
 80077d4:	2000      	movs	r0, #0
 80077d6:	e7e0      	b.n	800779a <_raise_r+0x12>

080077d8 <raise>:
 80077d8:	4b02      	ldr	r3, [pc, #8]	; (80077e4 <raise+0xc>)
 80077da:	4601      	mov	r1, r0
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	f7ff bfd3 	b.w	8007788 <_raise_r>
 80077e2:	bf00      	nop
 80077e4:	2000000c 	.word	0x2000000c

080077e8 <_kill_r>:
 80077e8:	b538      	push	{r3, r4, r5, lr}
 80077ea:	4d07      	ldr	r5, [pc, #28]	; (8007808 <_kill_r+0x20>)
 80077ec:	2300      	movs	r3, #0
 80077ee:	4604      	mov	r4, r0
 80077f0:	4608      	mov	r0, r1
 80077f2:	4611      	mov	r1, r2
 80077f4:	602b      	str	r3, [r5, #0]
 80077f6:	f7f9 fd9b 	bl	8001330 <_kill>
 80077fa:	1c43      	adds	r3, r0, #1
 80077fc:	d102      	bne.n	8007804 <_kill_r+0x1c>
 80077fe:	682b      	ldr	r3, [r5, #0]
 8007800:	b103      	cbz	r3, 8007804 <_kill_r+0x1c>
 8007802:	6023      	str	r3, [r4, #0]
 8007804:	bd38      	pop	{r3, r4, r5, pc}
 8007806:	bf00      	nop
 8007808:	20000318 	.word	0x20000318

0800780c <_getpid_r>:
 800780c:	f7f9 bd88 	b.w	8001320 <_getpid>

08007810 <__sread>:
 8007810:	b510      	push	{r4, lr}
 8007812:	460c      	mov	r4, r1
 8007814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007818:	f000 f894 	bl	8007944 <_read_r>
 800781c:	2800      	cmp	r0, #0
 800781e:	bfab      	itete	ge
 8007820:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007822:	89a3      	ldrhlt	r3, [r4, #12]
 8007824:	181b      	addge	r3, r3, r0
 8007826:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800782a:	bfac      	ite	ge
 800782c:	6563      	strge	r3, [r4, #84]	; 0x54
 800782e:	81a3      	strhlt	r3, [r4, #12]
 8007830:	bd10      	pop	{r4, pc}

08007832 <__swrite>:
 8007832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007836:	461f      	mov	r7, r3
 8007838:	898b      	ldrh	r3, [r1, #12]
 800783a:	05db      	lsls	r3, r3, #23
 800783c:	4605      	mov	r5, r0
 800783e:	460c      	mov	r4, r1
 8007840:	4616      	mov	r6, r2
 8007842:	d505      	bpl.n	8007850 <__swrite+0x1e>
 8007844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007848:	2302      	movs	r3, #2
 800784a:	2200      	movs	r2, #0
 800784c:	f000 f868 	bl	8007920 <_lseek_r>
 8007850:	89a3      	ldrh	r3, [r4, #12]
 8007852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800785a:	81a3      	strh	r3, [r4, #12]
 800785c:	4632      	mov	r2, r6
 800785e:	463b      	mov	r3, r7
 8007860:	4628      	mov	r0, r5
 8007862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007866:	f000 b817 	b.w	8007898 <_write_r>

0800786a <__sseek>:
 800786a:	b510      	push	{r4, lr}
 800786c:	460c      	mov	r4, r1
 800786e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007872:	f000 f855 	bl	8007920 <_lseek_r>
 8007876:	1c43      	adds	r3, r0, #1
 8007878:	89a3      	ldrh	r3, [r4, #12]
 800787a:	bf15      	itete	ne
 800787c:	6560      	strne	r0, [r4, #84]	; 0x54
 800787e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007882:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007886:	81a3      	strheq	r3, [r4, #12]
 8007888:	bf18      	it	ne
 800788a:	81a3      	strhne	r3, [r4, #12]
 800788c:	bd10      	pop	{r4, pc}

0800788e <__sclose>:
 800788e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007892:	f000 b813 	b.w	80078bc <_close_r>
	...

08007898 <_write_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4d07      	ldr	r5, [pc, #28]	; (80078b8 <_write_r+0x20>)
 800789c:	4604      	mov	r4, r0
 800789e:	4608      	mov	r0, r1
 80078a0:	4611      	mov	r1, r2
 80078a2:	2200      	movs	r2, #0
 80078a4:	602a      	str	r2, [r5, #0]
 80078a6:	461a      	mov	r2, r3
 80078a8:	f7f9 fd79 	bl	800139e <_write>
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	d102      	bne.n	80078b6 <_write_r+0x1e>
 80078b0:	682b      	ldr	r3, [r5, #0]
 80078b2:	b103      	cbz	r3, 80078b6 <_write_r+0x1e>
 80078b4:	6023      	str	r3, [r4, #0]
 80078b6:	bd38      	pop	{r3, r4, r5, pc}
 80078b8:	20000318 	.word	0x20000318

080078bc <_close_r>:
 80078bc:	b538      	push	{r3, r4, r5, lr}
 80078be:	4d06      	ldr	r5, [pc, #24]	; (80078d8 <_close_r+0x1c>)
 80078c0:	2300      	movs	r3, #0
 80078c2:	4604      	mov	r4, r0
 80078c4:	4608      	mov	r0, r1
 80078c6:	602b      	str	r3, [r5, #0]
 80078c8:	f7f9 fd85 	bl	80013d6 <_close>
 80078cc:	1c43      	adds	r3, r0, #1
 80078ce:	d102      	bne.n	80078d6 <_close_r+0x1a>
 80078d0:	682b      	ldr	r3, [r5, #0]
 80078d2:	b103      	cbz	r3, 80078d6 <_close_r+0x1a>
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	bd38      	pop	{r3, r4, r5, pc}
 80078d8:	20000318 	.word	0x20000318

080078dc <_fstat_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	4d07      	ldr	r5, [pc, #28]	; (80078fc <_fstat_r+0x20>)
 80078e0:	2300      	movs	r3, #0
 80078e2:	4604      	mov	r4, r0
 80078e4:	4608      	mov	r0, r1
 80078e6:	4611      	mov	r1, r2
 80078e8:	602b      	str	r3, [r5, #0]
 80078ea:	f7f9 fd80 	bl	80013ee <_fstat>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	d102      	bne.n	80078f8 <_fstat_r+0x1c>
 80078f2:	682b      	ldr	r3, [r5, #0]
 80078f4:	b103      	cbz	r3, 80078f8 <_fstat_r+0x1c>
 80078f6:	6023      	str	r3, [r4, #0]
 80078f8:	bd38      	pop	{r3, r4, r5, pc}
 80078fa:	bf00      	nop
 80078fc:	20000318 	.word	0x20000318

08007900 <_isatty_r>:
 8007900:	b538      	push	{r3, r4, r5, lr}
 8007902:	4d06      	ldr	r5, [pc, #24]	; (800791c <_isatty_r+0x1c>)
 8007904:	2300      	movs	r3, #0
 8007906:	4604      	mov	r4, r0
 8007908:	4608      	mov	r0, r1
 800790a:	602b      	str	r3, [r5, #0]
 800790c:	f7f9 fd7f 	bl	800140e <_isatty>
 8007910:	1c43      	adds	r3, r0, #1
 8007912:	d102      	bne.n	800791a <_isatty_r+0x1a>
 8007914:	682b      	ldr	r3, [r5, #0]
 8007916:	b103      	cbz	r3, 800791a <_isatty_r+0x1a>
 8007918:	6023      	str	r3, [r4, #0]
 800791a:	bd38      	pop	{r3, r4, r5, pc}
 800791c:	20000318 	.word	0x20000318

08007920 <_lseek_r>:
 8007920:	b538      	push	{r3, r4, r5, lr}
 8007922:	4d07      	ldr	r5, [pc, #28]	; (8007940 <_lseek_r+0x20>)
 8007924:	4604      	mov	r4, r0
 8007926:	4608      	mov	r0, r1
 8007928:	4611      	mov	r1, r2
 800792a:	2200      	movs	r2, #0
 800792c:	602a      	str	r2, [r5, #0]
 800792e:	461a      	mov	r2, r3
 8007930:	f7f9 fd78 	bl	8001424 <_lseek>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d102      	bne.n	800793e <_lseek_r+0x1e>
 8007938:	682b      	ldr	r3, [r5, #0]
 800793a:	b103      	cbz	r3, 800793e <_lseek_r+0x1e>
 800793c:	6023      	str	r3, [r4, #0]
 800793e:	bd38      	pop	{r3, r4, r5, pc}
 8007940:	20000318 	.word	0x20000318

08007944 <_read_r>:
 8007944:	b538      	push	{r3, r4, r5, lr}
 8007946:	4d07      	ldr	r5, [pc, #28]	; (8007964 <_read_r+0x20>)
 8007948:	4604      	mov	r4, r0
 800794a:	4608      	mov	r0, r1
 800794c:	4611      	mov	r1, r2
 800794e:	2200      	movs	r2, #0
 8007950:	602a      	str	r2, [r5, #0]
 8007952:	461a      	mov	r2, r3
 8007954:	f7f9 fd06 	bl	8001364 <_read>
 8007958:	1c43      	adds	r3, r0, #1
 800795a:	d102      	bne.n	8007962 <_read_r+0x1e>
 800795c:	682b      	ldr	r3, [r5, #0]
 800795e:	b103      	cbz	r3, 8007962 <_read_r+0x1e>
 8007960:	6023      	str	r3, [r4, #0]
 8007962:	bd38      	pop	{r3, r4, r5, pc}
 8007964:	20000318 	.word	0x20000318

08007968 <_init>:
 8007968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796a:	bf00      	nop
 800796c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800796e:	bc08      	pop	{r3}
 8007970:	469e      	mov	lr, r3
 8007972:	4770      	bx	lr

08007974 <_fini>:
 8007974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007976:	bf00      	nop
 8007978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800797a:	bc08      	pop	{r3}
 800797c:	469e      	mov	lr, r3
 800797e:	4770      	bx	lr
