<?xml version="1.0" encoding="utf-8"?>
<!--
  CPU VDD Sleep Low Power Resource/Mode definitions

  Copyright (c) 2012-2014 Qualcomm Technologies, Inc. (QTI).
  All Rights Reserved.
  Qualcomm Technologies Confidential and Proprietary
-->

<!--
Format of Enter/Exit/Backoff latency fields:
"<Fixed>,<Scaled>"
Fixed - Unscaled value that is always added to each frequency table entry
Scaled - Value that will be scaled at 1:1 ratio according to frequency table entries
         and the initial base profile frequency given via ProfileFreq

Bitwise attribute values (see sleep_mode_attribute enum for full description):
  0x01 - No reference count
  0x02 - No function lock
  0x04 - Force LPRM to contribute to QR event; All synth modes containing the component will be updated
  0x08 - No automatic latency tracking
  0x10 - LPRM is cacheable
-->

<!--
  Temporararily adding PC with L2 retention and disabling PC with L2 non retention until 
  we get an API for TCM size to dynamically create memory mask for while performing 
  L2 non retention.
-->

<LPRDefinition> 
  <LPR Name="cpu_vdd" CoreMask="0xFFFFFFFF" InitFn="cpuVddLPR_initialize" ProfileFreq="245760">
   <Mode
      Name="pc_l2_noret"
      Dependency="l2.l2_noret"
      Order="LAST"
      PowerSavings="0,1700"
      EnterLat="3550"
      ExitLat="4136"
      EnterFn="cpuVddLPR_pcNonRetentionEnter"
      ExitFn="cpuVddLPR_pcExit"
      Backoff="4136"
      Attributes="8"
      >
   </Mode>
   <Mode
     Name="apcr_pll_off"
     Dependency="l2.l2_ret + rpm"
     Order="LAST"
     PowerSavings="0,1699"
     EnterLat="675"
     ExitLat="1832"
     EnterFn="cpuVddLPR_APCR_PLL_LPM_Enter"
     ExitFn="cpuVddLPR_APCR_PLL_LPM_Exit"
     Backoff="1832"
     Attributes="8"
     >
   </Mode>
   <Mode
     Name="apcr_pll_on"
     Dependency="l2.l2_ret + !rpm"
     Order="LAST"
     PowerSavings="0,1698"
     EnterLat="384"
     ExitLat="776"
     EnterFn="cpuVddLPR_APCR_Enter"
     ExitFn="cpuVddLPR_APCR_Exit"
     Backoff="776"
     Attributes="16"
     >
   </Mode>
   <Mode
     Name="clk_gate"
     Dependency="!rpm"
     Order="LAST"
     PowerSavings="0, 10"
     EnterLat="0"
     ExitLat="0"
     EnterFn="cpuVddLPR_clkGateEnter"
     ExitFn="cpuVddLPR_clkGateExit"
     Attributes="16"
     >
   </Mode>
  </LPR>
</LPRDefinition>
