// Seed: 3424659002
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_8 = 0;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output logic id_2,
    output tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input uwire id_7,
    input wire module_1,
    input supply1 id_9
    , id_12,
    input uwire id_10
);
  integer id_13, id_14;
  always @(1 - -1 or posedge -1) id_2 = id_6;
  supply0 id_15 = id_7;
  assign id_15 = 1 + -1'b0;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_13
  );
endmodule
