
manipulator_blad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006aec  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08006c74  08006c74  00016c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d08  08006d08  00020040  2**0
                  CONTENTS
  4 .ARM          00000008  08006d08  08006d08  00016d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d10  08006d10  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d10  08006d10  00016d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d14  08006d14  00016d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08006d18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  20000040  08006d58  00020040  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08006d58  0002047c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019d75  00000000  00000000  000200b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f8c  00000000  00000000  00039e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001680  00000000  00000000  0003ddb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001155  00000000  00000000  0003f438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a9ee  00000000  00000000  0004058d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001de9a  00000000  00000000  0006af7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fb0c1  00000000  00000000  00088e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b54  00000000  00000000  00183ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00189a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000040 	.word	0x20000040
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006c5c 	.word	0x08006c5c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000044 	.word	0x20000044
 80001c4:	08006c5c 	.word	0x08006c5c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004ca:	4b10      	ldr	r3, [pc, #64]	; (800050c <MX_DMA_Init+0x48>)
 80004cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80004ce:	4a0f      	ldr	r2, [pc, #60]	; (800050c <MX_DMA_Init+0x48>)
 80004d0:	f043 0301 	orr.w	r3, r3, #1
 80004d4:	6493      	str	r3, [r2, #72]	; 0x48
 80004d6:	4b0d      	ldr	r3, [pc, #52]	; (800050c <MX_DMA_Init+0x48>)
 80004d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80004da:	f003 0301 	and.w	r3, r3, #1
 80004de:	607b      	str	r3, [r7, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80004e2:	2200      	movs	r2, #0
 80004e4:	2100      	movs	r1, #0
 80004e6:	2010      	movs	r0, #16
 80004e8:	f002 fb59 	bl	8002b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80004ec:	2010      	movs	r0, #16
 80004ee:	f002 fb72 	bl	8002bd6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2100      	movs	r1, #0
 80004f6:	2011      	movs	r0, #17
 80004f8:	f002 fb51 	bl	8002b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80004fc:	2011      	movs	r0, #17
 80004fe:	f002 fb6a 	bl	8002bd6 <HAL_NVIC_EnableIRQ>

}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40021000 	.word	0x40021000

08000510 <MX_GPIO_Init>:
     PB11   ------> I2C2_SDA
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b08c      	sub	sp, #48	; 0x30
 8000514:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000516:	f107 031c 	add.w	r3, r7, #28
 800051a:	2200      	movs	r2, #0
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	605a      	str	r2, [r3, #4]
 8000520:	609a      	str	r2, [r3, #8]
 8000522:	60da      	str	r2, [r3, #12]
 8000524:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000526:	4ba6      	ldr	r3, [pc, #664]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800052a:	4aa5      	ldr	r2, [pc, #660]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 800052c:	f043 0310 	orr.w	r3, r3, #16
 8000530:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000532:	4ba3      	ldr	r3, [pc, #652]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000536:	f003 0310 	and.w	r3, r3, #16
 800053a:	61bb      	str	r3, [r7, #24]
 800053c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800053e:	4ba0      	ldr	r3, [pc, #640]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000542:	4a9f      	ldr	r2, [pc, #636]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000544:	f043 0304 	orr.w	r3, r3, #4
 8000548:	64d3      	str	r3, [r2, #76]	; 0x4c
 800054a:	4b9d      	ldr	r3, [pc, #628]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 800054c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800054e:	f003 0304 	and.w	r3, r3, #4
 8000552:	617b      	str	r3, [r7, #20]
 8000554:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000556:	4b9a      	ldr	r3, [pc, #616]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800055a:	4a99      	ldr	r2, [pc, #612]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 800055c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000560:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000562:	4b97      	ldr	r3, [pc, #604]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800056a:	613b      	str	r3, [r7, #16]
 800056c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800056e:	4b94      	ldr	r3, [pc, #592]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000572:	4a93      	ldr	r2, [pc, #588]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	64d3      	str	r3, [r2, #76]	; 0x4c
 800057a:	4b91      	ldr	r3, [pc, #580]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 800057c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800057e:	f003 0301 	and.w	r3, r3, #1
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000586:	4b8e      	ldr	r3, [pc, #568]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058a:	4a8d      	ldr	r2, [pc, #564]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 800058c:	f043 0302 	orr.w	r3, r3, #2
 8000590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000592:	4b8b      	ldr	r3, [pc, #556]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 8000594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000596:	f003 0302 	and.w	r3, r3, #2
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800059e:	4b88      	ldr	r3, [pc, #544]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 80005a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a2:	4a87      	ldr	r2, [pc, #540]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 80005a4:	f043 0308 	orr.w	r3, r3, #8
 80005a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005aa:	4b85      	ldr	r3, [pc, #532]	; (80007c0 <MX_GPIO_Init+0x2b0>)
 80005ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ae:	f003 0308 	and.w	r3, r3, #8
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	f240 1109 	movw	r1, #265	; 0x109
 80005bc:	4881      	ldr	r0, [pc, #516]	; (80007c4 <MX_GPIO_Init+0x2b4>)
 80005be:	f002 fe37 	bl	8003230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 80005c2:	2200      	movs	r2, #0
 80005c4:	210c      	movs	r1, #12
 80005c6:	4880      	ldr	r0, [pc, #512]	; (80007c8 <MX_GPIO_Init+0x2b8>)
 80005c8:	f002 fe32 	bl	8003230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80005cc:	2201      	movs	r2, #1
 80005ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d2:	487e      	ldr	r0, [pc, #504]	; (80007cc <MX_GPIO_Init+0x2bc>)
 80005d4:	f002 fe2c 	bl	8003230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 80005d8:	2200      	movs	r2, #0
 80005da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005de:	487b      	ldr	r0, [pc, #492]	; (80007cc <MX_GPIO_Init+0x2bc>)
 80005e0:	f002 fe26 	bl	8003230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2180      	movs	r1, #128	; 0x80
 80005e8:	4879      	ldr	r0, [pc, #484]	; (80007d0 <MX_GPIO_Init+0x2c0>)
 80005ea:	f002 fe21 	bl	8003230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 80005ee:	2308      	movs	r3, #8
 80005f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f2:	2301      	movs	r3, #1
 80005f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	2300      	movs	r3, #0
 80005f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005fa:	2302      	movs	r3, #2
 80005fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 80005fe:	f107 031c 	add.w	r3, r7, #28
 8000602:	4619      	mov	r1, r3
 8000604:	486f      	ldr	r0, [pc, #444]	; (80007c4 <MX_GPIO_Init+0x2b4>)
 8000606:	f002 fc69 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 800060a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800060e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000610:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000614:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000616:	2300      	movs	r3, #0
 8000618:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800061a:	f107 031c 	add.w	r3, r7, #28
 800061e:	4619      	mov	r1, r3
 8000620:	486a      	ldr	r0, [pc, #424]	; (80007cc <MX_GPIO_Init+0x2bc>)
 8000622:	f002 fc5b 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8000626:	2307      	movs	r3, #7
 8000628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800062a:	2300      	movs	r3, #0
 800062c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062e:	2300      	movs	r3, #0
 8000630:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	4619      	mov	r1, r3
 8000638:	4864      	ldr	r0, [pc, #400]	; (80007cc <MX_GPIO_Init+0x2bc>)
 800063a:	f002 fc4f 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 800063e:	232f      	movs	r3, #47	; 0x2f
 8000640:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000642:	2300      	movs	r3, #0
 8000644:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000646:	2302      	movs	r3, #2
 8000648:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800064a:	f107 031c 	add.w	r3, r7, #28
 800064e:	4619      	mov	r1, r3
 8000650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000654:	f002 fc42 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000658:	2310      	movs	r3, #16
 800065a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800065c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000662:	2300      	movs	r3, #0
 8000664:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000666:	f107 031c 	add.w	r3, r7, #28
 800066a:	4619      	mov	r1, r3
 800066c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000670:	f002 fc34 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000674:	2304      	movs	r3, #4
 8000676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800067c:	2301      	movs	r3, #1
 800067e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000680:	2303      	movs	r3, #3
 8000682:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 031c 	add.w	r3, r7, #28
 8000688:	4619      	mov	r1, r3
 800068a:	484f      	ldr	r0, [pc, #316]	; (80007c8 <MX_GPIO_Init+0x2b8>)
 800068c:	f002 fc26 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8000690:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000696:	2301      	movs	r3, #1
 8000698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800069a:	2301      	movs	r3, #1
 800069c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800069e:	2303      	movs	r3, #3
 80006a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 80006a2:	f107 031c 	add.w	r3, r7, #28
 80006a6:	4619      	mov	r1, r3
 80006a8:	4846      	ldr	r0, [pc, #280]	; (80007c4 <MX_GPIO_Init+0x2b4>)
 80006aa:	f002 fc17 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 80006ae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80006b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006b4:	2312      	movs	r3, #18
 80006b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006bc:	2303      	movs	r3, #3
 80006be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80006c0:	2304      	movs	r3, #4
 80006c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c4:	f107 031c 	add.w	r3, r7, #28
 80006c8:	4619      	mov	r1, r3
 80006ca:	483f      	ldr	r0, [pc, #252]	; (80007c8 <MX_GPIO_Init+0x2b8>)
 80006cc:	f002 fc06 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 80006d0:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80006d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d6:	2301      	movs	r3, #1
 80006d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	2300      	movs	r3, #0
 80006dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006de:	2300      	movs	r3, #0
 80006e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006e2:	f107 031c 	add.w	r3, r7, #28
 80006e6:	4619      	mov	r1, r3
 80006e8:	4838      	ldr	r0, [pc, #224]	; (80007cc <MX_GPIO_Init+0x2bc>)
 80006ea:	f002 fbf7 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80006ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80006f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f4:	2302      	movs	r3, #2
 80006f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	2300      	movs	r3, #0
 80006fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006fc:	2303      	movs	r3, #3
 80006fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000700:	230a      	movs	r3, #10
 8000702:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	f107 031c 	add.w	r3, r7, #28
 8000708:	4619      	mov	r1, r3
 800070a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800070e:	f002 fbe5 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000712:	2305      	movs	r3, #5
 8000714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000716:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800071a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	2300      	movs	r3, #0
 800071e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000720:	f107 031c 	add.w	r3, r7, #28
 8000724:	4619      	mov	r1, r3
 8000726:	482a      	ldr	r0, [pc, #168]	; (80007d0 <MX_GPIO_Init+0x2c0>)
 8000728:	f002 fbd8 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 800072c:	2380      	movs	r3, #128	; 0x80
 800072e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000730:	2301      	movs	r3, #1
 8000732:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000738:	2303      	movs	r3, #3
 800073a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	4619      	mov	r1, r3
 8000742:	4823      	ldr	r0, [pc, #140]	; (80007d0 <MX_GPIO_Init+0x2c0>)
 8000744:	f002 fbca 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000748:	2308      	movs	r3, #8
 800074a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000754:	2300      	movs	r3, #0
 8000756:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000758:	f107 031c 	add.w	r3, r7, #28
 800075c:	4619      	mov	r1, r3
 800075e:	481a      	ldr	r0, [pc, #104]	; (80007c8 <MX_GPIO_Init+0x2b8>)
 8000760:	f002 fbbc 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8000764:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800076a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800076e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000770:	2300      	movs	r3, #0
 8000772:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8000774:	f107 031c 	add.w	r3, r7, #28
 8000778:	4619      	mov	r1, r3
 800077a:	4813      	ldr	r0, [pc, #76]	; (80007c8 <MX_GPIO_Init+0x2b8>)
 800077c:	f002 fbae 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8000780:	2301      	movs	r3, #1
 8000782:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2300      	movs	r3, #0
 800078e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 031c 	add.w	r3, r7, #28
 8000794:	4619      	mov	r1, r3
 8000796:	480b      	ldr	r0, [pc, #44]	; (80007c4 <MX_GPIO_Init+0x2b4>)
 8000798:	f002 fba0 	bl	8002edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 800079c:	2302      	movs	r3, #2
 800079e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007a0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80007a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	2300      	movs	r3, #0
 80007a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 80007aa:	f107 031c 	add.w	r3, r7, #28
 80007ae:	4619      	mov	r1, r3
 80007b0:	4804      	ldr	r0, [pc, #16]	; (80007c4 <MX_GPIO_Init+0x2b4>)
 80007b2:	f002 fb93 	bl	8002edc <HAL_GPIO_Init>

}
 80007b6:	bf00      	nop
 80007b8:	3730      	adds	r7, #48	; 0x30
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40021000 	.word	0x40021000
 80007c4:	48001000 	.word	0x48001000
 80007c8:	48000400 	.word	0x48000400
 80007cc:	48000800 	.word	0x48000800
 80007d0:	48000c00 	.word	0x48000c00

080007d4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007d8:	4b1b      	ldr	r3, [pc, #108]	; (8000848 <MX_I2C1_Init+0x74>)
 80007da:	4a1c      	ldr	r2, [pc, #112]	; (800084c <MX_I2C1_Init+0x78>)
 80007dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 80007de:	4b1a      	ldr	r3, [pc, #104]	; (8000848 <MX_I2C1_Init+0x74>)
 80007e0:	4a1b      	ldr	r2, [pc, #108]	; (8000850 <MX_I2C1_Init+0x7c>)
 80007e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007e4:	4b18      	ldr	r3, [pc, #96]	; (8000848 <MX_I2C1_Init+0x74>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007ea:	4b17      	ldr	r3, [pc, #92]	; (8000848 <MX_I2C1_Init+0x74>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007f0:	4b15      	ldr	r3, [pc, #84]	; (8000848 <MX_I2C1_Init+0x74>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007f6:	4b14      	ldr	r3, [pc, #80]	; (8000848 <MX_I2C1_Init+0x74>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007fc:	4b12      	ldr	r3, [pc, #72]	; (8000848 <MX_I2C1_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000802:	4b11      	ldr	r3, [pc, #68]	; (8000848 <MX_I2C1_Init+0x74>)
 8000804:	2200      	movs	r2, #0
 8000806:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000808:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <MX_I2C1_Init+0x74>)
 800080a:	2200      	movs	r2, #0
 800080c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800080e:	480e      	ldr	r0, [pc, #56]	; (8000848 <MX_I2C1_Init+0x74>)
 8000810:	f002 fd26 	bl	8003260 <HAL_I2C_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800081a:	f000 fa41 	bl	8000ca0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800081e:	2100      	movs	r1, #0
 8000820:	4809      	ldr	r0, [pc, #36]	; (8000848 <MX_I2C1_Init+0x74>)
 8000822:	f002 fdb8 	bl	8003396 <HAL_I2CEx_ConfigAnalogFilter>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800082c:	f000 fa38 	bl	8000ca0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000830:	2100      	movs	r1, #0
 8000832:	4805      	ldr	r0, [pc, #20]	; (8000848 <MX_I2C1_Init+0x74>)
 8000834:	f002 fdfa 	bl	800342c <HAL_I2CEx_ConfigDigitalFilter>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800083e:	f000 fa2f 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	2000005c 	.word	0x2000005c
 800084c:	40005400 	.word	0x40005400
 8000850:	00404c74 	.word	0x00404c74

08000854 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b0ac      	sub	sp, #176	; 0xb0
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	2288      	movs	r2, #136	; 0x88
 8000872:	2100      	movs	r1, #0
 8000874:	4618      	mov	r0, r3
 8000876:	f006 f9c4 	bl	8006c02 <memset>
  if(i2cHandle->Instance==I2C1)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a21      	ldr	r2, [pc, #132]	; (8000904 <HAL_I2C_MspInit+0xb0>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d13a      	bne.n	80008fa <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000884:	2340      	movs	r3, #64	; 0x40
 8000886:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000888:	2300      	movs	r3, #0
 800088a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800088c:	f107 0314 	add.w	r3, r7, #20
 8000890:	4618      	mov	r0, r3
 8000892:	f003 ff13 	bl	80046bc <HAL_RCCEx_PeriphCLKConfig>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800089c:	f000 fa00 	bl	8000ca0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a0:	4b19      	ldr	r3, [pc, #100]	; (8000908 <HAL_I2C_MspInit+0xb4>)
 80008a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a4:	4a18      	ldr	r2, [pc, #96]	; (8000908 <HAL_I2C_MspInit+0xb4>)
 80008a6:	f043 0302 	orr.w	r3, r3, #2
 80008aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ac:	4b16      	ldr	r3, [pc, #88]	; (8000908 <HAL_I2C_MspInit+0xb4>)
 80008ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b0:	f003 0302 	and.w	r3, r3, #2
 80008b4:	613b      	str	r3, [r7, #16]
 80008b6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80008b8:	23c0      	movs	r3, #192	; 0xc0
 80008ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008be:	2312      	movs	r3, #18
 80008c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c4:	2301      	movs	r3, #1
 80008c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ca:	2303      	movs	r3, #3
 80008cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008d0:	2304      	movs	r3, #4
 80008d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80008da:	4619      	mov	r1, r3
 80008dc:	480b      	ldr	r0, [pc, #44]	; (800090c <HAL_I2C_MspInit+0xb8>)
 80008de:	f002 fafd 	bl	8002edc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008e2:	4b09      	ldr	r3, [pc, #36]	; (8000908 <HAL_I2C_MspInit+0xb4>)
 80008e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008e6:	4a08      	ldr	r2, [pc, #32]	; (8000908 <HAL_I2C_MspInit+0xb4>)
 80008e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008ec:	6593      	str	r3, [r2, #88]	; 0x58
 80008ee:	4b06      	ldr	r3, [pc, #24]	; (8000908 <HAL_I2C_MspInit+0xb4>)
 80008f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008fa:	bf00      	nop
 80008fc:	37b0      	adds	r7, #176	; 0xb0
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40005400 	.word	0x40005400
 8000908:	40021000 	.word	0x40021000
 800090c:	48000400 	.word	0x48000400

08000910 <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000914:	4b18      	ldr	r3, [pc, #96]	; (8000978 <MX_LCD_Init+0x68>)
 8000916:	4a19      	ldr	r2, [pc, #100]	; (800097c <MX_LCD_Init+0x6c>)
 8000918:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800091a:	4b17      	ldr	r3, [pc, #92]	; (8000978 <MX_LCD_Init+0x68>)
 800091c:	2200      	movs	r2, #0
 800091e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <MX_LCD_Init+0x68>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000926:	4b14      	ldr	r3, [pc, #80]	; (8000978 <MX_LCD_Init+0x68>)
 8000928:	220c      	movs	r2, #12
 800092a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <MX_LCD_Init+0x68>)
 800092e:	2200      	movs	r2, #0
 8000930:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000932:	4b11      	ldr	r3, [pc, #68]	; (8000978 <MX_LCD_Init+0x68>)
 8000934:	2200      	movs	r2, #0
 8000936:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000938:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <MX_LCD_Init+0x68>)
 800093a:	2200      	movs	r2, #0
 800093c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800093e:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <MX_LCD_Init+0x68>)
 8000940:	2200      	movs	r2, #0
 8000942:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000944:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <MX_LCD_Init+0x68>)
 8000946:	2200      	movs	r2, #0
 8000948:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <MX_LCD_Init+0x68>)
 800094c:	2200      	movs	r2, #0
 800094e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000950:	4b09      	ldr	r3, [pc, #36]	; (8000978 <MX_LCD_Init+0x68>)
 8000952:	2200      	movs	r2, #0
 8000954:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000956:	4b08      	ldr	r3, [pc, #32]	; (8000978 <MX_LCD_Init+0x68>)
 8000958:	2200      	movs	r2, #0
 800095a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800095c:	4b06      	ldr	r3, [pc, #24]	; (8000978 <MX_LCD_Init+0x68>)
 800095e:	2200      	movs	r2, #0
 8000960:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000962:	4805      	ldr	r0, [pc, #20]	; (8000978 <MX_LCD_Init+0x68>)
 8000964:	f002 fdae 	bl	80034c4 <HAL_LCD_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800096e:	f000 f997 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	200000b0 	.word	0x200000b0
 800097c:	40002400 	.word	0x40002400

08000980 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b0ae      	sub	sp, #184	; 0xb8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000988:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	605a      	str	r2, [r3, #4]
 8000992:	609a      	str	r2, [r3, #8]
 8000994:	60da      	str	r2, [r3, #12]
 8000996:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	2288      	movs	r2, #136	; 0x88
 800099e:	2100      	movs	r1, #0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f006 f92e 	bl	8006c02 <memset>
  if(lcdHandle->Instance==LCD)
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a57      	ldr	r2, [pc, #348]	; (8000b08 <HAL_LCD_MspInit+0x188>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	f040 80a6 	bne.w	8000afe <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80009b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009b6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80009b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009c0:	f107 031c 	add.w	r3, r7, #28
 80009c4:	4618      	mov	r0, r3
 80009c6:	f003 fe79 	bl	80046bc <HAL_RCCEx_PeriphCLKConfig>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 80009d0:	f000 f966 	bl	8000ca0 <Error_Handler>
    }

    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 80009d4:	4b4d      	ldr	r3, [pc, #308]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 80009d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009d8:	4a4c      	ldr	r2, [pc, #304]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 80009da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009de:	6593      	str	r3, [r2, #88]	; 0x58
 80009e0:	4b4a      	ldr	r3, [pc, #296]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 80009e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009e8:	61bb      	str	r3, [r7, #24]
 80009ea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ec:	4b47      	ldr	r3, [pc, #284]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 80009ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f0:	4a46      	ldr	r2, [pc, #280]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 80009f2:	f043 0304 	orr.w	r3, r3, #4
 80009f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009f8:	4b44      	ldr	r3, [pc, #272]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 80009fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fc:	f003 0304 	and.w	r3, r3, #4
 8000a00:	617b      	str	r3, [r7, #20]
 8000a02:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a04:	4b41      	ldr	r3, [pc, #260]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a08:	4a40      	ldr	r2, [pc, #256]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a10:	4b3e      	ldr	r3, [pc, #248]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a14:	f003 0301 	and.w	r3, r3, #1
 8000a18:	613b      	str	r3, [r7, #16]
 8000a1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1c:	4b3b      	ldr	r3, [pc, #236]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a20:	4a3a      	ldr	r2, [pc, #232]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a22:	f043 0302 	orr.w	r3, r3, #2
 8000a26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a28:	4b38      	ldr	r3, [pc, #224]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a2c:	f003 0302 	and.w	r3, r3, #2
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a34:	4b35      	ldr	r3, [pc, #212]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a38:	4a34      	ldr	r2, [pc, #208]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a3a:	f043 0308 	orr.w	r3, r3, #8
 8000a3e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a40:	4b32      	ldr	r3, [pc, #200]	; (8000b0c <HAL_LCD_MspInit+0x18c>)
 8000a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a44:	f003 0308 	and.w	r3, r3, #8
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 8000a4c:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000a50:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a54:	2302      	movs	r3, #2
 8000a56:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a60:	2300      	movs	r3, #0
 8000a62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000a66:	230b      	movs	r3, #11
 8000a68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a6c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a70:	4619      	mov	r1, r3
 8000a72:	4827      	ldr	r0, [pc, #156]	; (8000b10 <HAL_LCD_MspInit+0x190>)
 8000a74:	f002 fa32 	bl	8002edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 8000a78:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000a7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000a92:	230b      	movs	r3, #11
 8000a94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa2:	f002 fa1b 	bl	8002edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 8000aa6:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000aaa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aba:	2300      	movs	r3, #0
 8000abc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000ac0:	230b      	movs	r3, #11
 8000ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000aca:	4619      	mov	r1, r3
 8000acc:	4811      	ldr	r0, [pc, #68]	; (8000b14 <HAL_LCD_MspInit+0x194>)
 8000ace:	f002 fa05 	bl	8002edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 8000ad2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000ad6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ada:	2302      	movs	r3, #2
 8000adc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000aec:	230b      	movs	r3, #11
 8000aee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000af6:	4619      	mov	r1, r3
 8000af8:	4807      	ldr	r0, [pc, #28]	; (8000b18 <HAL_LCD_MspInit+0x198>)
 8000afa:	f002 f9ef 	bl	8002edc <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000afe:	bf00      	nop
 8000b00:	37b8      	adds	r7, #184	; 0xb8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40002400 	.word	0x40002400
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	48000800 	.word	0x48000800
 8000b14:	48000400 	.word	0x48000400
 8000b18:	48000c00 	.word	0x48000c00

08000b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b20:	f001 fec2 	bl	80028a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b24:	f000 f82e 	bl	8000b84 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b28:	f000 f890 	bl	8000c4c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b2c:	f7ff fcf0 	bl	8000510 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b30:	f7ff fcc8 	bl	80004c4 <MX_DMA_Init>
  MX_I2C1_Init();
 8000b34:	f7ff fe4e 	bl	80007d4 <MX_I2C1_Init>
  MX_LCD_Init();
 8000b38:	f7ff feea 	bl	8000910 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8000b3c:	f000 f8b6 	bl	8000cac <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8000b40:	f000 f91e 	bl	8000d80 <MX_SAI1_Init>
  MX_SPI2_Init();
 8000b44:	f000 fa3c 	bl	8000fc0 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000b48:	f000 fb30 	bl	80011ac <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_GYRO_Init();
 8000b4c:	f001 fe2e 	bl	80027ac <BSP_GYRO_Init>
  BSP_LCD_GLASS_Init();
 8000b50:	f001 f80c 	bl	8001b6c <BSP_LCD_GLASS_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 BSP_GYRO_GetXYZ(data);
 8000b54:	4809      	ldr	r0, [pc, #36]	; (8000b7c <main+0x60>)
 8000b56:	f001 fe93 	bl	8002880 <BSP_GYRO_GetXYZ>
	 //printf("X: %d		Y: %d		Z: %d\r\n", (int)data[0], (int)data[1], (int)data[2]);
	 HAL_Delay(500);
 8000b5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b5e:	f001 ff1f 	bl	80029a0 <HAL_Delay>
	 //status = L3GD20_GetDataStatus();
	 //HAL_USART_Transmit_DMA(USART_HandleTypeDef * husart, uint8_t *,pTxData, uint16_t Size);

	 //HAL_UART_Transmit_DMA(huart, pData, Size);

	 BSP_LCD_GLASS_Clear();
 8000b62:	f001 f879 	bl	8001c58 <BSP_LCD_GLASS_Clear>
	 //BSP_LCD_GLASS_DisplayChar((uint8_t*)"A", POINT_ON, DOUBLEPOINT_OFF, 2);
	 BSP_LCD_GLASS_DisplayString((uint8_t*)"Ala");
 8000b66:	4806      	ldr	r0, [pc, #24]	; (8000b80 <main+0x64>)
 8000b68:	f001 f852 	bl	8001c10 <BSP_LCD_GLASS_DisplayString>
	 BSP_LCD_GLASS_Contrast(4);
 8000b6c:	2004      	movs	r0, #4
 8000b6e:	f001 f837 	bl	8001be0 <BSP_LCD_GLASS_Contrast>
	 HAL_Delay(200);
 8000b72:	20c8      	movs	r0, #200	; 0xc8
 8000b74:	f001 ff14 	bl	80029a0 <HAL_Delay>
	 BSP_GYRO_GetXYZ(data);
 8000b78:	e7ec      	b.n	8000b54 <main+0x38>
 8000b7a:	bf00      	nop
 8000b7c:	200000ec 	.word	0x200000ec
 8000b80:	08006c74 	.word	0x08006c74

08000b84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b096      	sub	sp, #88	; 0x58
 8000b88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8a:	f107 0314 	add.w	r3, r7, #20
 8000b8e:	2244      	movs	r2, #68	; 0x44
 8000b90:	2100      	movs	r1, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f006 f835 	bl	8006c02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b98:	463b      	mov	r3, r7
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	605a      	str	r2, [r3, #4]
 8000ba0:	609a      	str	r2, [r3, #8]
 8000ba2:	60da      	str	r2, [r3, #12]
 8000ba4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ba6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000baa:	f002 fe75 	bl	8003898 <HAL_PWREx_ControlVoltageScaling>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000bb4:	f000 f874 	bl	8000ca0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000bb8:	f002 fe50 	bl	800385c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000bbc:	4b22      	ldr	r3, [pc, #136]	; (8000c48 <SystemClock_Config+0xc4>)
 8000bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000bc2:	4a21      	ldr	r2, [pc, #132]	; (8000c48 <SystemClock_Config+0xc4>)
 8000bc4:	f023 0318 	bic.w	r3, r3, #24
 8000bc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000bcc:	231c      	movs	r3, #28
 8000bce:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000be0:	2360      	movs	r3, #96	; 0x60
 8000be2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be4:	2302      	movs	r3, #2
 8000be6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000be8:	2301      	movs	r3, #1
 8000bea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bec:	2301      	movs	r3, #1
 8000bee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000bf0:	2314      	movs	r3, #20
 8000bf2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bf4:	2307      	movs	r3, #7
 8000bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	4618      	mov	r0, r3
 8000c06:	f002 ff59 	bl	8003abc <HAL_RCC_OscConfig>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000c10:	f000 f846 	bl	8000ca0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c14:	230f      	movs	r3, #15
 8000c16:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c18:	2303      	movs	r3, #3
 8000c1a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c20:	2300      	movs	r3, #0
 8000c22:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c24:	2300      	movs	r3, #0
 8000c26:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c28:	463b      	mov	r3, r7
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f003 fb21 	bl	8004274 <HAL_RCC_ClockConfig>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000c38:	f000 f832 	bl	8000ca0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000c3c:	f004 fd96 	bl	800576c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000c40:	bf00      	nop
 8000c42:	3758      	adds	r7, #88	; 0x58
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40021000 	.word	0x40021000

08000c4c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b0a2      	sub	sp, #136	; 0x88
 8000c50:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c52:	463b      	mov	r3, r7
 8000c54:	2288      	movs	r2, #136	; 0x88
 8000c56:	2100      	movs	r1, #0
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f005 ffd2 	bl	8006c02 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8000c5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c62:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000c70:	2318      	movs	r3, #24
 8000c72:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000c74:	2307      	movs	r3, #7
 8000c76:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000c80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c84:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c86:	463b      	mov	r3, r7
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f003 fd17 	bl	80046bc <HAL_RCCEx_PeriphCLKConfig>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8000c94:	f000 f804 	bl	8000ca0 <Error_Handler>
  }
}
 8000c98:	bf00      	nop
 8000c9a:	3788      	adds	r7, #136	; 0x88
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca4:	b672      	cpsid	i
}
 8000ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca8:	e7fe      	b.n	8000ca8 <Error_Handler+0x8>
	...

08000cac <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000cb0:	4b0f      	ldr	r3, [pc, #60]	; (8000cf0 <MX_QUADSPI_Init+0x44>)
 8000cb2:	4a10      	ldr	r2, [pc, #64]	; (8000cf4 <MX_QUADSPI_Init+0x48>)
 8000cb4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <MX_QUADSPI_Init+0x44>)
 8000cb8:	22ff      	movs	r2, #255	; 0xff
 8000cba:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000cbc:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <MX_QUADSPI_Init+0x44>)
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000cc2:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <MX_QUADSPI_Init+0x44>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000cc8:	4b09      	ldr	r3, [pc, #36]	; (8000cf0 <MX_QUADSPI_Init+0x44>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000cce:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <MX_QUADSPI_Init+0x44>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <MX_QUADSPI_Init+0x44>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000cda:	4805      	ldr	r0, [pc, #20]	; (8000cf0 <MX_QUADSPI_Init+0x44>)
 8000cdc:	f002 fe32 	bl	8003944 <HAL_QSPI_Init>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000ce6:	f7ff ffdb 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200000f8 	.word	0x200000f8
 8000cf4:	a0001000 	.word	0xa0001000

08000cf8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b08a      	sub	sp, #40	; 0x28
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d00:	f107 0314 	add.w	r3, r7, #20
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a17      	ldr	r2, [pc, #92]	; (8000d74 <HAL_QSPI_MspInit+0x7c>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d128      	bne.n	8000d6c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000d1a:	4b17      	ldr	r3, [pc, #92]	; (8000d78 <HAL_QSPI_MspInit+0x80>)
 8000d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d1e:	4a16      	ldr	r2, [pc, #88]	; (8000d78 <HAL_QSPI_MspInit+0x80>)
 8000d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d24:	6513      	str	r3, [r2, #80]	; 0x50
 8000d26:	4b14      	ldr	r3, [pc, #80]	; (8000d78 <HAL_QSPI_MspInit+0x80>)
 8000d28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d32:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <HAL_QSPI_MspInit+0x80>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d36:	4a10      	ldr	r2, [pc, #64]	; (8000d78 <HAL_QSPI_MspInit+0x80>)
 8000d38:	f043 0310 	orr.w	r3, r3, #16
 8000d3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	; (8000d78 <HAL_QSPI_MspInit+0x80>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d42:	f003 0310 	and.w	r3, r3, #16
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8000d4a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8000d4e:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d50:	2302      	movs	r3, #2
 8000d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000d5c:	230a      	movs	r3, #10
 8000d5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	4619      	mov	r1, r3
 8000d66:	4805      	ldr	r0, [pc, #20]	; (8000d7c <HAL_QSPI_MspInit+0x84>)
 8000d68:	f002 f8b8 	bl	8002edc <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000d6c:	bf00      	nop
 8000d6e:	3728      	adds	r7, #40	; 0x28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	a0001000 	.word	0xa0001000
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	48001000 	.word	0x48001000

08000d80 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8000d84:	4b4d      	ldr	r3, [pc, #308]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000d86:	4a4e      	ldr	r2, [pc, #312]	; (8000ec0 <MX_SAI1_Init+0x140>)
 8000d88:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000d8a:	4b4c      	ldr	r3, [pc, #304]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000d90:	4b4a      	ldr	r3, [pc, #296]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000d96:	4b49      	ldr	r3, [pc, #292]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000d98:	2240      	movs	r2, #64	; 0x40
 8000d9a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000d9c:	4b47      	ldr	r3, [pc, #284]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000da2:	4b46      	ldr	r3, [pc, #280]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000da8:	4b44      	ldr	r3, [pc, #272]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000dae:	4b43      	ldr	r3, [pc, #268]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000db4:	4b41      	ldr	r3, [pc, #260]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000dba:	4b40      	ldr	r3, [pc, #256]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000dc0:	4b3e      	ldr	r3, [pc, #248]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000dc2:	4a40      	ldr	r2, [pc, #256]	; (8000ec4 <MX_SAI1_Init+0x144>)
 8000dc4:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000dc6:	4b3d      	ldr	r3, [pc, #244]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000dcc:	4b3b      	ldr	r3, [pc, #236]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dd2:	4b3a      	ldr	r3, [pc, #232]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000dd8:	4b38      	ldr	r3, [pc, #224]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000dde:	4b37      	ldr	r3, [pc, #220]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000de0:	2208      	movs	r2, #8
 8000de2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000de4:	4b35      	ldr	r3, [pc, #212]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000dea:	4b34      	ldr	r3, [pc, #208]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000df0:	4b32      	ldr	r3, [pc, #200]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000df6:	4b31      	ldr	r3, [pc, #196]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000dfc:	4b2f      	ldr	r3, [pc, #188]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000e02:	4b2e      	ldr	r3, [pc, #184]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000e08:	4b2c      	ldr	r3, [pc, #176]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000e0e:	4b2b      	ldr	r3, [pc, #172]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000e14:	4829      	ldr	r0, [pc, #164]	; (8000ebc <MX_SAI1_Init+0x13c>)
 8000e16:	f004 ff7b 	bl	8005d10 <HAL_SAI_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8000e20:	f7ff ff3e 	bl	8000ca0 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8000e24:	4b28      	ldr	r3, [pc, #160]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e26:	4a29      	ldr	r2, [pc, #164]	; (8000ecc <MX_SAI1_Init+0x14c>)
 8000e28:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000e2a:	4b27      	ldr	r3, [pc, #156]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8000e30:	4b25      	ldr	r3, [pc, #148]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e32:	2203      	movs	r2, #3
 8000e34:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8000e36:	4b24      	ldr	r3, [pc, #144]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e38:	2240      	movs	r2, #64	; 0x40
 8000e3a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000e3c:	4b22      	ldr	r3, [pc, #136]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000e42:	4b21      	ldr	r3, [pc, #132]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8000e48:	4b1f      	ldr	r3, [pc, #124]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000e4e:	4b1e      	ldr	r3, [pc, #120]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000e54:	4b1c      	ldr	r3, [pc, #112]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000e60:	4b19      	ldr	r3, [pc, #100]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000e66:	4b18      	ldr	r3, [pc, #96]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000e6c:	4b16      	ldr	r3, [pc, #88]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8000e72:	4b15      	ldr	r3, [pc, #84]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e74:	2208      	movs	r2, #8
 8000e76:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8000e78:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000e7e:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000e84:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8000e90:	4b0d      	ldr	r3, [pc, #52]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000e96:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8000e9c:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8000ea2:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8000ea8:	4807      	ldr	r0, [pc, #28]	; (8000ec8 <MX_SAI1_Init+0x148>)
 8000eaa:	f004 ff31 	bl	8005d10 <HAL_SAI_Init>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8000eb4:	f7ff fef4 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	2000013c 	.word	0x2000013c
 8000ec0:	40015404 	.word	0x40015404
 8000ec4:	0002ee00 	.word	0x0002ee00
 8000ec8:	200001c0 	.word	0x200001c0
 8000ecc:	40015424 	.word	0x40015424

08000ed0 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08a      	sub	sp, #40	; 0x28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a33      	ldr	r2, [pc, #204]	; (8000fac <HAL_SAI_MspInit+0xdc>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d135      	bne.n	8000f4e <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8000ee2:	4b33      	ldr	r3, [pc, #204]	; (8000fb0 <HAL_SAI_MspInit+0xe0>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d10b      	bne.n	8000f02 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000eea:	4b32      	ldr	r3, [pc, #200]	; (8000fb4 <HAL_SAI_MspInit+0xe4>)
 8000eec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eee:	4a31      	ldr	r2, [pc, #196]	; (8000fb4 <HAL_SAI_MspInit+0xe4>)
 8000ef0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ef4:	6613      	str	r3, [r2, #96]	; 0x60
 8000ef6:	4b2f      	ldr	r3, [pc, #188]	; (8000fb4 <HAL_SAI_MspInit+0xe4>)
 8000ef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000efa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000efe:	613b      	str	r3, [r7, #16]
 8000f00:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8000f02:	4b2b      	ldr	r3, [pc, #172]	; (8000fb0 <HAL_SAI_MspInit+0xe0>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	4a29      	ldr	r2, [pc, #164]	; (8000fb0 <HAL_SAI_MspInit+0xe0>)
 8000f0a:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 8000f0c:	2374      	movs	r3, #116	; 0x74
 8000f0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f10:	2302      	movs	r3, #2
 8000f12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000f1c:	230d      	movs	r3, #13
 8000f1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	4619      	mov	r1, r3
 8000f26:	4824      	ldr	r0, [pc, #144]	; (8000fb8 <HAL_SAI_MspInit+0xe8>)
 8000f28:	f001 ffd8 	bl	8002edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8000f2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f32:	2302      	movs	r3, #2
 8000f34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000f3e:	230d      	movs	r3, #13
 8000f40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	4619      	mov	r1, r3
 8000f48:	481b      	ldr	r0, [pc, #108]	; (8000fb8 <HAL_SAI_MspInit+0xe8>)
 8000f4a:	f001 ffc7 	bl	8002edc <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI1_Block_B)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a1a      	ldr	r2, [pc, #104]	; (8000fbc <HAL_SAI_MspInit+0xec>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d124      	bne.n	8000fa2 <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8000f58:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <HAL_SAI_MspInit+0xe0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d10b      	bne.n	8000f78 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000f60:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <HAL_SAI_MspInit+0xe4>)
 8000f62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f64:	4a13      	ldr	r2, [pc, #76]	; (8000fb4 <HAL_SAI_MspInit+0xe4>)
 8000f66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f6a:	6613      	str	r3, [r2, #96]	; 0x60
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <HAL_SAI_MspInit+0xe4>)
 8000f6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8000f78:	4b0d      	ldr	r3, [pc, #52]	; (8000fb0 <HAL_SAI_MspInit+0xe0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	4a0c      	ldr	r2, [pc, #48]	; (8000fb0 <HAL_SAI_MspInit+0xe0>)
 8000f80:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE7     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 8000f82:	2380      	movs	r3, #128	; 0x80
 8000f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	2302      	movs	r3, #2
 8000f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000f92:	230d      	movs	r3, #13
 8000f94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8000f96:	f107 0314 	add.w	r3, r7, #20
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4806      	ldr	r0, [pc, #24]	; (8000fb8 <HAL_SAI_MspInit+0xe8>)
 8000f9e:	f001 ff9d 	bl	8002edc <HAL_GPIO_Init>

    }
}
 8000fa2:	bf00      	nop
 8000fa4:	3728      	adds	r7, #40	; 0x28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40015404 	.word	0x40015404
 8000fb0:	20000244 	.word	0x20000244
 8000fb4:	40021000 	.word	0x40021000
 8000fb8:	48001000 	.word	0x48001000
 8000fbc:	40015424 	.word	0x40015424

08000fc0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000fc4:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <MX_SPI2_Init+0x74>)
 8000fc6:	4a1c      	ldr	r2, [pc, #112]	; (8001038 <MX_SPI2_Init+0x78>)
 8000fc8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000fca:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <MX_SPI2_Init+0x74>)
 8000fcc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fd0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000fd2:	4b18      	ldr	r3, [pc, #96]	; (8001034 <MX_SPI2_Init+0x74>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000fd8:	4b16      	ldr	r3, [pc, #88]	; (8001034 <MX_SPI2_Init+0x74>)
 8000fda:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000fde:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fe0:	4b14      	ldr	r3, [pc, #80]	; (8001034 <MX_SPI2_Init+0x74>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	; (8001034 <MX_SPI2_Init+0x74>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000fec:	4b11      	ldr	r3, [pc, #68]	; (8001034 <MX_SPI2_Init+0x74>)
 8000fee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ff2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	; (8001034 <MX_SPI2_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	; (8001034 <MX_SPI2_Init+0x74>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001000:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <MX_SPI2_Init+0x74>)
 8001002:	2200      	movs	r2, #0
 8001004:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001006:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <MX_SPI2_Init+0x74>)
 8001008:	2200      	movs	r2, #0
 800100a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800100c:	4b09      	ldr	r3, [pc, #36]	; (8001034 <MX_SPI2_Init+0x74>)
 800100e:	2207      	movs	r2, #7
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001012:	4b08      	ldr	r3, [pc, #32]	; (8001034 <MX_SPI2_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001018:	4b06      	ldr	r3, [pc, #24]	; (8001034 <MX_SPI2_Init+0x74>)
 800101a:	2208      	movs	r2, #8
 800101c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800101e:	4805      	ldr	r0, [pc, #20]	; (8001034 <MX_SPI2_Init+0x74>)
 8001020:	f005 f822 	bl	8006068 <HAL_SPI_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800102a:	f7ff fe39 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000248 	.word	0x20000248
 8001038:	40003800 	.word	0x40003800

0800103c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08a      	sub	sp, #40	; 0x28
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a17      	ldr	r2, [pc, #92]	; (80010b8 <HAL_SPI_MspInit+0x7c>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d127      	bne.n	80010ae <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800105e:	4b17      	ldr	r3, [pc, #92]	; (80010bc <HAL_SPI_MspInit+0x80>)
 8001060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001062:	4a16      	ldr	r2, [pc, #88]	; (80010bc <HAL_SPI_MspInit+0x80>)
 8001064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001068:	6593      	str	r3, [r2, #88]	; 0x58
 800106a:	4b14      	ldr	r3, [pc, #80]	; (80010bc <HAL_SPI_MspInit+0x80>)
 800106c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800106e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001072:	613b      	str	r3, [r7, #16]
 8001074:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001076:	4b11      	ldr	r3, [pc, #68]	; (80010bc <HAL_SPI_MspInit+0x80>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107a:	4a10      	ldr	r2, [pc, #64]	; (80010bc <HAL_SPI_MspInit+0x80>)
 800107c:	f043 0308 	orr.w	r3, r3, #8
 8001080:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001082:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <HAL_SPI_MspInit+0x80>)
 8001084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001086:	f003 0308 	and.w	r3, r3, #8
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 800108e:	231a      	movs	r3, #26
 8001090:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	2302      	movs	r3, #2
 8001094:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109a:	2303      	movs	r3, #3
 800109c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800109e:	2305      	movs	r3, #5
 80010a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	4619      	mov	r1, r3
 80010a8:	4805      	ldr	r0, [pc, #20]	; (80010c0 <HAL_SPI_MspInit+0x84>)
 80010aa:	f001 ff17 	bl	8002edc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80010ae:	bf00      	nop
 80010b0:	3728      	adds	r7, #40	; 0x28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40003800 	.word	0x40003800
 80010bc:	40021000 	.word	0x40021000
 80010c0:	48000c00 	.word	0x48000c00

080010c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ca:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <HAL_MspInit+0x44>)
 80010cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010ce:	4a0e      	ldr	r2, [pc, #56]	; (8001108 <HAL_MspInit+0x44>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	6613      	str	r3, [r2, #96]	; 0x60
 80010d6:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <HAL_MspInit+0x44>)
 80010d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	607b      	str	r3, [r7, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e2:	4b09      	ldr	r3, [pc, #36]	; (8001108 <HAL_MspInit+0x44>)
 80010e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e6:	4a08      	ldr	r2, [pc, #32]	; (8001108 <HAL_MspInit+0x44>)
 80010e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ec:	6593      	str	r3, [r2, #88]	; 0x58
 80010ee:	4b06      	ldr	r3, [pc, #24]	; (8001108 <HAL_MspInit+0x44>)
 80010f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	40021000 	.word	0x40021000

0800110c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001110:	e7fe      	b.n	8001110 <NMI_Handler+0x4>

08001112 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001112:	b480      	push	{r7}
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001116:	e7fe      	b.n	8001116 <HardFault_Handler+0x4>

08001118 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800111c:	e7fe      	b.n	800111c <MemManage_Handler+0x4>

0800111e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001122:	e7fe      	b.n	8001122 <BusFault_Handler+0x4>

08001124 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001128:	e7fe      	b.n	8001128 <UsageFault_Handler+0x4>

0800112a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800112a:	b480      	push	{r7}
 800112c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001146:	b480      	push	{r7}
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001158:	f001 fc02 	bl	8002960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}

08001160 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001164:	4802      	ldr	r0, [pc, #8]	; (8001170 <DMA1_Channel6_IRQHandler+0x10>)
 8001166:	f001 fe09 	bl	8002d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000334 	.word	0x20000334

08001174 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001178:	4802      	ldr	r0, [pc, #8]	; (8001184 <DMA1_Channel7_IRQHandler+0x10>)
 800117a:	f001 fdff 	bl	8002d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	2000037c 	.word	0x2000037c

08001188 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <SystemInit+0x20>)
 800118e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001192:	4a05      	ldr	r2, [pc, #20]	; (80011a8 <SystemInit+0x20>)
 8001194:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001198:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011b0:	4b14      	ldr	r3, [pc, #80]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011b2:	4a15      	ldr	r2, [pc, #84]	; (8001208 <MX_USART2_UART_Init+0x5c>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_USART2_UART_Init+0x58>)
 80011f0:	f004 ffeb 	bl	80061ca <HAL_UART_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011fa:	f7ff fd51 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200002ac 	.word	0x200002ac
 8001208:	40004400 	.word	0x40004400

0800120c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b0ac      	sub	sp, #176	; 0xb0
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	2288      	movs	r2, #136	; 0x88
 800122a:	2100      	movs	r1, #0
 800122c:	4618      	mov	r0, r3
 800122e:	f005 fce8 	bl	8006c02 <memset>
  if(uartHandle->Instance==USART2)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a4a      	ldr	r2, [pc, #296]	; (8001360 <HAL_UART_MspInit+0x154>)
 8001238:	4293      	cmp	r3, r2
 800123a:	f040 808d 	bne.w	8001358 <HAL_UART_MspInit+0x14c>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800123e:	2302      	movs	r3, #2
 8001240:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001242:	2300      	movs	r3, #0
 8001244:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	4618      	mov	r0, r3
 800124c:	f003 fa36 	bl	80046bc <HAL_RCCEx_PeriphCLKConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001256:	f7ff fd23 	bl	8000ca0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800125a:	4b42      	ldr	r3, [pc, #264]	; (8001364 <HAL_UART_MspInit+0x158>)
 800125c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800125e:	4a41      	ldr	r2, [pc, #260]	; (8001364 <HAL_UART_MspInit+0x158>)
 8001260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001264:	6593      	str	r3, [r2, #88]	; 0x58
 8001266:	4b3f      	ldr	r3, [pc, #252]	; (8001364 <HAL_UART_MspInit+0x158>)
 8001268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800126a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001272:	4b3c      	ldr	r3, [pc, #240]	; (8001364 <HAL_UART_MspInit+0x158>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001276:	4a3b      	ldr	r2, [pc, #236]	; (8001364 <HAL_UART_MspInit+0x158>)
 8001278:	f043 0308 	orr.w	r3, r3, #8
 800127c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800127e:	4b39      	ldr	r3, [pc, #228]	; (8001364 <HAL_UART_MspInit+0x158>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001282:	f003 0308 	and.w	r3, r3, #8
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800128a:	2360      	movs	r3, #96	; 0x60
 800128c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001296:	2301      	movs	r3, #1
 8001298:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012a2:	2307      	movs	r3, #7
 80012a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012a8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012ac:	4619      	mov	r1, r3
 80012ae:	482e      	ldr	r0, [pc, #184]	; (8001368 <HAL_UART_MspInit+0x15c>)
 80012b0:	f001 fe14 	bl	8002edc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80012b4:	4b2d      	ldr	r3, [pc, #180]	; (800136c <HAL_UART_MspInit+0x160>)
 80012b6:	4a2e      	ldr	r2, [pc, #184]	; (8001370 <HAL_UART_MspInit+0x164>)
 80012b8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80012ba:	4b2c      	ldr	r3, [pc, #176]	; (800136c <HAL_UART_MspInit+0x160>)
 80012bc:	2202      	movs	r2, #2
 80012be:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012c0:	4b2a      	ldr	r3, [pc, #168]	; (800136c <HAL_UART_MspInit+0x160>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c6:	4b29      	ldr	r3, [pc, #164]	; (800136c <HAL_UART_MspInit+0x160>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012cc:	4b27      	ldr	r3, [pc, #156]	; (800136c <HAL_UART_MspInit+0x160>)
 80012ce:	2280      	movs	r2, #128	; 0x80
 80012d0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <HAL_UART_MspInit+0x160>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012d8:	4b24      	ldr	r3, [pc, #144]	; (800136c <HAL_UART_MspInit+0x160>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80012de:	4b23      	ldr	r3, [pc, #140]	; (800136c <HAL_UART_MspInit+0x160>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012e4:	4b21      	ldr	r3, [pc, #132]	; (800136c <HAL_UART_MspInit+0x160>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80012ea:	4820      	ldr	r0, [pc, #128]	; (800136c <HAL_UART_MspInit+0x160>)
 80012ec:	f001 fc8e 	bl	8002c0c <HAL_DMA_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 80012f6:	f7ff fcd3 	bl	8000ca0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a1b      	ldr	r2, [pc, #108]	; (800136c <HAL_UART_MspInit+0x160>)
 80012fe:	675a      	str	r2, [r3, #116]	; 0x74
 8001300:	4a1a      	ldr	r2, [pc, #104]	; (800136c <HAL_UART_MspInit+0x160>)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001306:	4b1b      	ldr	r3, [pc, #108]	; (8001374 <HAL_UART_MspInit+0x168>)
 8001308:	4a1b      	ldr	r2, [pc, #108]	; (8001378 <HAL_UART_MspInit+0x16c>)
 800130a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 800130c:	4b19      	ldr	r3, [pc, #100]	; (8001374 <HAL_UART_MspInit+0x168>)
 800130e:	2202      	movs	r2, #2
 8001310:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001312:	4b18      	ldr	r3, [pc, #96]	; (8001374 <HAL_UART_MspInit+0x168>)
 8001314:	2210      	movs	r2, #16
 8001316:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001318:	4b16      	ldr	r3, [pc, #88]	; (8001374 <HAL_UART_MspInit+0x168>)
 800131a:	2200      	movs	r2, #0
 800131c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800131e:	4b15      	ldr	r3, [pc, #84]	; (8001374 <HAL_UART_MspInit+0x168>)
 8001320:	2280      	movs	r2, #128	; 0x80
 8001322:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001324:	4b13      	ldr	r3, [pc, #76]	; (8001374 <HAL_UART_MspInit+0x168>)
 8001326:	2200      	movs	r2, #0
 8001328:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800132a:	4b12      	ldr	r3, [pc, #72]	; (8001374 <HAL_UART_MspInit+0x168>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001330:	4b10      	ldr	r3, [pc, #64]	; (8001374 <HAL_UART_MspInit+0x168>)
 8001332:	2200      	movs	r2, #0
 8001334:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001336:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <HAL_UART_MspInit+0x168>)
 8001338:	2200      	movs	r2, #0
 800133a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800133c:	480d      	ldr	r0, [pc, #52]	; (8001374 <HAL_UART_MspInit+0x168>)
 800133e:	f001 fc65 	bl	8002c0c <HAL_DMA_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <HAL_UART_MspInit+0x140>
    {
      Error_Handler();
 8001348:	f7ff fcaa 	bl	8000ca0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4a09      	ldr	r2, [pc, #36]	; (8001374 <HAL_UART_MspInit+0x168>)
 8001350:	671a      	str	r2, [r3, #112]	; 0x70
 8001352:	4a08      	ldr	r2, [pc, #32]	; (8001374 <HAL_UART_MspInit+0x168>)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001358:	bf00      	nop
 800135a:	37b0      	adds	r7, #176	; 0xb0
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40004400 	.word	0x40004400
 8001364:	40021000 	.word	0x40021000
 8001368:	48000c00 	.word	0x48000c00
 800136c:	20000334 	.word	0x20000334
 8001370:	4002006c 	.word	0x4002006c
 8001374:	2000037c 	.word	0x2000037c
 8001378:	40020080 	.word	0x40020080

0800137c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800137c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001380:	f7ff ff02 	bl	8001188 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001384:	480c      	ldr	r0, [pc, #48]	; (80013b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001386:	490d      	ldr	r1, [pc, #52]	; (80013bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001388:	4a0d      	ldr	r2, [pc, #52]	; (80013c0 <LoopForever+0xe>)
  movs r3, #0
 800138a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800138c:	e002      	b.n	8001394 <LoopCopyDataInit>

0800138e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800138e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001390:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001392:	3304      	adds	r3, #4

08001394 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001394:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001396:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001398:	d3f9      	bcc.n	800138e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800139a:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800139c:	4c0a      	ldr	r4, [pc, #40]	; (80013c8 <LoopForever+0x16>)
  movs r3, #0
 800139e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013a0:	e001      	b.n	80013a6 <LoopFillZerobss>

080013a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a4:	3204      	adds	r2, #4

080013a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a8:	d3fb      	bcc.n	80013a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013aa:	f005 fc33 	bl	8006c14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013ae:	f7ff fbb5 	bl	8000b1c <main>

080013b2 <LoopForever>:

LoopForever:
    b LoopForever
 80013b2:	e7fe      	b.n	80013b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80013b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013bc:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 80013c0:	08006d18 	.word	0x08006d18
  ldr r2, =_sbss
 80013c4:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 80013c8:	2000047c 	.word	0x2000047c

080013cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013cc:	e7fe      	b.n	80013cc <ADC1_2_IRQHandler>

080013ce <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b084      	sub	sp, #16
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	4603      	mov	r3, r0
 80013d6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80013d8:	2300      	movs	r3, #0
 80013da:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 80013dc:	f000 faa6 	bl	800192c <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80013e6:	f107 030f 	add.w	r3, r7, #15
 80013ea:	2201      	movs	r2, #1
 80013ec:	2120      	movs	r1, #32
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 fb3c 	bl	8001a6c <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 80013f4:	88fb      	ldrh	r3, [r7, #6]
 80013f6:	0a1b      	lsrs	r3, r3, #8
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 80013fe:	f107 030f 	add.w	r3, r7, #15
 8001402:	2201      	movs	r2, #1
 8001404:	2123      	movs	r1, #35	; 0x23
 8001406:	4618      	mov	r0, r3
 8001408:	f000 fb30 	bl	8001a6c <GYRO_IO_Write>
}
 800140c:	bf00      	nop
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001428:	f000 fa80 	bl	800192c <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 800142c:	1dfb      	adds	r3, r7, #7
 800142e:	2201      	movs	r2, #1
 8001430:	210f      	movs	r1, #15
 8001432:	4618      	mov	r0, r3
 8001434:	f000 fb56 	bl	8001ae4 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 8001438:	79fb      	ldrb	r3, [r7, #7]
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b082      	sub	sp, #8
 8001446:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001448:	1dfb      	adds	r3, r7, #7
 800144a:	2201      	movs	r2, #1
 800144c:	2124      	movs	r1, #36	; 0x24
 800144e:	4618      	mov	r0, r3
 8001450:	f000 fb48 	bl	8001ae4 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800145a:	b2db      	uxtb	r3, r3
 800145c:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800145e:	1dfb      	adds	r3, r7, #7
 8001460:	2201      	movs	r2, #1
 8001462:	2124      	movs	r1, #36	; 0x24
 8001464:	4618      	mov	r0, r3
 8001466:	f000 fb01 	bl	8001a6c <GYRO_IO_Write>
}
 800146a:	bf00      	nop
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 8001472:	b580      	push	{r7, lr}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	4603      	mov	r3, r0
 800147a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800147c:	2300      	movs	r3, #0
 800147e:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001480:	88fb      	ldrh	r3, [r7, #6]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001486:	f107 030f 	add.w	r3, r7, #15
 800148a:	2201      	movs	r2, #1
 800148c:	2120      	movs	r1, #32
 800148e:	4618      	mov	r0, r3
 8001490:	f000 faec 	bl	8001a6c <GYRO_IO_Write>
}
 8001494:	bf00      	nop
 8001496:	3710      	adds	r7, #16
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 80014a6:	2300      	movs	r3, #0
 80014a8:	73fb      	strb	r3, [r7, #15]
 80014aa:	2300      	movs	r3, #0
 80014ac:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80014ae:	f107 030f 	add.w	r3, r7, #15
 80014b2:	2201      	movs	r2, #1
 80014b4:	2130      	movs	r1, #48	; 0x30
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 fb14 	bl	8001ae4 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80014bc:	f107 030e 	add.w	r3, r7, #14
 80014c0:	2201      	movs	r2, #1
 80014c2:	2122      	movs	r1, #34	; 0x22
 80014c4:	4618      	mov	r0, r3
 80014c6:	f000 fb0d 	bl	8001ae4 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 80014d4:	88fb      	ldrh	r3, [r7, #6]
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	121b      	asrs	r3, r3, #8
 80014da:	b25a      	sxtb	r2, r3
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	b25b      	sxtb	r3, r3
 80014e0:	4313      	orrs	r3, r2
 80014e2:	b25b      	sxtb	r3, r3
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 80014e8:	7bbb      	ldrb	r3, [r7, #14]
 80014ea:	f023 0320 	bic.w	r3, r3, #32
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	7bbb      	ldrb	r3, [r7, #14]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80014fe:	f107 030f 	add.w	r3, r7, #15
 8001502:	2201      	movs	r2, #1
 8001504:	2130      	movs	r1, #48	; 0x30
 8001506:	4618      	mov	r0, r3
 8001508:	f000 fab0 	bl	8001a6c <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800150c:	f107 030e 	add.w	r3, r7, #14
 8001510:	2201      	movs	r2, #1
 8001512:	2122      	movs	r1, #34	; 0x22
 8001514:	4618      	mov	r0, r3
 8001516:	f000 faa9 	bl	8001a6c <GYRO_IO_Write>
}
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8001522:	b580      	push	{r7, lr}
 8001524:	b084      	sub	sp, #16
 8001526:	af00      	add	r7, sp, #0
 8001528:	4603      	mov	r3, r0
 800152a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800152c:	f107 030f 	add.w	r3, r7, #15
 8001530:	2201      	movs	r2, #1
 8001532:	2122      	movs	r1, #34	; 0x22
 8001534:	4618      	mov	r0, r3
 8001536:	f000 fad5 	bl	8001ae4 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d10a      	bne.n	8001556 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001546:	b2db      	uxtb	r3, r3
 8001548:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 800154a:	7bfb      	ldrb	r3, [r7, #15]
 800154c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001550:	b2db      	uxtb	r3, r3
 8001552:	73fb      	strb	r3, [r7, #15]
 8001554:	e00c      	b.n	8001570 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d109      	bne.n	8001570 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	f023 0308 	bic.w	r3, r3, #8
 8001562:	b2db      	uxtb	r3, r3
 8001564:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	f043 0308 	orr.w	r3, r3, #8
 800156c:	b2db      	uxtb	r3, r3
 800156e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001570:	f107 030f 	add.w	r3, r7, #15
 8001574:	2201      	movs	r2, #1
 8001576:	2122      	movs	r1, #34	; 0x22
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fa77 	bl	8001a6c <GYRO_IO_Write>
}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8001586:	b580      	push	{r7, lr}
 8001588:	b084      	sub	sp, #16
 800158a:	af00      	add	r7, sp, #0
 800158c:	4603      	mov	r3, r0
 800158e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001590:	f107 030f 	add.w	r3, r7, #15
 8001594:	2201      	movs	r2, #1
 8001596:	2122      	movs	r1, #34	; 0x22
 8001598:	4618      	mov	r0, r3
 800159a:	f000 faa3 	bl	8001ae4 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d107      	bne.n	80015b4 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	73fb      	strb	r3, [r7, #15]
 80015b2:	e009      	b.n	80015c8 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d106      	bne.n	80015c8 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
 80015bc:	f023 0308 	bic.w	r3, r3, #8
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80015c8:	f107 030f 	add.w	r3, r7, #15
 80015cc:	2201      	movs	r2, #1
 80015ce:	2122      	movs	r1, #34	; 0x22
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 fa4b 	bl	8001a6c <GYRO_IO_Write>
}
 80015d6:	bf00      	nop
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b084      	sub	sp, #16
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 80015e8:	f107 030f 	add.w	r3, r7, #15
 80015ec:	2201      	movs	r2, #1
 80015ee:	2121      	movs	r1, #33	; 0x21
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 fa77 	bl	8001ae4 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
 80015f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8001600:	7bfa      	ldrb	r2, [r7, #15]
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	4313      	orrs	r3, r2
 8001606:	b2db      	uxtb	r3, r3
 8001608:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800160a:	f107 030f 	add.w	r3, r7, #15
 800160e:	2201      	movs	r2, #1
 8001610:	2121      	movs	r1, #33	; 0x21
 8001612:	4618      	mov	r0, r3
 8001614:	f000 fa2a 	bl	8001a6c <GYRO_IO_Write>
}
 8001618:	bf00      	nop
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800162a:	f107 030f 	add.w	r3, r7, #15
 800162e:	2201      	movs	r2, #1
 8001630:	2124      	movs	r1, #36	; 0x24
 8001632:	4618      	mov	r0, r3
 8001634:	f000 fa56 	bl	8001ae4 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8001638:	7bfb      	ldrb	r3, [r7, #15]
 800163a:	f023 0310 	bic.w	r3, r3, #16
 800163e:	b2db      	uxtb	r3, r3
 8001640:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8001642:	7bfa      	ldrb	r2, [r7, #15]
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	4313      	orrs	r3, r2
 8001648:	b2db      	uxtb	r3, r3
 800164a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800164c:	f107 030f 	add.w	r3, r7, #15
 8001650:	2201      	movs	r2, #1
 8001652:	2124      	movs	r1, #36	; 0x24
 8001654:	4618      	mov	r0, r3
 8001656:	f000 fa09 	bl	8001a6c <GYRO_IO_Write>
}
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
	...

08001664 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	; 0x28
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 800166c:	2300      	movs	r3, #0
 800166e:	61bb      	str	r3, [r7, #24]
 8001670:	2300      	movs	r3, #0
 8001672:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8001674:	f107 0310 	add.w	r3, r7, #16
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8001682:	f04f 0300 	mov.w	r3, #0
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8001688:	2300      	movs	r3, #0
 800168a:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 800168c:	f107 030f 	add.w	r3, r7, #15
 8001690:	2201      	movs	r2, #1
 8001692:	2123      	movs	r1, #35	; 0x23
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fa25 	bl	8001ae4 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 800169a:	f107 0318 	add.w	r3, r7, #24
 800169e:	2206      	movs	r2, #6
 80016a0:	2128      	movs	r1, #40	; 0x28
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 fa1e 	bl	8001ae4 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d123      	bne.n	80016fa <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 80016b2:	2300      	movs	r3, #0
 80016b4:	623b      	str	r3, [r7, #32]
 80016b6:	e01c      	b.n	80016f2 <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 80016b8:	6a3b      	ldr	r3, [r7, #32]
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	3301      	adds	r3, #1
 80016be:	3328      	adds	r3, #40	; 0x28
 80016c0:	443b      	add	r3, r7
 80016c2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	6a3b      	ldr	r3, [r7, #32]
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	3328      	adds	r3, #40	; 0x28
 80016d2:	443b      	add	r3, r7
 80016d4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	4413      	add	r3, r2
 80016dc:	b29b      	uxth	r3, r3
 80016de:	b21a      	sxth	r2, r3
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	3328      	adds	r3, #40	; 0x28
 80016e6:	443b      	add	r3, r7
 80016e8:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 80016ec:	6a3b      	ldr	r3, [r7, #32]
 80016ee:	3301      	adds	r3, #1
 80016f0:	623b      	str	r3, [r7, #32]
 80016f2:	6a3b      	ldr	r3, [r7, #32]
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	dddf      	ble.n	80016b8 <L3GD20_ReadXYZAngRate+0x54>
 80016f8:	e022      	b.n	8001740 <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 80016fa:	2300      	movs	r3, #0
 80016fc:	623b      	str	r3, [r7, #32]
 80016fe:	e01c      	b.n	800173a <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8001700:	6a3b      	ldr	r3, [r7, #32]
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	3328      	adds	r3, #40	; 0x28
 8001706:	443b      	add	r3, r7
 8001708:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800170c:	b29b      	uxth	r3, r3
 800170e:	021b      	lsls	r3, r3, #8
 8001710:	b29a      	uxth	r2, r3
 8001712:	6a3b      	ldr	r3, [r7, #32]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	3301      	adds	r3, #1
 8001718:	3328      	adds	r3, #40	; 0x28
 800171a:	443b      	add	r3, r7
 800171c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001720:	b29b      	uxth	r3, r3
 8001722:	4413      	add	r3, r2
 8001724:	b29b      	uxth	r3, r3
 8001726:	b21a      	sxth	r2, r3
 8001728:	6a3b      	ldr	r3, [r7, #32]
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	3328      	adds	r3, #40	; 0x28
 800172e:	443b      	add	r3, r7
 8001730:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	3301      	adds	r3, #1
 8001738:	623b      	str	r3, [r7, #32]
 800173a:	6a3b      	ldr	r3, [r7, #32]
 800173c:	2b02      	cmp	r3, #2
 800173e:	dddf      	ble.n	8001700 <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8001740:	7bfb      	ldrb	r3, [r7, #15]
 8001742:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001746:	2b20      	cmp	r3, #32
 8001748:	d00c      	beq.n	8001764 <L3GD20_ReadXYZAngRate+0x100>
 800174a:	2b20      	cmp	r3, #32
 800174c:	dc0d      	bgt.n	800176a <L3GD20_ReadXYZAngRate+0x106>
 800174e:	2b00      	cmp	r3, #0
 8001750:	d002      	beq.n	8001758 <L3GD20_ReadXYZAngRate+0xf4>
 8001752:	2b10      	cmp	r3, #16
 8001754:	d003      	beq.n	800175e <L3GD20_ReadXYZAngRate+0xfa>
 8001756:	e008      	b.n	800176a <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8001758:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <L3GD20_ReadXYZAngRate+0x14c>)
 800175a:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800175c:	e005      	b.n	800176a <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 800175e:	4b15      	ldr	r3, [pc, #84]	; (80017b4 <L3GD20_ReadXYZAngRate+0x150>)
 8001760:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001762:	e002      	b.n	800176a <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8001764:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <L3GD20_ReadXYZAngRate+0x154>)
 8001766:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001768:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 800176a:	2300      	movs	r3, #0
 800176c:	623b      	str	r3, [r7, #32]
 800176e:	e016      	b.n	800179e <L3GD20_ReadXYZAngRate+0x13a>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8001770:	6a3b      	ldr	r3, [r7, #32]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	3328      	adds	r3, #40	; 0x28
 8001776:	443b      	add	r3, r7
 8001778:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800177c:	ee07 3a90 	vmov	s15, r3
 8001780:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001784:	6a3b      	ldr	r3, [r7, #32]
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	4413      	add	r3, r2
 800178c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001794:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	3301      	adds	r3, #1
 800179c:	623b      	str	r3, [r7, #32]
 800179e:	6a3b      	ldr	r3, [r7, #32]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	dde5      	ble.n	8001770 <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 80017a4:	bf00      	nop
 80017a6:	bf00      	nop
 80017a8:	3728      	adds	r7, #40	; 0x28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	410c0000 	.word	0x410c0000
 80017b4:	418c0000 	.word	0x418c0000
 80017b8:	428c0000 	.word	0x428c0000

080017bc <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80017c0:	481a      	ldr	r0, [pc, #104]	; (800182c <SPIx_Init+0x70>)
 80017c2:	f004 fcf4 	bl	80061ae <HAL_SPI_GetState>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d12c      	bne.n	8001826 <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80017cc:	4b17      	ldr	r3, [pc, #92]	; (800182c <SPIx_Init+0x70>)
 80017ce:	4a18      	ldr	r2, [pc, #96]	; (8001830 <SPIx_Init+0x74>)
 80017d0:	601a      	str	r2, [r3, #0]
    /* SPI baudrate is set to 10 MHz (PCLK1/SPI_BaudRatePrescaler = 80/8 = 10 MHz)
      to verify these constraints:
      lsm303c SPI interface max baudrate is 10MHz for write/read
      PCLK1 max frequency is set to 80 MHz
      */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017d2:	4b16      	ldr	r3, [pc, #88]	; (800182c <SPIx_Init+0x70>)
 80017d4:	2210      	movs	r2, #16
 80017d6:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 80017d8:	4b14      	ldr	r3, [pc, #80]	; (800182c <SPIx_Init+0x70>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017de:	4b13      	ldr	r3, [pc, #76]	; (800182c <SPIx_Init+0x70>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <SPIx_Init+0x70>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <SPIx_Init+0x70>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 80017f0:	4b0e      	ldr	r3, [pc, #56]	; (800182c <SPIx_Init+0x70>)
 80017f2:	2207      	movs	r2, #7
 80017f4:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <SPIx_Init+0x70>)
 80017f8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80017fc:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <SPIx_Init+0x70>)
 8001800:	2200      	movs	r2, #0
 8001802:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8001804:	4b09      	ldr	r3, [pc, #36]	; (800182c <SPIx_Init+0x70>)
 8001806:	f44f 7200 	mov.w	r2, #512	; 0x200
 800180a:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 800180c:	4b07      	ldr	r3, [pc, #28]	; (800182c <SPIx_Init+0x70>)
 800180e:	2200      	movs	r2, #0
 8001810:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <SPIx_Init+0x70>)
 8001814:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001818:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 800181a:	4804      	ldr	r0, [pc, #16]	; (800182c <SPIx_Init+0x70>)
 800181c:	f000 f80a 	bl	8001834 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001820:	4802      	ldr	r0, [pc, #8]	; (800182c <SPIx_Init+0x70>)
 8001822:	f004 fc21 	bl	8006068 <HAL_SPI_Init>
  }
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200003c4 	.word	0x200003c4
 8001830:	40003800 	.word	0x40003800

08001834 <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	; 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  DISCOVERY_SPIx_CLOCK_ENABLE();
 800183c:	4b15      	ldr	r3, [pc, #84]	; (8001894 <SPIx_MspInit+0x60>)
 800183e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001840:	4a14      	ldr	r2, [pc, #80]	; (8001894 <SPIx_MspInit+0x60>)
 8001842:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001846:	6593      	str	r3, [r2, #88]	; 0x58
 8001848:	4b12      	ldr	r3, [pc, #72]	; (8001894 <SPIx_MspInit+0x60>)
 800184a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800184c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	693b      	ldr	r3, [r7, #16]

  /* enable SPIx gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8001854:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <SPIx_MspInit+0x60>)
 8001856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001858:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <SPIx_MspInit+0x60>)
 800185a:	f043 0308 	orr.w	r3, r3, #8
 800185e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001860:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <SPIx_MspInit+0x60>)
 8001862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001864:	f003 0308 	and.w	r3, r3, #8
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPIx SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 800186c:	231a      	movs	r3, #26
 800186e:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8001870:	2302      	movs	r3, #2
 8001872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; // GPIO_PULLDOWN;
 8001874:	2300      	movs	r3, #0
 8001876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001878:	2302      	movs	r3, #2
 800187a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800187c:	2305      	movs	r3, #5
 800187e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	4619      	mov	r1, r3
 8001886:	4804      	ldr	r0, [pc, #16]	; (8001898 <SPIx_MspInit+0x64>)
 8001888:	f001 fb28 	bl	8002edc <HAL_GPIO_Init>
}
 800188c:	bf00      	nop
 800188e:	3728      	adds	r7, #40	; 0x28
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40021000 	.word	0x40021000
 8001898:	48000c00 	.word	0x48000c00

0800189c <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval none.
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte;

  /* Enable the SPI */
  __HAL_SPI_ENABLE(&SpiHandle);
 80018a6:	4b20      	ldr	r3, [pc, #128]	; (8001928 <SPIx_WriteRead+0x8c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	4b1e      	ldr	r3, [pc, #120]	; (8001928 <SPIx_WriteRead+0x8c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018b4:	601a      	str	r2, [r3, #0]
  /* check TXE flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 80018b6:	bf00      	nop
 80018b8:	4b1b      	ldr	r3, [pc, #108]	; (8001928 <SPIx_WriteRead+0x8c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d1f8      	bne.n	80018b8 <SPIx_WriteRead+0x1c>

  /* Write the data */
  *((__IO uint8_t *)&SpiHandle.Instance->DR) = Byte;
 80018c6:	4b18      	ldr	r3, [pc, #96]	; (8001928 <SPIx_WriteRead+0x8c>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	330c      	adds	r3, #12
 80018cc:	79fa      	ldrb	r2, [r7, #7]
 80018ce:	701a      	strb	r2, [r3, #0]

  while ((SpiHandle.Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 80018d0:	bf00      	nop
 80018d2:	4b15      	ldr	r3, [pc, #84]	; (8001928 <SPIx_WriteRead+0x8c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	f003 0301 	and.w	r3, r3, #1
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d1f8      	bne.n	80018d2 <SPIx_WriteRead+0x36>
  receivedbyte = *((__IO uint8_t *)&SpiHandle.Instance->DR);
 80018e0:	4b11      	ldr	r3, [pc, #68]	; (8001928 <SPIx_WriteRead+0x8c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	330c      	adds	r3, #12
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	73fb      	strb	r3, [r7, #15]

  /* Wait BSY flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_FTLVL) != SPI_FTLVL_EMPTY);
 80018ea:	bf00      	nop
 80018ec:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <SPIx_WriteRead+0x8c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1f8      	bne.n	80018ec <SPIx_WriteRead+0x50>
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80018fa:	bf00      	nop
 80018fc:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <SPIx_WriteRead+0x8c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001906:	2b80      	cmp	r3, #128	; 0x80
 8001908:	d0f8      	beq.n	80018fc <SPIx_WriteRead+0x60>

  /* disable the SPI */
  __HAL_SPI_DISABLE(&SpiHandle);
 800190a:	4b07      	ldr	r3, [pc, #28]	; (8001928 <SPIx_WriteRead+0x8c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b05      	ldr	r3, [pc, #20]	; (8001928 <SPIx_WriteRead+0x8c>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001918:	601a      	str	r2, [r3, #0]

  return receivedbyte;
 800191a:	7bfb      	ldrb	r3, [r7, #15]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	200003c4 	.word	0x200003c4

0800192c <GYRO_IO_Init>:
/**
  * @brief  Configures the GYRO SPI interface.
  * @retval None
  */
void GYRO_IO_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	; 0x28
 8001930:	af00      	add	r7, sp, #0

  /* Case GYRO not used in the demonstration software except being set in
     low power mode.
     To avoid access conflicts with accelerometer and magnetometer,
     initialize  XL_CS and MAG_CS pins then deselect these I/O */
  ACCELERO_CS_GPIO_CLK_ENABLE();
 8001932:	4b49      	ldr	r3, [pc, #292]	; (8001a58 <GYRO_IO_Init+0x12c>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001936:	4a48      	ldr	r2, [pc, #288]	; (8001a58 <GYRO_IO_Init+0x12c>)
 8001938:	f043 0310 	orr.w	r3, r3, #16
 800193c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800193e:	4b46      	ldr	r3, [pc, #280]	; (8001a58 <GYRO_IO_Init+0x12c>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001942:	f003 0310 	and.w	r3, r3, #16
 8001946:	613b      	str	r3, [r7, #16]
 8001948:	693b      	ldr	r3, [r7, #16]
  GPIO_InitStructure.Pin = ACCELERO_CS_PIN;
 800194a:	2301      	movs	r3, #1
 800194c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800194e:	2301      	movs	r3, #1
 8001950:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001956:	2303      	movs	r3, #3
 8001958:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ACCELERO_CS_GPIO_PORT, &GPIO_InitStructure);
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4619      	mov	r1, r3
 8001960:	483e      	ldr	r0, [pc, #248]	; (8001a5c <GYRO_IO_Init+0x130>)
 8001962:	f001 fabb 	bl	8002edc <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  ACCELERO_CS_HIGH();
 8001966:	2201      	movs	r2, #1
 8001968:	2101      	movs	r1, #1
 800196a:	483c      	ldr	r0, [pc, #240]	; (8001a5c <GYRO_IO_Init+0x130>)
 800196c:	f001 fc60 	bl	8003230 <HAL_GPIO_WritePin>

  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  MAGNETO_CS_GPIO_CLK_ENABLE();
 8001970:	4b39      	ldr	r3, [pc, #228]	; (8001a58 <GYRO_IO_Init+0x12c>)
 8001972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001974:	4a38      	ldr	r2, [pc, #224]	; (8001a58 <GYRO_IO_Init+0x12c>)
 8001976:	f043 0304 	orr.w	r3, r3, #4
 800197a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800197c:	4b36      	ldr	r3, [pc, #216]	; (8001a58 <GYRO_IO_Init+0x12c>)
 800197e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001980:	f003 0304 	and.w	r3, r3, #4
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStructure.Pin = MAGNETO_CS_PIN;
 8001988:	2301      	movs	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800198c:	2301      	movs	r3, #1
 800198e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001994:	2303      	movs	r3, #3
 8001996:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MAGNETO_CS_GPIO_PORT, &GPIO_InitStructure);
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	4619      	mov	r1, r3
 800199e:	4830      	ldr	r0, [pc, #192]	; (8001a60 <GYRO_IO_Init+0x134>)
 80019a0:	f001 fa9c 	bl	8002edc <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  MAGNETO_CS_HIGH();
 80019a4:	2201      	movs	r2, #1
 80019a6:	2101      	movs	r1, #1
 80019a8:	482d      	ldr	r0, [pc, #180]	; (8001a60 <GYRO_IO_Init+0x134>)
 80019aa:	f001 fc41 	bl	8003230 <HAL_GPIO_WritePin>


  /* Configure the Gyroscope Control pins ---------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  GYRO_CS_GPIO_CLK_ENABLE();
 80019ae:	4b2a      	ldr	r3, [pc, #168]	; (8001a58 <GYRO_IO_Init+0x12c>)
 80019b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b2:	4a29      	ldr	r2, [pc, #164]	; (8001a58 <GYRO_IO_Init+0x12c>)
 80019b4:	f043 0308 	orr.w	r3, r3, #8
 80019b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ba:	4b27      	ldr	r3, [pc, #156]	; (8001a58 <GYRO_IO_Init+0x12c>)
 80019bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 80019c6:	2380      	movs	r3, #128	; 0x80
 80019c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d2:	2303      	movs	r3, #3
 80019d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	4821      	ldr	r0, [pc, #132]	; (8001a64 <GYRO_IO_Init+0x138>)
 80019de:	f001 fa7d 	bl	8002edc <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 80019e2:	2201      	movs	r2, #1
 80019e4:	2180      	movs	r1, #128	; 0x80
 80019e6:	481f      	ldr	r0, [pc, #124]	; (8001a64 <GYRO_IO_Init+0x138>)
 80019e8:	f001 fc22 	bl	8003230 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT1_GPIO_CLK_ENABLE();
 80019ec:	4b1a      	ldr	r3, [pc, #104]	; (8001a58 <GYRO_IO_Init+0x12c>)
 80019ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f0:	4a19      	ldr	r2, [pc, #100]	; (8001a58 <GYRO_IO_Init+0x12c>)
 80019f2:	f043 0308 	orr.w	r3, r3, #8
 80019f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019f8:	4b17      	ldr	r3, [pc, #92]	; (8001a58 <GYRO_IO_Init+0x12c>)
 80019fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fc:	f003 0308 	and.w	r3, r3, #8
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN;
 8001a04:	2304      	movs	r3, #4
 8001a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GYRO_INT1_GPIO_PORT, &GPIO_InitStructure);
 8001a14:	f107 0314 	add.w	r3, r7, #20
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4812      	ldr	r0, [pc, #72]	; (8001a64 <GYRO_IO_Init+0x138>)
 8001a1c:	f001 fa5e 	bl	8002edc <HAL_GPIO_Init>

  GYRO_INT2_GPIO_CLK_ENABLE();
 8001a20:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <GYRO_IO_Init+0x12c>)
 8001a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a24:	4a0c      	ldr	r2, [pc, #48]	; (8001a58 <GYRO_IO_Init+0x12c>)
 8001a26:	f043 0302 	orr.w	r3, r3, #2
 8001a2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <GYRO_IO_Init+0x12c>)
 8001a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a30:	f003 0302 	and.w	r3, r3, #2
 8001a34:	603b      	str	r3, [r7, #0]
 8001a36:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStructure.Pin = GYRO_INT2_PIN;
 8001a38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a3c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT2_GPIO_PORT, &GPIO_InitStructure);
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	4619      	mov	r1, r3
 8001a44:	4808      	ldr	r0, [pc, #32]	; (8001a68 <GYRO_IO_Init+0x13c>)
 8001a46:	f001 fa49 	bl	8002edc <HAL_GPIO_Init>

  SPIx_Init();
 8001a4a:	f7ff feb7 	bl	80017bc <SPIx_Init>

}
 8001a4e:	bf00      	nop
 8001a50:	3728      	adds	r7, #40	; 0x28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	48001000 	.word	0x48001000
 8001a60:	48000800 	.word	0x48000800
 8001a64:	48000c00 	.word	0x48000c00
 8001a68:	48000400 	.word	0x48000400

08001a6c <GYRO_IO_Write>:
  * @param  WriteAddr : GYRO's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	460b      	mov	r3, r1
 8001a76:	70fb      	strb	r3, [r7, #3]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit:
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if (NumByteToWrite > 0x01)
 8001a7c:	883b      	ldrh	r3, [r7, #0]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d903      	bls.n	8001a8a <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8001a82:	78fb      	ldrb	r3, [r7, #3]
 8001a84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a88:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2180      	movs	r1, #128	; 0x80
 8001a8e:	4813      	ldr	r0, [pc, #76]	; (8001adc <GYRO_IO_Write+0x70>)
 8001a90:	f001 fbce 	bl	8003230 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_2LINES(&SpiHandle);
 8001a94:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <GYRO_IO_Write+0x74>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4b11      	ldr	r3, [pc, #68]	; (8001ae0 <GYRO_IO_Write+0x74>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001aa2:	601a      	str	r2, [r3, #0]

  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8001aa4:	78fb      	ldrb	r3, [r7, #3]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fef8 	bl	800189c <SPIx_WriteRead>

  /* Send the data that will be written into the device (MSB First) */
  while (NumByteToWrite >= 0x01)
 8001aac:	e00a      	b.n	8001ac4 <GYRO_IO_Write+0x58>
  {
    SPIx_WriteRead(*pBuffer);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fef2 	bl	800189c <SPIx_WriteRead>
    NumByteToWrite--;
 8001ab8:	883b      	ldrh	r3, [r7, #0]
 8001aba:	3b01      	subs	r3, #1
 8001abc:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	607b      	str	r3, [r7, #4]
  while (NumByteToWrite >= 0x01)
 8001ac4:	883b      	ldrh	r3, [r7, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f1      	bne.n	8001aae <GYRO_IO_Write+0x42>
  }

  /* Set chip select High at the end of the transmission */
  GYRO_CS_HIGH();
 8001aca:	2201      	movs	r2, #1
 8001acc:	2180      	movs	r1, #128	; 0x80
 8001ace:	4803      	ldr	r0, [pc, #12]	; (8001adc <GYRO_IO_Write+0x70>)
 8001ad0:	f001 fbae 	bl	8003230 <HAL_GPIO_WritePin>
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	48000c00 	.word	0x48000c00
 8001ae0:	200003c4 	.word	0x200003c4

08001ae4 <GYRO_IO_Read>:
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	460b      	mov	r3, r1
 8001aee:	70fb      	strb	r3, [r7, #3]
 8001af0:	4613      	mov	r3, r2
 8001af2:	803b      	strh	r3, [r7, #0]
  if (NumByteToRead > 0x01)
 8001af4:	883b      	ldrh	r3, [r7, #0]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d904      	bls.n	8001b04 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001b00:	70fb      	strb	r3, [r7, #3]
 8001b02:	e003      	b.n	8001b0c <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8001b04:	78fb      	ldrb	r3, [r7, #3]
 8001b06:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001b0a:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2180      	movs	r1, #128	; 0x80
 8001b10:	4814      	ldr	r0, [pc, #80]	; (8001b64 <GYRO_IO_Read+0x80>)
 8001b12:	f001 fb8d 	bl	8003230 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_2LINES(&SpiHandle);
 8001b16:	4b14      	ldr	r3, [pc, #80]	; (8001b68 <GYRO_IO_Read+0x84>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	4b12      	ldr	r3, [pc, #72]	; (8001b68 <GYRO_IO_Read+0x84>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8001b24:	601a      	str	r2, [r3, #0]
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8001b26:	78fb      	ldrb	r3, [r7, #3]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff feb7 	bl	800189c <SPIx_WriteRead>

  /* Receive the data that will be read from the device (MSB First) */
  while (NumByteToRead > 0x00)
 8001b2e:	e00c      	b.n	8001b4a <GYRO_IO_Read+0x66>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(0x00);
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7ff feb3 	bl	800189c <SPIx_WriteRead>
 8001b36:	4603      	mov	r3, r0
 8001b38:	461a      	mov	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8001b3e:	883b      	ldrh	r3, [r7, #0]
 8001b40:	3b01      	subs	r3, #1
 8001b42:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3301      	adds	r3, #1
 8001b48:	607b      	str	r3, [r7, #4]
  while (NumByteToRead > 0x00)
 8001b4a:	883b      	ldrh	r3, [r7, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d1ef      	bne.n	8001b30 <GYRO_IO_Read+0x4c>
  }

  /* Set chip select High at the end of the transmission */
  GYRO_CS_HIGH();
 8001b50:	2201      	movs	r2, #1
 8001b52:	2180      	movs	r1, #128	; 0x80
 8001b54:	4803      	ldr	r0, [pc, #12]	; (8001b64 <GYRO_IO_Read+0x80>)
 8001b56:	f001 fb6b 	bl	8003230 <HAL_GPIO_WritePin>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	48000c00 	.word	0x48000c00
 8001b68:	200003c4 	.word	0x200003c4

08001b6c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001b70:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001b72:	4a1a      	ldr	r2, [pc, #104]	; (8001bdc <BSP_LCD_GLASS_Init+0x70>)
 8001b74:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8001b76:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8001b7c:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001b7e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001b82:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8001b84:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001b86:	220c      	movs	r2, #12
 8001b88:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001b8c:	2240      	movs	r2, #64	; 0x40
 8001b8e:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8001b90:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8001b96:	4b10      	ldr	r3, [pc, #64]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001b98:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001b9c:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001ba6:	2240      	movs	r2, #64	; 0x40
 8001ba8:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8001baa:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8001bb0:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8001bb6:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001bb8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bbc:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8001bbe:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8001bc4:	4804      	ldr	r0, [pc, #16]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001bc6:	f000 f851 	bl	8001c6c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8001bca:	4803      	ldr	r0, [pc, #12]	; (8001bd8 <BSP_LCD_GLASS_Init+0x6c>)
 8001bcc:	f001 fc7a 	bl	80034c4 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8001bd0:	f000 f842 	bl	8001c58 <BSP_LCD_GLASS_Clear>
}
 8001bd4:	bf00      	nop
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20000428 	.word	0x20000428
 8001bdc:	40002400 	.word	0x40002400

08001be0 <BSP_LCD_GLASS_Contrast>:
  *     @arg LCD_CONTRASTLEVEL_6: Maximum Voltage = 3.38V
  *     @arg LCD_CONTRASTLEVEL_7: Maximum Voltage = 3.51V
  * @retval None
  */
void BSP_LCD_GLASS_Contrast(uint32_t Contrast)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  __HAL_LCD_CONTRAST_CONFIG(&LCDHandle, Contrast);
 8001be8:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <BSP_LCD_GLASS_Contrast+0x2c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8001bf2:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <BSP_LCD_GLASS_Contrast+0x2c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	4803      	ldr	r0, [pc, #12]	; (8001c0c <BSP_LCD_GLASS_Contrast+0x2c>)
 8001bfe:	f001 fe0b 	bl	8003818 <LCD_WaitForSynchro>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000428 	.word	0x20000428

08001c10 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001c1c:	e00b      	b.n	8001c36 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	2200      	movs	r2, #0
 8001c22:	2100      	movs	r1, #0
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 fa41 	bl	80020ac <WriteChar>

    /* Point on the next character */
    ptr++;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	3301      	adds	r3, #1
 8001c34:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d002      	beq.n	8001c44 <BSP_LCD_GLASS_DisplayString+0x34>
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	2b05      	cmp	r3, #5
 8001c42:	d9ec      	bls.n	8001c1e <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001c44:	4803      	ldr	r0, [pc, #12]	; (8001c54 <BSP_LCD_GLASS_DisplayString+0x44>)
 8001c46:	f001 fdae 	bl	80037a6 <HAL_LCD_UpdateDisplayRequest>
}
 8001c4a:	bf00      	nop
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000428 	.word	0x20000428

08001c58 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8001c5c:	4802      	ldr	r0, [pc, #8]	; (8001c68 <BSP_LCD_GLASS_Clear+0x10>)
 8001c5e:	f001 fd4c 	bl	80036fa <HAL_LCD_Clear>
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000428 	.word	0x20000428

08001c6c <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b0c0      	sub	sp, #256	; 0x100
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001c74:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001c84:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001c88:	2244      	movs	r2, #68	; 0x44
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f004 ffb8 	bl	8006c02 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001c92:	f107 0320 	add.w	r3, r7, #32
 8001c96:	2288      	movs	r2, #136	; 0x88
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f004 ffb1 	bl	8006c02 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ca0:	4b51      	ldr	r3, [pc, #324]	; (8001de8 <LCD_MspInit+0x17c>)
 8001ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca4:	4a50      	ldr	r2, [pc, #320]	; (8001de8 <LCD_MspInit+0x17c>)
 8001ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001caa:	6593      	str	r3, [r2, #88]	; 0x58
 8001cac:	4b4e      	ldr	r3, [pc, #312]	; (8001de8 <LCD_MspInit+0x17c>)
 8001cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb4:	61fb      	str	r3, [r7, #28]
 8001cb6:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001cb8:	2304      	movs	r3, #4
 8001cba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001cca:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f001 fef4 	bl	8003abc <HAL_RCC_OscConfig>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d000      	beq.n	8001cdc <LCD_MspInit+0x70>
  {
    while (1);
 8001cda:	e7fe      	b.n	8001cda <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001cdc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ce0:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001ce2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ce6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001cea:	f107 0320 	add.w	r3, r7, #32
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f002 fce4 	bl	80046bc <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf4:	4b3c      	ldr	r3, [pc, #240]	; (8001de8 <LCD_MspInit+0x17c>)
 8001cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cf8:	4a3b      	ldr	r2, [pc, #236]	; (8001de8 <LCD_MspInit+0x17c>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d00:	4b39      	ldr	r3, [pc, #228]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	61bb      	str	r3, [r7, #24]
 8001d0a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0c:	4b36      	ldr	r3, [pc, #216]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d10:	4a35      	ldr	r2, [pc, #212]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d12:	f043 0302 	orr.w	r3, r3, #2
 8001d16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d18:	4b33      	ldr	r3, [pc, #204]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d24:	4b30      	ldr	r3, [pc, #192]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d28:	4a2f      	ldr	r2, [pc, #188]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d2a:	f043 0304 	orr.w	r3, r3, #4
 8001d2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d30:	4b2d      	ldr	r3, [pc, #180]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d34:	f003 0304 	and.w	r3, r3, #4
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d3c:	4b2a      	ldr	r3, [pc, #168]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d40:	4a29      	ldr	r2, [pc, #164]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d42:	f043 0308 	orr.w	r3, r3, #8
 8001d46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d48:	4b27      	ldr	r3, [pc, #156]	; (8001de8 <LCD_MspInit+0x17c>)
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4c:	f003 0308 	and.w	r3, r3, #8
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8001d54:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8001d58:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001d6e:	230b      	movs	r3, #11
 8001d70:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001d74:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d7e:	f001 f8ad 	bl	8002edc <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001d82:	f24f 2333 	movw	r3, #62003	; 0xf233
 8001d86:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001d8a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4816      	ldr	r0, [pc, #88]	; (8001dec <LCD_MspInit+0x180>)
 8001d92:	f001 f8a3 	bl	8002edc <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001d96:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001d9a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001d9e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001da2:	4619      	mov	r1, r3
 8001da4:	4812      	ldr	r0, [pc, #72]	; (8001df0 <LCD_MspInit+0x184>)
 8001da6:	f001 f899 	bl	8002edc <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8001daa:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001dae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8001db2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001db6:	4619      	mov	r1, r3
 8001db8:	480e      	ldr	r0, [pc, #56]	; (8001df4 <LCD_MspInit+0x188>)
 8001dba:	f001 f88f 	bl	8002edc <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001dbe:	2002      	movs	r0, #2
 8001dc0:	f000 fdee 	bl	80029a0 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001dc4:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <LCD_MspInit+0x17c>)
 8001dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc8:	4a07      	ldr	r2, [pc, #28]	; (8001de8 <LCD_MspInit+0x17c>)
 8001dca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dce:	6593      	str	r3, [r2, #88]	; 0x58
 8001dd0:	4b05      	ldr	r3, [pc, #20]	; (8001de8 <LCD_MspInit+0x17c>)
 8001dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	68bb      	ldr	r3, [r7, #8]
}
 8001ddc:	bf00      	nop
 8001dde:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000
 8001dec:	48000400 	.word	0x48000400
 8001df0:	48000800 	.word	0x48000800
 8001df4:	48000c00 	.word	0x48000c00

08001df8 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	70fb      	strb	r3, [r7, #3]
 8001e04:	4613      	mov	r3, r2
 8001e06:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	737b      	strb	r3, [r7, #13]
 8001e10:	2300      	movs	r3, #0
 8001e12:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2bff      	cmp	r3, #255	; 0xff
 8001e1a:	f000 80e8 	beq.w	8001fee <Convert+0x1f6>
 8001e1e:	2bff      	cmp	r3, #255	; 0xff
 8001e20:	f300 80f1 	bgt.w	8002006 <Convert+0x20e>
 8001e24:	2bb5      	cmp	r3, #181	; 0xb5
 8001e26:	f000 80cb 	beq.w	8001fc0 <Convert+0x1c8>
 8001e2a:	2bb5      	cmp	r3, #181	; 0xb5
 8001e2c:	f300 80eb 	bgt.w	8002006 <Convert+0x20e>
 8001e30:	2b6e      	cmp	r3, #110	; 0x6e
 8001e32:	f300 80a9 	bgt.w	8001f88 <Convert+0x190>
 8001e36:	2b20      	cmp	r3, #32
 8001e38:	f2c0 80e5 	blt.w	8002006 <Convert+0x20e>
 8001e3c:	3b20      	subs	r3, #32
 8001e3e:	2b4e      	cmp	r3, #78	; 0x4e
 8001e40:	f200 80e1 	bhi.w	8002006 <Convert+0x20e>
 8001e44:	a201      	add	r2, pc, #4	; (adr r2, 8001e4c <Convert+0x54>)
 8001e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4a:	bf00      	nop
 8001e4c:	08001f8f 	.word	0x08001f8f
 8001e50:	08002007 	.word	0x08002007
 8001e54:	08002007 	.word	0x08002007
 8001e58:	08002007 	.word	0x08002007
 8001e5c:	08002007 	.word	0x08002007
 8001e60:	08001fe7 	.word	0x08001fe7
 8001e64:	08002007 	.word	0x08002007
 8001e68:	08002007 	.word	0x08002007
 8001e6c:	08001f9d 	.word	0x08001f9d
 8001e70:	08001fa3 	.word	0x08001fa3
 8001e74:	08001f95 	.word	0x08001f95
 8001e78:	08001fd1 	.word	0x08001fd1
 8001e7c:	08002007 	.word	0x08002007
 8001e80:	08001fc9 	.word	0x08001fc9
 8001e84:	08002007 	.word	0x08002007
 8001e88:	08001fd9 	.word	0x08001fd9
 8001e8c:	08001ff7 	.word	0x08001ff7
 8001e90:	08001ff7 	.word	0x08001ff7
 8001e94:	08001ff7 	.word	0x08001ff7
 8001e98:	08001ff7 	.word	0x08001ff7
 8001e9c:	08001ff7 	.word	0x08001ff7
 8001ea0:	08001ff7 	.word	0x08001ff7
 8001ea4:	08001ff7 	.word	0x08001ff7
 8001ea8:	08001ff7 	.word	0x08001ff7
 8001eac:	08001ff7 	.word	0x08001ff7
 8001eb0:	08001ff7 	.word	0x08001ff7
 8001eb4:	08002007 	.word	0x08002007
 8001eb8:	08002007 	.word	0x08002007
 8001ebc:	08002007 	.word	0x08002007
 8001ec0:	08002007 	.word	0x08002007
 8001ec4:	08002007 	.word	0x08002007
 8001ec8:	08002007 	.word	0x08002007
 8001ecc:	08002007 	.word	0x08002007
 8001ed0:	08002007 	.word	0x08002007
 8001ed4:	08002007 	.word	0x08002007
 8001ed8:	08002007 	.word	0x08002007
 8001edc:	08002007 	.word	0x08002007
 8001ee0:	08002007 	.word	0x08002007
 8001ee4:	08002007 	.word	0x08002007
 8001ee8:	08002007 	.word	0x08002007
 8001eec:	08002007 	.word	0x08002007
 8001ef0:	08002007 	.word	0x08002007
 8001ef4:	08002007 	.word	0x08002007
 8001ef8:	08002007 	.word	0x08002007
 8001efc:	08002007 	.word	0x08002007
 8001f00:	08002007 	.word	0x08002007
 8001f04:	08002007 	.word	0x08002007
 8001f08:	08002007 	.word	0x08002007
 8001f0c:	08002007 	.word	0x08002007
 8001f10:	08002007 	.word	0x08002007
 8001f14:	08002007 	.word	0x08002007
 8001f18:	08002007 	.word	0x08002007
 8001f1c:	08002007 	.word	0x08002007
 8001f20:	08002007 	.word	0x08002007
 8001f24:	08002007 	.word	0x08002007
 8001f28:	08002007 	.word	0x08002007
 8001f2c:	08002007 	.word	0x08002007
 8001f30:	08002007 	.word	0x08002007
 8001f34:	08002007 	.word	0x08002007
 8001f38:	08002007 	.word	0x08002007
 8001f3c:	08002007 	.word	0x08002007
 8001f40:	08002007 	.word	0x08002007
 8001f44:	08002007 	.word	0x08002007
 8001f48:	08002007 	.word	0x08002007
 8001f4c:	08002007 	.word	0x08002007
 8001f50:	08002007 	.word	0x08002007
 8001f54:	08002007 	.word	0x08002007
 8001f58:	08002007 	.word	0x08002007
 8001f5c:	08001fa9 	.word	0x08001fa9
 8001f60:	08002007 	.word	0x08002007
 8001f64:	08002007 	.word	0x08002007
 8001f68:	08002007 	.word	0x08002007
 8001f6c:	08002007 	.word	0x08002007
 8001f70:	08002007 	.word	0x08002007
 8001f74:	08002007 	.word	0x08002007
 8001f78:	08002007 	.word	0x08002007
 8001f7c:	08002007 	.word	0x08002007
 8001f80:	08001fb1 	.word	0x08001fb1
 8001f84:	08001fb9 	.word	0x08001fb9
 8001f88:	2bb0      	cmp	r3, #176	; 0xb0
 8001f8a:	d028      	beq.n	8001fde <Convert+0x1e6>
 8001f8c:	e03b      	b.n	8002006 <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	81fb      	strh	r3, [r7, #14]
      break;
 8001f92:	e057      	b.n	8002044 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8001f94:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001f98:	81fb      	strh	r3, [r7, #14]
      break;
 8001f9a:	e053      	b.n	8002044 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8001f9c:	2328      	movs	r3, #40	; 0x28
 8001f9e:	81fb      	strh	r3, [r7, #14]
      break;
 8001fa0:	e050      	b.n	8002044 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001fa2:	2311      	movs	r3, #17
 8001fa4:	81fb      	strh	r3, [r7, #14]
      break;
 8001fa6:	e04d      	b.n	8002044 <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 8001fa8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001fac:	81fb      	strh	r3, [r7, #14]
      break;
 8001fae:	e049      	b.n	8002044 <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 8001fb0:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001fb4:	81fb      	strh	r3, [r7, #14]
      break;
 8001fb6:	e045      	b.n	8002044 <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 8001fb8:	f242 2310 	movw	r3, #8720	; 0x2210
 8001fbc:	81fb      	strh	r3, [r7, #14]
      break;
 8001fbe:	e041      	b.n	8002044 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8001fc0:	f246 0384 	movw	r3, #24708	; 0x6084
 8001fc4:	81fb      	strh	r3, [r7, #14]
      break;
 8001fc6:	e03d      	b.n	8002044 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 8001fc8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001fcc:	81fb      	strh	r3, [r7, #14]
      break;
 8001fce:	e039      	b.n	8002044 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8001fd0:	f24a 0314 	movw	r3, #40980	; 0xa014
 8001fd4:	81fb      	strh	r3, [r7, #14]
      break;
 8001fd6:	e035      	b.n	8002044 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 8001fd8:	23c0      	movs	r3, #192	; 0xc0
 8001fda:	81fb      	strh	r3, [r7, #14]
      break;
 8001fdc:	e032      	b.n	8002044 <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 8001fde:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001fe2:	81fb      	strh	r3, [r7, #14]
      break;
 8001fe4:	e02e      	b.n	8002044 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 8001fe6:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8001fea:	81fb      	strh	r3, [r7, #14]
      break;
 8001fec:	e02a      	b.n	8002044 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 8001fee:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001ff2:	81fb      	strh	r3, [r7, #14]
      break ;
 8001ff4:	e026      	b.n	8002044 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	3b30      	subs	r3, #48	; 0x30
 8001ffc:	4a28      	ldr	r2, [pc, #160]	; (80020a0 <Convert+0x2a8>)
 8001ffe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002002:	81fb      	strh	r3, [r7, #14]
      break;
 8002004:	e01e      	b.n	8002044 <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b5a      	cmp	r3, #90	; 0x5a
 800200c:	d80a      	bhi.n	8002024 <Convert+0x22c>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b40      	cmp	r3, #64	; 0x40
 8002014:	d906      	bls.n	8002024 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	3b41      	subs	r3, #65	; 0x41
 800201c:	4a21      	ldr	r2, [pc, #132]	; (80020a4 <Convert+0x2ac>)
 800201e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002022:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b7a      	cmp	r3, #122	; 0x7a
 800202a:	d80a      	bhi.n	8002042 <Convert+0x24a>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b60      	cmp	r3, #96	; 0x60
 8002032:	d906      	bls.n	8002042 <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	3b61      	subs	r3, #97	; 0x61
 800203a:	4a1a      	ldr	r2, [pc, #104]	; (80020a4 <Convert+0x2ac>)
 800203c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002040:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002042:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002044:	78fb      	ldrb	r3, [r7, #3]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d103      	bne.n	8002052 <Convert+0x25a>
  {
    ch |= 0x0002;
 800204a:	89fb      	ldrh	r3, [r7, #14]
 800204c:	f043 0302 	orr.w	r3, r3, #2
 8002050:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002052:	78bb      	ldrb	r3, [r7, #2]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d103      	bne.n	8002060 <Convert+0x268>
  {
    ch |= 0x0020;
 8002058:	89fb      	ldrh	r3, [r7, #14]
 800205a:	f043 0320 	orr.w	r3, r3, #32
 800205e:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002060:	230c      	movs	r3, #12
 8002062:	737b      	strb	r3, [r7, #13]
 8002064:	2300      	movs	r3, #0
 8002066:	733b      	strb	r3, [r7, #12]
 8002068:	e010      	b.n	800208c <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800206a:	89fa      	ldrh	r2, [r7, #14]
 800206c:	7b7b      	ldrb	r3, [r7, #13]
 800206e:	fa42 f303 	asr.w	r3, r2, r3
 8002072:	461a      	mov	r2, r3
 8002074:	7b3b      	ldrb	r3, [r7, #12]
 8002076:	f002 020f 	and.w	r2, r2, #15
 800207a:	490b      	ldr	r1, [pc, #44]	; (80020a8 <Convert+0x2b0>)
 800207c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002080:	7b7b      	ldrb	r3, [r7, #13]
 8002082:	3b04      	subs	r3, #4
 8002084:	737b      	strb	r3, [r7, #13]
 8002086:	7b3b      	ldrb	r3, [r7, #12]
 8002088:	3301      	adds	r3, #1
 800208a:	733b      	strb	r3, [r7, #12]
 800208c:	7b3b      	ldrb	r3, [r7, #12]
 800208e:	2b03      	cmp	r3, #3
 8002090:	d9eb      	bls.n	800206a <Convert+0x272>
  }
}
 8002092:	bf00      	nop
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	08006cf4 	.word	0x08006cf4
 80020a4:	08006cc0 	.word	0x08006cc0
 80020a8:	20000464 	.word	0x20000464

080020ac <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	4608      	mov	r0, r1
 80020b6:	4611      	mov	r1, r2
 80020b8:	461a      	mov	r2, r3
 80020ba:	4603      	mov	r3, r0
 80020bc:	70fb      	strb	r3, [r7, #3]
 80020be:	460b      	mov	r3, r1
 80020c0:	70bb      	strb	r3, [r7, #2]
 80020c2:	4613      	mov	r3, r2
 80020c4:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 80020c6:	2300      	movs	r3, #0
 80020c8:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80020ca:	78ba      	ldrb	r2, [r7, #2]
 80020cc:	78fb      	ldrb	r3, [r7, #3]
 80020ce:	4619      	mov	r1, r3
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f7ff fe91 	bl	8001df8 <Convert>

  switch (Position)
 80020d6:	787b      	ldrb	r3, [r7, #1]
 80020d8:	2b05      	cmp	r3, #5
 80020da:	f200 835b 	bhi.w	8002794 <WriteChar+0x6e8>
 80020de:	a201      	add	r2, pc, #4	; (adr r2, 80020e4 <WriteChar+0x38>)
 80020e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020e4:	080020fd 	.word	0x080020fd
 80020e8:	080021f7 	.word	0x080021f7
 80020ec:	08002311 	.word	0x08002311
 80020f0:	08002413 	.word	0x08002413
 80020f4:	08002541 	.word	0x08002541
 80020f8:	0800268b 	.word	0x0800268b
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80020fc:	4b80      	ldr	r3, [pc, #512]	; (8002300 <WriteChar+0x254>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	011b      	lsls	r3, r3, #4
 8002102:	f003 0210 	and.w	r2, r3, #16
 8002106:	4b7e      	ldr	r3, [pc, #504]	; (8002300 <WriteChar+0x254>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	085b      	lsrs	r3, r3, #1
 800210c:	05db      	lsls	r3, r3, #23
 800210e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002112:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002114:	4b7a      	ldr	r3, [pc, #488]	; (8002300 <WriteChar+0x254>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	089b      	lsrs	r3, r3, #2
 800211a:	059b      	lsls	r3, r3, #22
 800211c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002120:	431a      	orrs	r2, r3
 8002122:	4b77      	ldr	r3, [pc, #476]	; (8002300 <WriteChar+0x254>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800212a:	4313      	orrs	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	4a74      	ldr	r2, [pc, #464]	; (8002304 <WriteChar+0x258>)
 8002132:	2100      	movs	r1, #0
 8002134:	4874      	ldr	r0, [pc, #464]	; (8002308 <WriteChar+0x25c>)
 8002136:	f001 fa85 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800213a:	4b71      	ldr	r3, [pc, #452]	; (8002300 <WriteChar+0x254>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	011b      	lsls	r3, r3, #4
 8002140:	f003 0210 	and.w	r2, r3, #16
 8002144:	4b6e      	ldr	r3, [pc, #440]	; (8002300 <WriteChar+0x254>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	085b      	lsrs	r3, r3, #1
 800214a:	05db      	lsls	r3, r3, #23
 800214c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002150:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002152:	4b6b      	ldr	r3, [pc, #428]	; (8002300 <WriteChar+0x254>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	089b      	lsrs	r3, r3, #2
 8002158:	059b      	lsls	r3, r3, #22
 800215a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800215e:	431a      	orrs	r2, r3
 8002160:	4b67      	ldr	r3, [pc, #412]	; (8002300 <WriteChar+0x254>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002168:	4313      	orrs	r3, r2
 800216a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	4a65      	ldr	r2, [pc, #404]	; (8002304 <WriteChar+0x258>)
 8002170:	2102      	movs	r1, #2
 8002172:	4865      	ldr	r0, [pc, #404]	; (8002308 <WriteChar+0x25c>)
 8002174:	f001 fa66 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002178:	4b61      	ldr	r3, [pc, #388]	; (8002300 <WriteChar+0x254>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	011b      	lsls	r3, r3, #4
 800217e:	f003 0210 	and.w	r2, r3, #16
 8002182:	4b5f      	ldr	r3, [pc, #380]	; (8002300 <WriteChar+0x254>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	085b      	lsrs	r3, r3, #1
 8002188:	05db      	lsls	r3, r3, #23
 800218a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800218e:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002190:	4b5b      	ldr	r3, [pc, #364]	; (8002300 <WriteChar+0x254>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	089b      	lsrs	r3, r3, #2
 8002196:	059b      	lsls	r3, r3, #22
 8002198:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800219c:	431a      	orrs	r2, r3
 800219e:	4b58      	ldr	r3, [pc, #352]	; (8002300 <WriteChar+0x254>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4a55      	ldr	r2, [pc, #340]	; (8002304 <WriteChar+0x258>)
 80021ae:	2104      	movs	r1, #4
 80021b0:	4855      	ldr	r0, [pc, #340]	; (8002308 <WriteChar+0x25c>)
 80021b2:	f001 fa47 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80021b6:	4b52      	ldr	r3, [pc, #328]	; (8002300 <WriteChar+0x254>)
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	011b      	lsls	r3, r3, #4
 80021bc:	f003 0210 	and.w	r2, r3, #16
 80021c0:	4b4f      	ldr	r3, [pc, #316]	; (8002300 <WriteChar+0x254>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	085b      	lsrs	r3, r3, #1
 80021c6:	05db      	lsls	r3, r3, #23
 80021c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80021cc:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80021ce:	4b4c      	ldr	r3, [pc, #304]	; (8002300 <WriteChar+0x254>)
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	089b      	lsrs	r3, r3, #2
 80021d4:	059b      	lsls	r3, r3, #22
 80021d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021da:	431a      	orrs	r2, r3
 80021dc:	4b48      	ldr	r3, [pc, #288]	; (8002300 <WriteChar+0x254>)
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4a46      	ldr	r2, [pc, #280]	; (8002304 <WriteChar+0x258>)
 80021ec:	2106      	movs	r1, #6
 80021ee:	4846      	ldr	r0, [pc, #280]	; (8002308 <WriteChar+0x25c>)
 80021f0:	f001 fa28 	bl	8003644 <HAL_LCD_Write>
      break;
 80021f4:	e2cf      	b.n	8002796 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80021f6:	4b42      	ldr	r3, [pc, #264]	; (8002300 <WriteChar+0x254>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	019b      	lsls	r3, r3, #6
 80021fc:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002200:	4b3f      	ldr	r3, [pc, #252]	; (8002300 <WriteChar+0x254>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	085b      	lsrs	r3, r3, #1
 8002206:	035b      	lsls	r3, r3, #13
 8002208:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800220c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800220e:	4b3c      	ldr	r3, [pc, #240]	; (8002300 <WriteChar+0x254>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	089b      	lsrs	r3, r3, #2
 8002214:	031b      	lsls	r3, r3, #12
 8002216:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800221a:	431a      	orrs	r2, r3
 800221c:	4b38      	ldr	r3, [pc, #224]	; (8002300 <WriteChar+0x254>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	015b      	lsls	r3, r3, #5
 8002224:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002228:	4313      	orrs	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4a37      	ldr	r2, [pc, #220]	; (800230c <WriteChar+0x260>)
 8002230:	2100      	movs	r1, #0
 8002232:	4835      	ldr	r0, [pc, #212]	; (8002308 <WriteChar+0x25c>)
 8002234:	f001 fa06 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002238:	4b31      	ldr	r3, [pc, #196]	; (8002300 <WriteChar+0x254>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	019b      	lsls	r3, r3, #6
 800223e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002242:	4b2f      	ldr	r3, [pc, #188]	; (8002300 <WriteChar+0x254>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	085b      	lsrs	r3, r3, #1
 8002248:	035b      	lsls	r3, r3, #13
 800224a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800224e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002250:	4b2b      	ldr	r3, [pc, #172]	; (8002300 <WriteChar+0x254>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	089b      	lsrs	r3, r3, #2
 8002256:	031b      	lsls	r3, r3, #12
 8002258:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800225c:	431a      	orrs	r2, r3
 800225e:	4b28      	ldr	r3, [pc, #160]	; (8002300 <WriteChar+0x254>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	08db      	lsrs	r3, r3, #3
 8002264:	015b      	lsls	r3, r3, #5
 8002266:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800226a:	4313      	orrs	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	4a26      	ldr	r2, [pc, #152]	; (800230c <WriteChar+0x260>)
 8002272:	2102      	movs	r1, #2
 8002274:	4824      	ldr	r0, [pc, #144]	; (8002308 <WriteChar+0x25c>)
 8002276:	f001 f9e5 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800227a:	4b21      	ldr	r3, [pc, #132]	; (8002300 <WriteChar+0x254>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	019b      	lsls	r3, r3, #6
 8002280:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002284:	4b1e      	ldr	r3, [pc, #120]	; (8002300 <WriteChar+0x254>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	085b      	lsrs	r3, r3, #1
 800228a:	035b      	lsls	r3, r3, #13
 800228c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002290:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002292:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <WriteChar+0x254>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	031b      	lsls	r3, r3, #12
 800229a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800229e:	431a      	orrs	r2, r3
 80022a0:	4b17      	ldr	r3, [pc, #92]	; (8002300 <WriteChar+0x254>)
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	08db      	lsrs	r3, r3, #3
 80022a6:	015b      	lsls	r3, r3, #5
 80022a8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4a16      	ldr	r2, [pc, #88]	; (800230c <WriteChar+0x260>)
 80022b4:	2104      	movs	r1, #4
 80022b6:	4814      	ldr	r0, [pc, #80]	; (8002308 <WriteChar+0x25c>)
 80022b8:	f001 f9c4 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80022bc:	4b10      	ldr	r3, [pc, #64]	; (8002300 <WriteChar+0x254>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	019b      	lsls	r3, r3, #6
 80022c2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80022c6:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <WriteChar+0x254>)
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	085b      	lsrs	r3, r3, #1
 80022cc:	035b      	lsls	r3, r3, #13
 80022ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022d2:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80022d4:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <WriteChar+0x254>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	089b      	lsrs	r3, r3, #2
 80022da:	031b      	lsls	r3, r3, #12
 80022dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022e0:	431a      	orrs	r2, r3
 80022e2:	4b07      	ldr	r3, [pc, #28]	; (8002300 <WriteChar+0x254>)
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	08db      	lsrs	r3, r3, #3
 80022e8:	015b      	lsls	r3, r3, #5
 80022ea:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80022ee:	4313      	orrs	r3, r2
 80022f0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	4a05      	ldr	r2, [pc, #20]	; (800230c <WriteChar+0x260>)
 80022f6:	2106      	movs	r1, #6
 80022f8:	4803      	ldr	r0, [pc, #12]	; (8002308 <WriteChar+0x25c>)
 80022fa:	f001 f9a3 	bl	8003644 <HAL_LCD_Write>
      break;
 80022fe:	e24a      	b.n	8002796 <WriteChar+0x6ea>
 8002300:	20000464 	.word	0x20000464
 8002304:	ff3fffe7 	.word	0xff3fffe7
 8002308:	20000428 	.word	0x20000428
 800230c:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002310:	4b88      	ldr	r3, [pc, #544]	; (8002534 <WriteChar+0x488>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	03db      	lsls	r3, r3, #15
 8002316:	b29a      	uxth	r2, r3
 8002318:	4b86      	ldr	r3, [pc, #536]	; (8002534 <WriteChar+0x488>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	085b      	lsrs	r3, r3, #1
 800231e:	075b      	lsls	r3, r3, #29
 8002320:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002324:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002326:	4b83      	ldr	r3, [pc, #524]	; (8002534 <WriteChar+0x488>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	089b      	lsrs	r3, r3, #2
 800232c:	071b      	lsls	r3, r3, #28
 800232e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002332:	431a      	orrs	r2, r3
 8002334:	4b7f      	ldr	r3, [pc, #508]	; (8002534 <WriteChar+0x488>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	08db      	lsrs	r3, r3, #3
 800233a:	039b      	lsls	r3, r3, #14
 800233c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002340:	4313      	orrs	r3, r2
 8002342:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	4a7c      	ldr	r2, [pc, #496]	; (8002538 <WriteChar+0x48c>)
 8002348:	2100      	movs	r1, #0
 800234a:	487c      	ldr	r0, [pc, #496]	; (800253c <WriteChar+0x490>)
 800234c:	f001 f97a 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002350:	4b78      	ldr	r3, [pc, #480]	; (8002534 <WriteChar+0x488>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	03db      	lsls	r3, r3, #15
 8002356:	b29a      	uxth	r2, r3
 8002358:	4b76      	ldr	r3, [pc, #472]	; (8002534 <WriteChar+0x488>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	085b      	lsrs	r3, r3, #1
 800235e:	075b      	lsls	r3, r3, #29
 8002360:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002364:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002366:	4b73      	ldr	r3, [pc, #460]	; (8002534 <WriteChar+0x488>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	089b      	lsrs	r3, r3, #2
 800236c:	071b      	lsls	r3, r3, #28
 800236e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002372:	431a      	orrs	r2, r3
 8002374:	4b6f      	ldr	r3, [pc, #444]	; (8002534 <WriteChar+0x488>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	08db      	lsrs	r3, r3, #3
 800237a:	039b      	lsls	r3, r3, #14
 800237c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002380:	4313      	orrs	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4a6c      	ldr	r2, [pc, #432]	; (8002538 <WriteChar+0x48c>)
 8002388:	2102      	movs	r1, #2
 800238a:	486c      	ldr	r0, [pc, #432]	; (800253c <WriteChar+0x490>)
 800238c:	f001 f95a 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002390:	4b68      	ldr	r3, [pc, #416]	; (8002534 <WriteChar+0x488>)
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	03db      	lsls	r3, r3, #15
 8002396:	b29a      	uxth	r2, r3
 8002398:	4b66      	ldr	r3, [pc, #408]	; (8002534 <WriteChar+0x488>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	085b      	lsrs	r3, r3, #1
 800239e:	075b      	lsls	r3, r3, #29
 80023a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80023a4:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80023a6:	4b63      	ldr	r3, [pc, #396]	; (8002534 <WriteChar+0x488>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	089b      	lsrs	r3, r3, #2
 80023ac:	071b      	lsls	r3, r3, #28
 80023ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b2:	431a      	orrs	r2, r3
 80023b4:	4b5f      	ldr	r3, [pc, #380]	; (8002534 <WriteChar+0x488>)
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	08db      	lsrs	r3, r3, #3
 80023ba:	039b      	lsls	r3, r3, #14
 80023bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	4a5c      	ldr	r2, [pc, #368]	; (8002538 <WriteChar+0x48c>)
 80023c8:	2104      	movs	r1, #4
 80023ca:	485c      	ldr	r0, [pc, #368]	; (800253c <WriteChar+0x490>)
 80023cc:	f001 f93a 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80023d0:	4b58      	ldr	r3, [pc, #352]	; (8002534 <WriteChar+0x488>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	03db      	lsls	r3, r3, #15
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	4b56      	ldr	r3, [pc, #344]	; (8002534 <WriteChar+0x488>)
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	085b      	lsrs	r3, r3, #1
 80023de:	075b      	lsls	r3, r3, #29
 80023e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80023e4:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80023e6:	4b53      	ldr	r3, [pc, #332]	; (8002534 <WriteChar+0x488>)
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	089b      	lsrs	r3, r3, #2
 80023ec:	071b      	lsls	r3, r3, #28
 80023ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f2:	431a      	orrs	r2, r3
 80023f4:	4b4f      	ldr	r3, [pc, #316]	; (8002534 <WriteChar+0x488>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	08db      	lsrs	r3, r3, #3
 80023fa:	039b      	lsls	r3, r3, #14
 80023fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002400:	4313      	orrs	r3, r2
 8002402:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4a4c      	ldr	r2, [pc, #304]	; (8002538 <WriteChar+0x48c>)
 8002408:	2106      	movs	r1, #6
 800240a:	484c      	ldr	r0, [pc, #304]	; (800253c <WriteChar+0x490>)
 800240c:	f001 f91a 	bl	8003644 <HAL_LCD_Write>
      break;
 8002410:	e1c1      	b.n	8002796 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002412:	4b48      	ldr	r3, [pc, #288]	; (8002534 <WriteChar+0x488>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	07da      	lsls	r2, r3, #31
 8002418:	4b46      	ldr	r3, [pc, #280]	; (8002534 <WriteChar+0x488>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	08db      	lsrs	r3, r3, #3
 800241e:	079b      	lsls	r3, r3, #30
 8002420:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002424:	4313      	orrs	r3, r2
 8002426:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800242e:	2100      	movs	r1, #0
 8002430:	4842      	ldr	r0, [pc, #264]	; (800253c <WriteChar+0x490>)
 8002432:	f001 f907 	bl	8003644 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002436:	4b3f      	ldr	r3, [pc, #252]	; (8002534 <WriteChar+0x488>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0202 	and.w	r2, r3, #2
 800243e:	4b3d      	ldr	r3, [pc, #244]	; (8002534 <WriteChar+0x488>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	4313      	orrs	r3, r2
 800244a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f06f 0203 	mvn.w	r2, #3
 8002452:	2101      	movs	r1, #1
 8002454:	4839      	ldr	r0, [pc, #228]	; (800253c <WriteChar+0x490>)
 8002456:	f001 f8f5 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800245a:	4b36      	ldr	r3, [pc, #216]	; (8002534 <WriteChar+0x488>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	07da      	lsls	r2, r3, #31
 8002460:	4b34      	ldr	r3, [pc, #208]	; (8002534 <WriteChar+0x488>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	08db      	lsrs	r3, r3, #3
 8002466:	079b      	lsls	r3, r3, #30
 8002468:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800246c:	4313      	orrs	r3, r2
 800246e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002476:	2102      	movs	r1, #2
 8002478:	4830      	ldr	r0, [pc, #192]	; (800253c <WriteChar+0x490>)
 800247a:	f001 f8e3 	bl	8003644 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800247e:	4b2d      	ldr	r3, [pc, #180]	; (8002534 <WriteChar+0x488>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f003 0202 	and.w	r2, r3, #2
 8002486:	4b2b      	ldr	r3, [pc, #172]	; (8002534 <WriteChar+0x488>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	089b      	lsrs	r3, r3, #2
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	4313      	orrs	r3, r2
 8002492:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f06f 0203 	mvn.w	r2, #3
 800249a:	2103      	movs	r1, #3
 800249c:	4827      	ldr	r0, [pc, #156]	; (800253c <WriteChar+0x490>)
 800249e:	f001 f8d1 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80024a2:	4b24      	ldr	r3, [pc, #144]	; (8002534 <WriteChar+0x488>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	07da      	lsls	r2, r3, #31
 80024a8:	4b22      	ldr	r3, [pc, #136]	; (8002534 <WriteChar+0x488>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	08db      	lsrs	r3, r3, #3
 80024ae:	079b      	lsls	r3, r3, #30
 80024b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80024b4:	4313      	orrs	r3, r2
 80024b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80024be:	2104      	movs	r1, #4
 80024c0:	481e      	ldr	r0, [pc, #120]	; (800253c <WriteChar+0x490>)
 80024c2:	f001 f8bf 	bl	8003644 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80024c6:	4b1b      	ldr	r3, [pc, #108]	; (8002534 <WriteChar+0x488>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 0202 	and.w	r2, r3, #2
 80024ce:	4b19      	ldr	r3, [pc, #100]	; (8002534 <WriteChar+0x488>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	089b      	lsrs	r3, r3, #2
 80024d4:	f003 0301 	and.w	r3, r3, #1
 80024d8:	4313      	orrs	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f06f 0203 	mvn.w	r2, #3
 80024e2:	2105      	movs	r1, #5
 80024e4:	4815      	ldr	r0, [pc, #84]	; (800253c <WriteChar+0x490>)
 80024e6:	f001 f8ad 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80024ea:	4b12      	ldr	r3, [pc, #72]	; (8002534 <WriteChar+0x488>)
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	07da      	lsls	r2, r3, #31
 80024f0:	4b10      	ldr	r3, [pc, #64]	; (8002534 <WriteChar+0x488>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	08db      	lsrs	r3, r3, #3
 80024f6:	079b      	lsls	r3, r3, #30
 80024f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80024fc:	4313      	orrs	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002506:	2106      	movs	r1, #6
 8002508:	480c      	ldr	r0, [pc, #48]	; (800253c <WriteChar+0x490>)
 800250a:	f001 f89b 	bl	8003644 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800250e:	4b09      	ldr	r3, [pc, #36]	; (8002534 <WriteChar+0x488>)
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	f003 0202 	and.w	r2, r3, #2
 8002516:	4b07      	ldr	r3, [pc, #28]	; (8002534 <WriteChar+0x488>)
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	089b      	lsrs	r3, r3, #2
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	4313      	orrs	r3, r2
 8002522:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f06f 0203 	mvn.w	r2, #3
 800252a:	2107      	movs	r1, #7
 800252c:	4803      	ldr	r0, [pc, #12]	; (800253c <WriteChar+0x490>)
 800252e:	f001 f889 	bl	8003644 <HAL_LCD_Write>
      break;
 8002532:	e130      	b.n	8002796 <WriteChar+0x6ea>
 8002534:	20000464 	.word	0x20000464
 8002538:	cfff3fff 	.word	0xcfff3fff
 800253c:	20000428 	.word	0x20000428

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002540:	4b97      	ldr	r3, [pc, #604]	; (80027a0 <WriteChar+0x6f4>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	085b      	lsrs	r3, r3, #1
 8002546:	065b      	lsls	r3, r3, #25
 8002548:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800254c:	4b94      	ldr	r3, [pc, #592]	; (80027a0 <WriteChar+0x6f4>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	089b      	lsrs	r3, r3, #2
 8002552:	061b      	lsls	r3, r3, #24
 8002554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002558:	4313      	orrs	r3, r2
 800255a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002562:	2100      	movs	r1, #0
 8002564:	488f      	ldr	r0, [pc, #572]	; (80027a4 <WriteChar+0x6f8>)
 8002566:	f001 f86d 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800256a:	4b8d      	ldr	r3, [pc, #564]	; (80027a0 <WriteChar+0x6f4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	f003 0208 	and.w	r2, r3, #8
 8002574:	4b8a      	ldr	r3, [pc, #552]	; (80027a0 <WriteChar+0x6f4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	08db      	lsrs	r3, r3, #3
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	4313      	orrs	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f06f 020c 	mvn.w	r2, #12
 800258a:	2101      	movs	r1, #1
 800258c:	4885      	ldr	r0, [pc, #532]	; (80027a4 <WriteChar+0x6f8>)
 800258e:	f001 f859 	bl	8003644 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002592:	4b83      	ldr	r3, [pc, #524]	; (80027a0 <WriteChar+0x6f4>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	085b      	lsrs	r3, r3, #1
 8002598:	065b      	lsls	r3, r3, #25
 800259a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800259e:	4b80      	ldr	r3, [pc, #512]	; (80027a0 <WriteChar+0x6f4>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	089b      	lsrs	r3, r3, #2
 80025a4:	061b      	lsls	r3, r3, #24
 80025a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025aa:	4313      	orrs	r3, r2
 80025ac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80025b4:	2102      	movs	r1, #2
 80025b6:	487b      	ldr	r0, [pc, #492]	; (80027a4 <WriteChar+0x6f8>)
 80025b8:	f001 f844 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80025bc:	4b78      	ldr	r3, [pc, #480]	; (80027a0 <WriteChar+0x6f4>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	f003 0208 	and.w	r2, r3, #8
 80025c6:	4b76      	ldr	r3, [pc, #472]	; (80027a0 <WriteChar+0x6f4>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	08db      	lsrs	r3, r3, #3
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	4313      	orrs	r3, r2
 80025d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f06f 020c 	mvn.w	r2, #12
 80025dc:	2103      	movs	r1, #3
 80025de:	4871      	ldr	r0, [pc, #452]	; (80027a4 <WriteChar+0x6f8>)
 80025e0:	f001 f830 	bl	8003644 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80025e4:	4b6e      	ldr	r3, [pc, #440]	; (80027a0 <WriteChar+0x6f4>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	085b      	lsrs	r3, r3, #1
 80025ea:	065b      	lsls	r3, r3, #25
 80025ec:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80025f0:	4b6b      	ldr	r3, [pc, #428]	; (80027a0 <WriteChar+0x6f4>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	089b      	lsrs	r3, r3, #2
 80025f6:	061b      	lsls	r3, r3, #24
 80025f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025fc:	4313      	orrs	r3, r2
 80025fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002606:	2104      	movs	r1, #4
 8002608:	4866      	ldr	r0, [pc, #408]	; (80027a4 <WriteChar+0x6f8>)
 800260a:	f001 f81b 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800260e:	4b64      	ldr	r3, [pc, #400]	; (80027a0 <WriteChar+0x6f4>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	f003 0208 	and.w	r2, r3, #8
 8002618:	4b61      	ldr	r3, [pc, #388]	; (80027a0 <WriteChar+0x6f4>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	08db      	lsrs	r3, r3, #3
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	f003 0304 	and.w	r3, r3, #4
 8002624:	4313      	orrs	r3, r2
 8002626:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f06f 020c 	mvn.w	r2, #12
 800262e:	2105      	movs	r1, #5
 8002630:	485c      	ldr	r0, [pc, #368]	; (80027a4 <WriteChar+0x6f8>)
 8002632:	f001 f807 	bl	8003644 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002636:	4b5a      	ldr	r3, [pc, #360]	; (80027a0 <WriteChar+0x6f4>)
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	085b      	lsrs	r3, r3, #1
 800263c:	065b      	lsls	r3, r3, #25
 800263e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002642:	4b57      	ldr	r3, [pc, #348]	; (80027a0 <WriteChar+0x6f4>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	089b      	lsrs	r3, r3, #2
 8002648:	061b      	lsls	r3, r3, #24
 800264a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800264e:	4313      	orrs	r3, r2
 8002650:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002658:	2106      	movs	r1, #6
 800265a:	4852      	ldr	r0, [pc, #328]	; (80027a4 <WriteChar+0x6f8>)
 800265c:	f000 fff2 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002660:	4b4f      	ldr	r3, [pc, #316]	; (80027a0 <WriteChar+0x6f4>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	f003 0208 	and.w	r2, r3, #8
 800266a:	4b4d      	ldr	r3, [pc, #308]	; (80027a0 <WriteChar+0x6f4>)
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	08db      	lsrs	r3, r3, #3
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	f003 0304 	and.w	r3, r3, #4
 8002676:	4313      	orrs	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f06f 020c 	mvn.w	r2, #12
 8002680:	2107      	movs	r1, #7
 8002682:	4848      	ldr	r0, [pc, #288]	; (80027a4 <WriteChar+0x6f8>)
 8002684:	f000 ffde 	bl	8003644 <HAL_LCD_Write>
      break;
 8002688:	e085      	b.n	8002796 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800268a:	4b45      	ldr	r3, [pc, #276]	; (80027a0 <WriteChar+0x6f4>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	045b      	lsls	r3, r3, #17
 8002690:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002694:	4b42      	ldr	r3, [pc, #264]	; (80027a0 <WriteChar+0x6f4>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	085b      	lsrs	r3, r3, #1
 800269a:	021b      	lsls	r3, r3, #8
 800269c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80026a2:	4b3f      	ldr	r3, [pc, #252]	; (80027a0 <WriteChar+0x6f4>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	089b      	lsrs	r3, r3, #2
 80026a8:	025b      	lsls	r3, r3, #9
 80026aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026ae:	431a      	orrs	r2, r3
 80026b0:	4b3b      	ldr	r3, [pc, #236]	; (80027a0 <WriteChar+0x6f4>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	08db      	lsrs	r3, r3, #3
 80026b6:	069b      	lsls	r3, r3, #26
 80026b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80026bc:	4313      	orrs	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4a39      	ldr	r2, [pc, #228]	; (80027a8 <WriteChar+0x6fc>)
 80026c4:	2100      	movs	r1, #0
 80026c6:	4837      	ldr	r0, [pc, #220]	; (80027a4 <WriteChar+0x6f8>)
 80026c8:	f000 ffbc 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80026cc:	4b34      	ldr	r3, [pc, #208]	; (80027a0 <WriteChar+0x6f4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	045b      	lsls	r3, r3, #17
 80026d2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80026d6:	4b32      	ldr	r3, [pc, #200]	; (80027a0 <WriteChar+0x6f4>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	085b      	lsrs	r3, r3, #1
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e2:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80026e4:	4b2e      	ldr	r3, [pc, #184]	; (80027a0 <WriteChar+0x6f4>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	089b      	lsrs	r3, r3, #2
 80026ea:	025b      	lsls	r3, r3, #9
 80026ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026f0:	431a      	orrs	r2, r3
 80026f2:	4b2b      	ldr	r3, [pc, #172]	; (80027a0 <WriteChar+0x6f4>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	08db      	lsrs	r3, r3, #3
 80026f8:	069b      	lsls	r3, r3, #26
 80026fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80026fe:	4313      	orrs	r3, r2
 8002700:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4a28      	ldr	r2, [pc, #160]	; (80027a8 <WriteChar+0x6fc>)
 8002706:	2102      	movs	r1, #2
 8002708:	4826      	ldr	r0, [pc, #152]	; (80027a4 <WriteChar+0x6f8>)
 800270a:	f000 ff9b 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800270e:	4b24      	ldr	r3, [pc, #144]	; (80027a0 <WriteChar+0x6f4>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	045b      	lsls	r3, r3, #17
 8002714:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002718:	4b21      	ldr	r3, [pc, #132]	; (80027a0 <WriteChar+0x6f4>)
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	085b      	lsrs	r3, r3, #1
 800271e:	021b      	lsls	r3, r3, #8
 8002720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002724:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002726:	4b1e      	ldr	r3, [pc, #120]	; (80027a0 <WriteChar+0x6f4>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	089b      	lsrs	r3, r3, #2
 800272c:	025b      	lsls	r3, r3, #9
 800272e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002732:	431a      	orrs	r2, r3
 8002734:	4b1a      	ldr	r3, [pc, #104]	; (80027a0 <WriteChar+0x6f4>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	08db      	lsrs	r3, r3, #3
 800273a:	069b      	lsls	r3, r3, #26
 800273c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002740:	4313      	orrs	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4a18      	ldr	r2, [pc, #96]	; (80027a8 <WriteChar+0x6fc>)
 8002748:	2104      	movs	r1, #4
 800274a:	4816      	ldr	r0, [pc, #88]	; (80027a4 <WriteChar+0x6f8>)
 800274c:	f000 ff7a 	bl	8003644 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002750:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <WriteChar+0x6f4>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	045b      	lsls	r3, r3, #17
 8002756:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800275a:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <WriteChar+0x6f4>)
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	085b      	lsrs	r3, r3, #1
 8002760:	021b      	lsls	r3, r3, #8
 8002762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002766:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002768:	4b0d      	ldr	r3, [pc, #52]	; (80027a0 <WriteChar+0x6f4>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	089b      	lsrs	r3, r3, #2
 800276e:	025b      	lsls	r3, r3, #9
 8002770:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002774:	431a      	orrs	r2, r3
 8002776:	4b0a      	ldr	r3, [pc, #40]	; (80027a0 <WriteChar+0x6f4>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	08db      	lsrs	r3, r3, #3
 800277c:	069b      	lsls	r3, r3, #26
 800277e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002782:	4313      	orrs	r3, r2
 8002784:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4a07      	ldr	r2, [pc, #28]	; (80027a8 <WriteChar+0x6fc>)
 800278a:	2106      	movs	r1, #6
 800278c:	4805      	ldr	r0, [pc, #20]	; (80027a4 <WriteChar+0x6f8>)
 800278e:	f000 ff59 	bl	8003644 <HAL_LCD_Write>
      break;
 8002792:	e000      	b.n	8002796 <WriteChar+0x6ea>

    default:
      break;
 8002794:	bf00      	nop
  }
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000464 	.word	0x20000464
 80027a4:	20000428 	.word	0x20000428
 80027a8:	fbfdfcff 	.word	0xfbfdfcff

080027ac <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80027b6:	2300      	movs	r3, #0
 80027b8:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure = {0, 0};
 80027ba:	2300      	movs	r3, #0
 80027bc:	703b      	strb	r3, [r7, #0]
 80027be:	2300      	movs	r3, #0
 80027c0:	707b      	strb	r3, [r7, #1]

  if ((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 80027c2:	4b2d      	ldr	r3, [pc, #180]	; (8002878 <BSP_GYRO_Init+0xcc>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	4798      	blx	r3
 80027c8:	4603      	mov	r3, r0
 80027ca:	2bd4      	cmp	r3, #212	; 0xd4
 80027cc:	d005      	beq.n	80027da <BSP_GYRO_Init+0x2e>
 80027ce:	4b2a      	ldr	r3, [pc, #168]	; (8002878 <BSP_GYRO_Init+0xcc>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	4798      	blx	r3
 80027d4:	4603      	mov	r3, r0
 80027d6:	2bd5      	cmp	r3, #213	; 0xd5
 80027d8:	d146      	bne.n	8002868 <BSP_GYRO_Init+0xbc>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 80027da:	4b28      	ldr	r3, [pc, #160]	; (800287c <BSP_GYRO_Init+0xd0>)
 80027dc:	4a26      	ldr	r2, [pc, #152]	; (8002878 <BSP_GYRO_Init+0xcc>)
 80027de:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    L3GD20_InitStructure.Power_Mode = L3GD20_MODE_ACTIVE;
 80027e0:	2308      	movs	r3, #8
 80027e2:	713b      	strb	r3, [r7, #4]
    L3GD20_InitStructure.Output_DataRate = L3GD20_OUTPUT_DATARATE_1;
 80027e4:	2300      	movs	r3, #0
 80027e6:	717b      	strb	r3, [r7, #5]
    L3GD20_InitStructure.Axes_Enable = L3GD20_AXES_ENABLE;
 80027e8:	2307      	movs	r3, #7
 80027ea:	71bb      	strb	r3, [r7, #6]
    L3GD20_InitStructure.Band_Width = L3GD20_BANDWIDTH_4;
 80027ec:	2330      	movs	r3, #48	; 0x30
 80027ee:	71fb      	strb	r3, [r7, #7]
    L3GD20_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 80027f0:	2300      	movs	r3, #0
 80027f2:	723b      	strb	r3, [r7, #8]
    L3GD20_InitStructure.Endianness = L3GD20_BLE_LSB;
 80027f4:	2300      	movs	r3, #0
 80027f6:	727b      	strb	r3, [r7, #9]
    L3GD20_InitStructure.Full_Scale = L3GD20_FULLSCALE_500;
 80027f8:	2310      	movs	r3, #16
 80027fa:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 80027fc:	793a      	ldrb	r2, [r7, #4]
 80027fe:	797b      	ldrb	r3, [r7, #5]
 8002800:	4313      	orrs	r3, r2
 8002802:	b2da      	uxtb	r2, r3
                      L3GD20_InitStructure.Axes_Enable | L3GD20_InitStructure.Band_Width);
 8002804:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8002806:	4313      	orrs	r3, r2
 8002808:	b2da      	uxtb	r2, r3
                      L3GD20_InitStructure.Axes_Enable | L3GD20_InitStructure.Band_Width);
 800280a:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 800280c:	4313      	orrs	r3, r2
 800280e:	b2db      	uxtb	r3, r3
 8002810:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t)((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
 8002812:	7a3a      	ldrb	r2, [r7, #8]
 8002814:	7a7b      	ldrb	r3, [r7, #9]
 8002816:	4313      	orrs	r3, r2
 8002818:	b2da      	uxtb	r2, r3
                        L3GD20_InitStructure.Full_Scale) << 8);
 800281a:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t)((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
 800281c:	4313      	orrs	r3, r2
 800281e:	b2db      	uxtb	r3, r3
 8002820:	b29b      	uxth	r3, r3
 8002822:	021b      	lsls	r3, r3, #8
 8002824:	b29a      	uxth	r2, r3
 8002826:	89bb      	ldrh	r3, [r7, #12]
 8002828:	4313      	orrs	r3, r2
 800282a:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 800282c:	4b13      	ldr	r3, [pc, #76]	; (800287c <BSP_GYRO_Init+0xd0>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	89ba      	ldrh	r2, [r7, #12]
 8002834:	4610      	mov	r0, r2
 8002836:	4798      	blx	r3

    L3GD20_FilterStructure.HighPassFilter_Mode_Selection = L3GD20_HPM_NORMAL_MODE_RES;
 8002838:	2300      	movs	r3, #0
 800283a:	703b      	strb	r3, [r7, #0]
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 800283c:	2300      	movs	r3, #0
 800283e:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t)((L3GD20_FilterStructure.HighPassFilter_Mode_Selection | \
 8002840:	783a      	ldrb	r2, [r7, #0]
                      L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));
 8002842:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t)((L3GD20_FilterStructure.HighPassFilter_Mode_Selection | \
 8002844:	4313      	orrs	r3, r2
 8002846:	b2db      	uxtb	r3, r3
 8002848:	81bb      	strh	r3, [r7, #12]

    /* Configure component filter */
    GyroscopeDrv->FilterConfig(ctrl) ;
 800284a:	4b0c      	ldr	r3, [pc, #48]	; (800287c <BSP_GYRO_Init+0xd0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002850:	89ba      	ldrh	r2, [r7, #12]
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	4610      	mov	r0, r2
 8002856:	4798      	blx	r3

    /* Enable component filter */
    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8002858:	4b08      	ldr	r3, [pc, #32]	; (800287c <BSP_GYRO_Init+0xd0>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800285e:	2010      	movs	r0, #16
 8002860:	4798      	blx	r3

    ret = GYRO_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	73fb      	strb	r3, [r7, #15]
 8002866:	e001      	b.n	800286c <BSP_GYRO_Init+0xc0>
  }
  else
  {
    ret = GYRO_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800286c:	7bfb      	ldrb	r3, [r7, #15]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000004 	.word	0x20000004
 800287c:	20000474 	.word	0x20000474

08002880 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array
  * @retval None
  */
void BSP_GYRO_GetXYZ(float *pfData)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  if (GyroscopeDrv->GetXYZ != NULL)
 8002888:	4b06      	ldr	r3, [pc, #24]	; (80028a4 <BSP_GYRO_GetXYZ+0x24>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	2b00      	cmp	r3, #0
 8002890:	d004      	beq.n	800289c <BSP_GYRO_GetXYZ+0x1c>
  {
    GyroscopeDrv->GetXYZ(pfData);
 8002892:	4b04      	ldr	r3, [pc, #16]	; (80028a4 <BSP_GYRO_GetXYZ+0x24>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	4798      	blx	r3
  }
}
 800289c:	bf00      	nop
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20000474 	.word	0x20000474

080028a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028b2:	4b0c      	ldr	r3, [pc, #48]	; (80028e4 <HAL_Init+0x3c>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a0b      	ldr	r2, [pc, #44]	; (80028e4 <HAL_Init+0x3c>)
 80028b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028bc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028be:	2003      	movs	r0, #3
 80028c0:	f000 f962 	bl	8002b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028c4:	2000      	movs	r0, #0
 80028c6:	f000 f80f 	bl	80028e8 <HAL_InitTick>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d002      	beq.n	80028d6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	71fb      	strb	r3, [r7, #7]
 80028d4:	e001      	b.n	80028da <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028d6:	f7fe fbf5 	bl	80010c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028da:	79fb      	ldrb	r3, [r7, #7]
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40022000 	.word	0x40022000

080028e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80028f4:	4b17      	ldr	r3, [pc, #92]	; (8002954 <HAL_InitTick+0x6c>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d023      	beq.n	8002944 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80028fc:	4b16      	ldr	r3, [pc, #88]	; (8002958 <HAL_InitTick+0x70>)
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	4b14      	ldr	r3, [pc, #80]	; (8002954 <HAL_InitTick+0x6c>)
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	4619      	mov	r1, r3
 8002906:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800290a:	fbb3 f3f1 	udiv	r3, r3, r1
 800290e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002912:	4618      	mov	r0, r3
 8002914:	f000 f96d 	bl	8002bf2 <HAL_SYSTICK_Config>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10f      	bne.n	800293e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b0f      	cmp	r3, #15
 8002922:	d809      	bhi.n	8002938 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002924:	2200      	movs	r2, #0
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	f04f 30ff 	mov.w	r0, #4294967295
 800292c:	f000 f937 	bl	8002b9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002930:	4a0a      	ldr	r2, [pc, #40]	; (800295c <HAL_InitTick+0x74>)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6013      	str	r3, [r2, #0]
 8002936:	e007      	b.n	8002948 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
 800293c:	e004      	b.n	8002948 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	73fb      	strb	r3, [r7, #15]
 8002942:	e001      	b.n	8002948 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002948:	7bfb      	ldrb	r3, [r7, #15]
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	2000003c 	.word	0x2000003c
 8002958:	20000000 	.word	0x20000000
 800295c:	20000038 	.word	0x20000038

08002960 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002964:	4b06      	ldr	r3, [pc, #24]	; (8002980 <HAL_IncTick+0x20>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	461a      	mov	r2, r3
 800296a:	4b06      	ldr	r3, [pc, #24]	; (8002984 <HAL_IncTick+0x24>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4413      	add	r3, r2
 8002970:	4a04      	ldr	r2, [pc, #16]	; (8002984 <HAL_IncTick+0x24>)
 8002972:	6013      	str	r3, [r2, #0]
}
 8002974:	bf00      	nop
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	2000003c 	.word	0x2000003c
 8002984:	20000478 	.word	0x20000478

08002988 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  return uwTick;
 800298c:	4b03      	ldr	r3, [pc, #12]	; (800299c <HAL_GetTick+0x14>)
 800298e:	681b      	ldr	r3, [r3, #0]
}
 8002990:	4618      	mov	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	20000478 	.word	0x20000478

080029a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029a8:	f7ff ffee 	bl	8002988 <HAL_GetTick>
 80029ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b8:	d005      	beq.n	80029c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80029ba:	4b0a      	ldr	r3, [pc, #40]	; (80029e4 <HAL_Delay+0x44>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	461a      	mov	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4413      	add	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029c6:	bf00      	nop
 80029c8:	f7ff ffde 	bl	8002988 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d8f7      	bhi.n	80029c8 <HAL_Delay+0x28>
  {
  }
}
 80029d8:	bf00      	nop
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	2000003c 	.word	0x2000003c

080029e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f8:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a04:	4013      	ands	r3, r2
 8002a06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a1a:	4a04      	ldr	r2, [pc, #16]	; (8002a2c <__NVIC_SetPriorityGrouping+0x44>)
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	60d3      	str	r3, [r2, #12]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a34:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <__NVIC_GetPriorityGrouping+0x18>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	0a1b      	lsrs	r3, r3, #8
 8002a3a:	f003 0307 	and.w	r3, r3, #7
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	db0b      	blt.n	8002a76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	f003 021f 	and.w	r2, r3, #31
 8002a64:	4907      	ldr	r1, [pc, #28]	; (8002a84 <__NVIC_EnableIRQ+0x38>)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	095b      	lsrs	r3, r3, #5
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	e000e100 	.word	0xe000e100

08002a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	6039      	str	r1, [r7, #0]
 8002a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	db0a      	blt.n	8002ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	490c      	ldr	r1, [pc, #48]	; (8002ad4 <__NVIC_SetPriority+0x4c>)
 8002aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa6:	0112      	lsls	r2, r2, #4
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	440b      	add	r3, r1
 8002aac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ab0:	e00a      	b.n	8002ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	4908      	ldr	r1, [pc, #32]	; (8002ad8 <__NVIC_SetPriority+0x50>)
 8002ab8:	79fb      	ldrb	r3, [r7, #7]
 8002aba:	f003 030f 	and.w	r3, r3, #15
 8002abe:	3b04      	subs	r3, #4
 8002ac0:	0112      	lsls	r2, r2, #4
 8002ac2:	b2d2      	uxtb	r2, r2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	761a      	strb	r2, [r3, #24]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000e100 	.word	0xe000e100
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b089      	sub	sp, #36	; 0x24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f1c3 0307 	rsb	r3, r3, #7
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	bf28      	it	cs
 8002afa:	2304      	movcs	r3, #4
 8002afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3304      	adds	r3, #4
 8002b02:	2b06      	cmp	r3, #6
 8002b04:	d902      	bls.n	8002b0c <NVIC_EncodePriority+0x30>
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	3b03      	subs	r3, #3
 8002b0a:	e000      	b.n	8002b0e <NVIC_EncodePriority+0x32>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	f04f 32ff 	mov.w	r2, #4294967295
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43da      	mvns	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	401a      	ands	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b24:	f04f 31ff 	mov.w	r1, #4294967295
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2e:	43d9      	mvns	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b34:	4313      	orrs	r3, r2
         );
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3724      	adds	r7, #36	; 0x24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
	...

08002b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b54:	d301      	bcc.n	8002b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00f      	b.n	8002b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b5a:	4a0a      	ldr	r2, [pc, #40]	; (8002b84 <SysTick_Config+0x40>)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b62:	210f      	movs	r1, #15
 8002b64:	f04f 30ff 	mov.w	r0, #4294967295
 8002b68:	f7ff ff8e 	bl	8002a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <SysTick_Config+0x40>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b72:	4b04      	ldr	r3, [pc, #16]	; (8002b84 <SysTick_Config+0x40>)
 8002b74:	2207      	movs	r2, #7
 8002b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	e000e010 	.word	0xe000e010

08002b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7ff ff29 	bl	80029e8 <__NVIC_SetPriorityGrouping>
}
 8002b96:	bf00      	nop
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b086      	sub	sp, #24
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]
 8002baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002bb0:	f7ff ff3e 	bl	8002a30 <__NVIC_GetPriorityGrouping>
 8002bb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	6978      	ldr	r0, [r7, #20]
 8002bbc:	f7ff ff8e 	bl	8002adc <NVIC_EncodePriority>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff ff5d 	bl	8002a88 <__NVIC_SetPriority>
}
 8002bce:	bf00      	nop
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	4603      	mov	r3, r0
 8002bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff ff31 	bl	8002a4c <__NVIC_EnableIRQ>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b082      	sub	sp, #8
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff ffa2 	bl	8002b44 <SysTick_Config>
 8002c00:	4603      	mov	r3, r0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
	...

08002c0c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e098      	b.n	8002d50 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	461a      	mov	r2, r3
 8002c24:	4b4d      	ldr	r3, [pc, #308]	; (8002d5c <HAL_DMA_Init+0x150>)
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d80f      	bhi.n	8002c4a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	4b4b      	ldr	r3, [pc, #300]	; (8002d60 <HAL_DMA_Init+0x154>)
 8002c32:	4413      	add	r3, r2
 8002c34:	4a4b      	ldr	r2, [pc, #300]	; (8002d64 <HAL_DMA_Init+0x158>)
 8002c36:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3a:	091b      	lsrs	r3, r3, #4
 8002c3c:	009a      	lsls	r2, r3, #2
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a48      	ldr	r2, [pc, #288]	; (8002d68 <HAL_DMA_Init+0x15c>)
 8002c46:	641a      	str	r2, [r3, #64]	; 0x40
 8002c48:	e00e      	b.n	8002c68 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	4b46      	ldr	r3, [pc, #280]	; (8002d6c <HAL_DMA_Init+0x160>)
 8002c52:	4413      	add	r3, r2
 8002c54:	4a43      	ldr	r2, [pc, #268]	; (8002d64 <HAL_DMA_Init+0x158>)
 8002c56:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5a:	091b      	lsrs	r3, r3, #4
 8002c5c:	009a      	lsls	r2, r3, #2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a42      	ldr	r2, [pc, #264]	; (8002d70 <HAL_DMA_Init+0x164>)
 8002c66:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002c8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	691b      	ldr	r3, [r3, #16]
 8002c92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ca4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cc2:	d039      	beq.n	8002d38 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc8:	4a27      	ldr	r2, [pc, #156]	; (8002d68 <HAL_DMA_Init+0x15c>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d11a      	bne.n	8002d04 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002cce:	4b29      	ldr	r3, [pc, #164]	; (8002d74 <HAL_DMA_Init+0x168>)
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd6:	f003 031c 	and.w	r3, r3, #28
 8002cda:	210f      	movs	r1, #15
 8002cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	4924      	ldr	r1, [pc, #144]	; (8002d74 <HAL_DMA_Init+0x168>)
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002ce8:	4b22      	ldr	r3, [pc, #136]	; (8002d74 <HAL_DMA_Init+0x168>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6859      	ldr	r1, [r3, #4]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf4:	f003 031c 	and.w	r3, r3, #28
 8002cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfc:	491d      	ldr	r1, [pc, #116]	; (8002d74 <HAL_DMA_Init+0x168>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	600b      	str	r3, [r1, #0]
 8002d02:	e019      	b.n	8002d38 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002d04:	4b1c      	ldr	r3, [pc, #112]	; (8002d78 <HAL_DMA_Init+0x16c>)
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d0c:	f003 031c 	and.w	r3, r3, #28
 8002d10:	210f      	movs	r1, #15
 8002d12:	fa01 f303 	lsl.w	r3, r1, r3
 8002d16:	43db      	mvns	r3, r3
 8002d18:	4917      	ldr	r1, [pc, #92]	; (8002d78 <HAL_DMA_Init+0x16c>)
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002d1e:	4b16      	ldr	r3, [pc, #88]	; (8002d78 <HAL_DMA_Init+0x16c>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6859      	ldr	r1, [r3, #4]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2a:	f003 031c 	and.w	r3, r3, #28
 8002d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d32:	4911      	ldr	r1, [pc, #68]	; (8002d78 <HAL_DMA_Init+0x16c>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	40020407 	.word	0x40020407
 8002d60:	bffdfff8 	.word	0xbffdfff8
 8002d64:	cccccccd 	.word	0xcccccccd
 8002d68:	40020000 	.word	0x40020000
 8002d6c:	bffdfbf8 	.word	0xbffdfbf8
 8002d70:	40020400 	.word	0x40020400
 8002d74:	400200a8 	.word	0x400200a8
 8002d78:	400204a8 	.word	0x400204a8

08002d7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d98:	f003 031c 	and.w	r3, r3, #28
 8002d9c:	2204      	movs	r2, #4
 8002d9e:	409a      	lsls	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4013      	ands	r3, r2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d026      	beq.n	8002df6 <HAL_DMA_IRQHandler+0x7a>
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f003 0304 	and.w	r3, r3, #4
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d021      	beq.n	8002df6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0320 	and.w	r3, r3, #32
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d107      	bne.n	8002dd0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0204 	bic.w	r2, r2, #4
 8002dce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd4:	f003 021c 	and.w	r2, r3, #28
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ddc:	2104      	movs	r1, #4
 8002dde:	fa01 f202 	lsl.w	r2, r1, r2
 8002de2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d071      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002df4:	e06c      	b.n	8002ed0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfa:	f003 031c 	and.w	r3, r3, #28
 8002dfe:	2202      	movs	r2, #2
 8002e00:	409a      	lsls	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d02e      	beq.n	8002e68 <HAL_DMA_IRQHandler+0xec>
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d029      	beq.n	8002e68 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0320 	and.w	r3, r3, #32
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10b      	bne.n	8002e3a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 020a 	bic.w	r2, r2, #10
 8002e30:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3e:	f003 021c 	and.w	r2, r3, #28
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	2102      	movs	r1, #2
 8002e48:	fa01 f202 	lsl.w	r2, r1, r2
 8002e4c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d038      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002e66:	e033      	b.n	8002ed0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6c:	f003 031c 	and.w	r3, r3, #28
 8002e70:	2208      	movs	r2, #8
 8002e72:	409a      	lsls	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d02a      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0x156>
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	f003 0308 	and.w	r3, r3, #8
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d025      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 020e 	bic.w	r2, r2, #14
 8002e94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9a:	f003 021c 	and.w	r2, r3, #28
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d004      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ed0:	bf00      	nop
 8002ed2:	bf00      	nop
}
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b087      	sub	sp, #28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eea:	e17f      	b.n	80031ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef8:	4013      	ands	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 8171 	beq.w	80031e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 0303 	and.w	r3, r3, #3
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d005      	beq.n	8002f1c <HAL_GPIO_Init+0x40>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 0303 	and.w	r3, r3, #3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d130      	bne.n	8002f7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	2203      	movs	r2, #3
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	693a      	ldr	r2, [r7, #16]
 8002f30:	4013      	ands	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	68da      	ldr	r2, [r3, #12]
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f52:	2201      	movs	r2, #1
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43db      	mvns	r3, r3
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	091b      	lsrs	r3, r3, #4
 8002f68:	f003 0201 	and.w	r2, r3, #1
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d118      	bne.n	8002fbc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002f90:	2201      	movs	r2, #1
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	08db      	lsrs	r3, r3, #3
 8002fa6:	f003 0201 	and.w	r2, r3, #1
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d017      	beq.n	8002ff8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 0303 	and.w	r3, r3, #3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d123      	bne.n	800304c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	08da      	lsrs	r2, r3, #3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3208      	adds	r2, #8
 800300c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003010:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	220f      	movs	r2, #15
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	4013      	ands	r3, r2
 8003026:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	f003 0307 	and.w	r3, r3, #7
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4313      	orrs	r3, r2
 800303c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	08da      	lsrs	r2, r3, #3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	3208      	adds	r2, #8
 8003046:	6939      	ldr	r1, [r7, #16]
 8003048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	2203      	movs	r2, #3
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	4013      	ands	r3, r2
 8003062:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 0203 	and.w	r2, r3, #3
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	4313      	orrs	r3, r2
 8003078:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80ac 	beq.w	80031e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800308e:	4b5f      	ldr	r3, [pc, #380]	; (800320c <HAL_GPIO_Init+0x330>)
 8003090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003092:	4a5e      	ldr	r2, [pc, #376]	; (800320c <HAL_GPIO_Init+0x330>)
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	6613      	str	r3, [r2, #96]	; 0x60
 800309a:	4b5c      	ldr	r3, [pc, #368]	; (800320c <HAL_GPIO_Init+0x330>)
 800309c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80030a6:	4a5a      	ldr	r2, [pc, #360]	; (8003210 <HAL_GPIO_Init+0x334>)
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	089b      	lsrs	r3, r3, #2
 80030ac:	3302      	adds	r3, #2
 80030ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	f003 0303 	and.w	r3, r3, #3
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	220f      	movs	r2, #15
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	43db      	mvns	r3, r3
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4013      	ands	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80030d0:	d025      	beq.n	800311e <HAL_GPIO_Init+0x242>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a4f      	ldr	r2, [pc, #316]	; (8003214 <HAL_GPIO_Init+0x338>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d01f      	beq.n	800311a <HAL_GPIO_Init+0x23e>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a4e      	ldr	r2, [pc, #312]	; (8003218 <HAL_GPIO_Init+0x33c>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d019      	beq.n	8003116 <HAL_GPIO_Init+0x23a>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a4d      	ldr	r2, [pc, #308]	; (800321c <HAL_GPIO_Init+0x340>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d013      	beq.n	8003112 <HAL_GPIO_Init+0x236>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a4c      	ldr	r2, [pc, #304]	; (8003220 <HAL_GPIO_Init+0x344>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d00d      	beq.n	800310e <HAL_GPIO_Init+0x232>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a4b      	ldr	r2, [pc, #300]	; (8003224 <HAL_GPIO_Init+0x348>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d007      	beq.n	800310a <HAL_GPIO_Init+0x22e>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a4a      	ldr	r2, [pc, #296]	; (8003228 <HAL_GPIO_Init+0x34c>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d101      	bne.n	8003106 <HAL_GPIO_Init+0x22a>
 8003102:	2306      	movs	r3, #6
 8003104:	e00c      	b.n	8003120 <HAL_GPIO_Init+0x244>
 8003106:	2307      	movs	r3, #7
 8003108:	e00a      	b.n	8003120 <HAL_GPIO_Init+0x244>
 800310a:	2305      	movs	r3, #5
 800310c:	e008      	b.n	8003120 <HAL_GPIO_Init+0x244>
 800310e:	2304      	movs	r3, #4
 8003110:	e006      	b.n	8003120 <HAL_GPIO_Init+0x244>
 8003112:	2303      	movs	r3, #3
 8003114:	e004      	b.n	8003120 <HAL_GPIO_Init+0x244>
 8003116:	2302      	movs	r3, #2
 8003118:	e002      	b.n	8003120 <HAL_GPIO_Init+0x244>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <HAL_GPIO_Init+0x244>
 800311e:	2300      	movs	r3, #0
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	f002 0203 	and.w	r2, r2, #3
 8003126:	0092      	lsls	r2, r2, #2
 8003128:	4093      	lsls	r3, r2
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4313      	orrs	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003130:	4937      	ldr	r1, [pc, #220]	; (8003210 <HAL_GPIO_Init+0x334>)
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	089b      	lsrs	r3, r3, #2
 8003136:	3302      	adds	r3, #2
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800313e:	4b3b      	ldr	r3, [pc, #236]	; (800322c <HAL_GPIO_Init+0x350>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	43db      	mvns	r3, r3
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	4013      	ands	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4313      	orrs	r3, r2
 8003160:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003162:	4a32      	ldr	r2, [pc, #200]	; (800322c <HAL_GPIO_Init+0x350>)
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003168:	4b30      	ldr	r3, [pc, #192]	; (800322c <HAL_GPIO_Init+0x350>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	43db      	mvns	r3, r3
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4013      	ands	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4313      	orrs	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800318c:	4a27      	ldr	r2, [pc, #156]	; (800322c <HAL_GPIO_Init+0x350>)
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003192:	4b26      	ldr	r3, [pc, #152]	; (800322c <HAL_GPIO_Init+0x350>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	43db      	mvns	r3, r3
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	4013      	ands	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031b6:	4a1d      	ldr	r2, [pc, #116]	; (800322c <HAL_GPIO_Init+0x350>)
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80031bc:	4b1b      	ldr	r3, [pc, #108]	; (800322c <HAL_GPIO_Init+0x350>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	43db      	mvns	r3, r3
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	4013      	ands	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d003      	beq.n	80031e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	4313      	orrs	r3, r2
 80031de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031e0:	4a12      	ldr	r2, [pc, #72]	; (800322c <HAL_GPIO_Init+0x350>)
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	3301      	adds	r3, #1
 80031ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	fa22 f303 	lsr.w	r3, r2, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f47f ae78 	bne.w	8002eec <HAL_GPIO_Init+0x10>
  }
}
 80031fc:	bf00      	nop
 80031fe:	bf00      	nop
 8003200:	371c      	adds	r7, #28
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	40021000 	.word	0x40021000
 8003210:	40010000 	.word	0x40010000
 8003214:	48000400 	.word	0x48000400
 8003218:	48000800 	.word	0x48000800
 800321c:	48000c00 	.word	0x48000c00
 8003220:	48001000 	.word	0x48001000
 8003224:	48001400 	.word	0x48001400
 8003228:	48001800 	.word	0x48001800
 800322c:	40010400 	.word	0x40010400

08003230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	460b      	mov	r3, r1
 800323a:	807b      	strh	r3, [r7, #2]
 800323c:	4613      	mov	r3, r2
 800323e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003240:	787b      	ldrb	r3, [r7, #1]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003246:	887a      	ldrh	r2, [r7, #2]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800324c:	e002      	b.n	8003254 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800324e:	887a      	ldrh	r2, [r7, #2]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e08d      	b.n	800338e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d106      	bne.n	800328c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7fd fae4 	bl	8000854 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2224      	movs	r2, #36	; 0x24
 8003290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 0201 	bic.w	r2, r2, #1
 80032a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d107      	bne.n	80032da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032d6:	609a      	str	r2, [r3, #8]
 80032d8:	e006      	b.n	80032e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80032e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d108      	bne.n	8003302 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032fe:	605a      	str	r2, [r3, #4]
 8003300:	e007      	b.n	8003312 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003310:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	6812      	ldr	r2, [r2, #0]
 800331c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003320:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003324:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68da      	ldr	r2, [r3, #12]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003334:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	691a      	ldr	r2, [r3, #16]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	69d9      	ldr	r1, [r3, #28]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1a      	ldr	r2, [r3, #32]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0201 	orr.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2220      	movs	r2, #32
 800337a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003396:	b480      	push	{r7}
 8003398:	b083      	sub	sp, #12
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
 800339e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b20      	cmp	r3, #32
 80033aa:	d138      	bne.n	800341e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d101      	bne.n	80033ba <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80033b6:	2302      	movs	r3, #2
 80033b8:	e032      	b.n	8003420 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2224      	movs	r2, #36	; 0x24
 80033c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 0201 	bic.w	r2, r2, #1
 80033d8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80033e8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6819      	ldr	r1, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f042 0201 	orr.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800341a:	2300      	movs	r3, #0
 800341c:	e000      	b.n	8003420 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800341e:	2302      	movs	r3, #2
  }
}
 8003420:	4618      	mov	r0, r3
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b20      	cmp	r3, #32
 8003440:	d139      	bne.n	80034b6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003448:	2b01      	cmp	r3, #1
 800344a:	d101      	bne.n	8003450 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800344c:	2302      	movs	r3, #2
 800344e:	e033      	b.n	80034b8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2224      	movs	r2, #36	; 0x24
 800345c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 0201 	bic.w	r2, r2, #1
 800346e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800347e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	021b      	lsls	r3, r3, #8
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	4313      	orrs	r3, r2
 8003488:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0201 	orr.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2220      	movs	r2, #32
 80034a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80034b2:	2300      	movs	r3, #0
 80034b4:	e000      	b.n	80034b8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80034b6:	2302      	movs	r3, #2
  }
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e0af      	b.n	8003636 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d106      	bne.n	80034f0 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7fd fa48 	bl	8000980 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2202      	movs	r2, #2
 80034f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0201 	bic.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003508:	2300      	movs	r3, #0
 800350a:	617b      	str	r3, [r7, #20]
 800350c:	e00a      	b.n	8003524 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	3304      	adds	r3, #4
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	2200      	movs	r2, #0
 800351c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	3301      	adds	r3, #1
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	2b0f      	cmp	r3, #15
 8003528:	d9f1      	bls.n	800350e <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	689a      	ldr	r2, [r3, #8]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f042 0204 	orr.w	r2, r2, #4
 8003538:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	4b3f      	ldr	r3, [pc, #252]	; (8003640 <HAL_LCD_Init+0x17c>)
 8003542:	4013      	ands	r3, r2
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6851      	ldr	r1, [r2, #4]
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	6892      	ldr	r2, [r2, #8]
 800354c:	4311      	orrs	r1, r2
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003552:	4311      	orrs	r1, r2
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003558:	4311      	orrs	r1, r2
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	69d2      	ldr	r2, [r2, #28]
 800355e:	4311      	orrs	r1, r2
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6a12      	ldr	r2, [r2, #32]
 8003564:	4311      	orrs	r1, r2
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6992      	ldr	r2, [r2, #24]
 800356a:	4311      	orrs	r1, r2
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003570:	4311      	orrs	r1, r2
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	430b      	orrs	r3, r1
 8003578:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f94c 	bl	8003818 <LCD_WaitForSynchro>
 8003580:	4603      	mov	r3, r0
 8003582:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8003584:	7cfb      	ldrb	r3, [r7, #19]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <HAL_LCD_Init+0xca>
  {
    return status;
 800358a:	7cfb      	ldrb	r3, [r7, #19]
 800358c:	e053      	b.n	8003636 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68da      	ldr	r2, [r3, #12]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ac:	431a      	orrs	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f042 0201 	orr.w	r2, r2, #1
 80035c4:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80035c6:	f7ff f9df 	bl	8002988 <HAL_GetTick>
 80035ca:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80035cc:	e00c      	b.n	80035e8 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80035ce:	f7ff f9db 	bl	8002988 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035dc:	d904      	bls.n	80035e8 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2208      	movs	r2, #8
 80035e2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e026      	b.n	8003636 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d1eb      	bne.n	80035ce <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80035f6:	f7ff f9c7 	bl	8002988 <HAL_GetTick>
 80035fa:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80035fc:	e00c      	b.n	8003618 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80035fe:	f7ff f9c3 	bl	8002988 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800360c:	d904      	bls.n	8003618 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2210      	movs	r2, #16
 8003612:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e00e      	b.n	8003636 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f003 0310 	and.w	r3, r3, #16
 8003622:	2b10      	cmp	r3, #16
 8003624:	d1eb      	bne.n	80035fe <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8003634:	7cfb      	ldrb	r3, [r7, #19]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	fc00000e 	.word	0xfc00000e

08003644 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
 8003650:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003658:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800365a:	7dfb      	ldrb	r3, [r7, #23]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d002      	beq.n	8003666 <HAL_LCD_Write+0x22>
 8003660:	7dfb      	ldrb	r3, [r7, #23]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d144      	bne.n	80036f0 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b01      	cmp	r3, #1
 8003670:	d12a      	bne.n	80036c8 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_LCD_Write+0x3c>
 800367c:	2302      	movs	r3, #2
 800367e:	e038      	b.n	80036f2 <HAL_LCD_Write+0xae>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8003690:	f7ff f97a 	bl	8002988 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003696:	e010      	b.n	80036ba <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003698:	f7ff f976 	bl	8002988 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036a6:	d908      	bls.n	80036ba <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2202      	movs	r2, #2
 80036ac:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e01b      	b.n	80036f2 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f003 0304 	and.w	r3, r3, #4
 80036c4:	2b04      	cmp	r3, #4
 80036c6:	d0e7      	beq.n	8003698 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	3304      	adds	r3, #4
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	4413      	add	r3, r2
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	401a      	ands	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6819      	ldr	r1, [r3, #0]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	431a      	orrs	r2, r3
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	3304      	adds	r3, #4
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80036ec:	2300      	movs	r3, #0
 80036ee:	e000      	b.n	80036f2 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
  }
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3718      	adds	r7, #24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b086      	sub	sp, #24
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800370c:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800370e:	7cbb      	ldrb	r3, [r7, #18]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d002      	beq.n	800371a <HAL_LCD_Clear+0x20>
 8003714:	7cbb      	ldrb	r3, [r7, #18]
 8003716:	2b02      	cmp	r3, #2
 8003718:	d140      	bne.n	800379c <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003720:	2b01      	cmp	r3, #1
 8003722:	d101      	bne.n	8003728 <HAL_LCD_Clear+0x2e>
 8003724:	2302      	movs	r3, #2
 8003726:	e03a      	b.n	800379e <HAL_LCD_Clear+0xa4>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003738:	f7ff f926 	bl	8002988 <HAL_GetTick>
 800373c:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800373e:	e010      	b.n	8003762 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003740:	f7ff f922 	bl	8002988 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800374e:	d908      	bls.n	8003762 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2202      	movs	r2, #2
 8003754:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e01d      	b.n	800379e <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b04      	cmp	r3, #4
 800376e:	d0e7      	beq.n	8003740 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003770:	2300      	movs	r3, #0
 8003772:	617b      	str	r3, [r7, #20]
 8003774:	e00a      	b.n	800378c <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	3304      	adds	r3, #4
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	2200      	movs	r2, #0
 8003784:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	3301      	adds	r3, #1
 800378a:	617b      	str	r3, [r7, #20]
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	2b0f      	cmp	r3, #15
 8003790:	d9f1      	bls.n	8003776 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 f807 	bl	80037a6 <HAL_LCD_UpdateDisplayRequest>
 8003798:	4603      	mov	r3, r0
 800379a:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 800379c:	7cfb      	ldrb	r3, [r7, #19]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3718      	adds	r7, #24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b084      	sub	sp, #16
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2208      	movs	r2, #8
 80037b4:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f042 0204 	orr.w	r2, r2, #4
 80037c4:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80037c6:	f7ff f8df 	bl	8002988 <HAL_GetTick>
 80037ca:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80037cc:	e010      	b.n	80037f0 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80037ce:	f7ff f8db 	bl	8002988 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037dc:	d908      	bls.n	80037f0 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2204      	movs	r2, #4
 80037e2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e00f      	b.n	8003810 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b08      	cmp	r3, #8
 80037fc:	d1e7      	bne.n	80037ce <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003820:	f7ff f8b2 	bl	8002988 <HAL_GetTick>
 8003824:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003826:	e00c      	b.n	8003842 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003828:	f7ff f8ae 	bl	8002988 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003836:	d904      	bls.n	8003842 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e007      	b.n	8003852 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f003 0320 	and.w	r3, r3, #32
 800384c:	2b20      	cmp	r3, #32
 800384e:	d1eb      	bne.n	8003828 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003860:	4b05      	ldr	r3, [pc, #20]	; (8003878 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a04      	ldr	r2, [pc, #16]	; (8003878 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800386a:	6013      	str	r3, [r2, #0]
}
 800386c:	bf00      	nop
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	40007000 	.word	0x40007000

0800387c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003880:	4b04      	ldr	r3, [pc, #16]	; (8003894 <HAL_PWREx_GetVoltageRange+0x18>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003888:	4618      	mov	r0, r3
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40007000 	.word	0x40007000

08003898 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038a6:	d130      	bne.n	800390a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038a8:	4b23      	ldr	r3, [pc, #140]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80038b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038b4:	d038      	beq.n	8003928 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038b6:	4b20      	ldr	r3, [pc, #128]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038be:	4a1e      	ldr	r2, [pc, #120]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038c6:	4b1d      	ldr	r3, [pc, #116]	; (800393c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2232      	movs	r2, #50	; 0x32
 80038cc:	fb02 f303 	mul.w	r3, r2, r3
 80038d0:	4a1b      	ldr	r2, [pc, #108]	; (8003940 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80038d2:	fba2 2303 	umull	r2, r3, r2, r3
 80038d6:	0c9b      	lsrs	r3, r3, #18
 80038d8:	3301      	adds	r3, #1
 80038da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038dc:	e002      	b.n	80038e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	3b01      	subs	r3, #1
 80038e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038e4:	4b14      	ldr	r3, [pc, #80]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038f0:	d102      	bne.n	80038f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1f2      	bne.n	80038de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038f8:	4b0f      	ldr	r3, [pc, #60]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003900:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003904:	d110      	bne.n	8003928 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e00f      	b.n	800392a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800390a:	4b0b      	ldr	r3, [pc, #44]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003912:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003916:	d007      	beq.n	8003928 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003918:	4b07      	ldr	r3, [pc, #28]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003920:	4a05      	ldr	r2, [pc, #20]	; (8003938 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003922:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003926:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3714      	adds	r7, #20
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	40007000 	.word	0x40007000
 800393c:	20000000 	.word	0x20000000
 8003940:	431bde83 	.word	0x431bde83

08003944 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af02      	add	r7, sp, #8
 800394a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800394c:	f7ff f81c 	bl	8002988 <HAL_GetTick>
 8003950:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e063      	b.n	8003a24 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10b      	bne.n	8003980 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f7fd f9c1 	bl	8000cf8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003976:	f241 3188 	movw	r1, #5000	; 0x1388
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 f858 	bl	8003a30 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	3b01      	subs	r3, #1
 8003990:	021a      	lsls	r2, r3, #8
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	2120      	movs	r1, #32
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 f850 	bl	8003a4c <QSPI_WaitFlagStateUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80039b0:	7afb      	ldrb	r3, [r7, #11]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d131      	bne.n	8003a1a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80039c0:	f023 0310 	bic.w	r3, r3, #16
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6852      	ldr	r2, [r2, #4]
 80039c8:	0611      	lsls	r1, r2, #24
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	68d2      	ldr	r2, [r2, #12]
 80039ce:	4311      	orrs	r1, r2
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	6812      	ldr	r2, [r2, #0]
 80039d4:	430b      	orrs	r3, r1
 80039d6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	4b13      	ldr	r3, [pc, #76]	; (8003a2c <HAL_QSPI_Init+0xe8>)
 80039e0:	4013      	ands	r3, r2
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6912      	ldr	r2, [r2, #16]
 80039e6:	0411      	lsls	r1, r2, #16
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6952      	ldr	r2, [r2, #20]
 80039ec:	4311      	orrs	r1, r2
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6992      	ldr	r2, [r2, #24]
 80039f2:	4311      	orrs	r1, r2
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	430b      	orrs	r3, r1
 80039fa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f042 0201 	orr.w	r2, r2, #1
 8003a0a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003a22:	7afb      	ldrb	r3, [r7, #11]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	ffe0f8fe 	.word	0xffe0f8fe

08003a30 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	603b      	str	r3, [r7, #0]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003a5c:	e01a      	b.n	8003a94 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a64:	d016      	beq.n	8003a94 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a66:	f7fe ff8f 	bl	8002988 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d302      	bcc.n	8003a7c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10b      	bne.n	8003a94 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2204      	movs	r2, #4
 8003a80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a88:	f043 0201 	orr.w	r2, r3, #1
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e00e      	b.n	8003ab2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	bf14      	ite	ne
 8003aa2:	2301      	movne	r3, #1
 8003aa4:	2300      	moveq	r3, #0
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d1d6      	bne.n	8003a5e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
	...

08003abc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b088      	sub	sp, #32
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e3ca      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ace:	4b97      	ldr	r3, [pc, #604]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ad8:	4b94      	ldr	r3, [pc, #592]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f003 0303 	and.w	r3, r3, #3
 8003ae0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0310 	and.w	r3, r3, #16
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 80e4 	beq.w	8003cb8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d007      	beq.n	8003b06 <HAL_RCC_OscConfig+0x4a>
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	2b0c      	cmp	r3, #12
 8003afa:	f040 808b 	bne.w	8003c14 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	f040 8087 	bne.w	8003c14 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b06:	4b89      	ldr	r3, [pc, #548]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d005      	beq.n	8003b1e <HAL_RCC_OscConfig+0x62>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e3a2      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a1a      	ldr	r2, [r3, #32]
 8003b22:	4b82      	ldr	r3, [pc, #520]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0308 	and.w	r3, r3, #8
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d004      	beq.n	8003b38 <HAL_RCC_OscConfig+0x7c>
 8003b2e:	4b7f      	ldr	r3, [pc, #508]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b36:	e005      	b.n	8003b44 <HAL_RCC_OscConfig+0x88>
 8003b38:	4b7c      	ldr	r3, [pc, #496]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b3e:	091b      	lsrs	r3, r3, #4
 8003b40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d223      	bcs.n	8003b90 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f000 fd55 	bl	80045fc <RCC_SetFlashLatencyFromMSIRange>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e383      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b5c:	4b73      	ldr	r3, [pc, #460]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a72      	ldr	r2, [pc, #456]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b62:	f043 0308 	orr.w	r3, r3, #8
 8003b66:	6013      	str	r3, [r2, #0]
 8003b68:	4b70      	ldr	r3, [pc, #448]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	496d      	ldr	r1, [pc, #436]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b7a:	4b6c      	ldr	r3, [pc, #432]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	021b      	lsls	r3, r3, #8
 8003b88:	4968      	ldr	r1, [pc, #416]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	604b      	str	r3, [r1, #4]
 8003b8e:	e025      	b.n	8003bdc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b90:	4b66      	ldr	r3, [pc, #408]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a65      	ldr	r2, [pc, #404]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b96:	f043 0308 	orr.w	r3, r3, #8
 8003b9a:	6013      	str	r3, [r2, #0]
 8003b9c:	4b63      	ldr	r3, [pc, #396]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	4960      	ldr	r1, [pc, #384]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bae:	4b5f      	ldr	r3, [pc, #380]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	021b      	lsls	r3, r3, #8
 8003bbc:	495b      	ldr	r1, [pc, #364]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d109      	bne.n	8003bdc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f000 fd15 	bl	80045fc <RCC_SetFlashLatencyFromMSIRange>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e343      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bdc:	f000 fc4a 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 8003be0:	4602      	mov	r2, r0
 8003be2:	4b52      	ldr	r3, [pc, #328]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	091b      	lsrs	r3, r3, #4
 8003be8:	f003 030f 	and.w	r3, r3, #15
 8003bec:	4950      	ldr	r1, [pc, #320]	; (8003d30 <HAL_RCC_OscConfig+0x274>)
 8003bee:	5ccb      	ldrb	r3, [r1, r3]
 8003bf0:	f003 031f 	and.w	r3, r3, #31
 8003bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf8:	4a4e      	ldr	r2, [pc, #312]	; (8003d34 <HAL_RCC_OscConfig+0x278>)
 8003bfa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003bfc:	4b4e      	ldr	r3, [pc, #312]	; (8003d38 <HAL_RCC_OscConfig+0x27c>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fe fe71 	bl	80028e8 <HAL_InitTick>
 8003c06:	4603      	mov	r3, r0
 8003c08:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d052      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	e327      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d032      	beq.n	8003c82 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c1c:	4b43      	ldr	r3, [pc, #268]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a42      	ldr	r2, [pc, #264]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c22:	f043 0301 	orr.w	r3, r3, #1
 8003c26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c28:	f7fe feae 	bl	8002988 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c30:	f7fe feaa 	bl	8002988 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e310      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c42:	4b3a      	ldr	r3, [pc, #232]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0f0      	beq.n	8003c30 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c4e:	4b37      	ldr	r3, [pc, #220]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a36      	ldr	r2, [pc, #216]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c54:	f043 0308 	orr.w	r3, r3, #8
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	4b34      	ldr	r3, [pc, #208]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	4931      	ldr	r1, [pc, #196]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c6c:	4b2f      	ldr	r3, [pc, #188]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	021b      	lsls	r3, r3, #8
 8003c7a:	492c      	ldr	r1, [pc, #176]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	604b      	str	r3, [r1, #4]
 8003c80:	e01a      	b.n	8003cb8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c82:	4b2a      	ldr	r3, [pc, #168]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a29      	ldr	r2, [pc, #164]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c8e:	f7fe fe7b 	bl	8002988 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c96:	f7fe fe77 	bl	8002988 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e2dd      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ca8:	4b20      	ldr	r3, [pc, #128]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d1f0      	bne.n	8003c96 <HAL_RCC_OscConfig+0x1da>
 8003cb4:	e000      	b.n	8003cb8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cb6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0301 	and.w	r3, r3, #1
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d074      	beq.n	8003dae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	2b08      	cmp	r3, #8
 8003cc8:	d005      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x21a>
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	2b0c      	cmp	r3, #12
 8003cce:	d10e      	bne.n	8003cee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	2b03      	cmp	r3, #3
 8003cd4:	d10b      	bne.n	8003cee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd6:	4b15      	ldr	r3, [pc, #84]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d064      	beq.n	8003dac <HAL_RCC_OscConfig+0x2f0>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d160      	bne.n	8003dac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e2ba      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf6:	d106      	bne.n	8003d06 <HAL_RCC_OscConfig+0x24a>
 8003cf8:	4b0c      	ldr	r3, [pc, #48]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a0b      	ldr	r2, [pc, #44]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003cfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	e026      	b.n	8003d54 <HAL_RCC_OscConfig+0x298>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d0e:	d115      	bne.n	8003d3c <HAL_RCC_OscConfig+0x280>
 8003d10:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a05      	ldr	r2, [pc, #20]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003d16:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d1a:	6013      	str	r3, [r2, #0]
 8003d1c:	4b03      	ldr	r3, [pc, #12]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a02      	ldr	r2, [pc, #8]	; (8003d2c <HAL_RCC_OscConfig+0x270>)
 8003d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	e014      	b.n	8003d54 <HAL_RCC_OscConfig+0x298>
 8003d2a:	bf00      	nop
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	08006c78 	.word	0x08006c78
 8003d34:	20000000 	.word	0x20000000
 8003d38:	20000038 	.word	0x20000038
 8003d3c:	4ba0      	ldr	r3, [pc, #640]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a9f      	ldr	r2, [pc, #636]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003d42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d46:	6013      	str	r3, [r2, #0]
 8003d48:	4b9d      	ldr	r3, [pc, #628]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a9c      	ldr	r2, [pc, #624]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003d4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d013      	beq.n	8003d84 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5c:	f7fe fe14 	bl	8002988 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d64:	f7fe fe10 	bl	8002988 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b64      	cmp	r3, #100	; 0x64
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e276      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d76:	4b92      	ldr	r3, [pc, #584]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0f0      	beq.n	8003d64 <HAL_RCC_OscConfig+0x2a8>
 8003d82:	e014      	b.n	8003dae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d84:	f7fe fe00 	bl	8002988 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d8c:	f7fe fdfc 	bl	8002988 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b64      	cmp	r3, #100	; 0x64
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e262      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d9e:	4b88      	ldr	r3, [pc, #544]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f0      	bne.n	8003d8c <HAL_RCC_OscConfig+0x2d0>
 8003daa:	e000      	b.n	8003dae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d060      	beq.n	8003e7c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d005      	beq.n	8003dcc <HAL_RCC_OscConfig+0x310>
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	2b0c      	cmp	r3, #12
 8003dc4:	d119      	bne.n	8003dfa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d116      	bne.n	8003dfa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dcc:	4b7c      	ldr	r3, [pc, #496]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d005      	beq.n	8003de4 <HAL_RCC_OscConfig+0x328>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d101      	bne.n	8003de4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e23f      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de4:	4b76      	ldr	r3, [pc, #472]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	061b      	lsls	r3, r3, #24
 8003df2:	4973      	ldr	r1, [pc, #460]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003df8:	e040      	b.n	8003e7c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d023      	beq.n	8003e4a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e02:	4b6f      	ldr	r3, [pc, #444]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a6e      	ldr	r2, [pc, #440]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e0e:	f7fe fdbb 	bl	8002988 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e14:	e008      	b.n	8003e28 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e16:	f7fe fdb7 	bl	8002988 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e21d      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e28:	4b65      	ldr	r3, [pc, #404]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0f0      	beq.n	8003e16 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e34:	4b62      	ldr	r3, [pc, #392]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	061b      	lsls	r3, r3, #24
 8003e42:	495f      	ldr	r1, [pc, #380]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	604b      	str	r3, [r1, #4]
 8003e48:	e018      	b.n	8003e7c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e4a:	4b5d      	ldr	r3, [pc, #372]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a5c      	ldr	r2, [pc, #368]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e56:	f7fe fd97 	bl	8002988 <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e5e:	f7fe fd93 	bl	8002988 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e1f9      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e70:	4b53      	ldr	r3, [pc, #332]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1f0      	bne.n	8003e5e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0308 	and.w	r3, r3, #8
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d03c      	beq.n	8003f02 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d01c      	beq.n	8003eca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e90:	4b4b      	ldr	r3, [pc, #300]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e96:	4a4a      	ldr	r2, [pc, #296]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003e98:	f043 0301 	orr.w	r3, r3, #1
 8003e9c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea0:	f7fe fd72 	bl	8002988 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ea8:	f7fe fd6e 	bl	8002988 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e1d4      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eba:	4b41      	ldr	r3, [pc, #260]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d0ef      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x3ec>
 8003ec8:	e01b      	b.n	8003f02 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eca:	4b3d      	ldr	r3, [pc, #244]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003ecc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ed0:	4a3b      	ldr	r2, [pc, #236]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003ed2:	f023 0301 	bic.w	r3, r3, #1
 8003ed6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eda:	f7fe fd55 	bl	8002988 <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee2:	f7fe fd51 	bl	8002988 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e1b7      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ef4:	4b32      	ldr	r3, [pc, #200]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003ef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1ef      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f000 80a6 	beq.w	800405c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f10:	2300      	movs	r3, #0
 8003f12:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f14:	4b2a      	ldr	r3, [pc, #168]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10d      	bne.n	8003f3c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f20:	4b27      	ldr	r3, [pc, #156]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f24:	4a26      	ldr	r2, [pc, #152]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003f26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f2a:	6593      	str	r3, [r2, #88]	; 0x58
 8003f2c:	4b24      	ldr	r3, [pc, #144]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f34:	60bb      	str	r3, [r7, #8]
 8003f36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f3c:	4b21      	ldr	r3, [pc, #132]	; (8003fc4 <HAL_RCC_OscConfig+0x508>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d118      	bne.n	8003f7a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f48:	4b1e      	ldr	r3, [pc, #120]	; (8003fc4 <HAL_RCC_OscConfig+0x508>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a1d      	ldr	r2, [pc, #116]	; (8003fc4 <HAL_RCC_OscConfig+0x508>)
 8003f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f52:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f54:	f7fe fd18 	bl	8002988 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f5a:	e008      	b.n	8003f6e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f5c:	f7fe fd14 	bl	8002988 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e17a      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f6e:	4b15      	ldr	r3, [pc, #84]	; (8003fc4 <HAL_RCC_OscConfig+0x508>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d0f0      	beq.n	8003f5c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d108      	bne.n	8003f94 <HAL_RCC_OscConfig+0x4d8>
 8003f82:	4b0f      	ldr	r3, [pc, #60]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f88:	4a0d      	ldr	r2, [pc, #52]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003f8a:	f043 0301 	orr.w	r3, r3, #1
 8003f8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f92:	e029      	b.n	8003fe8 <HAL_RCC_OscConfig+0x52c>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	2b05      	cmp	r3, #5
 8003f9a:	d115      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x50c>
 8003f9c:	4b08      	ldr	r3, [pc, #32]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fa2:	4a07      	ldr	r2, [pc, #28]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003fa4:	f043 0304 	orr.w	r3, r3, #4
 8003fa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fac:	4b04      	ldr	r3, [pc, #16]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fb2:	4a03      	ldr	r2, [pc, #12]	; (8003fc0 <HAL_RCC_OscConfig+0x504>)
 8003fb4:	f043 0301 	orr.w	r3, r3, #1
 8003fb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fbc:	e014      	b.n	8003fe8 <HAL_RCC_OscConfig+0x52c>
 8003fbe:	bf00      	nop
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	40007000 	.word	0x40007000
 8003fc8:	4b9c      	ldr	r3, [pc, #624]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8003fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fce:	4a9b      	ldr	r2, [pc, #620]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8003fd0:	f023 0301 	bic.w	r3, r3, #1
 8003fd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fd8:	4b98      	ldr	r3, [pc, #608]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8003fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fde:	4a97      	ldr	r2, [pc, #604]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8003fe0:	f023 0304 	bic.w	r3, r3, #4
 8003fe4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d016      	beq.n	800401e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff0:	f7fe fcca 	bl	8002988 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ff6:	e00a      	b.n	800400e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ff8:	f7fe fcc6 	bl	8002988 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	f241 3288 	movw	r2, #5000	; 0x1388
 8004006:	4293      	cmp	r3, r2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e12a      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800400e:	4b8b      	ldr	r3, [pc, #556]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004010:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0ed      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x53c>
 800401c:	e015      	b.n	800404a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800401e:	f7fe fcb3 	bl	8002988 <HAL_GetTick>
 8004022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004024:	e00a      	b.n	800403c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004026:	f7fe fcaf 	bl	8002988 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	f241 3288 	movw	r2, #5000	; 0x1388
 8004034:	4293      	cmp	r3, r2
 8004036:	d901      	bls.n	800403c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e113      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800403c:	4b7f      	ldr	r3, [pc, #508]	; (800423c <HAL_RCC_OscConfig+0x780>)
 800403e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1ed      	bne.n	8004026 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800404a:	7ffb      	ldrb	r3, [r7, #31]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d105      	bne.n	800405c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004050:	4b7a      	ldr	r3, [pc, #488]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004054:	4a79      	ldr	r2, [pc, #484]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004056:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800405a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 80fe 	beq.w	8004262 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406a:	2b02      	cmp	r3, #2
 800406c:	f040 80d0 	bne.w	8004210 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004070:	4b72      	ldr	r3, [pc, #456]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	f003 0203 	and.w	r2, r3, #3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004080:	429a      	cmp	r2, r3
 8004082:	d130      	bne.n	80040e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408e:	3b01      	subs	r3, #1
 8004090:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004092:	429a      	cmp	r2, r3
 8004094:	d127      	bne.n	80040e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d11f      	bne.n	80040e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040b0:	2a07      	cmp	r2, #7
 80040b2:	bf14      	ite	ne
 80040b4:	2201      	movne	r2, #1
 80040b6:	2200      	moveq	r2, #0
 80040b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d113      	bne.n	80040e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c8:	085b      	lsrs	r3, r3, #1
 80040ca:	3b01      	subs	r3, #1
 80040cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d109      	bne.n	80040e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040dc:	085b      	lsrs	r3, r3, #1
 80040de:	3b01      	subs	r3, #1
 80040e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d06e      	beq.n	80041c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	2b0c      	cmp	r3, #12
 80040ea:	d069      	beq.n	80041c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80040ec:	4b53      	ldr	r3, [pc, #332]	; (800423c <HAL_RCC_OscConfig+0x780>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d105      	bne.n	8004104 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80040f8:	4b50      	ldr	r3, [pc, #320]	; (800423c <HAL_RCC_OscConfig+0x780>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e0ad      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004108:	4b4c      	ldr	r3, [pc, #304]	; (800423c <HAL_RCC_OscConfig+0x780>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a4b      	ldr	r2, [pc, #300]	; (800423c <HAL_RCC_OscConfig+0x780>)
 800410e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004112:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004114:	f7fe fc38 	bl	8002988 <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800411c:	f7fe fc34 	bl	8002988 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e09a      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800412e:	4b43      	ldr	r3, [pc, #268]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f0      	bne.n	800411c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800413a:	4b40      	ldr	r3, [pc, #256]	; (800423c <HAL_RCC_OscConfig+0x780>)
 800413c:	68da      	ldr	r2, [r3, #12]
 800413e:	4b40      	ldr	r3, [pc, #256]	; (8004240 <HAL_RCC_OscConfig+0x784>)
 8004140:	4013      	ands	r3, r2
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800414a:	3a01      	subs	r2, #1
 800414c:	0112      	lsls	r2, r2, #4
 800414e:	4311      	orrs	r1, r2
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004154:	0212      	lsls	r2, r2, #8
 8004156:	4311      	orrs	r1, r2
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800415c:	0852      	lsrs	r2, r2, #1
 800415e:	3a01      	subs	r2, #1
 8004160:	0552      	lsls	r2, r2, #21
 8004162:	4311      	orrs	r1, r2
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004168:	0852      	lsrs	r2, r2, #1
 800416a:	3a01      	subs	r2, #1
 800416c:	0652      	lsls	r2, r2, #25
 800416e:	4311      	orrs	r1, r2
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004174:	0912      	lsrs	r2, r2, #4
 8004176:	0452      	lsls	r2, r2, #17
 8004178:	430a      	orrs	r2, r1
 800417a:	4930      	ldr	r1, [pc, #192]	; (800423c <HAL_RCC_OscConfig+0x780>)
 800417c:	4313      	orrs	r3, r2
 800417e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004180:	4b2e      	ldr	r3, [pc, #184]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a2d      	ldr	r2, [pc, #180]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004186:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800418a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800418c:	4b2b      	ldr	r3, [pc, #172]	; (800423c <HAL_RCC_OscConfig+0x780>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	4a2a      	ldr	r2, [pc, #168]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004192:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004196:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004198:	f7fe fbf6 	bl	8002988 <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041a0:	f7fe fbf2 	bl	8002988 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e058      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041b2:	4b22      	ldr	r3, [pc, #136]	; (800423c <HAL_RCC_OscConfig+0x780>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d0f0      	beq.n	80041a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041be:	e050      	b.n	8004262 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e04f      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041c4:	4b1d      	ldr	r3, [pc, #116]	; (800423c <HAL_RCC_OscConfig+0x780>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d148      	bne.n	8004262 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80041d0:	4b1a      	ldr	r3, [pc, #104]	; (800423c <HAL_RCC_OscConfig+0x780>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a19      	ldr	r2, [pc, #100]	; (800423c <HAL_RCC_OscConfig+0x780>)
 80041d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041dc:	4b17      	ldr	r3, [pc, #92]	; (800423c <HAL_RCC_OscConfig+0x780>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	4a16      	ldr	r2, [pc, #88]	; (800423c <HAL_RCC_OscConfig+0x780>)
 80041e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041e8:	f7fe fbce 	bl	8002988 <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f0:	f7fe fbca 	bl	8002988 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e030      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004202:	4b0e      	ldr	r3, [pc, #56]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0f0      	beq.n	80041f0 <HAL_RCC_OscConfig+0x734>
 800420e:	e028      	b.n	8004262 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	2b0c      	cmp	r3, #12
 8004214:	d023      	beq.n	800425e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004216:	4b09      	ldr	r3, [pc, #36]	; (800423c <HAL_RCC_OscConfig+0x780>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a08      	ldr	r2, [pc, #32]	; (800423c <HAL_RCC_OscConfig+0x780>)
 800421c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004220:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004222:	f7fe fbb1 	bl	8002988 <HAL_GetTick>
 8004226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004228:	e00c      	b.n	8004244 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800422a:	f7fe fbad 	bl	8002988 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d905      	bls.n	8004244 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e013      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
 800423c:	40021000 	.word	0x40021000
 8004240:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004244:	4b09      	ldr	r3, [pc, #36]	; (800426c <HAL_RCC_OscConfig+0x7b0>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1ec      	bne.n	800422a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004250:	4b06      	ldr	r3, [pc, #24]	; (800426c <HAL_RCC_OscConfig+0x7b0>)
 8004252:	68da      	ldr	r2, [r3, #12]
 8004254:	4905      	ldr	r1, [pc, #20]	; (800426c <HAL_RCC_OscConfig+0x7b0>)
 8004256:	4b06      	ldr	r3, [pc, #24]	; (8004270 <HAL_RCC_OscConfig+0x7b4>)
 8004258:	4013      	ands	r3, r2
 800425a:	60cb      	str	r3, [r1, #12]
 800425c:	e001      	b.n	8004262 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e000      	b.n	8004264 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3720      	adds	r7, #32
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	40021000 	.word	0x40021000
 8004270:	feeefffc 	.word	0xfeeefffc

08004274 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d101      	bne.n	8004288 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e0e7      	b.n	8004458 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004288:	4b75      	ldr	r3, [pc, #468]	; (8004460 <HAL_RCC_ClockConfig+0x1ec>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0307 	and.w	r3, r3, #7
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	429a      	cmp	r2, r3
 8004294:	d910      	bls.n	80042b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004296:	4b72      	ldr	r3, [pc, #456]	; (8004460 <HAL_RCC_ClockConfig+0x1ec>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 0207 	bic.w	r2, r3, #7
 800429e:	4970      	ldr	r1, [pc, #448]	; (8004460 <HAL_RCC_ClockConfig+0x1ec>)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042a6:	4b6e      	ldr	r3, [pc, #440]	; (8004460 <HAL_RCC_ClockConfig+0x1ec>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d001      	beq.n	80042b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e0cf      	b.n	8004458 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d010      	beq.n	80042e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689a      	ldr	r2, [r3, #8]
 80042c8:	4b66      	ldr	r3, [pc, #408]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d908      	bls.n	80042e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042d4:	4b63      	ldr	r3, [pc, #396]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	4960      	ldr	r1, [pc, #384]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d04c      	beq.n	800438c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b03      	cmp	r3, #3
 80042f8:	d107      	bne.n	800430a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042fa:	4b5a      	ldr	r3, [pc, #360]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d121      	bne.n	800434a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e0a6      	b.n	8004458 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b02      	cmp	r3, #2
 8004310:	d107      	bne.n	8004322 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004312:	4b54      	ldr	r3, [pc, #336]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d115      	bne.n	800434a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e09a      	b.n	8004458 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d107      	bne.n	800433a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800432a:	4b4e      	ldr	r3, [pc, #312]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0302 	and.w	r3, r3, #2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d109      	bne.n	800434a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e08e      	b.n	8004458 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800433a:	4b4a      	ldr	r3, [pc, #296]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e086      	b.n	8004458 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800434a:	4b46      	ldr	r3, [pc, #280]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	f023 0203 	bic.w	r2, r3, #3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	4943      	ldr	r1, [pc, #268]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 8004358:	4313      	orrs	r3, r2
 800435a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800435c:	f7fe fb14 	bl	8002988 <HAL_GetTick>
 8004360:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004362:	e00a      	b.n	800437a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004364:	f7fe fb10 	bl	8002988 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004372:	4293      	cmp	r3, r2
 8004374:	d901      	bls.n	800437a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e06e      	b.n	8004458 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800437a:	4b3a      	ldr	r3, [pc, #232]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f003 020c 	and.w	r2, r3, #12
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	429a      	cmp	r2, r3
 800438a:	d1eb      	bne.n	8004364 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d010      	beq.n	80043ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689a      	ldr	r2, [r3, #8]
 800439c:	4b31      	ldr	r3, [pc, #196]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d208      	bcs.n	80043ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a8:	4b2e      	ldr	r3, [pc, #184]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	492b      	ldr	r1, [pc, #172]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043ba:	4b29      	ldr	r3, [pc, #164]	; (8004460 <HAL_RCC_ClockConfig+0x1ec>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0307 	and.w	r3, r3, #7
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d210      	bcs.n	80043ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043c8:	4b25      	ldr	r3, [pc, #148]	; (8004460 <HAL_RCC_ClockConfig+0x1ec>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f023 0207 	bic.w	r2, r3, #7
 80043d0:	4923      	ldr	r1, [pc, #140]	; (8004460 <HAL_RCC_ClockConfig+0x1ec>)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043d8:	4b21      	ldr	r3, [pc, #132]	; (8004460 <HAL_RCC_ClockConfig+0x1ec>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0307 	and.w	r3, r3, #7
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d001      	beq.n	80043ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e036      	b.n	8004458 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d008      	beq.n	8004408 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043f6:	4b1b      	ldr	r3, [pc, #108]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	4918      	ldr	r1, [pc, #96]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 8004404:	4313      	orrs	r3, r2
 8004406:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	2b00      	cmp	r3, #0
 8004412:	d009      	beq.n	8004428 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004414:	4b13      	ldr	r3, [pc, #76]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	4910      	ldr	r1, [pc, #64]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 8004424:	4313      	orrs	r3, r2
 8004426:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004428:	f000 f824 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 800442c:	4602      	mov	r2, r0
 800442e:	4b0d      	ldr	r3, [pc, #52]	; (8004464 <HAL_RCC_ClockConfig+0x1f0>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	091b      	lsrs	r3, r3, #4
 8004434:	f003 030f 	and.w	r3, r3, #15
 8004438:	490b      	ldr	r1, [pc, #44]	; (8004468 <HAL_RCC_ClockConfig+0x1f4>)
 800443a:	5ccb      	ldrb	r3, [r1, r3]
 800443c:	f003 031f 	and.w	r3, r3, #31
 8004440:	fa22 f303 	lsr.w	r3, r2, r3
 8004444:	4a09      	ldr	r2, [pc, #36]	; (800446c <HAL_RCC_ClockConfig+0x1f8>)
 8004446:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004448:	4b09      	ldr	r3, [pc, #36]	; (8004470 <HAL_RCC_ClockConfig+0x1fc>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4618      	mov	r0, r3
 800444e:	f7fe fa4b 	bl	80028e8 <HAL_InitTick>
 8004452:	4603      	mov	r3, r0
 8004454:	72fb      	strb	r3, [r7, #11]

  return status;
 8004456:	7afb      	ldrb	r3, [r7, #11]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40022000 	.word	0x40022000
 8004464:	40021000 	.word	0x40021000
 8004468:	08006c78 	.word	0x08006c78
 800446c:	20000000 	.word	0x20000000
 8004470:	20000038 	.word	0x20000038

08004474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004474:	b480      	push	{r7}
 8004476:	b089      	sub	sp, #36	; 0x24
 8004478:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800447a:	2300      	movs	r3, #0
 800447c:	61fb      	str	r3, [r7, #28]
 800447e:	2300      	movs	r3, #0
 8004480:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004482:	4b3e      	ldr	r3, [pc, #248]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 030c 	and.w	r3, r3, #12
 800448a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800448c:	4b3b      	ldr	r3, [pc, #236]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f003 0303 	and.w	r3, r3, #3
 8004494:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d005      	beq.n	80044a8 <HAL_RCC_GetSysClockFreq+0x34>
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	2b0c      	cmp	r3, #12
 80044a0:	d121      	bne.n	80044e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d11e      	bne.n	80044e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044a8:	4b34      	ldr	r3, [pc, #208]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d107      	bne.n	80044c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044b4:	4b31      	ldr	r3, [pc, #196]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 80044b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044ba:	0a1b      	lsrs	r3, r3, #8
 80044bc:	f003 030f 	and.w	r3, r3, #15
 80044c0:	61fb      	str	r3, [r7, #28]
 80044c2:	e005      	b.n	80044d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044c4:	4b2d      	ldr	r3, [pc, #180]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	091b      	lsrs	r3, r3, #4
 80044ca:	f003 030f 	and.w	r3, r3, #15
 80044ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044d0:	4a2b      	ldr	r2, [pc, #172]	; (8004580 <HAL_RCC_GetSysClockFreq+0x10c>)
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10d      	bne.n	80044fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044e4:	e00a      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	2b04      	cmp	r3, #4
 80044ea:	d102      	bne.n	80044f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044ec:	4b25      	ldr	r3, [pc, #148]	; (8004584 <HAL_RCC_GetSysClockFreq+0x110>)
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	e004      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	2b08      	cmp	r3, #8
 80044f6:	d101      	bne.n	80044fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044f8:	4b23      	ldr	r3, [pc, #140]	; (8004588 <HAL_RCC_GetSysClockFreq+0x114>)
 80044fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	2b0c      	cmp	r3, #12
 8004500:	d134      	bne.n	800456c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004502:	4b1e      	ldr	r3, [pc, #120]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d003      	beq.n	800451a <HAL_RCC_GetSysClockFreq+0xa6>
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2b03      	cmp	r3, #3
 8004516:	d003      	beq.n	8004520 <HAL_RCC_GetSysClockFreq+0xac>
 8004518:	e005      	b.n	8004526 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800451a:	4b1a      	ldr	r3, [pc, #104]	; (8004584 <HAL_RCC_GetSysClockFreq+0x110>)
 800451c:	617b      	str	r3, [r7, #20]
      break;
 800451e:	e005      	b.n	800452c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004520:	4b19      	ldr	r3, [pc, #100]	; (8004588 <HAL_RCC_GetSysClockFreq+0x114>)
 8004522:	617b      	str	r3, [r7, #20]
      break;
 8004524:	e002      	b.n	800452c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	617b      	str	r3, [r7, #20]
      break;
 800452a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800452c:	4b13      	ldr	r3, [pc, #76]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	091b      	lsrs	r3, r3, #4
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	3301      	adds	r3, #1
 8004538:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800453a:	4b10      	ldr	r3, [pc, #64]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	0a1b      	lsrs	r3, r3, #8
 8004540:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	fb03 f202 	mul.w	r2, r3, r2
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004550:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004552:	4b0a      	ldr	r3, [pc, #40]	; (800457c <HAL_RCC_GetSysClockFreq+0x108>)
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	0e5b      	lsrs	r3, r3, #25
 8004558:	f003 0303 	and.w	r3, r3, #3
 800455c:	3301      	adds	r3, #1
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	fbb2 f3f3 	udiv	r3, r2, r3
 800456a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800456c:	69bb      	ldr	r3, [r7, #24]
}
 800456e:	4618      	mov	r0, r3
 8004570:	3724      	adds	r7, #36	; 0x24
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	40021000 	.word	0x40021000
 8004580:	08006c90 	.word	0x08006c90
 8004584:	00f42400 	.word	0x00f42400
 8004588:	007a1200 	.word	0x007a1200

0800458c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004590:	4b03      	ldr	r3, [pc, #12]	; (80045a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004592:	681b      	ldr	r3, [r3, #0]
}
 8004594:	4618      	mov	r0, r3
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	20000000 	.word	0x20000000

080045a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80045a8:	f7ff fff0 	bl	800458c <HAL_RCC_GetHCLKFreq>
 80045ac:	4602      	mov	r2, r0
 80045ae:	4b06      	ldr	r3, [pc, #24]	; (80045c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	0a1b      	lsrs	r3, r3, #8
 80045b4:	f003 0307 	and.w	r3, r3, #7
 80045b8:	4904      	ldr	r1, [pc, #16]	; (80045cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80045ba:	5ccb      	ldrb	r3, [r1, r3]
 80045bc:	f003 031f 	and.w	r3, r3, #31
 80045c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	40021000 	.word	0x40021000
 80045cc:	08006c88 	.word	0x08006c88

080045d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80045d4:	f7ff ffda 	bl	800458c <HAL_RCC_GetHCLKFreq>
 80045d8:	4602      	mov	r2, r0
 80045da:	4b06      	ldr	r3, [pc, #24]	; (80045f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	0adb      	lsrs	r3, r3, #11
 80045e0:	f003 0307 	and.w	r3, r3, #7
 80045e4:	4904      	ldr	r1, [pc, #16]	; (80045f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045e6:	5ccb      	ldrb	r3, [r1, r3]
 80045e8:	f003 031f 	and.w	r3, r3, #31
 80045ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	40021000 	.word	0x40021000
 80045f8:	08006c88 	.word	0x08006c88

080045fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004608:	4b2a      	ldr	r3, [pc, #168]	; (80046b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800460a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800460c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d003      	beq.n	800461c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004614:	f7ff f932 	bl	800387c <HAL_PWREx_GetVoltageRange>
 8004618:	6178      	str	r0, [r7, #20]
 800461a:	e014      	b.n	8004646 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800461c:	4b25      	ldr	r3, [pc, #148]	; (80046b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800461e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004620:	4a24      	ldr	r2, [pc, #144]	; (80046b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004626:	6593      	str	r3, [r2, #88]	; 0x58
 8004628:	4b22      	ldr	r3, [pc, #136]	; (80046b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800462a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800462c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004630:	60fb      	str	r3, [r7, #12]
 8004632:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004634:	f7ff f922 	bl	800387c <HAL_PWREx_GetVoltageRange>
 8004638:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800463a:	4b1e      	ldr	r3, [pc, #120]	; (80046b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800463c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800463e:	4a1d      	ldr	r2, [pc, #116]	; (80046b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004640:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004644:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800464c:	d10b      	bne.n	8004666 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2b80      	cmp	r3, #128	; 0x80
 8004652:	d919      	bls.n	8004688 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2ba0      	cmp	r3, #160	; 0xa0
 8004658:	d902      	bls.n	8004660 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800465a:	2302      	movs	r3, #2
 800465c:	613b      	str	r3, [r7, #16]
 800465e:	e013      	b.n	8004688 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004660:	2301      	movs	r3, #1
 8004662:	613b      	str	r3, [r7, #16]
 8004664:	e010      	b.n	8004688 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b80      	cmp	r3, #128	; 0x80
 800466a:	d902      	bls.n	8004672 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800466c:	2303      	movs	r3, #3
 800466e:	613b      	str	r3, [r7, #16]
 8004670:	e00a      	b.n	8004688 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2b80      	cmp	r3, #128	; 0x80
 8004676:	d102      	bne.n	800467e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004678:	2302      	movs	r3, #2
 800467a:	613b      	str	r3, [r7, #16]
 800467c:	e004      	b.n	8004688 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b70      	cmp	r3, #112	; 0x70
 8004682:	d101      	bne.n	8004688 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004684:	2301      	movs	r3, #1
 8004686:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004688:	4b0b      	ldr	r3, [pc, #44]	; (80046b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f023 0207 	bic.w	r2, r3, #7
 8004690:	4909      	ldr	r1, [pc, #36]	; (80046b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	4313      	orrs	r3, r2
 8004696:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004698:	4b07      	ldr	r3, [pc, #28]	; (80046b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d001      	beq.n	80046aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e000      	b.n	80046ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3718      	adds	r7, #24
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40021000 	.word	0x40021000
 80046b8:	40022000 	.word	0x40022000

080046bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046c4:	2300      	movs	r3, #0
 80046c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046c8:	2300      	movs	r3, #0
 80046ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d041      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046dc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046e0:	d02a      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80046e2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046e6:	d824      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046ec:	d008      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80046ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046f2:	d81e      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00a      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x52>
 80046f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046fc:	d010      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046fe:	e018      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004700:	4b86      	ldr	r3, [pc, #536]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	4a85      	ldr	r2, [pc, #532]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004706:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800470a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800470c:	e015      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3304      	adds	r3, #4
 8004712:	2100      	movs	r1, #0
 8004714:	4618      	mov	r0, r3
 8004716:	f001 f839 	bl	800578c <RCCEx_PLLSAI1_Config>
 800471a:	4603      	mov	r3, r0
 800471c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800471e:	e00c      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	3320      	adds	r3, #32
 8004724:	2100      	movs	r1, #0
 8004726:	4618      	mov	r0, r3
 8004728:	f001 f924 	bl	8005974 <RCCEx_PLLSAI2_Config>
 800472c:	4603      	mov	r3, r0
 800472e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004730:	e003      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	74fb      	strb	r3, [r7, #19]
      break;
 8004736:	e000      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004738:	bf00      	nop
    }

    if(ret == HAL_OK)
 800473a:	7cfb      	ldrb	r3, [r7, #19]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d10b      	bne.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004740:	4b76      	ldr	r3, [pc, #472]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004746:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800474e:	4973      	ldr	r1, [pc, #460]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004750:	4313      	orrs	r3, r2
 8004752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004756:	e001      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004758:	7cfb      	ldrb	r3, [r7, #19]
 800475a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d041      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800476c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004770:	d02a      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004772:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004776:	d824      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004778:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800477c:	d008      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800477e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004782:	d81e      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00a      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004788:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800478c:	d010      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800478e:	e018      	b.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004790:	4b62      	ldr	r3, [pc, #392]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4a61      	ldr	r2, [pc, #388]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004796:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800479a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800479c:	e015      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	3304      	adds	r3, #4
 80047a2:	2100      	movs	r1, #0
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 fff1 	bl	800578c <RCCEx_PLLSAI1_Config>
 80047aa:	4603      	mov	r3, r0
 80047ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047ae:	e00c      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	3320      	adds	r3, #32
 80047b4:	2100      	movs	r1, #0
 80047b6:	4618      	mov	r0, r3
 80047b8:	f001 f8dc 	bl	8005974 <RCCEx_PLLSAI2_Config>
 80047bc:	4603      	mov	r3, r0
 80047be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047c0:	e003      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	74fb      	strb	r3, [r7, #19]
      break;
 80047c6:	e000      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80047c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047ca:	7cfb      	ldrb	r3, [r7, #19]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10b      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047d0:	4b52      	ldr	r3, [pc, #328]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047de:	494f      	ldr	r1, [pc, #316]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80047e6:	e001      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e8:	7cfb      	ldrb	r3, [r7, #19]
 80047ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 80a0 	beq.w	800493a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047fa:	2300      	movs	r3, #0
 80047fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047fe:	4b47      	ldr	r3, [pc, #284]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800480a:	2301      	movs	r3, #1
 800480c:	e000      	b.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800480e:	2300      	movs	r3, #0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00d      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004814:	4b41      	ldr	r3, [pc, #260]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004818:	4a40      	ldr	r2, [pc, #256]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800481a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800481e:	6593      	str	r3, [r2, #88]	; 0x58
 8004820:	4b3e      	ldr	r3, [pc, #248]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004824:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004828:	60bb      	str	r3, [r7, #8]
 800482a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800482c:	2301      	movs	r3, #1
 800482e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004830:	4b3b      	ldr	r3, [pc, #236]	; (8004920 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a3a      	ldr	r2, [pc, #232]	; (8004920 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004836:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800483a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800483c:	f7fe f8a4 	bl	8002988 <HAL_GetTick>
 8004840:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004842:	e009      	b.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004844:	f7fe f8a0 	bl	8002988 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d902      	bls.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	74fb      	strb	r3, [r7, #19]
        break;
 8004856:	e005      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004858:	4b31      	ldr	r3, [pc, #196]	; (8004920 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004860:	2b00      	cmp	r3, #0
 8004862:	d0ef      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004864:	7cfb      	ldrb	r3, [r7, #19]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d15c      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800486a:	4b2c      	ldr	r3, [pc, #176]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800486c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004870:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004874:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d01f      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	429a      	cmp	r2, r3
 8004886:	d019      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004888:	4b24      	ldr	r3, [pc, #144]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800488a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800488e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004892:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004894:	4b21      	ldr	r3, [pc, #132]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800489a:	4a20      	ldr	r2, [pc, #128]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800489c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048a4:	4b1d      	ldr	r3, [pc, #116]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048aa:	4a1c      	ldr	r2, [pc, #112]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048b4:	4a19      	ldr	r2, [pc, #100]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d016      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c6:	f7fe f85f 	bl	8002988 <HAL_GetTick>
 80048ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048cc:	e00b      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ce:	f7fe f85b 	bl	8002988 <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048dc:	4293      	cmp	r3, r2
 80048de:	d902      	bls.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80048e0:	2303      	movs	r3, #3
 80048e2:	74fb      	strb	r3, [r7, #19]
            break;
 80048e4:	e006      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048e6:	4b0d      	ldr	r3, [pc, #52]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0ec      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80048f4:	7cfb      	ldrb	r3, [r7, #19]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10c      	bne.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048fa:	4b08      	ldr	r3, [pc, #32]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004900:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800490a:	4904      	ldr	r1, [pc, #16]	; (800491c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800490c:	4313      	orrs	r3, r2
 800490e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004912:	e009      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004914:	7cfb      	ldrb	r3, [r7, #19]
 8004916:	74bb      	strb	r3, [r7, #18]
 8004918:	e006      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800491a:	bf00      	nop
 800491c:	40021000 	.word	0x40021000
 8004920:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004924:	7cfb      	ldrb	r3, [r7, #19]
 8004926:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004928:	7c7b      	ldrb	r3, [r7, #17]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d105      	bne.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800492e:	4b9e      	ldr	r3, [pc, #632]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004932:	4a9d      	ldr	r2, [pc, #628]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004934:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004938:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004946:	4b98      	ldr	r3, [pc, #608]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494c:	f023 0203 	bic.w	r2, r3, #3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004954:	4994      	ldr	r1, [pc, #592]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004956:	4313      	orrs	r3, r2
 8004958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00a      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004968:	4b8f      	ldr	r3, [pc, #572]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496e:	f023 020c 	bic.w	r2, r3, #12
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004976:	498c      	ldr	r1, [pc, #560]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004978:	4313      	orrs	r3, r2
 800497a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0304 	and.w	r3, r3, #4
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800498a:	4b87      	ldr	r3, [pc, #540]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004990:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004998:	4983      	ldr	r1, [pc, #524]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0308 	and.w	r3, r3, #8
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00a      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049ac:	4b7e      	ldr	r3, [pc, #504]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ba:	497b      	ldr	r1, [pc, #492]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0310 	and.w	r3, r3, #16
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049ce:	4b76      	ldr	r3, [pc, #472]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049dc:	4972      	ldr	r1, [pc, #456]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00a      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049f0:	4b6d      	ldr	r3, [pc, #436]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049fe:	496a      	ldr	r1, [pc, #424]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a12:	4b65      	ldr	r3, [pc, #404]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a20:	4961      	ldr	r1, [pc, #388]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00a      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a34:	4b5c      	ldr	r3, [pc, #368]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a3a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a42:	4959      	ldr	r1, [pc, #356]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a56:	4b54      	ldr	r3, [pc, #336]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a5c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a64:	4950      	ldr	r1, [pc, #320]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a78:	4b4b      	ldr	r3, [pc, #300]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a7e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a86:	4948      	ldr	r1, [pc, #288]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a9a:	4b43      	ldr	r3, [pc, #268]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aa0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa8:	493f      	ldr	r1, [pc, #252]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d028      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004abc:	4b3a      	ldr	r3, [pc, #232]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ac2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004aca:	4937      	ldr	r1, [pc, #220]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ad6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ada:	d106      	bne.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004adc:	4b32      	ldr	r3, [pc, #200]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	4a31      	ldr	r2, [pc, #196]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ae6:	60d3      	str	r3, [r2, #12]
 8004ae8:	e011      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004aee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004af2:	d10c      	bne.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3304      	adds	r3, #4
 8004af8:	2101      	movs	r1, #1
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fe46 	bl	800578c <RCCEx_PLLSAI1_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b04:	7cfb      	ldrb	r3, [r7, #19]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d001      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004b0a:	7cfb      	ldrb	r3, [r7, #19]
 8004b0c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d028      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b1a:	4b23      	ldr	r3, [pc, #140]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b28:	491f      	ldr	r1, [pc, #124]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b38:	d106      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b3a:	4b1b      	ldr	r3, [pc, #108]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	4a1a      	ldr	r2, [pc, #104]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b44:	60d3      	str	r3, [r2, #12]
 8004b46:	e011      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b50:	d10c      	bne.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3304      	adds	r3, #4
 8004b56:	2101      	movs	r1, #1
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f000 fe17 	bl	800578c <RCCEx_PLLSAI1_Config>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b62:	7cfb      	ldrb	r3, [r7, #19]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004b68:	7cfb      	ldrb	r3, [r7, #19]
 8004b6a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d02b      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b78:	4b0b      	ldr	r3, [pc, #44]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b7e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b86:	4908      	ldr	r1, [pc, #32]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b96:	d109      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b98:	4b03      	ldr	r3, [pc, #12]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	4a02      	ldr	r2, [pc, #8]	; (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ba2:	60d3      	str	r3, [r2, #12]
 8004ba4:	e014      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004ba6:	bf00      	nop
 8004ba8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bb0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bb4:	d10c      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	3304      	adds	r3, #4
 8004bba:	2101      	movs	r1, #1
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f000 fde5 	bl	800578c <RCCEx_PLLSAI1_Config>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bc6:	7cfb      	ldrb	r3, [r7, #19]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004bcc:	7cfb      	ldrb	r3, [r7, #19]
 8004bce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d02f      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004bdc:	4b2b      	ldr	r3, [pc, #172]	; (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004be2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bea:	4928      	ldr	r1, [pc, #160]	; (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bf6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004bfa:	d10d      	bne.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3304      	adds	r3, #4
 8004c00:	2102      	movs	r1, #2
 8004c02:	4618      	mov	r0, r3
 8004c04:	f000 fdc2 	bl	800578c <RCCEx_PLLSAI1_Config>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c0c:	7cfb      	ldrb	r3, [r7, #19]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d014      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c12:	7cfb      	ldrb	r3, [r7, #19]
 8004c14:	74bb      	strb	r3, [r7, #18]
 8004c16:	e011      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c20:	d10c      	bne.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	3320      	adds	r3, #32
 8004c26:	2102      	movs	r1, #2
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f000 fea3 	bl	8005974 <RCCEx_PLLSAI2_Config>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c32:	7cfb      	ldrb	r3, [r7, #19]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d001      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c38:	7cfb      	ldrb	r3, [r7, #19]
 8004c3a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00a      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c48:	4b10      	ldr	r3, [pc, #64]	; (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c4e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c56:	490d      	ldr	r1, [pc, #52]	; (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00b      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c6a:	4b08      	ldr	r3, [pc, #32]	; (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c7a:	4904      	ldr	r1, [pc, #16]	; (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c82:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3718      	adds	r7, #24
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	40021000 	.word	0x40021000

08004c90 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b088      	sub	sp, #32
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ca2:	d13e      	bne.n	8004d22 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004ca4:	4bb2      	ldr	r3, [pc, #712]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cae:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cb6:	d028      	beq.n	8004d0a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cbe:	f200 8542 	bhi.w	8005746 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cc8:	d005      	beq.n	8004cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cd0:	d00e      	beq.n	8004cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004cd2:	f000 bd38 	b.w	8005746 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004cd6:	4ba6      	ldr	r3, [pc, #664]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	f040 8532 	bne.w	800574a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004ce6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cea:	61fb      	str	r3, [r7, #28]
      break;
 8004cec:	f000 bd2d 	b.w	800574a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004cf0:	4b9f      	ldr	r3, [pc, #636]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	f040 8527 	bne.w	800574e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004d00:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004d04:	61fb      	str	r3, [r7, #28]
      break;
 8004d06:	f000 bd22 	b.w	800574e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004d0a:	4b99      	ldr	r3, [pc, #612]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d12:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d16:	f040 851c 	bne.w	8005752 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004d1a:	4b96      	ldr	r3, [pc, #600]	; (8004f74 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004d1c:	61fb      	str	r3, [r7, #28]
      break;
 8004d1e:	f000 bd18 	b.w	8005752 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d22:	4b93      	ldr	r3, [pc, #588]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	2b03      	cmp	r3, #3
 8004d30:	d036      	beq.n	8004da0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	2b03      	cmp	r3, #3
 8004d36:	d840      	bhi.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d003      	beq.n	8004d46 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d020      	beq.n	8004d86 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004d44:	e039      	b.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004d46:	4b8a      	ldr	r3, [pc, #552]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d116      	bne.n	8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004d52:	4b87      	ldr	r3, [pc, #540]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0308 	and.w	r3, r3, #8
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d005      	beq.n	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8004d5e:	4b84      	ldr	r3, [pc, #528]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	091b      	lsrs	r3, r3, #4
 8004d64:	f003 030f 	and.w	r3, r3, #15
 8004d68:	e005      	b.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004d6a:	4b81      	ldr	r3, [pc, #516]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d70:	0a1b      	lsrs	r3, r3, #8
 8004d72:	f003 030f 	and.w	r3, r3, #15
 8004d76:	4a80      	ldr	r2, [pc, #512]	; (8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d7c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004d7e:	e01f      	b.n	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004d80:	2300      	movs	r3, #0
 8004d82:	61bb      	str	r3, [r7, #24]
      break;
 8004d84:	e01c      	b.n	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d86:	4b7a      	ldr	r3, [pc, #488]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d92:	d102      	bne.n	8004d9a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004d94:	4b79      	ldr	r3, [pc, #484]	; (8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8004d96:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004d98:	e012      	b.n	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	61bb      	str	r3, [r7, #24]
      break;
 8004d9e:	e00f      	b.n	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004da0:	4b73      	ldr	r3, [pc, #460]	; (8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004da8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004dac:	d102      	bne.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8004dae:	4b74      	ldr	r3, [pc, #464]	; (8004f80 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004db0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004db2:	e005      	b.n	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	61bb      	str	r3, [r7, #24]
      break;
 8004db8:	e002      	b.n	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	61bb      	str	r3, [r7, #24]
      break;
 8004dbe:	bf00      	nop
    }

    switch(PeriphClk)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004dc6:	f000 80dd 	beq.w	8004f84 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004dd0:	f200 84c1 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004dda:	f000 80d3 	beq.w	8004f84 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004de4:	f200 84b7 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dee:	f000 835f 	beq.w	80054b0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004df8:	f200 84ad 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e02:	f000 847e 	beq.w	8005702 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e0c:	f200 84a3 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e16:	f000 82cd 	beq.w	80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e20:	f200 8499 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e2a:	f000 80ab 	beq.w	8004f84 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e34:	f200 848f 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3e:	f000 8090 	beq.w	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e48:	f200 8485 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e52:	d07f      	beq.n	8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e5a:	f200 847c 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e64:	f000 8403 	beq.w	800566e <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e6e:	f200 8472 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e78:	f000 83af 	beq.w	80055da <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e82:	f200 8468 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e8c:	f000 8379 	beq.w	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e96:	f200 845e 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b80      	cmp	r3, #128	; 0x80
 8004e9e:	f000 8344 	beq.w	800552a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2b80      	cmp	r3, #128	; 0x80
 8004ea6:	f200 8456 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b20      	cmp	r3, #32
 8004eae:	d84b      	bhi.n	8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 844f 	beq.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	2b1f      	cmp	r3, #31
 8004ebe:	f200 844a 	bhi.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ec2:	a201      	add	r2, pc, #4	; (adr r2, 8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec8:	080050b1 	.word	0x080050b1
 8004ecc:	0800511f 	.word	0x0800511f
 8004ed0:	08005757 	.word	0x08005757
 8004ed4:	080051b3 	.word	0x080051b3
 8004ed8:	08005757 	.word	0x08005757
 8004edc:	08005757 	.word	0x08005757
 8004ee0:	08005757 	.word	0x08005757
 8004ee4:	08005239 	.word	0x08005239
 8004ee8:	08005757 	.word	0x08005757
 8004eec:	08005757 	.word	0x08005757
 8004ef0:	08005757 	.word	0x08005757
 8004ef4:	08005757 	.word	0x08005757
 8004ef8:	08005757 	.word	0x08005757
 8004efc:	08005757 	.word	0x08005757
 8004f00:	08005757 	.word	0x08005757
 8004f04:	080052b1 	.word	0x080052b1
 8004f08:	08005757 	.word	0x08005757
 8004f0c:	08005757 	.word	0x08005757
 8004f10:	08005757 	.word	0x08005757
 8004f14:	08005757 	.word	0x08005757
 8004f18:	08005757 	.word	0x08005757
 8004f1c:	08005757 	.word	0x08005757
 8004f20:	08005757 	.word	0x08005757
 8004f24:	08005757 	.word	0x08005757
 8004f28:	08005757 	.word	0x08005757
 8004f2c:	08005757 	.word	0x08005757
 8004f30:	08005757 	.word	0x08005757
 8004f34:	08005757 	.word	0x08005757
 8004f38:	08005757 	.word	0x08005757
 8004f3c:	08005757 	.word	0x08005757
 8004f40:	08005757 	.word	0x08005757
 8004f44:	08005333 	.word	0x08005333
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b40      	cmp	r3, #64	; 0x40
 8004f4c:	f000 82c1 	beq.w	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004f50:	f000 bc01 	b.w	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004f54:	69b9      	ldr	r1, [r7, #24]
 8004f56:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004f5a:	f000 fde9 	bl	8005b30 <RCCEx_GetSAIxPeriphCLKFreq>
 8004f5e:	61f8      	str	r0, [r7, #28]
      break;
 8004f60:	e3fa      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004f62:	69b9      	ldr	r1, [r7, #24]
 8004f64:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004f68:	f000 fde2 	bl	8005b30 <RCCEx_GetSAIxPeriphCLKFreq>
 8004f6c:	61f8      	str	r0, [r7, #28]
      break;
 8004f6e:	e3f3      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004f70:	40021000 	.word	0x40021000
 8004f74:	0003d090 	.word	0x0003d090
 8004f78:	08006c90 	.word	0x08006c90
 8004f7c:	00f42400 	.word	0x00f42400
 8004f80:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004f84:	4ba9      	ldr	r3, [pc, #676]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f8a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004f96:	d00c      	beq.n	8004fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004f9e:	d87f      	bhi.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fa6:	d04e      	beq.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fae:	d01d      	beq.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004fb0:	e076      	b.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004fb2:	4b9e      	ldr	r3, [pc, #632]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d172      	bne.n	80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004fbe:	4b9b      	ldr	r3, [pc, #620]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0308 	and.w	r3, r3, #8
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d005      	beq.n	8004fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004fca:	4b98      	ldr	r3, [pc, #608]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	091b      	lsrs	r3, r3, #4
 8004fd0:	f003 030f 	and.w	r3, r3, #15
 8004fd4:	e005      	b.n	8004fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004fd6:	4b95      	ldr	r3, [pc, #596]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fdc:	0a1b      	lsrs	r3, r3, #8
 8004fde:	f003 030f 	and.w	r3, r3, #15
 8004fe2:	4a93      	ldr	r2, [pc, #588]	; (8005230 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fe8:	61fb      	str	r3, [r7, #28]
          break;
 8004fea:	e05b      	b.n	80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004fec:	4b8f      	ldr	r3, [pc, #572]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ff4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ff8:	d156      	bne.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004ffa:	4b8c      	ldr	r3, [pc, #560]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005002:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005006:	d14f      	bne.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005008:	4b88      	ldr	r3, [pc, #544]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	0a1b      	lsrs	r3, r3, #8
 800500e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005012:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	fb03 f202 	mul.w	r2, r3, r2
 800501c:	4b83      	ldr	r3, [pc, #524]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	091b      	lsrs	r3, r3, #4
 8005022:	f003 0307 	and.w	r3, r3, #7
 8005026:	3301      	adds	r3, #1
 8005028:	fbb2 f3f3 	udiv	r3, r2, r3
 800502c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800502e:	4b7f      	ldr	r3, [pc, #508]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	0d5b      	lsrs	r3, r3, #21
 8005034:	f003 0303 	and.w	r3, r3, #3
 8005038:	3301      	adds	r3, #1
 800503a:	005b      	lsls	r3, r3, #1
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005042:	61fb      	str	r3, [r7, #28]
          break;
 8005044:	e030      	b.n	80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8005046:	4b79      	ldr	r3, [pc, #484]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800504e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005052:	d12b      	bne.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005054:	4b75      	ldr	r3, [pc, #468]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005056:	691b      	ldr	r3, [r3, #16]
 8005058:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800505c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005060:	d124      	bne.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005062:	4b72      	ldr	r3, [pc, #456]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	0a1b      	lsrs	r3, r3, #8
 8005068:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800506c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	68fa      	ldr	r2, [r7, #12]
 8005072:	fb03 f202 	mul.w	r2, r3, r2
 8005076:	4b6d      	ldr	r3, [pc, #436]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	091b      	lsrs	r3, r3, #4
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	3301      	adds	r3, #1
 8005082:	fbb2 f3f3 	udiv	r3, r2, r3
 8005086:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8005088:	4b68      	ldr	r3, [pc, #416]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	0d5b      	lsrs	r3, r3, #21
 800508e:	f003 0303 	and.w	r3, r3, #3
 8005092:	3301      	adds	r3, #1
 8005094:	005b      	lsls	r3, r3, #1
 8005096:	69ba      	ldr	r2, [r7, #24]
 8005098:	fbb2 f3f3 	udiv	r3, r2, r3
 800509c:	61fb      	str	r3, [r7, #28]
          break;
 800509e:	e005      	b.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80050a0:	bf00      	nop
 80050a2:	e359      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050a4:	bf00      	nop
 80050a6:	e357      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050a8:	bf00      	nop
 80050aa:	e355      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050ac:	bf00      	nop
        break;
 80050ae:	e353      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80050b0:	4b5e      	ldr	r3, [pc, #376]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80050b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	613b      	str	r3, [r7, #16]
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	2b03      	cmp	r3, #3
 80050c0:	d827      	bhi.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80050c2:	a201      	add	r2, pc, #4	; (adr r2, 80050c8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80050c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c8:	080050d9 	.word	0x080050d9
 80050cc:	080050e1 	.word	0x080050e1
 80050d0:	080050e9 	.word	0x080050e9
 80050d4:	080050fd 	.word	0x080050fd
          frequency = HAL_RCC_GetPCLK2Freq();
 80050d8:	f7ff fa7a 	bl	80045d0 <HAL_RCC_GetPCLK2Freq>
 80050dc:	61f8      	str	r0, [r7, #28]
          break;
 80050de:	e01d      	b.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80050e0:	f7ff f9c8 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80050e4:	61f8      	str	r0, [r7, #28]
          break;
 80050e6:	e019      	b.n	800511c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050e8:	4b50      	ldr	r3, [pc, #320]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050f4:	d10f      	bne.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 80050f6:	4b4f      	ldr	r3, [pc, #316]	; (8005234 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80050f8:	61fb      	str	r3, [r7, #28]
          break;
 80050fa:	e00c      	b.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80050fc:	4b4b      	ldr	r3, [pc, #300]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80050fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005102:	f003 0302 	and.w	r3, r3, #2
 8005106:	2b02      	cmp	r3, #2
 8005108:	d107      	bne.n	800511a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800510a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800510e:	61fb      	str	r3, [r7, #28]
          break;
 8005110:	e003      	b.n	800511a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8005112:	bf00      	nop
 8005114:	e320      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005116:	bf00      	nop
 8005118:	e31e      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800511a:	bf00      	nop
        break;
 800511c:	e31c      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800511e:	4b43      	ldr	r3, [pc, #268]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005124:	f003 030c 	and.w	r3, r3, #12
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	2b0c      	cmp	r3, #12
 800512e:	d83a      	bhi.n	80051a6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8005130:	a201      	add	r2, pc, #4	; (adr r2, 8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8005132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005136:	bf00      	nop
 8005138:	0800516d 	.word	0x0800516d
 800513c:	080051a7 	.word	0x080051a7
 8005140:	080051a7 	.word	0x080051a7
 8005144:	080051a7 	.word	0x080051a7
 8005148:	08005175 	.word	0x08005175
 800514c:	080051a7 	.word	0x080051a7
 8005150:	080051a7 	.word	0x080051a7
 8005154:	080051a7 	.word	0x080051a7
 8005158:	0800517d 	.word	0x0800517d
 800515c:	080051a7 	.word	0x080051a7
 8005160:	080051a7 	.word	0x080051a7
 8005164:	080051a7 	.word	0x080051a7
 8005168:	08005191 	.word	0x08005191
          frequency = HAL_RCC_GetPCLK1Freq();
 800516c:	f7ff fa1a 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 8005170:	61f8      	str	r0, [r7, #28]
          break;
 8005172:	e01d      	b.n	80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8005174:	f7ff f97e 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 8005178:	61f8      	str	r0, [r7, #28]
          break;
 800517a:	e019      	b.n	80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800517c:	4b2b      	ldr	r3, [pc, #172]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005184:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005188:	d10f      	bne.n	80051aa <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 800518a:	4b2a      	ldr	r3, [pc, #168]	; (8005234 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800518c:	61fb      	str	r3, [r7, #28]
          break;
 800518e:	e00c      	b.n	80051aa <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005190:	4b26      	ldr	r3, [pc, #152]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b02      	cmp	r3, #2
 800519c:	d107      	bne.n	80051ae <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 800519e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051a2:	61fb      	str	r3, [r7, #28]
          break;
 80051a4:	e003      	b.n	80051ae <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80051a6:	bf00      	nop
 80051a8:	e2d6      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80051aa:	bf00      	nop
 80051ac:	e2d4      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80051ae:	bf00      	nop
        break;
 80051b0:	e2d2      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80051b2:	4b1e      	ldr	r3, [pc, #120]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80051b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051b8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80051bc:	613b      	str	r3, [r7, #16]
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b30      	cmp	r3, #48	; 0x30
 80051c2:	d021      	beq.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	2b30      	cmp	r3, #48	; 0x30
 80051c8:	d829      	bhi.n	800521e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	2b20      	cmp	r3, #32
 80051ce:	d011      	beq.n	80051f4 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	2b20      	cmp	r3, #32
 80051d4:	d823      	bhi.n	800521e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d003      	beq.n	80051e4 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	2b10      	cmp	r3, #16
 80051e0:	d004      	beq.n	80051ec <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80051e2:	e01c      	b.n	800521e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80051e4:	f7ff f9de 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 80051e8:	61f8      	str	r0, [r7, #28]
          break;
 80051ea:	e01d      	b.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 80051ec:	f7ff f942 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80051f0:	61f8      	str	r0, [r7, #28]
          break;
 80051f2:	e019      	b.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051f4:	4b0d      	ldr	r3, [pc, #52]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005200:	d10f      	bne.n	8005222 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8005202:	4b0c      	ldr	r3, [pc, #48]	; (8005234 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005204:	61fb      	str	r3, [r7, #28]
          break;
 8005206:	e00c      	b.n	8005222 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005208:	4b08      	ldr	r3, [pc, #32]	; (800522c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800520a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	2b02      	cmp	r3, #2
 8005214:	d107      	bne.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8005216:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800521a:	61fb      	str	r3, [r7, #28]
          break;
 800521c:	e003      	b.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800521e:	bf00      	nop
 8005220:	e29a      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005222:	bf00      	nop
 8005224:	e298      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005226:	bf00      	nop
        break;
 8005228:	e296      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800522a:	bf00      	nop
 800522c:	40021000 	.word	0x40021000
 8005230:	08006c90 	.word	0x08006c90
 8005234:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005238:	4b9b      	ldr	r3, [pc, #620]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800523e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005242:	613b      	str	r3, [r7, #16]
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	2bc0      	cmp	r3, #192	; 0xc0
 8005248:	d021      	beq.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	2bc0      	cmp	r3, #192	; 0xc0
 800524e:	d829      	bhi.n	80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	2b80      	cmp	r3, #128	; 0x80
 8005254:	d011      	beq.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	2b80      	cmp	r3, #128	; 0x80
 800525a:	d823      	bhi.n	80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	2b40      	cmp	r3, #64	; 0x40
 8005266:	d004      	beq.n	8005272 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8005268:	e01c      	b.n	80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 800526a:	f7ff f99b 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 800526e:	61f8      	str	r0, [r7, #28]
          break;
 8005270:	e01d      	b.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8005272:	f7ff f8ff 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 8005276:	61f8      	str	r0, [r7, #28]
          break;
 8005278:	e019      	b.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800527a:	4b8b      	ldr	r3, [pc, #556]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005282:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005286:	d10f      	bne.n	80052a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8005288:	4b88      	ldr	r3, [pc, #544]	; (80054ac <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800528a:	61fb      	str	r3, [r7, #28]
          break;
 800528c:	e00c      	b.n	80052a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800528e:	4b86      	ldr	r3, [pc, #536]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b02      	cmp	r3, #2
 800529a:	d107      	bne.n	80052ac <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 800529c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052a0:	61fb      	str	r3, [r7, #28]
          break;
 80052a2:	e003      	b.n	80052ac <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80052a4:	bf00      	nop
 80052a6:	e257      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052a8:	bf00      	nop
 80052aa:	e255      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052ac:	bf00      	nop
        break;
 80052ae:	e253      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80052b0:	4b7d      	ldr	r3, [pc, #500]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80052b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052ba:	613b      	str	r3, [r7, #16]
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052c2:	d025      	beq.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052ca:	d82c      	bhi.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052d2:	d013      	beq.n	80052fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052da:	d824      	bhi.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d004      	beq.n	80052ec <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052e8:	d004      	beq.n	80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 80052ea:	e01c      	b.n	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 80052ec:	f7ff f95a 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 80052f0:	61f8      	str	r0, [r7, #28]
          break;
 80052f2:	e01d      	b.n	8005330 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80052f4:	f7ff f8be 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80052f8:	61f8      	str	r0, [r7, #28]
          break;
 80052fa:	e019      	b.n	8005330 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052fc:	4b6a      	ldr	r3, [pc, #424]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005304:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005308:	d10f      	bne.n	800532a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800530a:	4b68      	ldr	r3, [pc, #416]	; (80054ac <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800530c:	61fb      	str	r3, [r7, #28]
          break;
 800530e:	e00c      	b.n	800532a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005310:	4b65      	ldr	r3, [pc, #404]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	2b02      	cmp	r3, #2
 800531c:	d107      	bne.n	800532e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 800531e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005322:	61fb      	str	r3, [r7, #28]
          break;
 8005324:	e003      	b.n	800532e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8005326:	bf00      	nop
 8005328:	e216      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800532a:	bf00      	nop
 800532c:	e214      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800532e:	bf00      	nop
        break;
 8005330:	e212      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005332:	4b5d      	ldr	r3, [pc, #372]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005338:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800533c:	613b      	str	r3, [r7, #16]
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005344:	d025      	beq.n	8005392 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800534c:	d82c      	bhi.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005354:	d013      	beq.n	800537e <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800535c:	d824      	bhi.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d004      	beq.n	800536e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800536a:	d004      	beq.n	8005376 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 800536c:	e01c      	b.n	80053a8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 800536e:	f7ff f919 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 8005372:	61f8      	str	r0, [r7, #28]
          break;
 8005374:	e01d      	b.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8005376:	f7ff f87d 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 800537a:	61f8      	str	r0, [r7, #28]
          break;
 800537c:	e019      	b.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800537e:	4b4a      	ldr	r3, [pc, #296]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005386:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800538a:	d10f      	bne.n	80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 800538c:	4b47      	ldr	r3, [pc, #284]	; (80054ac <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800538e:	61fb      	str	r3, [r7, #28]
          break;
 8005390:	e00c      	b.n	80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005392:	4b45      	ldr	r3, [pc, #276]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005398:	f003 0302 	and.w	r3, r3, #2
 800539c:	2b02      	cmp	r3, #2
 800539e:	d107      	bne.n	80053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80053a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053a4:	61fb      	str	r3, [r7, #28]
          break;
 80053a6:	e003      	b.n	80053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80053a8:	bf00      	nop
 80053aa:	e1d5      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80053ac:	bf00      	nop
 80053ae:	e1d3      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80053b0:	bf00      	nop
        break;
 80053b2:	e1d1      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80053b4:	4b3c      	ldr	r3, [pc, #240]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80053b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80053be:	613b      	str	r3, [r7, #16]
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80053c6:	d00c      	beq.n	80053e2 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80053ce:	d864      	bhi.n	800549a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053d6:	d008      	beq.n	80053ea <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053de:	d030      	beq.n	8005442 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80053e0:	e05b      	b.n	800549a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 80053e2:	f7ff f847 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80053e6:	61f8      	str	r0, [r7, #28]
          break;
 80053e8:	e05c      	b.n	80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80053ea:	4b2f      	ldr	r3, [pc, #188]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053f6:	d152      	bne.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 80053f8:	4b2b      	ldr	r3, [pc, #172]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d04c      	beq.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005404:	4b28      	ldr	r3, [pc, #160]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	0a1b      	lsrs	r3, r3, #8
 800540a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800540e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	fb03 f202 	mul.w	r2, r3, r2
 8005418:	4b23      	ldr	r3, [pc, #140]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	091b      	lsrs	r3, r3, #4
 800541e:	f003 0307 	and.w	r3, r3, #7
 8005422:	3301      	adds	r3, #1
 8005424:	fbb2 f3f3 	udiv	r3, r2, r3
 8005428:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800542a:	4b1f      	ldr	r3, [pc, #124]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	0e5b      	lsrs	r3, r3, #25
 8005430:	f003 0303 	and.w	r3, r3, #3
 8005434:	3301      	adds	r3, #1
 8005436:	005b      	lsls	r3, r3, #1
 8005438:	69ba      	ldr	r2, [r7, #24]
 800543a:	fbb2 f3f3 	udiv	r3, r2, r3
 800543e:	61fb      	str	r3, [r7, #28]
          break;
 8005440:	e02d      	b.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8005442:	4b19      	ldr	r3, [pc, #100]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800544a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800544e:	d128      	bne.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8005450:	4b15      	ldr	r3, [pc, #84]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d022      	beq.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800545c:	4b12      	ldr	r3, [pc, #72]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	0a1b      	lsrs	r3, r3, #8
 8005462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005466:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	fb03 f202 	mul.w	r2, r3, r2
 8005470:	4b0d      	ldr	r3, [pc, #52]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	091b      	lsrs	r3, r3, #4
 8005476:	f003 0307 	and.w	r3, r3, #7
 800547a:	3301      	adds	r3, #1
 800547c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005480:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8005482:	4b09      	ldr	r3, [pc, #36]	; (80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	0e5b      	lsrs	r3, r3, #25
 8005488:	f003 0303 	and.w	r3, r3, #3
 800548c:	3301      	adds	r3, #1
 800548e:	005b      	lsls	r3, r3, #1
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	fbb2 f3f3 	udiv	r3, r2, r3
 8005496:	61fb      	str	r3, [r7, #28]
          break;
 8005498:	e003      	b.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 800549a:	bf00      	nop
 800549c:	e15c      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800549e:	bf00      	nop
 80054a0:	e15a      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80054a2:	bf00      	nop
        break;
 80054a4:	e158      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80054a6:	bf00      	nop
 80054a8:	40021000 	.word	0x40021000
 80054ac:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80054b0:	4b9d      	ldr	r3, [pc, #628]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80054b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054ba:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d103      	bne.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80054c2:	f7ff f885 	bl	80045d0 <HAL_RCC_GetPCLK2Freq>
 80054c6:	61f8      	str	r0, [r7, #28]
        break;
 80054c8:	e146      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80054ca:	f7fe ffd3 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80054ce:	61f8      	str	r0, [r7, #28]
        break;
 80054d0:	e142      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80054d2:	4b95      	ldr	r3, [pc, #596]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80054d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054d8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80054dc:	613b      	str	r3, [r7, #16]
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054e4:	d013      	beq.n	800550e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ec:	d819      	bhi.n	8005522 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d004      	beq.n	80054fe <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054fa:	d004      	beq.n	8005506 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 80054fc:	e011      	b.n	8005522 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 80054fe:	f7ff f851 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 8005502:	61f8      	str	r0, [r7, #28]
          break;
 8005504:	e010      	b.n	8005528 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8005506:	f7fe ffb5 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 800550a:	61f8      	str	r0, [r7, #28]
          break;
 800550c:	e00c      	b.n	8005528 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800550e:	4b86      	ldr	r3, [pc, #536]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005516:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800551a:	d104      	bne.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 800551c:	4b83      	ldr	r3, [pc, #524]	; (800572c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800551e:	61fb      	str	r3, [r7, #28]
          break;
 8005520:	e001      	b.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8005522:	bf00      	nop
 8005524:	e118      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005526:	bf00      	nop
        break;
 8005528:	e116      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800552a:	4b7f      	ldr	r3, [pc, #508]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800552c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005530:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005534:	613b      	str	r3, [r7, #16]
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800553c:	d013      	beq.n	8005566 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005544:	d819      	bhi.n	800557a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d004      	beq.n	8005556 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005552:	d004      	beq.n	800555e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8005554:	e011      	b.n	800557a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005556:	f7ff f825 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 800555a:	61f8      	str	r0, [r7, #28]
          break;
 800555c:	e010      	b.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800555e:	f7fe ff89 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 8005562:	61f8      	str	r0, [r7, #28]
          break;
 8005564:	e00c      	b.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005566:	4b70      	ldr	r3, [pc, #448]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800556e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005572:	d104      	bne.n	800557e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8005574:	4b6d      	ldr	r3, [pc, #436]	; (800572c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005576:	61fb      	str	r3, [r7, #28]
          break;
 8005578:	e001      	b.n	800557e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 800557a:	bf00      	nop
 800557c:	e0ec      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800557e:	bf00      	nop
        break;
 8005580:	e0ea      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005582:	4b69      	ldr	r3, [pc, #420]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005588:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800558c:	613b      	str	r3, [r7, #16]
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005594:	d013      	beq.n	80055be <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800559c:	d819      	bhi.n	80055d2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d004      	beq.n	80055ae <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055aa:	d004      	beq.n	80055b6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80055ac:	e011      	b.n	80055d2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80055ae:	f7fe fff9 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 80055b2:	61f8      	str	r0, [r7, #28]
          break;
 80055b4:	e010      	b.n	80055d8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80055b6:	f7fe ff5d 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80055ba:	61f8      	str	r0, [r7, #28]
          break;
 80055bc:	e00c      	b.n	80055d8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80055be:	4b5a      	ldr	r3, [pc, #360]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055ca:	d104      	bne.n	80055d6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80055cc:	4b57      	ldr	r3, [pc, #348]	; (800572c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80055ce:	61fb      	str	r3, [r7, #28]
          break;
 80055d0:	e001      	b.n	80055d6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80055d2:	bf00      	nop
 80055d4:	e0c0      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055d6:	bf00      	nop
        break;
 80055d8:	e0be      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80055da:	4b53      	ldr	r3, [pc, #332]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80055dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80055e4:	613b      	str	r3, [r7, #16]
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80055ec:	d02c      	beq.n	8005648 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80055f4:	d833      	bhi.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80055fc:	d01a      	beq.n	8005634 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005604:	d82b      	bhi.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d004      	beq.n	8005616 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005612:	d004      	beq.n	800561e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8005614:	e023      	b.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005616:	f7fe ffc5 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 800561a:	61f8      	str	r0, [r7, #28]
          break;
 800561c:	e026      	b.n	800566c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800561e:	4b42      	ldr	r3, [pc, #264]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005620:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005624:	f003 0302 	and.w	r3, r3, #2
 8005628:	2b02      	cmp	r3, #2
 800562a:	d11a      	bne.n	8005662 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 800562c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005630:	61fb      	str	r3, [r7, #28]
          break;
 8005632:	e016      	b.n	8005662 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005634:	4b3c      	ldr	r3, [pc, #240]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800563c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005640:	d111      	bne.n	8005666 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8005642:	4b3a      	ldr	r3, [pc, #232]	; (800572c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005644:	61fb      	str	r3, [r7, #28]
          break;
 8005646:	e00e      	b.n	8005666 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005648:	4b37      	ldr	r3, [pc, #220]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800564a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b02      	cmp	r3, #2
 8005654:	d109      	bne.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005656:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800565a:	61fb      	str	r3, [r7, #28]
          break;
 800565c:	e005      	b.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 800565e:	bf00      	nop
 8005660:	e07a      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005662:	bf00      	nop
 8005664:	e078      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005666:	bf00      	nop
 8005668:	e076      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800566a:	bf00      	nop
        break;
 800566c:	e074      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800566e:	4b2e      	ldr	r3, [pc, #184]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005674:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005678:	613b      	str	r3, [r7, #16]
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005680:	d02c      	beq.n	80056dc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005688:	d833      	bhi.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005690:	d01a      	beq.n	80056c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005698:	d82b      	bhi.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d004      	beq.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056a6:	d004      	beq.n	80056b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80056a8:	e023      	b.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80056aa:	f7fe ff7b 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 80056ae:	61f8      	str	r0, [r7, #28]
          break;
 80056b0:	e026      	b.n	8005700 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80056b2:	4b1d      	ldr	r3, [pc, #116]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80056b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d11a      	bne.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 80056c0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80056c4:	61fb      	str	r3, [r7, #28]
          break;
 80056c6:	e016      	b.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80056c8:	4b17      	ldr	r3, [pc, #92]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056d4:	d111      	bne.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80056d6:	4b15      	ldr	r3, [pc, #84]	; (800572c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80056d8:	61fb      	str	r3, [r7, #28]
          break;
 80056da:	e00e      	b.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80056dc:	4b12      	ldr	r3, [pc, #72]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80056de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d109      	bne.n	80056fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80056ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056ee:	61fb      	str	r3, [r7, #28]
          break;
 80056f0:	e005      	b.n	80056fe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 80056f2:	bf00      	nop
 80056f4:	e030      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80056f6:	bf00      	nop
 80056f8:	e02e      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80056fa:	bf00      	nop
 80056fc:	e02c      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80056fe:	bf00      	nop
        break;
 8005700:	e02a      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8005702:	4b09      	ldr	r3, [pc, #36]	; (8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005708:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800570c:	613b      	str	r3, [r7, #16]
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d004      	beq.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800571a:	d009      	beq.n	8005730 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 800571c:	e012      	b.n	8005744 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800571e:	f7fe ff41 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 8005722:	61f8      	str	r0, [r7, #28]
          break;
 8005724:	e00e      	b.n	8005744 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8005726:	bf00      	nop
 8005728:	40021000 	.word	0x40021000
 800572c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005730:	4b0c      	ldr	r3, [pc, #48]	; (8005764 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005738:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800573c:	d101      	bne.n	8005742 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 800573e:	4b0a      	ldr	r3, [pc, #40]	; (8005768 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8005740:	61fb      	str	r3, [r7, #28]
          break;
 8005742:	bf00      	nop
        break;
 8005744:	e008      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005746:	bf00      	nop
 8005748:	e006      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800574a:	bf00      	nop
 800574c:	e004      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800574e:	bf00      	nop
 8005750:	e002      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005752:	bf00      	nop
 8005754:	e000      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005756:	bf00      	nop
    }
  }

  return(frequency);
 8005758:	69fb      	ldr	r3, [r7, #28]
}
 800575a:	4618      	mov	r0, r3
 800575c:	3720      	adds	r7, #32
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	40021000 	.word	0x40021000
 8005768:	00f42400 	.word	0x00f42400

0800576c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800576c:	b480      	push	{r7}
 800576e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005770:	4b05      	ldr	r3, [pc, #20]	; (8005788 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a04      	ldr	r2, [pc, #16]	; (8005788 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005776:	f043 0304 	orr.w	r3, r3, #4
 800577a:	6013      	str	r3, [r2, #0]
}
 800577c:	bf00      	nop
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40021000 	.word	0x40021000

0800578c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800579a:	4b75      	ldr	r3, [pc, #468]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	f003 0303 	and.w	r3, r3, #3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d018      	beq.n	80057d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80057a6:	4b72      	ldr	r3, [pc, #456]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f003 0203 	and.w	r2, r3, #3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d10d      	bne.n	80057d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
       ||
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d009      	beq.n	80057d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80057be:	4b6c      	ldr	r3, [pc, #432]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	091b      	lsrs	r3, r3, #4
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	1c5a      	adds	r2, r3, #1
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
       ||
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d047      	beq.n	8005862 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	73fb      	strb	r3, [r7, #15]
 80057d6:	e044      	b.n	8005862 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b03      	cmp	r3, #3
 80057de:	d018      	beq.n	8005812 <RCCEx_PLLSAI1_Config+0x86>
 80057e0:	2b03      	cmp	r3, #3
 80057e2:	d825      	bhi.n	8005830 <RCCEx_PLLSAI1_Config+0xa4>
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d002      	beq.n	80057ee <RCCEx_PLLSAI1_Config+0x62>
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d009      	beq.n	8005800 <RCCEx_PLLSAI1_Config+0x74>
 80057ec:	e020      	b.n	8005830 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80057ee:	4b60      	ldr	r3, [pc, #384]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d11d      	bne.n	8005836 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057fe:	e01a      	b.n	8005836 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005800:	4b5b      	ldr	r3, [pc, #364]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005808:	2b00      	cmp	r3, #0
 800580a:	d116      	bne.n	800583a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005810:	e013      	b.n	800583a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005812:	4b57      	ldr	r3, [pc, #348]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d10f      	bne.n	800583e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800581e:	4b54      	ldr	r3, [pc, #336]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d109      	bne.n	800583e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800582e:	e006      	b.n	800583e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	73fb      	strb	r3, [r7, #15]
      break;
 8005834:	e004      	b.n	8005840 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005836:	bf00      	nop
 8005838:	e002      	b.n	8005840 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800583a:	bf00      	nop
 800583c:	e000      	b.n	8005840 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800583e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005840:	7bfb      	ldrb	r3, [r7, #15]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10d      	bne.n	8005862 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005846:	4b4a      	ldr	r3, [pc, #296]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6819      	ldr	r1, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	3b01      	subs	r3, #1
 8005858:	011b      	lsls	r3, r3, #4
 800585a:	430b      	orrs	r3, r1
 800585c:	4944      	ldr	r1, [pc, #272]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800585e:	4313      	orrs	r3, r2
 8005860:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005862:	7bfb      	ldrb	r3, [r7, #15]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d17d      	bne.n	8005964 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005868:	4b41      	ldr	r3, [pc, #260]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a40      	ldr	r2, [pc, #256]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800586e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005872:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005874:	f7fd f888 	bl	8002988 <HAL_GetTick>
 8005878:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800587a:	e009      	b.n	8005890 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800587c:	f7fd f884 	bl	8002988 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d902      	bls.n	8005890 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	73fb      	strb	r3, [r7, #15]
        break;
 800588e:	e005      	b.n	800589c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005890:	4b37      	ldr	r3, [pc, #220]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1ef      	bne.n	800587c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800589c:	7bfb      	ldrb	r3, [r7, #15]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d160      	bne.n	8005964 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d111      	bne.n	80058cc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058a8:	4b31      	ldr	r3, [pc, #196]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80058b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	6892      	ldr	r2, [r2, #8]
 80058b8:	0211      	lsls	r1, r2, #8
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	68d2      	ldr	r2, [r2, #12]
 80058be:	0912      	lsrs	r2, r2, #4
 80058c0:	0452      	lsls	r2, r2, #17
 80058c2:	430a      	orrs	r2, r1
 80058c4:	492a      	ldr	r1, [pc, #168]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	610b      	str	r3, [r1, #16]
 80058ca:	e027      	b.n	800591c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d112      	bne.n	80058f8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058d2:	4b27      	ldr	r3, [pc, #156]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80058da:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	6892      	ldr	r2, [r2, #8]
 80058e2:	0211      	lsls	r1, r2, #8
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	6912      	ldr	r2, [r2, #16]
 80058e8:	0852      	lsrs	r2, r2, #1
 80058ea:	3a01      	subs	r2, #1
 80058ec:	0552      	lsls	r2, r2, #21
 80058ee:	430a      	orrs	r2, r1
 80058f0:	491f      	ldr	r1, [pc, #124]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	610b      	str	r3, [r1, #16]
 80058f6:	e011      	b.n	800591c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058f8:	4b1d      	ldr	r3, [pc, #116]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005900:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	6892      	ldr	r2, [r2, #8]
 8005908:	0211      	lsls	r1, r2, #8
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	6952      	ldr	r2, [r2, #20]
 800590e:	0852      	lsrs	r2, r2, #1
 8005910:	3a01      	subs	r2, #1
 8005912:	0652      	lsls	r2, r2, #25
 8005914:	430a      	orrs	r2, r1
 8005916:	4916      	ldr	r1, [pc, #88]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005918:	4313      	orrs	r3, r2
 800591a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800591c:	4b14      	ldr	r3, [pc, #80]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a13      	ldr	r2, [pc, #76]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005922:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005926:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005928:	f7fd f82e 	bl	8002988 <HAL_GetTick>
 800592c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800592e:	e009      	b.n	8005944 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005930:	f7fd f82a 	bl	8002988 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b02      	cmp	r3, #2
 800593c:	d902      	bls.n	8005944 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	73fb      	strb	r3, [r7, #15]
          break;
 8005942:	e005      	b.n	8005950 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005944:	4b0a      	ldr	r3, [pc, #40]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d0ef      	beq.n	8005930 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005950:	7bfb      	ldrb	r3, [r7, #15]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d106      	bne.n	8005964 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005956:	4b06      	ldr	r3, [pc, #24]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005958:	691a      	ldr	r2, [r3, #16]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	4904      	ldr	r1, [pc, #16]	; (8005970 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005960:	4313      	orrs	r3, r2
 8005962:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005964:	7bfb      	ldrb	r3, [r7, #15]
}
 8005966:	4618      	mov	r0, r3
 8005968:	3710      	adds	r7, #16
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	40021000 	.word	0x40021000

08005974 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800597e:	2300      	movs	r3, #0
 8005980:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005982:	4b6a      	ldr	r3, [pc, #424]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	f003 0303 	and.w	r3, r3, #3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d018      	beq.n	80059c0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800598e:	4b67      	ldr	r3, [pc, #412]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f003 0203 	and.w	r2, r3, #3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	429a      	cmp	r2, r3
 800599c:	d10d      	bne.n	80059ba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
       ||
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d009      	beq.n	80059ba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80059a6:	4b61      	ldr	r3, [pc, #388]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	091b      	lsrs	r3, r3, #4
 80059ac:	f003 0307 	and.w	r3, r3, #7
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
       ||
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d047      	beq.n	8005a4a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
 80059be:	e044      	b.n	8005a4a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2b03      	cmp	r3, #3
 80059c6:	d018      	beq.n	80059fa <RCCEx_PLLSAI2_Config+0x86>
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d825      	bhi.n	8005a18 <RCCEx_PLLSAI2_Config+0xa4>
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d002      	beq.n	80059d6 <RCCEx_PLLSAI2_Config+0x62>
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d009      	beq.n	80059e8 <RCCEx_PLLSAI2_Config+0x74>
 80059d4:	e020      	b.n	8005a18 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80059d6:	4b55      	ldr	r3, [pc, #340]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d11d      	bne.n	8005a1e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059e6:	e01a      	b.n	8005a1e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80059e8:	4b50      	ldr	r3, [pc, #320]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d116      	bne.n	8005a22 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059f8:	e013      	b.n	8005a22 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80059fa:	4b4c      	ldr	r3, [pc, #304]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10f      	bne.n	8005a26 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a06:	4b49      	ldr	r3, [pc, #292]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d109      	bne.n	8005a26 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a16:	e006      	b.n	8005a26 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a1c:	e004      	b.n	8005a28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a1e:	bf00      	nop
 8005a20:	e002      	b.n	8005a28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a22:	bf00      	nop
 8005a24:	e000      	b.n	8005a28 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a26:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a28:	7bfb      	ldrb	r3, [r7, #15]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10d      	bne.n	8005a4a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005a2e:	4b3f      	ldr	r3, [pc, #252]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6819      	ldr	r1, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	011b      	lsls	r3, r3, #4
 8005a42:	430b      	orrs	r3, r1
 8005a44:	4939      	ldr	r1, [pc, #228]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d167      	bne.n	8005b20 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005a50:	4b36      	ldr	r3, [pc, #216]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a35      	ldr	r2, [pc, #212]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a5c:	f7fc ff94 	bl	8002988 <HAL_GetTick>
 8005a60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a62:	e009      	b.n	8005a78 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a64:	f7fc ff90 	bl	8002988 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	2b02      	cmp	r3, #2
 8005a70:	d902      	bls.n	8005a78 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	73fb      	strb	r3, [r7, #15]
        break;
 8005a76:	e005      	b.n	8005a84 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a78:	4b2c      	ldr	r3, [pc, #176]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1ef      	bne.n	8005a64 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d14a      	bne.n	8005b20 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d111      	bne.n	8005ab4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a90:	4b26      	ldr	r3, [pc, #152]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005a98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	6892      	ldr	r2, [r2, #8]
 8005aa0:	0211      	lsls	r1, r2, #8
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	68d2      	ldr	r2, [r2, #12]
 8005aa6:	0912      	lsrs	r2, r2, #4
 8005aa8:	0452      	lsls	r2, r2, #17
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	491f      	ldr	r1, [pc, #124]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	614b      	str	r3, [r1, #20]
 8005ab2:	e011      	b.n	8005ad8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ab4:	4b1d      	ldr	r3, [pc, #116]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005abc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	6892      	ldr	r2, [r2, #8]
 8005ac4:	0211      	lsls	r1, r2, #8
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	6912      	ldr	r2, [r2, #16]
 8005aca:	0852      	lsrs	r2, r2, #1
 8005acc:	3a01      	subs	r2, #1
 8005ace:	0652      	lsls	r2, r2, #25
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	4916      	ldr	r1, [pc, #88]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005ad8:	4b14      	ldr	r3, [pc, #80]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a13      	ldr	r2, [pc, #76]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ae2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae4:	f7fc ff50 	bl	8002988 <HAL_GetTick>
 8005ae8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005aea:	e009      	b.n	8005b00 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005aec:	f7fc ff4c 	bl	8002988 <HAL_GetTick>
 8005af0:	4602      	mov	r2, r0
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d902      	bls.n	8005b00 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005afa:	2303      	movs	r3, #3
 8005afc:	73fb      	strb	r3, [r7, #15]
          break;
 8005afe:	e005      	b.n	8005b0c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b00:	4b0a      	ldr	r3, [pc, #40]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d0ef      	beq.n	8005aec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005b0c:	7bfb      	ldrb	r3, [r7, #15]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d106      	bne.n	8005b20 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005b12:	4b06      	ldr	r3, [pc, #24]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b14:	695a      	ldr	r2, [r3, #20]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	4904      	ldr	r1, [pc, #16]	; (8005b2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	40021000 	.word	0x40021000

08005b30 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b089      	sub	sp, #36	; 0x24
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005b42:	2300      	movs	r3, #0
 8005b44:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b4c:	d10c      	bne.n	8005b68 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005b4e:	4b6e      	ldr	r3, [pc, #440]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b54:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005b58:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005b60:	d112      	bne.n	8005b88 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005b62:	4b6a      	ldr	r3, [pc, #424]	; (8005d0c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005b64:	61fb      	str	r3, [r7, #28]
 8005b66:	e00f      	b.n	8005b88 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b6e:	d10b      	bne.n	8005b88 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005b70:	4b65      	ldr	r3, [pc, #404]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b76:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8005b7a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005b82:	d101      	bne.n	8005b88 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005b84:	4b61      	ldr	r3, [pc, #388]	; (8005d0c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005b86:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f040 80b4 	bne.w	8005cf8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005b9a:	d003      	beq.n	8005ba4 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005ba2:	d135      	bne.n	8005c10 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005ba4:	4b58      	ldr	r3, [pc, #352]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005bb0:	f040 80a1 	bne.w	8005cf6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005bb4:	4b54      	ldr	r3, [pc, #336]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f000 809a 	beq.w	8005cf6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005bc2:	4b51      	ldr	r3, [pc, #324]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	091b      	lsrs	r3, r3, #4
 8005bc8:	f003 0307 	and.w	r3, r3, #7
 8005bcc:	3301      	adds	r3, #1
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005bd6:	4b4c      	ldr	r3, [pc, #304]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	0a1b      	lsrs	r3, r3, #8
 8005bdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005be0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d10a      	bne.n	8005bfe <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005be8:	4b47      	ldr	r3, [pc, #284]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d002      	beq.n	8005bfa <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005bf4:	2311      	movs	r3, #17
 8005bf6:	617b      	str	r3, [r7, #20]
 8005bf8:	e001      	b.n	8005bfe <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8005bfa:	2307      	movs	r3, #7
 8005bfc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	fb03 f202 	mul.w	r2, r3, r2
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c0c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005c0e:	e072      	b.n	8005cf6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d133      	bne.n	8005c7e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005c16:	4b3c      	ldr	r3, [pc, #240]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c22:	d169      	bne.n	8005cf8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005c24:	4b38      	ldr	r3, [pc, #224]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d063      	beq.n	8005cf8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005c30:	4b35      	ldr	r3, [pc, #212]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	091b      	lsrs	r3, r3, #4
 8005c36:	f003 0307 	and.w	r3, r3, #7
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c42:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005c44:	4b30      	ldr	r3, [pc, #192]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	0a1b      	lsrs	r3, r3, #8
 8005c4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c4e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10a      	bne.n	8005c6c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005c56:	4b2c      	ldr	r3, [pc, #176]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d002      	beq.n	8005c68 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005c62:	2311      	movs	r3, #17
 8005c64:	617b      	str	r3, [r7, #20]
 8005c66:	e001      	b.n	8005c6c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005c68:	2307      	movs	r3, #7
 8005c6a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	fb03 f202 	mul.w	r2, r3, r2
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c7a:	61fb      	str	r3, [r7, #28]
 8005c7c:	e03c      	b.n	8005cf8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c84:	d003      	beq.n	8005c8e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c8c:	d134      	bne.n	8005cf8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8005c8e:	4b1e      	ldr	r3, [pc, #120]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c9a:	d12d      	bne.n	8005cf8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005c9c:	4b1a      	ldr	r3, [pc, #104]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d027      	beq.n	8005cf8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005ca8:	4b17      	ldr	r3, [pc, #92]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	091b      	lsrs	r3, r3, #4
 8005cae:	f003 0307 	and.w	r3, r3, #7
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cba:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005cbc:	4b12      	ldr	r3, [pc, #72]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	0a1b      	lsrs	r3, r3, #8
 8005cc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cc6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d10a      	bne.n	8005ce4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8005cce:	4b0e      	ldr	r3, [pc, #56]	; (8005d08 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d002      	beq.n	8005ce0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8005cda:	2311      	movs	r3, #17
 8005cdc:	617b      	str	r3, [r7, #20]
 8005cde:	e001      	b.n	8005ce4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005ce0:	2307      	movs	r3, #7
 8005ce2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	fb03 f202 	mul.w	r2, r3, r2
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf2:	61fb      	str	r3, [r7, #28]
 8005cf4:	e000      	b.n	8005cf8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005cf6:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005cf8:	69fb      	ldr	r3, [r7, #28]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3724      	adds	r7, #36	; 0x24
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	40021000 	.word	0x40021000
 8005d0c:	001fff68 	.word	0x001fff68

08005d10 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b088      	sub	sp, #32
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e155      	b.n	8005fce <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d106      	bne.n	8005d3c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7fb f8ca 	bl	8000ed0 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 f959 	bl	8005ff4 <SAI_Disable>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d001      	beq.n	8005d4c <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e140      	b.n	8005fce <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2202      	movs	r2, #2
 8005d50:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d00c      	beq.n	8005d76 <HAL_SAI_Init+0x66>
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d80d      	bhi.n	8005d7c <HAL_SAI_Init+0x6c>
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d002      	beq.n	8005d6a <HAL_SAI_Init+0x5a>
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d003      	beq.n	8005d70 <HAL_SAI_Init+0x60>
 8005d68:	e008      	b.n	8005d7c <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	61fb      	str	r3, [r7, #28]
      break;
 8005d6e:	e008      	b.n	8005d82 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005d70:	2310      	movs	r3, #16
 8005d72:	61fb      	str	r3, [r7, #28]
      break;
 8005d74:	e005      	b.n	8005d82 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005d76:	2320      	movs	r3, #32
 8005d78:	61fb      	str	r3, [r7, #28]
      break;
 8005d7a:	e002      	b.n	8005d82 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	61fb      	str	r3, [r7, #28]
      break;
 8005d80:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	2b03      	cmp	r3, #3
 8005d88:	d81d      	bhi.n	8005dc6 <HAL_SAI_Init+0xb6>
 8005d8a:	a201      	add	r2, pc, #4	; (adr r2, 8005d90 <HAL_SAI_Init+0x80>)
 8005d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d90:	08005da1 	.word	0x08005da1
 8005d94:	08005da7 	.word	0x08005da7
 8005d98:	08005daf 	.word	0x08005daf
 8005d9c:	08005db7 	.word	0x08005db7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005da0:	2300      	movs	r3, #0
 8005da2:	617b      	str	r3, [r7, #20]
      break;
 8005da4:	e012      	b.n	8005dcc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005da6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005daa:	617b      	str	r3, [r7, #20]
      break;
 8005dac:	e00e      	b.n	8005dcc <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005dae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005db2:	617b      	str	r3, [r7, #20]
      break;
 8005db4:	e00a      	b.n	8005dcc <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005db6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005dba:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	f043 0301 	orr.w	r3, r3, #1
 8005dc2:	61fb      	str	r3, [r7, #28]
      break;
 8005dc4:	e002      	b.n	8005dcc <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	617b      	str	r3, [r7, #20]
      break;
 8005dca:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a81      	ldr	r2, [pc, #516]	; (8005fd8 <HAL_SAI_Init+0x2c8>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d004      	beq.n	8005de0 <HAL_SAI_Init+0xd0>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a80      	ldr	r2, [pc, #512]	; (8005fdc <HAL_SAI_Init+0x2cc>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d103      	bne.n	8005de8 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005de0:	4a7f      	ldr	r2, [pc, #508]	; (8005fe0 <HAL_SAI_Init+0x2d0>)
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	6013      	str	r3, [r2, #0]
 8005de6:	e002      	b.n	8005dee <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005de8:	4a7e      	ldr	r2, [pc, #504]	; (8005fe4 <HAL_SAI_Init+0x2d4>)
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d041      	beq.n	8005e7a <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a77      	ldr	r2, [pc, #476]	; (8005fd8 <HAL_SAI_Init+0x2c8>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d004      	beq.n	8005e0a <HAL_SAI_Init+0xfa>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a75      	ldr	r2, [pc, #468]	; (8005fdc <HAL_SAI_Init+0x2cc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d105      	bne.n	8005e16 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005e0a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005e0e:	f7fe ff3f 	bl	8004c90 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e12:	6138      	str	r0, [r7, #16]
 8005e14:	e004      	b.n	8005e20 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005e16:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005e1a:	f7fe ff39 	bl	8004c90 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e1e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	4613      	mov	r3, r2
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	4413      	add	r3, r2
 8005e28:	005b      	lsls	r3, r3, #1
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	025b      	lsls	r3, r3, #9
 8005e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e36:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	4a6b      	ldr	r2, [pc, #428]	; (8005fe8 <HAL_SAI_Init+0x2d8>)
 8005e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e40:	08da      	lsrs	r2, r3, #3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005e46:	68f9      	ldr	r1, [r7, #12]
 8005e48:	4b67      	ldr	r3, [pc, #412]	; (8005fe8 <HAL_SAI_Init+0x2d8>)
 8005e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e4e:	08da      	lsrs	r2, r3, #3
 8005e50:	4613      	mov	r3, r2
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	4413      	add	r3, r2
 8005e56:	005b      	lsls	r3, r3, #1
 8005e58:	1aca      	subs	r2, r1, r3
 8005e5a:	2a08      	cmp	r2, #8
 8005e5c:	d904      	bls.n	8005e68 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	1c5a      	adds	r2, r3, #1
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e6c:	2b04      	cmp	r3, #4
 8005e6e:	d104      	bne.n	8005e7a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	085a      	lsrs	r2, r3, #1
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d003      	beq.n	8005e8a <HAL_SAI_Init+0x17a>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d109      	bne.n	8005e9e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d101      	bne.n	8005e96 <HAL_SAI_Init+0x186>
 8005e92:	2300      	movs	r3, #0
 8005e94:	e001      	b.n	8005e9a <HAL_SAI_Init+0x18a>
 8005e96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e9a:	61bb      	str	r3, [r7, #24]
 8005e9c:	e008      	b.n	8005eb0 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d102      	bne.n	8005eac <HAL_SAI_Init+0x19c>
 8005ea6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005eaa:	e000      	b.n	8005eae <HAL_SAI_Init+0x19e>
 8005eac:	2300      	movs	r3, #0
 8005eae:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6819      	ldr	r1, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	4b4c      	ldr	r3, [pc, #304]	; (8005fec <HAL_SAI_Init+0x2dc>)
 8005ebc:	400b      	ands	r3, r1
 8005ebe:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	6819      	ldr	r1, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ece:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ed4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eda:	431a      	orrs	r2, r3
 8005edc:	69bb      	ldr	r3, [r7, #24]
 8005ede:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8005ee8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ef4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	051b      	lsls	r3, r3, #20
 8005efc:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	6812      	ldr	r2, [r2, #0]
 8005f10:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005f14:	f023 030f 	bic.w	r3, r3, #15
 8005f18:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	6859      	ldr	r1, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	699a      	ldr	r2, [r3, #24]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2e:	431a      	orrs	r2, r3
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	430a      	orrs	r2, r1
 8005f36:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	6899      	ldr	r1, [r3, #8]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	4b2b      	ldr	r3, [pc, #172]	; (8005ff0 <HAL_SAI_Init+0x2e0>)
 8005f44:	400b      	ands	r3, r1
 8005f46:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6899      	ldr	r1, [r3, #8]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f52:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005f58:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8005f5e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8005f64:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005f6e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	430a      	orrs	r2, r1
 8005f76:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68d9      	ldr	r1, [r3, #12]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	f24f 0320 	movw	r3, #61472	; 0xf020
 8005f86:	400b      	ands	r3, r1
 8005f88:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68d9      	ldr	r1, [r3, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f98:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f9e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005fa0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	021b      	lsls	r3, r3, #8
 8005faa:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3720      	adds	r7, #32
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	40015404 	.word	0x40015404
 8005fdc:	40015424 	.word	0x40015424
 8005fe0:	40015400 	.word	0x40015400
 8005fe4:	40015800 	.word	0x40015800
 8005fe8:	cccccccd 	.word	0xcccccccd
 8005fec:	ff05c010 	.word	0xff05c010
 8005ff0:	fff88000 	.word	0xfff88000

08005ff4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005ffc:	4b18      	ldr	r3, [pc, #96]	; (8006060 <SAI_Disable+0x6c>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a18      	ldr	r2, [pc, #96]	; (8006064 <SAI_Disable+0x70>)
 8006002:	fba2 2303 	umull	r2, r3, r2, r3
 8006006:	0b1b      	lsrs	r3, r3, #12
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800600c:	2300      	movs	r3, #0
 800600e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800601e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10a      	bne.n	800603c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800602c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	72fb      	strb	r3, [r7, #11]
      break;
 800603a:	e009      	b.n	8006050 <SAI_Disable+0x5c>
    }
    count--;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	3b01      	subs	r3, #1
 8006040:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1e7      	bne.n	8006020 <SAI_Disable+0x2c>

  return status;
 8006050:	7afb      	ldrb	r3, [r7, #11]
}
 8006052:	4618      	mov	r0, r3
 8006054:	3714      	adds	r7, #20
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop
 8006060:	20000000 	.word	0x20000000
 8006064:	95cbec1b 	.word	0x95cbec1b

08006068 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d101      	bne.n	800607a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e095      	b.n	80061a6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607e:	2b00      	cmp	r3, #0
 8006080:	d108      	bne.n	8006094 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800608a:	d009      	beq.n	80060a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	61da      	str	r2, [r3, #28]
 8006092:	e005      	b.n	80060a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d106      	bne.n	80060c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7fa ffbe 	bl	800103c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060d6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060e0:	d902      	bls.n	80060e8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80060e2:	2300      	movs	r3, #0
 80060e4:	60fb      	str	r3, [r7, #12]
 80060e6:	e002      	b.n	80060ee <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80060e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060ec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80060f6:	d007      	beq.n	8006108 <HAL_SPI_Init+0xa0>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006100:	d002      	beq.n	8006108 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006118:	431a      	orrs	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	f003 0302 	and.w	r3, r3, #2
 8006122:	431a      	orrs	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	695b      	ldr	r3, [r3, #20]
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	431a      	orrs	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006136:	431a      	orrs	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	69db      	ldr	r3, [r3, #28]
 800613c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006140:	431a      	orrs	r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800614a:	ea42 0103 	orr.w	r1, r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006152:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	430a      	orrs	r2, r1
 800615c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	0c1b      	lsrs	r3, r3, #16
 8006164:	f003 0204 	and.w	r2, r3, #4
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616c:	f003 0310 	and.w	r3, r3, #16
 8006170:	431a      	orrs	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006176:	f003 0308 	and.w	r3, r3, #8
 800617a:	431a      	orrs	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006184:	ea42 0103 	orr.w	r1, r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	430a      	orrs	r2, r1
 8006194:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}

080061ae <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80061bc:	b2db      	uxtb	r3, r3
}
 80061be:	4618      	mov	r0, r3
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b082      	sub	sp, #8
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d101      	bne.n	80061dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e040      	b.n	800625e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d106      	bne.n	80061f2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f7fb f80d 	bl	800120c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2224      	movs	r2, #36	; 0x24
 80061f6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f022 0201 	bic.w	r2, r2, #1
 8006206:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620c:	2b00      	cmp	r3, #0
 800620e:	d002      	beq.n	8006216 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 fae1 	bl	80067d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f826 	bl	8006268 <UART_SetConfig>
 800621c:	4603      	mov	r3, r0
 800621e:	2b01      	cmp	r3, #1
 8006220:	d101      	bne.n	8006226 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e01b      	b.n	800625e <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006234:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006244:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f042 0201 	orr.w	r2, r2, #1
 8006254:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fb60 	bl	800691c <UART_CheckIdleState>
 800625c:	4603      	mov	r3, r0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3708      	adds	r7, #8
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
	...

08006268 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800626c:	b08a      	sub	sp, #40	; 0x28
 800626e:	af00      	add	r7, sp, #0
 8006270:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006272:	2300      	movs	r3, #0
 8006274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	689a      	ldr	r2, [r3, #8]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	431a      	orrs	r2, r3
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	695b      	ldr	r3, [r3, #20]
 8006286:	431a      	orrs	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	69db      	ldr	r3, [r3, #28]
 800628c:	4313      	orrs	r3, r2
 800628e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	4ba4      	ldr	r3, [pc, #656]	; (8006528 <UART_SetConfig+0x2c0>)
 8006298:	4013      	ands	r3, r2
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	6812      	ldr	r2, [r2, #0]
 800629e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80062a0:	430b      	orrs	r3, r1
 80062a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	68da      	ldr	r2, [r3, #12]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	430a      	orrs	r2, r1
 80062b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a99      	ldr	r2, [pc, #612]	; (800652c <UART_SetConfig+0x2c4>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d004      	beq.n	80062d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062d0:	4313      	orrs	r3, r2
 80062d2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062e4:	430a      	orrs	r2, r1
 80062e6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a90      	ldr	r2, [pc, #576]	; (8006530 <UART_SetConfig+0x2c8>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d126      	bne.n	8006340 <UART_SetConfig+0xd8>
 80062f2:	4b90      	ldr	r3, [pc, #576]	; (8006534 <UART_SetConfig+0x2cc>)
 80062f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f8:	f003 0303 	and.w	r3, r3, #3
 80062fc:	2b03      	cmp	r3, #3
 80062fe:	d81b      	bhi.n	8006338 <UART_SetConfig+0xd0>
 8006300:	a201      	add	r2, pc, #4	; (adr r2, 8006308 <UART_SetConfig+0xa0>)
 8006302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006306:	bf00      	nop
 8006308:	08006319 	.word	0x08006319
 800630c:	08006329 	.word	0x08006329
 8006310:	08006321 	.word	0x08006321
 8006314:	08006331 	.word	0x08006331
 8006318:	2301      	movs	r3, #1
 800631a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800631e:	e116      	b.n	800654e <UART_SetConfig+0x2e6>
 8006320:	2302      	movs	r3, #2
 8006322:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006326:	e112      	b.n	800654e <UART_SetConfig+0x2e6>
 8006328:	2304      	movs	r3, #4
 800632a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800632e:	e10e      	b.n	800654e <UART_SetConfig+0x2e6>
 8006330:	2308      	movs	r3, #8
 8006332:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006336:	e10a      	b.n	800654e <UART_SetConfig+0x2e6>
 8006338:	2310      	movs	r3, #16
 800633a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800633e:	e106      	b.n	800654e <UART_SetConfig+0x2e6>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a7c      	ldr	r2, [pc, #496]	; (8006538 <UART_SetConfig+0x2d0>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d138      	bne.n	80063bc <UART_SetConfig+0x154>
 800634a:	4b7a      	ldr	r3, [pc, #488]	; (8006534 <UART_SetConfig+0x2cc>)
 800634c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006350:	f003 030c 	and.w	r3, r3, #12
 8006354:	2b0c      	cmp	r3, #12
 8006356:	d82d      	bhi.n	80063b4 <UART_SetConfig+0x14c>
 8006358:	a201      	add	r2, pc, #4	; (adr r2, 8006360 <UART_SetConfig+0xf8>)
 800635a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635e:	bf00      	nop
 8006360:	08006395 	.word	0x08006395
 8006364:	080063b5 	.word	0x080063b5
 8006368:	080063b5 	.word	0x080063b5
 800636c:	080063b5 	.word	0x080063b5
 8006370:	080063a5 	.word	0x080063a5
 8006374:	080063b5 	.word	0x080063b5
 8006378:	080063b5 	.word	0x080063b5
 800637c:	080063b5 	.word	0x080063b5
 8006380:	0800639d 	.word	0x0800639d
 8006384:	080063b5 	.word	0x080063b5
 8006388:	080063b5 	.word	0x080063b5
 800638c:	080063b5 	.word	0x080063b5
 8006390:	080063ad 	.word	0x080063ad
 8006394:	2300      	movs	r3, #0
 8006396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800639a:	e0d8      	b.n	800654e <UART_SetConfig+0x2e6>
 800639c:	2302      	movs	r3, #2
 800639e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063a2:	e0d4      	b.n	800654e <UART_SetConfig+0x2e6>
 80063a4:	2304      	movs	r3, #4
 80063a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063aa:	e0d0      	b.n	800654e <UART_SetConfig+0x2e6>
 80063ac:	2308      	movs	r3, #8
 80063ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063b2:	e0cc      	b.n	800654e <UART_SetConfig+0x2e6>
 80063b4:	2310      	movs	r3, #16
 80063b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063ba:	e0c8      	b.n	800654e <UART_SetConfig+0x2e6>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a5e      	ldr	r2, [pc, #376]	; (800653c <UART_SetConfig+0x2d4>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d125      	bne.n	8006412 <UART_SetConfig+0x1aa>
 80063c6:	4b5b      	ldr	r3, [pc, #364]	; (8006534 <UART_SetConfig+0x2cc>)
 80063c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80063d0:	2b30      	cmp	r3, #48	; 0x30
 80063d2:	d016      	beq.n	8006402 <UART_SetConfig+0x19a>
 80063d4:	2b30      	cmp	r3, #48	; 0x30
 80063d6:	d818      	bhi.n	800640a <UART_SetConfig+0x1a2>
 80063d8:	2b20      	cmp	r3, #32
 80063da:	d00a      	beq.n	80063f2 <UART_SetConfig+0x18a>
 80063dc:	2b20      	cmp	r3, #32
 80063de:	d814      	bhi.n	800640a <UART_SetConfig+0x1a2>
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d002      	beq.n	80063ea <UART_SetConfig+0x182>
 80063e4:	2b10      	cmp	r3, #16
 80063e6:	d008      	beq.n	80063fa <UART_SetConfig+0x192>
 80063e8:	e00f      	b.n	800640a <UART_SetConfig+0x1a2>
 80063ea:	2300      	movs	r3, #0
 80063ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063f0:	e0ad      	b.n	800654e <UART_SetConfig+0x2e6>
 80063f2:	2302      	movs	r3, #2
 80063f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063f8:	e0a9      	b.n	800654e <UART_SetConfig+0x2e6>
 80063fa:	2304      	movs	r3, #4
 80063fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006400:	e0a5      	b.n	800654e <UART_SetConfig+0x2e6>
 8006402:	2308      	movs	r3, #8
 8006404:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006408:	e0a1      	b.n	800654e <UART_SetConfig+0x2e6>
 800640a:	2310      	movs	r3, #16
 800640c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006410:	e09d      	b.n	800654e <UART_SetConfig+0x2e6>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a4a      	ldr	r2, [pc, #296]	; (8006540 <UART_SetConfig+0x2d8>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d125      	bne.n	8006468 <UART_SetConfig+0x200>
 800641c:	4b45      	ldr	r3, [pc, #276]	; (8006534 <UART_SetConfig+0x2cc>)
 800641e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006422:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006426:	2bc0      	cmp	r3, #192	; 0xc0
 8006428:	d016      	beq.n	8006458 <UART_SetConfig+0x1f0>
 800642a:	2bc0      	cmp	r3, #192	; 0xc0
 800642c:	d818      	bhi.n	8006460 <UART_SetConfig+0x1f8>
 800642e:	2b80      	cmp	r3, #128	; 0x80
 8006430:	d00a      	beq.n	8006448 <UART_SetConfig+0x1e0>
 8006432:	2b80      	cmp	r3, #128	; 0x80
 8006434:	d814      	bhi.n	8006460 <UART_SetConfig+0x1f8>
 8006436:	2b00      	cmp	r3, #0
 8006438:	d002      	beq.n	8006440 <UART_SetConfig+0x1d8>
 800643a:	2b40      	cmp	r3, #64	; 0x40
 800643c:	d008      	beq.n	8006450 <UART_SetConfig+0x1e8>
 800643e:	e00f      	b.n	8006460 <UART_SetConfig+0x1f8>
 8006440:	2300      	movs	r3, #0
 8006442:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006446:	e082      	b.n	800654e <UART_SetConfig+0x2e6>
 8006448:	2302      	movs	r3, #2
 800644a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800644e:	e07e      	b.n	800654e <UART_SetConfig+0x2e6>
 8006450:	2304      	movs	r3, #4
 8006452:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006456:	e07a      	b.n	800654e <UART_SetConfig+0x2e6>
 8006458:	2308      	movs	r3, #8
 800645a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800645e:	e076      	b.n	800654e <UART_SetConfig+0x2e6>
 8006460:	2310      	movs	r3, #16
 8006462:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006466:	e072      	b.n	800654e <UART_SetConfig+0x2e6>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a35      	ldr	r2, [pc, #212]	; (8006544 <UART_SetConfig+0x2dc>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d12a      	bne.n	80064c8 <UART_SetConfig+0x260>
 8006472:	4b30      	ldr	r3, [pc, #192]	; (8006534 <UART_SetConfig+0x2cc>)
 8006474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006478:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800647c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006480:	d01a      	beq.n	80064b8 <UART_SetConfig+0x250>
 8006482:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006486:	d81b      	bhi.n	80064c0 <UART_SetConfig+0x258>
 8006488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800648c:	d00c      	beq.n	80064a8 <UART_SetConfig+0x240>
 800648e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006492:	d815      	bhi.n	80064c0 <UART_SetConfig+0x258>
 8006494:	2b00      	cmp	r3, #0
 8006496:	d003      	beq.n	80064a0 <UART_SetConfig+0x238>
 8006498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800649c:	d008      	beq.n	80064b0 <UART_SetConfig+0x248>
 800649e:	e00f      	b.n	80064c0 <UART_SetConfig+0x258>
 80064a0:	2300      	movs	r3, #0
 80064a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064a6:	e052      	b.n	800654e <UART_SetConfig+0x2e6>
 80064a8:	2302      	movs	r3, #2
 80064aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064ae:	e04e      	b.n	800654e <UART_SetConfig+0x2e6>
 80064b0:	2304      	movs	r3, #4
 80064b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064b6:	e04a      	b.n	800654e <UART_SetConfig+0x2e6>
 80064b8:	2308      	movs	r3, #8
 80064ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064be:	e046      	b.n	800654e <UART_SetConfig+0x2e6>
 80064c0:	2310      	movs	r3, #16
 80064c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064c6:	e042      	b.n	800654e <UART_SetConfig+0x2e6>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a17      	ldr	r2, [pc, #92]	; (800652c <UART_SetConfig+0x2c4>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d13a      	bne.n	8006548 <UART_SetConfig+0x2e0>
 80064d2:	4b18      	ldr	r3, [pc, #96]	; (8006534 <UART_SetConfig+0x2cc>)
 80064d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80064dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80064e0:	d01a      	beq.n	8006518 <UART_SetConfig+0x2b0>
 80064e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80064e6:	d81b      	bhi.n	8006520 <UART_SetConfig+0x2b8>
 80064e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064ec:	d00c      	beq.n	8006508 <UART_SetConfig+0x2a0>
 80064ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064f2:	d815      	bhi.n	8006520 <UART_SetConfig+0x2b8>
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d003      	beq.n	8006500 <UART_SetConfig+0x298>
 80064f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064fc:	d008      	beq.n	8006510 <UART_SetConfig+0x2a8>
 80064fe:	e00f      	b.n	8006520 <UART_SetConfig+0x2b8>
 8006500:	2300      	movs	r3, #0
 8006502:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006506:	e022      	b.n	800654e <UART_SetConfig+0x2e6>
 8006508:	2302      	movs	r3, #2
 800650a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800650e:	e01e      	b.n	800654e <UART_SetConfig+0x2e6>
 8006510:	2304      	movs	r3, #4
 8006512:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006516:	e01a      	b.n	800654e <UART_SetConfig+0x2e6>
 8006518:	2308      	movs	r3, #8
 800651a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800651e:	e016      	b.n	800654e <UART_SetConfig+0x2e6>
 8006520:	2310      	movs	r3, #16
 8006522:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006526:	e012      	b.n	800654e <UART_SetConfig+0x2e6>
 8006528:	efff69f3 	.word	0xefff69f3
 800652c:	40008000 	.word	0x40008000
 8006530:	40013800 	.word	0x40013800
 8006534:	40021000 	.word	0x40021000
 8006538:	40004400 	.word	0x40004400
 800653c:	40004800 	.word	0x40004800
 8006540:	40004c00 	.word	0x40004c00
 8006544:	40005000 	.word	0x40005000
 8006548:	2310      	movs	r3, #16
 800654a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a9f      	ldr	r2, [pc, #636]	; (80067d0 <UART_SetConfig+0x568>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d17a      	bne.n	800664e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006558:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800655c:	2b08      	cmp	r3, #8
 800655e:	d824      	bhi.n	80065aa <UART_SetConfig+0x342>
 8006560:	a201      	add	r2, pc, #4	; (adr r2, 8006568 <UART_SetConfig+0x300>)
 8006562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006566:	bf00      	nop
 8006568:	0800658d 	.word	0x0800658d
 800656c:	080065ab 	.word	0x080065ab
 8006570:	08006595 	.word	0x08006595
 8006574:	080065ab 	.word	0x080065ab
 8006578:	0800659b 	.word	0x0800659b
 800657c:	080065ab 	.word	0x080065ab
 8006580:	080065ab 	.word	0x080065ab
 8006584:	080065ab 	.word	0x080065ab
 8006588:	080065a3 	.word	0x080065a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800658c:	f7fe f80a 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 8006590:	61f8      	str	r0, [r7, #28]
        break;
 8006592:	e010      	b.n	80065b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006594:	4b8f      	ldr	r3, [pc, #572]	; (80067d4 <UART_SetConfig+0x56c>)
 8006596:	61fb      	str	r3, [r7, #28]
        break;
 8006598:	e00d      	b.n	80065b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800659a:	f7fd ff6b 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 800659e:	61f8      	str	r0, [r7, #28]
        break;
 80065a0:	e009      	b.n	80065b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065a6:	61fb      	str	r3, [r7, #28]
        break;
 80065a8:	e005      	b.n	80065b6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80065aa:	2300      	movs	r3, #0
 80065ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80065b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f000 80fb 	beq.w	80067b4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	4613      	mov	r3, r2
 80065c4:	005b      	lsls	r3, r3, #1
 80065c6:	4413      	add	r3, r2
 80065c8:	69fa      	ldr	r2, [r7, #28]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d305      	bcc.n	80065da <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065d4:	69fa      	ldr	r2, [r7, #28]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d903      	bls.n	80065e2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80065e0:	e0e8      	b.n	80067b4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	2200      	movs	r2, #0
 80065e6:	461c      	mov	r4, r3
 80065e8:	4615      	mov	r5, r2
 80065ea:	f04f 0200 	mov.w	r2, #0
 80065ee:	f04f 0300 	mov.w	r3, #0
 80065f2:	022b      	lsls	r3, r5, #8
 80065f4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80065f8:	0222      	lsls	r2, r4, #8
 80065fa:	68f9      	ldr	r1, [r7, #12]
 80065fc:	6849      	ldr	r1, [r1, #4]
 80065fe:	0849      	lsrs	r1, r1, #1
 8006600:	2000      	movs	r0, #0
 8006602:	4688      	mov	r8, r1
 8006604:	4681      	mov	r9, r0
 8006606:	eb12 0a08 	adds.w	sl, r2, r8
 800660a:	eb43 0b09 	adc.w	fp, r3, r9
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	603b      	str	r3, [r7, #0]
 8006616:	607a      	str	r2, [r7, #4]
 8006618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800661c:	4650      	mov	r0, sl
 800661e:	4659      	mov	r1, fp
 8006620:	f7f9 fdd2 	bl	80001c8 <__aeabi_uldivmod>
 8006624:	4602      	mov	r2, r0
 8006626:	460b      	mov	r3, r1
 8006628:	4613      	mov	r3, r2
 800662a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006632:	d308      	bcc.n	8006646 <UART_SetConfig+0x3de>
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800663a:	d204      	bcs.n	8006646 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	69ba      	ldr	r2, [r7, #24]
 8006642:	60da      	str	r2, [r3, #12]
 8006644:	e0b6      	b.n	80067b4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800664c:	e0b2      	b.n	80067b4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006656:	d15e      	bne.n	8006716 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006658:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800665c:	2b08      	cmp	r3, #8
 800665e:	d828      	bhi.n	80066b2 <UART_SetConfig+0x44a>
 8006660:	a201      	add	r2, pc, #4	; (adr r2, 8006668 <UART_SetConfig+0x400>)
 8006662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006666:	bf00      	nop
 8006668:	0800668d 	.word	0x0800668d
 800666c:	08006695 	.word	0x08006695
 8006670:	0800669d 	.word	0x0800669d
 8006674:	080066b3 	.word	0x080066b3
 8006678:	080066a3 	.word	0x080066a3
 800667c:	080066b3 	.word	0x080066b3
 8006680:	080066b3 	.word	0x080066b3
 8006684:	080066b3 	.word	0x080066b3
 8006688:	080066ab 	.word	0x080066ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800668c:	f7fd ff8a 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 8006690:	61f8      	str	r0, [r7, #28]
        break;
 8006692:	e014      	b.n	80066be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006694:	f7fd ff9c 	bl	80045d0 <HAL_RCC_GetPCLK2Freq>
 8006698:	61f8      	str	r0, [r7, #28]
        break;
 800669a:	e010      	b.n	80066be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800669c:	4b4d      	ldr	r3, [pc, #308]	; (80067d4 <UART_SetConfig+0x56c>)
 800669e:	61fb      	str	r3, [r7, #28]
        break;
 80066a0:	e00d      	b.n	80066be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066a2:	f7fd fee7 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80066a6:	61f8      	str	r0, [r7, #28]
        break;
 80066a8:	e009      	b.n	80066be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066ae:	61fb      	str	r3, [r7, #28]
        break;
 80066b0:	e005      	b.n	80066be <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80066b2:	2300      	movs	r3, #0
 80066b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80066bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d077      	beq.n	80067b4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	005a      	lsls	r2, r3, #1
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	085b      	lsrs	r3, r3, #1
 80066ce:	441a      	add	r2, r3
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80066d8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	2b0f      	cmp	r3, #15
 80066de:	d916      	bls.n	800670e <UART_SetConfig+0x4a6>
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066e6:	d212      	bcs.n	800670e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	f023 030f 	bic.w	r3, r3, #15
 80066f0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	085b      	lsrs	r3, r3, #1
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	8afb      	ldrh	r3, [r7, #22]
 8006700:	4313      	orrs	r3, r2
 8006702:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	8afa      	ldrh	r2, [r7, #22]
 800670a:	60da      	str	r2, [r3, #12]
 800670c:	e052      	b.n	80067b4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006714:	e04e      	b.n	80067b4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006716:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800671a:	2b08      	cmp	r3, #8
 800671c:	d827      	bhi.n	800676e <UART_SetConfig+0x506>
 800671e:	a201      	add	r2, pc, #4	; (adr r2, 8006724 <UART_SetConfig+0x4bc>)
 8006720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006724:	08006749 	.word	0x08006749
 8006728:	08006751 	.word	0x08006751
 800672c:	08006759 	.word	0x08006759
 8006730:	0800676f 	.word	0x0800676f
 8006734:	0800675f 	.word	0x0800675f
 8006738:	0800676f 	.word	0x0800676f
 800673c:	0800676f 	.word	0x0800676f
 8006740:	0800676f 	.word	0x0800676f
 8006744:	08006767 	.word	0x08006767
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006748:	f7fd ff2c 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 800674c:	61f8      	str	r0, [r7, #28]
        break;
 800674e:	e014      	b.n	800677a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006750:	f7fd ff3e 	bl	80045d0 <HAL_RCC_GetPCLK2Freq>
 8006754:	61f8      	str	r0, [r7, #28]
        break;
 8006756:	e010      	b.n	800677a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006758:	4b1e      	ldr	r3, [pc, #120]	; (80067d4 <UART_SetConfig+0x56c>)
 800675a:	61fb      	str	r3, [r7, #28]
        break;
 800675c:	e00d      	b.n	800677a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800675e:	f7fd fe89 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 8006762:	61f8      	str	r0, [r7, #28]
        break;
 8006764:	e009      	b.n	800677a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006766:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800676a:	61fb      	str	r3, [r7, #28]
        break;
 800676c:	e005      	b.n	800677a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800676e:	2300      	movs	r3, #0
 8006770:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006778:	bf00      	nop
    }

    if (pclk != 0U)
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d019      	beq.n	80067b4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	085a      	lsrs	r2, r3, #1
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	441a      	add	r2, r3
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006792:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	2b0f      	cmp	r3, #15
 8006798:	d909      	bls.n	80067ae <UART_SetConfig+0x546>
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067a0:	d205      	bcs.n	80067ae <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	b29a      	uxth	r2, r3
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	60da      	str	r2, [r3, #12]
 80067ac:	e002      	b.n	80067b4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2200      	movs	r2, #0
 80067b8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80067c0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3728      	adds	r7, #40	; 0x28
 80067c8:	46bd      	mov	sp, r7
 80067ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067ce:	bf00      	nop
 80067d0:	40008000 	.word	0x40008000
 80067d4:	00f42400 	.word	0x00f42400

080067d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e4:	f003 0308 	and.w	r3, r3, #8
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00a      	beq.n	8006802 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	430a      	orrs	r2, r1
 8006800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00a      	beq.n	8006824 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	430a      	orrs	r2, r1
 8006822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00a      	beq.n	8006846 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	430a      	orrs	r2, r1
 8006844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684a:	f003 0304 	and.w	r3, r3, #4
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00a      	beq.n	8006868 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	430a      	orrs	r2, r1
 8006866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686c:	f003 0310 	and.w	r3, r3, #16
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00a      	beq.n	800688a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	430a      	orrs	r2, r1
 8006888:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688e:	f003 0320 	and.w	r3, r3, #32
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00a      	beq.n	80068ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	430a      	orrs	r2, r1
 80068aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d01a      	beq.n	80068ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	430a      	orrs	r2, r1
 80068cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068d6:	d10a      	bne.n	80068ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	430a      	orrs	r2, r1
 80068ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00a      	beq.n	8006910 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	430a      	orrs	r2, r1
 800690e:	605a      	str	r2, [r3, #4]
  }
}
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr

0800691c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b098      	sub	sp, #96	; 0x60
 8006920:	af02      	add	r7, sp, #8
 8006922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800692c:	f7fc f82c 	bl	8002988 <HAL_GetTick>
 8006930:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0308 	and.w	r3, r3, #8
 800693c:	2b08      	cmp	r3, #8
 800693e:	d12e      	bne.n	800699e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006940:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006944:	9300      	str	r3, [sp, #0]
 8006946:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006948:	2200      	movs	r2, #0
 800694a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 f88c 	bl	8006a6c <UART_WaitOnFlagUntilTimeout>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d021      	beq.n	800699e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006962:	e853 3f00 	ldrex	r3, [r3]
 8006966:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800696a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800696e:	653b      	str	r3, [r7, #80]	; 0x50
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	461a      	mov	r2, r3
 8006976:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006978:	647b      	str	r3, [r7, #68]	; 0x44
 800697a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800697e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006980:	e841 2300 	strex	r3, r2, [r1]
 8006984:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006988:	2b00      	cmp	r3, #0
 800698a:	d1e6      	bne.n	800695a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2220      	movs	r2, #32
 8006990:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	e062      	b.n	8006a64 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 0304 	and.w	r3, r3, #4
 80069a8:	2b04      	cmp	r3, #4
 80069aa:	d149      	bne.n	8006a40 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069b4:	2200      	movs	r2, #0
 80069b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f856 	bl	8006a6c <UART_WaitOnFlagUntilTimeout>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d03c      	beq.n	8006a40 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ce:	e853 3f00 	ldrex	r3, [r3]
 80069d2:	623b      	str	r3, [r7, #32]
   return(result);
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069e4:	633b      	str	r3, [r7, #48]	; 0x30
 80069e6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069ec:	e841 2300 	strex	r3, r2, [r1]
 80069f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80069f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1e6      	bne.n	80069c6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	3308      	adds	r3, #8
 80069fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	e853 3f00 	ldrex	r3, [r3]
 8006a06:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f023 0301 	bic.w	r3, r3, #1
 8006a0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3308      	adds	r3, #8
 8006a16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a18:	61fa      	str	r2, [r7, #28]
 8006a1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1c:	69b9      	ldr	r1, [r7, #24]
 8006a1e:	69fa      	ldr	r2, [r7, #28]
 8006a20:	e841 2300 	strex	r3, r2, [r1]
 8006a24:	617b      	str	r3, [r7, #20]
   return(result);
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1e5      	bne.n	80069f8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e011      	b.n	8006a64 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2220      	movs	r2, #32
 8006a44:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3758      	adds	r7, #88	; 0x58
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	603b      	str	r3, [r7, #0]
 8006a78:	4613      	mov	r3, r2
 8006a7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a7c:	e049      	b.n	8006b12 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a84:	d045      	beq.n	8006b12 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a86:	f7fb ff7f 	bl	8002988 <HAL_GetTick>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	69ba      	ldr	r2, [r7, #24]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d302      	bcc.n	8006a9c <UART_WaitOnFlagUntilTimeout+0x30>
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e048      	b.n	8006b32 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0304 	and.w	r3, r3, #4
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d031      	beq.n	8006b12 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	69db      	ldr	r3, [r3, #28]
 8006ab4:	f003 0308 	and.w	r3, r3, #8
 8006ab8:	2b08      	cmp	r3, #8
 8006aba:	d110      	bne.n	8006ade <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2208      	movs	r2, #8
 8006ac2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f000 f838 	bl	8006b3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2208      	movs	r2, #8
 8006ace:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e029      	b.n	8006b32 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	69db      	ldr	r3, [r3, #28]
 8006ae4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ae8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aec:	d111      	bne.n	8006b12 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006af6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f000 f81e 	bl	8006b3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2220      	movs	r2, #32
 8006b02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006b0e:	2303      	movs	r3, #3
 8006b10:	e00f      	b.n	8006b32 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	69da      	ldr	r2, [r3, #28]
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	bf0c      	ite	eq
 8006b22:	2301      	moveq	r3, #1
 8006b24:	2300      	movne	r3, #0
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	461a      	mov	r2, r3
 8006b2a:	79fb      	ldrb	r3, [r7, #7]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d0a6      	beq.n	8006a7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3710      	adds	r7, #16
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b3a:	b480      	push	{r7}
 8006b3c:	b095      	sub	sp, #84	; 0x54
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b4a:	e853 3f00 	ldrex	r3, [r3]
 8006b4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b60:	643b      	str	r3, [r7, #64]	; 0x40
 8006b62:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b68:	e841 2300 	strex	r3, r2, [r1]
 8006b6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1e6      	bne.n	8006b42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	3308      	adds	r3, #8
 8006b7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	e853 3f00 	ldrex	r3, [r3]
 8006b82:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b84:	69fb      	ldr	r3, [r7, #28]
 8006b86:	f023 0301 	bic.w	r3, r3, #1
 8006b8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	3308      	adds	r3, #8
 8006b92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b94:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b96:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b9c:	e841 2300 	strex	r3, r2, [r1]
 8006ba0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d1e5      	bne.n	8006b74 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d118      	bne.n	8006be2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	e853 3f00 	ldrex	r3, [r3]
 8006bbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	f023 0310 	bic.w	r3, r3, #16
 8006bc4:	647b      	str	r3, [r7, #68]	; 0x44
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	461a      	mov	r2, r3
 8006bcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bce:	61bb      	str	r3, [r7, #24]
 8006bd0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd2:	6979      	ldr	r1, [r7, #20]
 8006bd4:	69ba      	ldr	r2, [r7, #24]
 8006bd6:	e841 2300 	strex	r3, r2, [r1]
 8006bda:	613b      	str	r3, [r7, #16]
   return(result);
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1e6      	bne.n	8006bb0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2220      	movs	r2, #32
 8006be6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006bf6:	bf00      	nop
 8006bf8:	3754      	adds	r7, #84	; 0x54
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr

08006c02 <memset>:
 8006c02:	4402      	add	r2, r0
 8006c04:	4603      	mov	r3, r0
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d100      	bne.n	8006c0c <memset+0xa>
 8006c0a:	4770      	bx	lr
 8006c0c:	f803 1b01 	strb.w	r1, [r3], #1
 8006c10:	e7f9      	b.n	8006c06 <memset+0x4>
	...

08006c14 <__libc_init_array>:
 8006c14:	b570      	push	{r4, r5, r6, lr}
 8006c16:	4d0d      	ldr	r5, [pc, #52]	; (8006c4c <__libc_init_array+0x38>)
 8006c18:	4c0d      	ldr	r4, [pc, #52]	; (8006c50 <__libc_init_array+0x3c>)
 8006c1a:	1b64      	subs	r4, r4, r5
 8006c1c:	10a4      	asrs	r4, r4, #2
 8006c1e:	2600      	movs	r6, #0
 8006c20:	42a6      	cmp	r6, r4
 8006c22:	d109      	bne.n	8006c38 <__libc_init_array+0x24>
 8006c24:	4d0b      	ldr	r5, [pc, #44]	; (8006c54 <__libc_init_array+0x40>)
 8006c26:	4c0c      	ldr	r4, [pc, #48]	; (8006c58 <__libc_init_array+0x44>)
 8006c28:	f000 f818 	bl	8006c5c <_init>
 8006c2c:	1b64      	subs	r4, r4, r5
 8006c2e:	10a4      	asrs	r4, r4, #2
 8006c30:	2600      	movs	r6, #0
 8006c32:	42a6      	cmp	r6, r4
 8006c34:	d105      	bne.n	8006c42 <__libc_init_array+0x2e>
 8006c36:	bd70      	pop	{r4, r5, r6, pc}
 8006c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c3c:	4798      	blx	r3
 8006c3e:	3601      	adds	r6, #1
 8006c40:	e7ee      	b.n	8006c20 <__libc_init_array+0xc>
 8006c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c46:	4798      	blx	r3
 8006c48:	3601      	adds	r6, #1
 8006c4a:	e7f2      	b.n	8006c32 <__libc_init_array+0x1e>
 8006c4c:	08006d10 	.word	0x08006d10
 8006c50:	08006d10 	.word	0x08006d10
 8006c54:	08006d10 	.word	0x08006d10
 8006c58:	08006d14 	.word	0x08006d14

08006c5c <_init>:
 8006c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c5e:	bf00      	nop
 8006c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c62:	bc08      	pop	{r3}
 8006c64:	469e      	mov	lr, r3
 8006c66:	4770      	bx	lr

08006c68 <_fini>:
 8006c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c6a:	bf00      	nop
 8006c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c6e:	bc08      	pop	{r3}
 8006c70:	469e      	mov	lr, r3
 8006c72:	4770      	bx	lr
