library verilog;
use verilog.vl_types.all;
entity wave_gen_vlg_vec_tst is
end wave_gen_vlg_vec_tst;
