EDA Netlist Writer report for cpj
Sat Jul 07 16:04:06 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sat Jul 07 16:04:06 2012 ;
; Revision Name             ; cpj                                   ;
; Top-level Entity Name     ; cpj                                   ;
; Family                    ; Cyclone II                            ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate netlist for functional simulation only                                                   ; Off                       ;
; Time scale                                                                                        ; 100 us                    ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Simulation Generated Files                                                          ;
+-------------------------------------------------------------------------------------+
; Generated Files                                                                     ;
+-------------------------------------------------------------------------------------+
; E:/FPGA/ohyeslk_fpga/frequency/frequency―等精度/simulation/modelsim/cpj.vo         ;
; E:/FPGA/ohyeslk_fpga/frequency/frequency―等精度/simulation/modelsim/cpj_fast.vo    ;
; E:/FPGA/ohyeslk_fpga/frequency/frequency―等精度/simulation/modelsim/cpj_v.sdo      ;
; E:/FPGA/ohyeslk_fpga/frequency/frequency―等精度/simulation/modelsim/cpj_v_fast.sdo ;
+-------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Sat Jul 07 16:04:00 2012
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off cpj -c cpj
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204026): Generated files "cpj.vo", "cpj_fast.vo", "cpj_v.sdo" and "cpj_v_fast.sdo" in directory "E:/FPGA/ohyeslk_fpga/frequency/frequency―等精度/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Sat Jul 07 16:04:06 2012
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


