Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 15 23:24:38 2024
| Host         : GamdictZombie running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_final_control_sets_placed.rpt
| Design       : top_final
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    68 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             390 |          101 |
| No           | No                    | Yes                    |             635 |          183 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2154 |          781 |
| Yes          | Yes                   | No                     |              44 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | Debounce/X0/U5/clk_1khz                    | reset_IBUF       |                1 |              1 |         1.00 |
|  UART/CLK/CLK  |                                            | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | Debounce/X0/U2/E[0]                        | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Debounce/X0/U1/E[0]                        | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Debounce/X0/U3/E[0]                        | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Debounce/X0/U4/E[0]                        | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U5/Seg_U4/u0/E[0]                          | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U5/Seg_U4/u1/E[0]                          | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U5/Seg_U4/u2/E[0]                          | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U5/Seg_U4/u3/E[0]                          | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART/UART/CORE/RX/BitCnt[3]_i_1_n_0        | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | UART/UART/CORE/TX/BitCnt[3]_i_1__0_n_0     | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | UART/DBNC0/X0/U1/E[0]                      | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART/DBNC0/X0/U2/E[0]                      | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART/DBNC0/X0/U3/E[0]                      | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART/DBNC0/X0/U4/E[0]                      | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART/DBNC2/X0/U1/E[0]                      | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART/DBNC2/X0/U2/E[0]                      | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UART/DBNC2/X0/U3/E[0]                      | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                            |                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | UART/UART/CORE/CLK/CO[0]                   | reset_IBUF       |                2 |              6 |         3.00 |
|  sig2          | UART/STR/index_data                        | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | UART/UART/UP/E[1]                          | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | UART/UART/UP/E[0]                          | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | sig2                                       | reset_IBUF       |                2 |              7 |         3.50 |
|  sig2          | UART/STR/cnt_data[7]_i_1_n_0               | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | UART/UART/CORE/RX/shift_RSR                | reset_IBUF       |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | UART/UART/CORE/TX/parity0                  | reset_IBUF       |                3 |              9 |         3.00 |
|  UART/CLK/CLK  | UART/CNT/char_cnt_0                        | reset_IBUF       |                4 |             11 |         2.75 |
|  sig2          |                                            | reset_IBUF       |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | UART/UART/CORE/CLK/E[0]                    | reset_IBUF       |                2 |             11 |         5.50 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_11[0]      | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_0[0]       | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_12[0]      | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_13[0]      | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_14[0]      | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_1[0]       | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_15[0]      | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_16[0]      | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_17[0]      | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_2[0]       | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_19[0]      | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_20[0]      | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_21[0]      | reset_IBUF       |               20 |             32 |         1.60 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_18[0]      | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_9[0]       | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_8[0]       | reset_IBUF       |               25 |             32 |         1.28 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_6[0]       | reset_IBUF       |               25 |             32 |         1.28 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_25[0]      | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_27[0]      | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_4[0]       | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_24[0]      | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_5[0]       | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_30[0]      | reset_IBUF       |               22 |             32 |         1.45 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_29[0]      | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_3[0]       | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_28[0]      | reset_IBUF       |               23 |             32 |         1.39 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_7[0]       | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_23[0]      | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_22[0]      | reset_IBUF       |               20 |             32 |         1.60 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_26[0]      | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/E[0]                       | reset_IBUF       |                8 |             32 |         4.00 |
| ~clk_mips_BUFG |                                            | reset_IBUF       |               10 |             32 |         3.20 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/E[0]                       | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_0[0]  | reset_IBUF       |               10 |             32 |         3.20 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_1[0]  | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_2[0]  | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_3[0]  | reset_IBUF       |               14 |             32 |         2.29 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_6[0]  | reset_IBUF       |                8 |             32 |         4.00 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_4[0]  | reset_IBUF       |                6 |             32 |         5.33 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_5[0]  | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_7[0]  | reset_IBUF       |                8 |             32 |         4.00 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[0]_8[0]  | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_11[0] | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[2]_0[0]  | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_1[0]  | reset_IBUF       |                6 |             32 |         5.33 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_3[0]  | reset_IBUF       |                8 |             32 |         4.00 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[2]_1[0]  | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_12[0] | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[2]_6[0]  | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[3]_0[0]  | reset_IBUF       |                6 |             32 |         5.33 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[3]_1[0]  | reset_IBUF       |               13 |             32 |         2.46 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[2]_4[0]  | reset_IBUF       |               11 |             32 |         2.91 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_8[0]  | reset_IBUF       |                6 |             32 |         5.33 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_5[0]  | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_6[0]  | reset_IBUF       |                9 |             32 |         3.56 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[2]_5[0]  | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[2]_3[0]  | reset_IBUF       |               11 |             32 |         2.91 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_0[0]  | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_9[0]  | reset_IBUF       |                6 |             32 |         5.33 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_10[0] | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_4[0]  | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_7[0]  | reset_IBUF       |                5 |             32 |         6.40 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[2]_2[0]  | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_mips_BUFG | MIPS/MEM_WB_REG/WB_RegWrite_reg_10[0]      | reset_IBUF       |               12 |             32 |         2.67 |
| ~clk_mips_BUFG | MIPS/EX_MEM_REG/MEM_ALUResult_reg[1]_2[0]  | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG |                                            | reset_IBUF       |               41 |            136 |         3.32 |
| ~clk_mips_BUFG |                                            |                  |               98 |            384 |         3.92 |
|  clk_mips_BUFG |                                            | reset_IBUF       |              131 |            468 |         3.57 |
+----------------+--------------------------------------------+------------------+------------------+----------------+--------------+


