#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Mar 17 01:55:34 2023
# Process ID: 25808
# Current directory: D:/master/HLS/labA_InterfaceSynthesis/lab1/adders_prj/solution4/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/adders/xsim_script.tcl}
# Log file: D:/master/HLS/labA_InterfaceSynthesis/lab1/adders_prj/solution4/sim/verilog/xsim.log
# Journal file: D:/master/HLS/labA_InterfaceSynthesis/lab1/adders_prj/solution4/sim/verilog\xsim.jou
# Running On: JoeDesktop, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 68448 MB
#-----------------------------------------------------------
source xsim.dir/adders/xsim_script.tcl
open_wave_config adders_dataflow_ana.wcfg
source adders.tcl
