/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* scl */
.set scl__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set scl__0__MASK, 0x01
.set scl__0__PC, CYREG_PRT12_PC0
.set scl__0__PORT, 12
.set scl__0__SHIFT, 0
.set scl__AG, CYREG_PRT12_AG
.set scl__BIE, CYREG_PRT12_BIE
.set scl__BIT_MASK, CYREG_PRT12_BIT_MASK
.set scl__BYP, CYREG_PRT12_BYP
.set scl__DM0, CYREG_PRT12_DM0
.set scl__DM1, CYREG_PRT12_DM1
.set scl__DM2, CYREG_PRT12_DM2
.set scl__DR, CYREG_PRT12_DR
.set scl__INP_DIS, CYREG_PRT12_INP_DIS
.set scl__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set scl__MASK, 0x01
.set scl__PORT, 12
.set scl__PRT, CYREG_PRT12_PRT
.set scl__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set scl__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set scl__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set scl__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set scl__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set scl__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set scl__PS, CYREG_PRT12_PS
.set scl__SHIFT, 0
.set scl__SIO_CFG, CYREG_PRT12_SIO_CFG
.set scl__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set scl__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set scl__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set scl__SLW, CYREG_PRT12_SLW

/* sda */
.set sda__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set sda__0__MASK, 0x02
.set sda__0__PC, CYREG_PRT12_PC1
.set sda__0__PORT, 12
.set sda__0__SHIFT, 1
.set sda__AG, CYREG_PRT12_AG
.set sda__BIE, CYREG_PRT12_BIE
.set sda__BIT_MASK, CYREG_PRT12_BIT_MASK
.set sda__BYP, CYREG_PRT12_BYP
.set sda__DM0, CYREG_PRT12_DM0
.set sda__DM1, CYREG_PRT12_DM1
.set sda__DM2, CYREG_PRT12_DM2
.set sda__DR, CYREG_PRT12_DR
.set sda__INP_DIS, CYREG_PRT12_INP_DIS
.set sda__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set sda__MASK, 0x02
.set sda__PORT, 12
.set sda__PRT, CYREG_PRT12_PRT
.set sda__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set sda__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set sda__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set sda__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set sda__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set sda__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set sda__PS, CYREG_PRT12_PS
.set sda__SHIFT, 1
.set sda__SIO_CFG, CYREG_PRT12_SIO_CFG
.set sda__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set sda__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set sda__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set sda__SLW, CYREG_PRT12_SLW

/* PUMP_1 */
.set PUMP_1__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set PUMP_1__0__MASK, 0x01
.set PUMP_1__0__PC, CYREG_IO_PC_PRT15_PC0
.set PUMP_1__0__PORT, 15
.set PUMP_1__0__SHIFT, 0
.set PUMP_1__AG, CYREG_PRT15_AG
.set PUMP_1__AMUX, CYREG_PRT15_AMUX
.set PUMP_1__BIE, CYREG_PRT15_BIE
.set PUMP_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PUMP_1__BYP, CYREG_PRT15_BYP
.set PUMP_1__CTL, CYREG_PRT15_CTL
.set PUMP_1__DM0, CYREG_PRT15_DM0
.set PUMP_1__DM1, CYREG_PRT15_DM1
.set PUMP_1__DM2, CYREG_PRT15_DM2
.set PUMP_1__DR, CYREG_PRT15_DR
.set PUMP_1__INP_DIS, CYREG_PRT15_INP_DIS
.set PUMP_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PUMP_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PUMP_1__LCD_EN, CYREG_PRT15_LCD_EN
.set PUMP_1__MASK, 0x01
.set PUMP_1__PORT, 15
.set PUMP_1__PRT, CYREG_PRT15_PRT
.set PUMP_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PUMP_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PUMP_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PUMP_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PUMP_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PUMP_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PUMP_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PUMP_1__PS, CYREG_PRT15_PS
.set PUMP_1__SHIFT, 0
.set PUMP_1__SLW, CYREG_PRT15_SLW

/* PUMP_2 */
.set PUMP_2__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set PUMP_2__0__MASK, 0x02
.set PUMP_2__0__PC, CYREG_IO_PC_PRT15_PC1
.set PUMP_2__0__PORT, 15
.set PUMP_2__0__SHIFT, 1
.set PUMP_2__AG, CYREG_PRT15_AG
.set PUMP_2__AMUX, CYREG_PRT15_AMUX
.set PUMP_2__BIE, CYREG_PRT15_BIE
.set PUMP_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PUMP_2__BYP, CYREG_PRT15_BYP
.set PUMP_2__CTL, CYREG_PRT15_CTL
.set PUMP_2__DM0, CYREG_PRT15_DM0
.set PUMP_2__DM1, CYREG_PRT15_DM1
.set PUMP_2__DM2, CYREG_PRT15_DM2
.set PUMP_2__DR, CYREG_PRT15_DR
.set PUMP_2__INP_DIS, CYREG_PRT15_INP_DIS
.set PUMP_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PUMP_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PUMP_2__LCD_EN, CYREG_PRT15_LCD_EN
.set PUMP_2__MASK, 0x02
.set PUMP_2__PORT, 15
.set PUMP_2__PRT, CYREG_PRT15_PRT
.set PUMP_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PUMP_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PUMP_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PUMP_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PUMP_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PUMP_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PUMP_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PUMP_2__PS, CYREG_PRT15_PS
.set PUMP_2__SHIFT, 1
.set PUMP_2__SLW, CYREG_PRT15_SLW

/* PUMP_3 */
.set PUMP_3__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set PUMP_3__0__MASK, 0x04
.set PUMP_3__0__PC, CYREG_IO_PC_PRT15_PC2
.set PUMP_3__0__PORT, 15
.set PUMP_3__0__SHIFT, 2
.set PUMP_3__AG, CYREG_PRT15_AG
.set PUMP_3__AMUX, CYREG_PRT15_AMUX
.set PUMP_3__BIE, CYREG_PRT15_BIE
.set PUMP_3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PUMP_3__BYP, CYREG_PRT15_BYP
.set PUMP_3__CTL, CYREG_PRT15_CTL
.set PUMP_3__DM0, CYREG_PRT15_DM0
.set PUMP_3__DM1, CYREG_PRT15_DM1
.set PUMP_3__DM2, CYREG_PRT15_DM2
.set PUMP_3__DR, CYREG_PRT15_DR
.set PUMP_3__INP_DIS, CYREG_PRT15_INP_DIS
.set PUMP_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PUMP_3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PUMP_3__LCD_EN, CYREG_PRT15_LCD_EN
.set PUMP_3__MASK, 0x04
.set PUMP_3__PORT, 15
.set PUMP_3__PRT, CYREG_PRT15_PRT
.set PUMP_3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PUMP_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PUMP_3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PUMP_3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PUMP_3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PUMP_3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PUMP_3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PUMP_3__PS, CYREG_PRT15_PS
.set PUMP_3__SHIFT, 2
.set PUMP_3__SLW, CYREG_PRT15_SLW

/* PUMP_4 */
.set PUMP_4__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set PUMP_4__0__MASK, 0x08
.set PUMP_4__0__PC, CYREG_IO_PC_PRT15_PC3
.set PUMP_4__0__PORT, 15
.set PUMP_4__0__SHIFT, 3
.set PUMP_4__AG, CYREG_PRT15_AG
.set PUMP_4__AMUX, CYREG_PRT15_AMUX
.set PUMP_4__BIE, CYREG_PRT15_BIE
.set PUMP_4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PUMP_4__BYP, CYREG_PRT15_BYP
.set PUMP_4__CTL, CYREG_PRT15_CTL
.set PUMP_4__DM0, CYREG_PRT15_DM0
.set PUMP_4__DM1, CYREG_PRT15_DM1
.set PUMP_4__DM2, CYREG_PRT15_DM2
.set PUMP_4__DR, CYREG_PRT15_DR
.set PUMP_4__INP_DIS, CYREG_PRT15_INP_DIS
.set PUMP_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PUMP_4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PUMP_4__LCD_EN, CYREG_PRT15_LCD_EN
.set PUMP_4__MASK, 0x08
.set PUMP_4__PORT, 15
.set PUMP_4__PRT, CYREG_PRT15_PRT
.set PUMP_4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PUMP_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PUMP_4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PUMP_4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PUMP_4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PUMP_4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PUMP_4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PUMP_4__PS, CYREG_PRT15_PS
.set PUMP_4__SHIFT, 3
.set PUMP_4__SLW, CYREG_PRT15_SLW

/* PUMP_5 */
.set PUMP_5__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set PUMP_5__0__MASK, 0x10
.set PUMP_5__0__PC, CYREG_IO_PC_PRT15_PC4
.set PUMP_5__0__PORT, 15
.set PUMP_5__0__SHIFT, 4
.set PUMP_5__AG, CYREG_PRT15_AG
.set PUMP_5__AMUX, CYREG_PRT15_AMUX
.set PUMP_5__BIE, CYREG_PRT15_BIE
.set PUMP_5__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PUMP_5__BYP, CYREG_PRT15_BYP
.set PUMP_5__CTL, CYREG_PRT15_CTL
.set PUMP_5__DM0, CYREG_PRT15_DM0
.set PUMP_5__DM1, CYREG_PRT15_DM1
.set PUMP_5__DM2, CYREG_PRT15_DM2
.set PUMP_5__DR, CYREG_PRT15_DR
.set PUMP_5__INP_DIS, CYREG_PRT15_INP_DIS
.set PUMP_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PUMP_5__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PUMP_5__LCD_EN, CYREG_PRT15_LCD_EN
.set PUMP_5__MASK, 0x10
.set PUMP_5__PORT, 15
.set PUMP_5__PRT, CYREG_PRT15_PRT
.set PUMP_5__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PUMP_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PUMP_5__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PUMP_5__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PUMP_5__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PUMP_5__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PUMP_5__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PUMP_5__PS, CYREG_PRT15_PS
.set PUMP_5__SHIFT, 4
.set PUMP_5__SLW, CYREG_PRT15_SLW

/* PUMP_6 */
.set PUMP_6__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set PUMP_6__0__MASK, 0x20
.set PUMP_6__0__PC, CYREG_IO_PC_PRT15_PC5
.set PUMP_6__0__PORT, 15
.set PUMP_6__0__SHIFT, 5
.set PUMP_6__AG, CYREG_PRT15_AG
.set PUMP_6__AMUX, CYREG_PRT15_AMUX
.set PUMP_6__BIE, CYREG_PRT15_BIE
.set PUMP_6__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PUMP_6__BYP, CYREG_PRT15_BYP
.set PUMP_6__CTL, CYREG_PRT15_CTL
.set PUMP_6__DM0, CYREG_PRT15_DM0
.set PUMP_6__DM1, CYREG_PRT15_DM1
.set PUMP_6__DM2, CYREG_PRT15_DM2
.set PUMP_6__DR, CYREG_PRT15_DR
.set PUMP_6__INP_DIS, CYREG_PRT15_INP_DIS
.set PUMP_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PUMP_6__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PUMP_6__LCD_EN, CYREG_PRT15_LCD_EN
.set PUMP_6__MASK, 0x20
.set PUMP_6__PORT, 15
.set PUMP_6__PRT, CYREG_PRT15_PRT
.set PUMP_6__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PUMP_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PUMP_6__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PUMP_6__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PUMP_6__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PUMP_6__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PUMP_6__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PUMP_6__PS, CYREG_PRT15_PS
.set PUMP_6__SHIFT, 5
.set PUMP_6__SLW, CYREG_PRT15_SLW

/* STEP_1a */
.set STEP_1a__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set STEP_1a__0__MASK, 0x08
.set STEP_1a__0__PC, CYREG_PRT2_PC3
.set STEP_1a__0__PORT, 2
.set STEP_1a__0__SHIFT, 3
.set STEP_1a__AG, CYREG_PRT2_AG
.set STEP_1a__AMUX, CYREG_PRT2_AMUX
.set STEP_1a__BIE, CYREG_PRT2_BIE
.set STEP_1a__BIT_MASK, CYREG_PRT2_BIT_MASK
.set STEP_1a__BYP, CYREG_PRT2_BYP
.set STEP_1a__CTL, CYREG_PRT2_CTL
.set STEP_1a__DM0, CYREG_PRT2_DM0
.set STEP_1a__DM1, CYREG_PRT2_DM1
.set STEP_1a__DM2, CYREG_PRT2_DM2
.set STEP_1a__DR, CYREG_PRT2_DR
.set STEP_1a__INP_DIS, CYREG_PRT2_INP_DIS
.set STEP_1a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set STEP_1a__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set STEP_1a__LCD_EN, CYREG_PRT2_LCD_EN
.set STEP_1a__MASK, 0x08
.set STEP_1a__PORT, 2
.set STEP_1a__PRT, CYREG_PRT2_PRT
.set STEP_1a__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set STEP_1a__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set STEP_1a__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set STEP_1a__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set STEP_1a__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set STEP_1a__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set STEP_1a__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set STEP_1a__PS, CYREG_PRT2_PS
.set STEP_1a__SHIFT, 3
.set STEP_1a__SLW, CYREG_PRT2_SLW

/* STEP_1b */
.set STEP_1b__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set STEP_1b__0__MASK, 0x10
.set STEP_1b__0__PC, CYREG_PRT2_PC4
.set STEP_1b__0__PORT, 2
.set STEP_1b__0__SHIFT, 4
.set STEP_1b__AG, CYREG_PRT2_AG
.set STEP_1b__AMUX, CYREG_PRT2_AMUX
.set STEP_1b__BIE, CYREG_PRT2_BIE
.set STEP_1b__BIT_MASK, CYREG_PRT2_BIT_MASK
.set STEP_1b__BYP, CYREG_PRT2_BYP
.set STEP_1b__CTL, CYREG_PRT2_CTL
.set STEP_1b__DM0, CYREG_PRT2_DM0
.set STEP_1b__DM1, CYREG_PRT2_DM1
.set STEP_1b__DM2, CYREG_PRT2_DM2
.set STEP_1b__DR, CYREG_PRT2_DR
.set STEP_1b__INP_DIS, CYREG_PRT2_INP_DIS
.set STEP_1b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set STEP_1b__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set STEP_1b__LCD_EN, CYREG_PRT2_LCD_EN
.set STEP_1b__MASK, 0x10
.set STEP_1b__PORT, 2
.set STEP_1b__PRT, CYREG_PRT2_PRT
.set STEP_1b__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set STEP_1b__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set STEP_1b__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set STEP_1b__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set STEP_1b__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set STEP_1b__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set STEP_1b__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set STEP_1b__PS, CYREG_PRT2_PS
.set STEP_1b__SHIFT, 4
.set STEP_1b__SLW, CYREG_PRT2_SLW

/* STEP_2a */
.set STEP_2a__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set STEP_2a__0__MASK, 0x20
.set STEP_2a__0__PC, CYREG_PRT2_PC5
.set STEP_2a__0__PORT, 2
.set STEP_2a__0__SHIFT, 5
.set STEP_2a__AG, CYREG_PRT2_AG
.set STEP_2a__AMUX, CYREG_PRT2_AMUX
.set STEP_2a__BIE, CYREG_PRT2_BIE
.set STEP_2a__BIT_MASK, CYREG_PRT2_BIT_MASK
.set STEP_2a__BYP, CYREG_PRT2_BYP
.set STEP_2a__CTL, CYREG_PRT2_CTL
.set STEP_2a__DM0, CYREG_PRT2_DM0
.set STEP_2a__DM1, CYREG_PRT2_DM1
.set STEP_2a__DM2, CYREG_PRT2_DM2
.set STEP_2a__DR, CYREG_PRT2_DR
.set STEP_2a__INP_DIS, CYREG_PRT2_INP_DIS
.set STEP_2a__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set STEP_2a__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set STEP_2a__LCD_EN, CYREG_PRT2_LCD_EN
.set STEP_2a__MASK, 0x20
.set STEP_2a__PORT, 2
.set STEP_2a__PRT, CYREG_PRT2_PRT
.set STEP_2a__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set STEP_2a__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set STEP_2a__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set STEP_2a__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set STEP_2a__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set STEP_2a__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set STEP_2a__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set STEP_2a__PS, CYREG_PRT2_PS
.set STEP_2a__SHIFT, 5
.set STEP_2a__SLW, CYREG_PRT2_SLW

/* STEP_2b */
.set STEP_2b__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set STEP_2b__0__MASK, 0x40
.set STEP_2b__0__PC, CYREG_PRT2_PC6
.set STEP_2b__0__PORT, 2
.set STEP_2b__0__SHIFT, 6
.set STEP_2b__AG, CYREG_PRT2_AG
.set STEP_2b__AMUX, CYREG_PRT2_AMUX
.set STEP_2b__BIE, CYREG_PRT2_BIE
.set STEP_2b__BIT_MASK, CYREG_PRT2_BIT_MASK
.set STEP_2b__BYP, CYREG_PRT2_BYP
.set STEP_2b__CTL, CYREG_PRT2_CTL
.set STEP_2b__DM0, CYREG_PRT2_DM0
.set STEP_2b__DM1, CYREG_PRT2_DM1
.set STEP_2b__DM2, CYREG_PRT2_DM2
.set STEP_2b__DR, CYREG_PRT2_DR
.set STEP_2b__INP_DIS, CYREG_PRT2_INP_DIS
.set STEP_2b__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set STEP_2b__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set STEP_2b__LCD_EN, CYREG_PRT2_LCD_EN
.set STEP_2b__MASK, 0x40
.set STEP_2b__PORT, 2
.set STEP_2b__PRT, CYREG_PRT2_PRT
.set STEP_2b__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set STEP_2b__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set STEP_2b__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set STEP_2b__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set STEP_2b__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set STEP_2b__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set STEP_2b__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set STEP_2b__PS, CYREG_PRT2_PS
.set STEP_2b__SHIFT, 6
.set STEP_2b__SLW, CYREG_PRT2_SLW

/* UART_PI */
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_PI_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_PI_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_PI_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set UART_PI_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_PI_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set UART_PI_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_PI_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_PI_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_PI_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set UART_PI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_PI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_PI_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_PI_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_PI_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_PI_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_PI_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set UART_PI_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set UART_PI_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_PI_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_PI_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_PI_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_PI_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_PI_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_PI_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_PI_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_PI_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_PI_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set UART_PI_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set UART_PI_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_PI_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set UART_PI_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set UART_PI_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_PI_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_PI_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set UART_PI_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set UART_PI_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_PI_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_PI_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_PI_BUART_sRX_RxSts__3__POS, 3
.set UART_PI_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_PI_BUART_sRX_RxSts__4__POS, 4
.set UART_PI_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_PI_BUART_sRX_RxSts__5__POS, 5
.set UART_PI_BUART_sRX_RxSts__MASK, 0x38
.set UART_PI_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_PI_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_PI_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB07_A0
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB07_A1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB07_D0
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB07_D1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB07_F0
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB07_F1
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_PI_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_PI_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_PI_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_PI_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_PI_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_PI_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_PI_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_PI_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_PI_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_PI_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_PI_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_PI_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_PI_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_PI_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_PI_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_PI_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_PI_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_PI_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_PI_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_PI_BUART_sTX_TxSts__0__POS, 0
.set UART_PI_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_PI_BUART_sTX_TxSts__1__POS, 1
.set UART_PI_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_PI_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_PI_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_PI_BUART_sTX_TxSts__2__POS, 2
.set UART_PI_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_PI_BUART_sTX_TxSts__3__POS, 3
.set UART_PI_BUART_sTX_TxSts__MASK, 0x0F
.set UART_PI_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_PI_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_PI_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_PI_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_PI_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_PI_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_PI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_PI_IntClock__INDEX, 0x01
.set UART_PI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_PI_IntClock__PM_ACT_MSK, 0x02
.set UART_PI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_PI_IntClock__PM_STBY_MSK, 0x02
.set UART_PI_RX__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set UART_PI_RX__0__MASK, 0x40
.set UART_PI_RX__0__PC, CYREG_PRT3_PC6
.set UART_PI_RX__0__PORT, 3
.set UART_PI_RX__0__SHIFT, 6
.set UART_PI_RX__AG, CYREG_PRT3_AG
.set UART_PI_RX__AMUX, CYREG_PRT3_AMUX
.set UART_PI_RX__BIE, CYREG_PRT3_BIE
.set UART_PI_RX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set UART_PI_RX__BYP, CYREG_PRT3_BYP
.set UART_PI_RX__CTL, CYREG_PRT3_CTL
.set UART_PI_RX__DM0, CYREG_PRT3_DM0
.set UART_PI_RX__DM1, CYREG_PRT3_DM1
.set UART_PI_RX__DM2, CYREG_PRT3_DM2
.set UART_PI_RX__DR, CYREG_PRT3_DR
.set UART_PI_RX__INP_DIS, CYREG_PRT3_INP_DIS
.set UART_PI_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set UART_PI_RX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set UART_PI_RX__LCD_EN, CYREG_PRT3_LCD_EN
.set UART_PI_RX__MASK, 0x40
.set UART_PI_RX__PORT, 3
.set UART_PI_RX__PRT, CYREG_PRT3_PRT
.set UART_PI_RX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set UART_PI_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set UART_PI_RX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set UART_PI_RX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set UART_PI_RX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set UART_PI_RX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set UART_PI_RX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set UART_PI_RX__PS, CYREG_PRT3_PS
.set UART_PI_RX__SHIFT, 6
.set UART_PI_RX__SLW, CYREG_PRT3_SLW
.set UART_PI_RX_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_PI_RX_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_PI_RX_ISR__INTC_MASK, 0x01
.set UART_PI_RX_ISR__INTC_NUMBER, 0
.set UART_PI_RX_ISR__INTC_PRIOR_NUM, 7
.set UART_PI_RX_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_PI_RX_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_PI_RX_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_PI_TX__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set UART_PI_TX__0__MASK, 0x80
.set UART_PI_TX__0__PC, CYREG_PRT3_PC7
.set UART_PI_TX__0__PORT, 3
.set UART_PI_TX__0__SHIFT, 7
.set UART_PI_TX__AG, CYREG_PRT3_AG
.set UART_PI_TX__AMUX, CYREG_PRT3_AMUX
.set UART_PI_TX__BIE, CYREG_PRT3_BIE
.set UART_PI_TX__BIT_MASK, CYREG_PRT3_BIT_MASK
.set UART_PI_TX__BYP, CYREG_PRT3_BYP
.set UART_PI_TX__CTL, CYREG_PRT3_CTL
.set UART_PI_TX__DM0, CYREG_PRT3_DM0
.set UART_PI_TX__DM1, CYREG_PRT3_DM1
.set UART_PI_TX__DM2, CYREG_PRT3_DM2
.set UART_PI_TX__DR, CYREG_PRT3_DR
.set UART_PI_TX__INP_DIS, CYREG_PRT3_INP_DIS
.set UART_PI_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set UART_PI_TX__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set UART_PI_TX__LCD_EN, CYREG_PRT3_LCD_EN
.set UART_PI_TX__MASK, 0x80
.set UART_PI_TX__PORT, 3
.set UART_PI_TX__PRT, CYREG_PRT3_PRT
.set UART_PI_TX__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set UART_PI_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set UART_PI_TX__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set UART_PI_TX__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set UART_PI_TX__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set UART_PI_TX__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set UART_PI_TX__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set UART_PI_TX__PS, CYREG_PRT3_PS
.set UART_PI_TX__SHIFT, 7
.set UART_PI_TX__SLW, CYREG_PRT3_SLW

/* UART_USB */
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_USB_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_USB_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_USB_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set UART_USB_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_USB_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set UART_USB_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_USB_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_USB_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_USB_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set UART_USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_USB_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_USB_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set UART_USB_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_USB_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_USB_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_USB_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_USB_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_USB_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_USB_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_USB_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_USB_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_USB_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_USB_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_USB_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_USB_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_USB_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_USB_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_USB_BUART_sRX_RxSts__3__POS, 3
.set UART_USB_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_USB_BUART_sRX_RxSts__4__POS, 4
.set UART_USB_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_USB_BUART_sRX_RxSts__5__POS, 5
.set UART_USB_BUART_sRX_RxSts__MASK, 0x38
.set UART_USB_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_USB_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_USB_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set UART_USB_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_USB_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_USB_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_USB_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_USB_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_USB_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_USB_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_USB_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_USB_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_USB_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_USB_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_USB_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_USB_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_USB_BUART_sTX_TxSts__0__POS, 0
.set UART_USB_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_USB_BUART_sTX_TxSts__1__POS, 1
.set UART_USB_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_USB_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_USB_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_USB_BUART_sTX_TxSts__2__POS, 2
.set UART_USB_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_USB_BUART_sTX_TxSts__3__POS, 3
.set UART_USB_BUART_sTX_TxSts__MASK, 0x0F
.set UART_USB_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_USB_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_USB_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_USB_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_USB_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_USB_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_USB_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_USB_IntClock__INDEX, 0x00
.set UART_USB_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_USB_IntClock__PM_ACT_MSK, 0x01
.set UART_USB_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_USB_IntClock__PM_STBY_MSK, 0x01
.set UART_USB_RX__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set UART_USB_RX__0__MASK, 0x40
.set UART_USB_RX__0__PC, CYREG_PRT12_PC6
.set UART_USB_RX__0__PORT, 12
.set UART_USB_RX__0__SHIFT, 6
.set UART_USB_RX__AG, CYREG_PRT12_AG
.set UART_USB_RX__BIE, CYREG_PRT12_BIE
.set UART_USB_RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_USB_RX__BYP, CYREG_PRT12_BYP
.set UART_USB_RX__DM0, CYREG_PRT12_DM0
.set UART_USB_RX__DM1, CYREG_PRT12_DM1
.set UART_USB_RX__DM2, CYREG_PRT12_DM2
.set UART_USB_RX__DR, CYREG_PRT12_DR
.set UART_USB_RX__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_USB_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_USB_RX__MASK, 0x40
.set UART_USB_RX__PORT, 12
.set UART_USB_RX__PRT, CYREG_PRT12_PRT
.set UART_USB_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_USB_RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_USB_RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_USB_RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_USB_RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_USB_RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_USB_RX__PS, CYREG_PRT12_PS
.set UART_USB_RX__SHIFT, 6
.set UART_USB_RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_USB_RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_USB_RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_USB_RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_USB_RX__SLW, CYREG_PRT12_SLW
.set UART_USB_RX_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_USB_RX_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_USB_RX_ISR__INTC_MASK, 0x02
.set UART_USB_RX_ISR__INTC_NUMBER, 1
.set UART_USB_RX_ISR__INTC_PRIOR_NUM, 7
.set UART_USB_RX_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_USB_RX_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_USB_RX_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_USB_TX__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set UART_USB_TX__0__MASK, 0x80
.set UART_USB_TX__0__PC, CYREG_PRT12_PC7
.set UART_USB_TX__0__PORT, 12
.set UART_USB_TX__0__SHIFT, 7
.set UART_USB_TX__AG, CYREG_PRT12_AG
.set UART_USB_TX__BIE, CYREG_PRT12_BIE
.set UART_USB_TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_USB_TX__BYP, CYREG_PRT12_BYP
.set UART_USB_TX__DM0, CYREG_PRT12_DM0
.set UART_USB_TX__DM1, CYREG_PRT12_DM1
.set UART_USB_TX__DM2, CYREG_PRT12_DM2
.set UART_USB_TX__DR, CYREG_PRT12_DR
.set UART_USB_TX__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_USB_TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_USB_TX__MASK, 0x80
.set UART_USB_TX__PORT, 12
.set UART_USB_TX__PRT, CYREG_PRT12_PRT
.set UART_USB_TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_USB_TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_USB_TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_USB_TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_USB_TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_USB_TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_USB_TX__PS, CYREG_PRT12_PS
.set UART_USB_TX__SHIFT, 7
.set UART_USB_TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_USB_TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_USB_TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_USB_TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_USB_TX__SLW, CYREG_PRT12_SLW

/* WEIGHT_ADC */
.set WEIGHT_ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set WEIGHT_ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set WEIGHT_ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set WEIGHT_ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set WEIGHT_ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set WEIGHT_ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set WEIGHT_ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set WEIGHT_ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set WEIGHT_ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set WEIGHT_ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set WEIGHT_ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set WEIGHT_ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set WEIGHT_ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set WEIGHT_ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set WEIGHT_ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set WEIGHT_ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set WEIGHT_ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set WEIGHT_ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set WEIGHT_ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set WEIGHT_ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set WEIGHT_ADC_ExtVref__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set WEIGHT_ADC_ExtVref__0__MASK, 0x04
.set WEIGHT_ADC_ExtVref__0__PC, CYREG_PRT0_PC2
.set WEIGHT_ADC_ExtVref__0__PORT, 0
.set WEIGHT_ADC_ExtVref__0__SHIFT, 2
.set WEIGHT_ADC_ExtVref__AG, CYREG_PRT0_AG
.set WEIGHT_ADC_ExtVref__AMUX, CYREG_PRT0_AMUX
.set WEIGHT_ADC_ExtVref__BIE, CYREG_PRT0_BIE
.set WEIGHT_ADC_ExtVref__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WEIGHT_ADC_ExtVref__BYP, CYREG_PRT0_BYP
.set WEIGHT_ADC_ExtVref__CTL, CYREG_PRT0_CTL
.set WEIGHT_ADC_ExtVref__DM0, CYREG_PRT0_DM0
.set WEIGHT_ADC_ExtVref__DM1, CYREG_PRT0_DM1
.set WEIGHT_ADC_ExtVref__DM2, CYREG_PRT0_DM2
.set WEIGHT_ADC_ExtVref__DR, CYREG_PRT0_DR
.set WEIGHT_ADC_ExtVref__INP_DIS, CYREG_PRT0_INP_DIS
.set WEIGHT_ADC_ExtVref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WEIGHT_ADC_ExtVref__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WEIGHT_ADC_ExtVref__LCD_EN, CYREG_PRT0_LCD_EN
.set WEIGHT_ADC_ExtVref__MASK, 0x04
.set WEIGHT_ADC_ExtVref__PORT, 0
.set WEIGHT_ADC_ExtVref__PRT, CYREG_PRT0_PRT
.set WEIGHT_ADC_ExtVref__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WEIGHT_ADC_ExtVref__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WEIGHT_ADC_ExtVref__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WEIGHT_ADC_ExtVref__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WEIGHT_ADC_ExtVref__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WEIGHT_ADC_ExtVref__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WEIGHT_ADC_ExtVref__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WEIGHT_ADC_ExtVref__PS, CYREG_PRT0_PS
.set WEIGHT_ADC_ExtVref__SHIFT, 2
.set WEIGHT_ADC_ExtVref__SLW, CYREG_PRT0_SLW
.set WEIGHT_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set WEIGHT_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set WEIGHT_ADC_IRQ__INTC_MASK, 0x04
.set WEIGHT_ADC_IRQ__INTC_NUMBER, 2
.set WEIGHT_ADC_IRQ__INTC_PRIOR_NUM, 7
.set WEIGHT_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set WEIGHT_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set WEIGHT_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set WEIGHT_ADC_Pin__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set WEIGHT_ADC_Pin__0__MASK, 0x01
.set WEIGHT_ADC_Pin__0__PC, CYREG_PRT0_PC0
.set WEIGHT_ADC_Pin__0__PORT, 0
.set WEIGHT_ADC_Pin__0__SHIFT, 0
.set WEIGHT_ADC_Pin__AG, CYREG_PRT0_AG
.set WEIGHT_ADC_Pin__AMUX, CYREG_PRT0_AMUX
.set WEIGHT_ADC_Pin__BIE, CYREG_PRT0_BIE
.set WEIGHT_ADC_Pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WEIGHT_ADC_Pin__BYP, CYREG_PRT0_BYP
.set WEIGHT_ADC_Pin__CTL, CYREG_PRT0_CTL
.set WEIGHT_ADC_Pin__DM0, CYREG_PRT0_DM0
.set WEIGHT_ADC_Pin__DM1, CYREG_PRT0_DM1
.set WEIGHT_ADC_Pin__DM2, CYREG_PRT0_DM2
.set WEIGHT_ADC_Pin__DR, CYREG_PRT0_DR
.set WEIGHT_ADC_Pin__INP_DIS, CYREG_PRT0_INP_DIS
.set WEIGHT_ADC_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set WEIGHT_ADC_Pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WEIGHT_ADC_Pin__LCD_EN, CYREG_PRT0_LCD_EN
.set WEIGHT_ADC_Pin__MASK, 0x01
.set WEIGHT_ADC_Pin__PORT, 0
.set WEIGHT_ADC_Pin__PRT, CYREG_PRT0_PRT
.set WEIGHT_ADC_Pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WEIGHT_ADC_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WEIGHT_ADC_Pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WEIGHT_ADC_Pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WEIGHT_ADC_Pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WEIGHT_ADC_Pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WEIGHT_ADC_Pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WEIGHT_ADC_Pin__PS, CYREG_PRT0_PS
.set WEIGHT_ADC_Pin__SHIFT, 0
.set WEIGHT_ADC_Pin__SLW, CYREG_PRT0_SLW
.set WEIGHT_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set WEIGHT_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set WEIGHT_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set WEIGHT_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set WEIGHT_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set WEIGHT_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set WEIGHT_ADC_theACLK__INDEX, 0x00
.set WEIGHT_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set WEIGHT_ADC_theACLK__PM_ACT_MSK, 0x01
.set WEIGHT_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set WEIGHT_ADC_theACLK__PM_STBY_MSK, 0x01

/* COLOR_SENSOR_LED */
.set COLOR_SENSOR_LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set COLOR_SENSOR_LED__0__MASK, 0x02
.set COLOR_SENSOR_LED__0__PC, CYREG_PRT2_PC1
.set COLOR_SENSOR_LED__0__PORT, 2
.set COLOR_SENSOR_LED__0__SHIFT, 1
.set COLOR_SENSOR_LED__AG, CYREG_PRT2_AG
.set COLOR_SENSOR_LED__AMUX, CYREG_PRT2_AMUX
.set COLOR_SENSOR_LED__BIE, CYREG_PRT2_BIE
.set COLOR_SENSOR_LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set COLOR_SENSOR_LED__BYP, CYREG_PRT2_BYP
.set COLOR_SENSOR_LED__CTL, CYREG_PRT2_CTL
.set COLOR_SENSOR_LED__DM0, CYREG_PRT2_DM0
.set COLOR_SENSOR_LED__DM1, CYREG_PRT2_DM1
.set COLOR_SENSOR_LED__DM2, CYREG_PRT2_DM2
.set COLOR_SENSOR_LED__DR, CYREG_PRT2_DR
.set COLOR_SENSOR_LED__INP_DIS, CYREG_PRT2_INP_DIS
.set COLOR_SENSOR_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set COLOR_SENSOR_LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set COLOR_SENSOR_LED__LCD_EN, CYREG_PRT2_LCD_EN
.set COLOR_SENSOR_LED__MASK, 0x02
.set COLOR_SENSOR_LED__PORT, 2
.set COLOR_SENSOR_LED__PRT, CYREG_PRT2_PRT
.set COLOR_SENSOR_LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set COLOR_SENSOR_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set COLOR_SENSOR_LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set COLOR_SENSOR_LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set COLOR_SENSOR_LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set COLOR_SENSOR_LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set COLOR_SENSOR_LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set COLOR_SENSOR_LED__PS, CYREG_PRT2_PS
.set COLOR_SENSOR_LED__SHIFT, 1
.set COLOR_SENSOR_LED__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
