# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../milestone4.srcs/sources_1/ip/sram/sim/sram.v" \

sv xil_defaultlib  \
"../../../../milestone4.srcs/sources_1/new/alu.sv" \
"../../../../milestone4.srcs/sources_1/new/memory_system.sv" \
"C:/Users/Quint/Downloads/mile4.sv" \
"C:/Users/Quint/Downloads/rf.sv" \
"../../../../milestone4.srcs/sim_1/new/dp_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
