$date
	Sun Oct 23 08:50:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#105503
b11 !
1"
#105506
b11 &
b11 %
1$
#105507
0"
#105510
b1010 &
b1010 %
#105514
b101 &
b101 %
#105518
b10000 &
b10000 %
#105522
b1000 &
b1000 %
#105526
b100 &
b100 %
#105530
b10 &
b10 %
#105534
b1 &
1#
b1 %
#105538
b0 &
b0 %
0#
0$
#1086428
b1000 !
1"
#1086430
b1000 &
b1000 %
1$
#1086431
0"
#1086434
b100 &
b100 %
#1086438
b10 &
b10 %
#1086442
b1 &
b1 %
1#
#1086446
b0 &
0#
b0 %
0$
#2155837
b10000 !
1"
#2155838
b10000 &
b10000 %
1$
#2155839
0"
#2155842
b1000 &
b1000 %
#2155846
b100 &
b100 %
#2155850
b10 &
b10 %
#2155854
b1 &
1#
b1 %
#2155858
b0 &
b0 %
0#
0$
#4500012
