

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_3u_array_ap_fixed_15_5_5_3_0_3u_config15_s'
================================================================
* Date:           Thu Jul 11 13:34:30 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       92|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|      128|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_47_fu_101_p2  |         +|   0|  0|  30|          23|          19|
    |add_ln42_48_fu_127_p2  |         +|   0|  0|  30|          23|          19|
    |add_ln42_fu_75_p2      |         +|   0|  0|  30|          23|          17|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  92|          70|          56|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |layer10_out_blk_n  |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|    4|          8|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,3u>,array<ap_fixed<15,5,5,3,0>,3u>,config15>|  return value|
|layer10_out_dout            |   in|   48|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    2|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    2|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_empty_n         |   in|    1|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_read            |  out|    1|     ap_fifo|                                                            layer10_out|       pointer|
|layer15_out_din             |  out|   45|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_full_n          |   in|    1|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_write           |  out|    1|     ap_fifo|                                                            layer15_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

