Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  2 16:16:22 2023
| Host         : NAVAL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_module_control_sets_placed.rpt
| Design       : main_module
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      7 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------+-------------------+------------------+----------------+
|    Clock Signal   |   Enable Signal   |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-------------------+-------------------+------------------+----------------+
|  F/clk            | GL/Aled_i_2_n_0   | GL/Aled_i_1_n_0   |                1 |              2 |
|  F/clk            | GL/led[6]_i_2_n_0 | GL/led[6]_i_1_n_0 |                2 |              7 |
|  F/clk            |                   |                   |                7 |             14 |
|  clk_in_IBUF_BUFG |                   |                   |               12 |             32 |
+-------------------+-------------------+-------------------+------------------+----------------+


