regmap	,	V_15
FSL_SAI_RFR	,	V_125
snd_pcm_hw_params	,	V_80
FSL_SAI_CSR_xF_SHIFT	,	V_14
"isr: Enabled transmit FIFO is empty\n"	,	L_4
fsl_sai_set_dai_sysclk_tr	,	F_6
FSL_SAI_CR2_MSEL_MASK	,	V_47
FSL_SAI_CSR_xIE_MASK	,	V_102
"mclk%d"	,	L_23
fsl_sai_trigger	,	F_26
dev	,	V_6
fsl_sai_volatile_reg	,	F_39
"failed to claim irq %u\n"	,	L_26
big_endian_regs	,	V_140
regmap_read	,	F_2
FSL_SAI_CLK_BUS	,	V_38
FSL_SAI_CR4_FSD_MSTR	,	V_74
"no irq for node %s\n"	,	L_25
full_name	,	V_147
FSL_SAI_CSR_FWF	,	V_22
of_node	,	V_131
GFP_KERNEL	,	V_137
device	,	V_5
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_99
devid	,	V_2
maxburst	,	V_151
IRQ_NONE	,	V_28
val_cr4	,	V_53
SND_SOC_DAIFMT_FORMAT_MASK	,	V_56
SND_DMAENGINE_PCM_FLAG_NO_RESIDUE	,	V_154
val_cr2	,	V_37
FSL_SAI_RDR	,	V_124
freq	,	V_33
clk_id	,	V_32
val_cr5	,	V_86
snd_soc_dai_set_drvdata	,	F_37
device_node	,	V_129
SNDRV_PCM_TRIGGER_START	,	V_97
SNDRV_PCM_TRIGGER_STOP	,	V_103
"failed to get bus clock: %ld\n"	,	L_22
"isr: Transmit FIFO watermark has been reached\n"	,	L_5
fsl_sai_dai	,	V_153
substream	,	V_79
fsl_sai_set_dai_fmt_tr	,	F_12
SND_SOC_DAIFMT_MASTER_MASK	,	V_71
SND_SOC_DAIFMT_INV_MASK	,	V_66
devm_ioremap_resource	,	F_46
FSL_SAI_TCSR	,	V_16
irq	,	V_1
i	,	V_136
regmap_update_bits	,	F_8
FSL_SAI_FLAGS	,	V_12
FSL_SAI_CR4_SYWD	,	F_19
of_property_read_bool	,	F_44
"isr: Rx Frame sync error detected\n"	,	L_7
FSL_SAI_CR5_WNW	,	F_20
platform_device	,	V_128
SND_SOC_DAIFMT_NB_NF	,	V_70
"Cannot set rx format: %d\n"	,	L_14
devm_regmap_init_mmio_clk	,	F_49
FSL_SAI_xMR	,	F_25
tx	,	V_35
FSL_SAI_CR2_MSEL_BUS	,	V_39
FSL_SAI_TFR	,	V_119
FSL_SAI_CR5_WNW_MASK	,	V_89
__iomem	,	T_3
FSL_SAI_MAXBURST_TX	,	V_110
dev_dbg	,	F_3
FSL_FMT_TRANSMITTER	,	V_36
irq_none	,	V_11
dir	,	V_48
fmt	,	V_52
word_width	,	V_85
SND_SOC_DAIFMT_IB_IF	,	V_67
SND_SOC_DAIFMT_LEFT_J	,	V_61
fsl_sai_readable_reg	,	F_38
reg	,	V_115
fsl_sai_dai_probe	,	F_34
platform_get_irq	,	F_51
FSL_SAI_CSR_SEF	,	V_19
ret	,	V_49
res	,	V_133
FSL_SAI_CSR_TERE	,	V_101
"regmap init failed\n"	,	L_21
count	,	V_93
"isr: Receive overflow detected\n"	,	L_8
bus_clk	,	V_106
"isr: Tx Frame sync error detected\n"	,	L_2
"big-endian-data"	,	L_18
SND_SOC_DAIFMT_CBS_CFS	,	V_72
FSL_SAI_CSR_xF_MASK	,	V_25
"isr: Start of Rx word detected\n"	,	L_6
devm_snd_soc_register_component	,	F_54
cpu_dai	,	V_31
fsl_component	,	V_152
xcsr	,	V_9
channels	,	V_84
SND_SOC_DAIFMT_CBS_CFM	,	V_76
SNDRV_PCM_STREAM_PLAYBACK	,	V_83
fsl_sai_writeable_reg	,	F_40
params_format	,	F_18
name	,	V_148
FSL_SAI_CSR_xIE_SHIFT	,	V_13
platform_get_resource	,	F_45
params_channels	,	F_16
SND_SOC_DAIFMT_RIGHT_J	,	V_65
"Cannot set rx sysclk: %d\n"	,	L_12
FSL_SAI_TDR	,	V_127
is_dsp_mode	,	V_63
"bus"	,	L_19
FSL_SAI_MCLK_MAX	,	V_145
FSL_SAI_CR2_MSEL_MCLK1	,	V_41
FSL_SAI_CR2_MSEL_MCLK2	,	V_43
fsl_sai	,	V_3
FSL_SAI_CR2_MSEL_MCLK3	,	V_45
dev_err	,	F_11
FSL_SAI_MAXBURST_RX	,	V_112
irq_rx	,	V_17
SND_SOC_DAIFMT_NB_IF	,	V_69
regmap_write	,	F_5
big_endian_data	,	V_54
"sai"	,	L_20
mask	,	V_10
FSL_SAI_CR5_FBT_MASK	,	V_91
devm_clk_get	,	F_50
start	,	V_150
clk_disable_unprepare	,	F_33
fsl_sai_set_dai_sysclk	,	F_10
FSL_SAI_CR4_FRSZ	,	F_23
snd_soc_dai_init_dma_data	,	F_36
FSL_SAI_CSR_FRDE	,	V_100
"isr: Receive FIFO watermark has been reached\n"	,	L_10
base	,	V_134
snd_pcm_substream	,	V_78
"Cannot set tx format: %d\n"	,	L_13
ENOMEM	,	V_138
dev_get_drvdata	,	F_35
FSL_SAI_CR2_SYNC	,	V_95
sai_on_imx	,	V_139
FSL_SAI_CR4_FSE	,	V_59
SND_SOC_DAIFMT_I2S	,	V_57
FSL_SAI_CR4_MF	,	V_55
tmp	,	V_135
of_device_is_compatible	,	F_43
FSL_SAI_RCSR	,	V_26
dma_params_rx	,	V_114
FSL_SAI_xCR2	,	F_9
SND_SOC_DAIFMT_IB_NF	,	V_68
snd_pcm_format_width	,	F_17
FSL_SAI_RMR	,	V_126
"isr: Enabled receive FIFO is full\n"	,	L_9
params	,	V_81
SNDRV_PCM_TRIGGER_RESUME	,	V_98
IRQ_HANDLED	,	V_29
"failed to enable bus clock: %d\n"	,	L_15
FSL_SAI_xCR5	,	F_24
FSL_SAI_CR4_FSP	,	V_60
fsl_sai_set_dai_fmt	,	F_14
FSL_SAI_xCR3	,	F_31
FSL_SAI_xCR4	,	F_13
cmd	,	V_92
mclk_clk	,	V_146
FSL_SAI_CR4_SYWD_MASK	,	V_87
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_105
fsl_sai_startup	,	F_29
FSL_SAI_CSR_WSF	,	V_18
SND_SOC_CLOCK_IN	,	V_50
flags	,	V_8
out	,	V_27
FSL_SAI_CLK_MAST1	,	V_40
FSL_SAI_CSR_FRF	,	V_23
stream	,	V_82
fsl_sai_isr	,	F_1
FSL_SAI_CLK_MAST3	,	V_44
FSL_SAI_CLK_MAST2	,	V_42
"fsl,imx6sx-sai"	,	L_16
FSL_SAI_CR2_BCP	,	V_58
clk_prepare_enable	,	F_30
FSL_SAI_RCR2	,	V_96
FSL_SAI_RCR1	,	V_111
FSL_SAI_RCR4	,	V_122
FSL_SAI_RCR3	,	V_121
dma_params_tx	,	V_113
FSL_SAI_CR2_BCD_MSTR	,	V_73
SND_SOC_DAIFMT_CBM_CFM	,	V_75
FSL_FMT_RECEIVER	,	V_51
SND_SOC_DAIFMT_CBM_CFS	,	V_77
FSL_SAI_RCR5	,	V_123
EINVAL	,	V_46
udelay	,	F_28
val_format_endian	,	V_142
"isr: Start of Tx word detected\n"	,	L_1
FSL_SAI_CR5_FBT	,	F_22
"big-endian-regs"	,	L_17
pdev	,	V_7
u32	,	T_2
fsl_dir	,	V_34
FSL_SAI_TCR5	,	V_118
FSL_SAI_TCR3	,	V_116
FSL_SAI_TCR4	,	V_117
FSL_SAI_TCR1	,	V_108
FSL_SAI_TCR2	,	V_94
resource	,	V_132
"failed to get mclk%d clock: %ld\n"	,	L_24
FSL_SAI_CR3_TRCE	,	V_107
PTR_ERR	,	F_48
FSL_SAI_TMR	,	V_120
fsl_sai_hw_params	,	F_15
devm_snd_dmaengine_pcm_register	,	F_56
platform_set_drvdata	,	F_53
devm_kzalloc	,	F_42
np	,	V_130
FSL_SAI_CSR_FEF	,	V_20
"isr: Transmit underrun detected\n"	,	L_3
fsl_sai_regmap_config	,	V_141
sai	,	V_4
IORESOURCE_MEM	,	V_144
addr	,	V_149
FSL_SAI_CR5_W0W	,	F_21
imx_pcm_dma_init	,	F_55
"Cannot set tx sysclk: %d\n"	,	L_11
irqreturn_t	,	T_1
FSL_SAI_xCSR	,	F_27
dev_warn	,	F_4
FSL_SAI_CSR_xF_W_MASK	,	V_24
FSL_SAI_CR4_FRSZ_MASK	,	V_88
snd_soc_dai_get_drvdata	,	F_7
snd_soc_dai	,	V_30
FSL_SAI_CSR_FR	,	V_21
fsl_sai_probe	,	F_41
FSL_SAI_CR1_RFW_MASK	,	V_109
SND_SOC_DAIFMT_DSP_A	,	V_62
fsl_sai_shutdown	,	F_32
SND_SOC_DAIFMT_DSP_B	,	V_64
REGMAP_ENDIAN_BIG	,	V_143
SNDRV_PCM_TRIGGER_SUSPEND	,	V_104
FSL_SAI_CR5_W0W_MASK	,	V_90
IS_ERR	,	F_47
devm_request_irq	,	F_52
