circuit ALU :
  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_in_a : SInt<32>
    input io_in_b : SInt<32>
    input io_Aluop : UInt<4>
    output io_Result : SInt<32>

    node _T = eq(io_Aluop, UInt<1>("h0")) @[ALU.scala 12:20]
    node _io_Result_T = add(io_in_a, io_in_b) @[ALU.scala 13:30]
    node _io_Result_T_1 = tail(_io_Result_T, 1) @[ALU.scala 13:30]
    node _io_Result_T_2 = asSInt(_io_Result_T_1) @[ALU.scala 13:30]
    node _T_1 = eq(io_Aluop, UInt<1>("h1")) @[ALU.scala 15:25]
    node _io_Result_T_3 = bits(io_in_b, 4, 0) @[ALU.scala 16:40]
    node _io_Result_T_4 = dshl(io_in_a, _io_Result_T_3) @[ALU.scala 16:30]
    node _T_2 = eq(io_Aluop, UInt<2>("h2")) @[ALU.scala 17:25]
    node _io_Result_T_5 = lt(io_in_a, io_in_b) @[ALU.scala 18:40]
    node _io_Result_T_6 = asSInt(_io_Result_T_5) @[ALU.scala 18:51]
    node _io_Result_T_7 = mul(asSInt(UInt<1>("h1")), _io_Result_T_6) @[ALU.scala 18:28]
    node _T_3 = eq(io_Aluop, UInt<3>("h5")) @[ALU.scala 19:25]
    node _io_Result_T_8 = xor(io_in_a, io_in_b) @[ALU.scala 20:30]
    node _io_Result_T_9 = asSInt(_io_Result_T_8) @[ALU.scala 20:30]
    node _T_4 = eq(io_Aluop, UInt<3>("h6")) @[ALU.scala 21:25]
    node _io_Result_T_10 = add(io_in_a, io_in_b) @[ALU.scala 22:30]
    node _io_Result_T_11 = tail(_io_Result_T_10, 1) @[ALU.scala 22:30]
    node _io_Result_T_12 = asSInt(_io_Result_T_11) @[ALU.scala 22:30]
    node _T_5 = eq(io_Aluop, UInt<3>("h7")) @[ALU.scala 23:25]
    node _io_Result_T_13 = add(io_in_a, io_in_b) @[ALU.scala 24:30]
    node _io_Result_T_14 = tail(_io_Result_T_13, 1) @[ALU.scala 24:30]
    node _io_Result_T_15 = asSInt(_io_Result_T_14) @[ALU.scala 24:30]
    node _T_6 = eq(io_Aluop, UInt<4>("h8")) @[ALU.scala 26:25]
    node _io_Result_T_16 = sub(io_in_a, io_in_b) @[ALU.scala 27:30]
    node _io_Result_T_17 = tail(_io_Result_T_16, 1) @[ALU.scala 27:30]
    node _io_Result_T_18 = asSInt(_io_Result_T_17) @[ALU.scala 27:30]
    node _T_7 = eq(io_Aluop, UInt<4>("h9")) @[ALU.scala 29:25]
    node _io_Result_T_19 = lt(io_in_a, io_in_b) @[ALU.scala 30:40]
    node _io_Result_T_20 = asSInt(_io_Result_T_19) @[ALU.scala 30:51]
    node _io_Result_T_21 = mul(asSInt(UInt<1>("h1")), _io_Result_T_20) @[ALU.scala 30:28]
    node _T_8 = eq(io_Aluop, UInt<4>("ha")) @[ALU.scala 31:25]
    node _T_9 = eq(io_Aluop, UInt<4>("hb")) @[ALU.scala 33:25]
    node _T_10 = eq(io_Aluop, UInt<4>("hc")) @[ALU.scala 36:25]
    node _io_Result_T_22 = bits(io_in_b, 4, 0) @[ALU.scala 37:40]
    node _io_Result_T_23 = dshr(io_in_a, _io_Result_T_22) @[ALU.scala 37:30]
    node _T_11 = eq(io_Aluop, UInt<4>("hd")) @[ALU.scala 38:25]
    node _io_Result_T_24 = bits(io_in_b, 4, 0) @[ALU.scala 39:40]
    node _io_Result_T_25 = dshr(io_in_a, _io_Result_T_24) @[ALU.scala 39:30]
    node _GEN_0 = mux(_T_11, _io_Result_T_25, asSInt(UInt<1>("h0"))) @[ALU.scala 38:34 ALU.scala 39:19 ALU.scala 41:19]
    node _GEN_1 = mux(_T_10, _io_Result_T_23, _GEN_0) @[ALU.scala 36:34 ALU.scala 37:19]
    node _GEN_2 = mux(_T_9, io_in_a, _GEN_1) @[ALU.scala 33:34 ALU.scala 34:19]
    node _GEN_3 = mux(_T_8, io_in_a, _GEN_2) @[ALU.scala 31:34 ALU.scala 32:19]
    node _GEN_4 = mux(_T_7, _io_Result_T_21, _GEN_3) @[ALU.scala 29:33 ALU.scala 30:19]
    node _GEN_5 = mux(_T_6, _io_Result_T_18, _GEN_4) @[ALU.scala 26:33 ALU.scala 27:19]
    node _GEN_6 = mux(_T_5, _io_Result_T_15, _GEN_5) @[ALU.scala 23:33 ALU.scala 24:19]
    node _GEN_7 = mux(_T_4, _io_Result_T_12, _GEN_6) @[ALU.scala 21:33 ALU.scala 22:19]
    node _GEN_8 = mux(_T_3, _io_Result_T_9, _GEN_7) @[ALU.scala 19:33 ALU.scala 20:19]
    node _GEN_9 = mux(_T_2, _io_Result_T_7, _GEN_8) @[ALU.scala 17:33 ALU.scala 18:19]
    node _GEN_10 = mux(_T_1, _io_Result_T_4, _GEN_9) @[ALU.scala 15:33 ALU.scala 16:19]
    node _GEN_11 = mux(_T, _io_Result_T_2, _GEN_10) @[ALU.scala 12:28 ALU.scala 13:19]
    io_Result <= asSInt(bits(_GEN_11, 31, 0))
