{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682145471126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682145471126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 14:37:50 2023 " "Processing started: Sat Apr 22 14:37:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682145471126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682145471126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp3_2 -c exp3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp3_2 -c exp3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682145471126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682145471931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exp3_2.v(35) " "Verilog HDL information at exp3_2.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1682145472111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file exp3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp3_2 " "Found entity 1: exp3_2" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682145472120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682145472120 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keymodule.v(13) " "Verilog HDL information at keymodule.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "keymodule.v" "" { Text "C:/Computer_Organization/exp3_2/keymodule.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1682145472121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymodule.v 1 1 " "Found 1 design units, including 1 entities, in source file keymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 keymodule " "Found entity 1: keymodule" {  } { { "keymodule.v" "" { Text "C:/Computer_Organization/exp3_2/keymodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682145472121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682145472121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midware.v 1 1 " "Found 1 design units, including 1 entities, in source file midware.v" { { "Info" "ISGN_ENTITY_NAME" "1 midware " "Found entity 1: midware" {  } { { "midware.v" "" { Text "C:/Computer_Organization/exp3_2/midware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682145472125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682145472125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_displays " "Found entity 1: segment_displays" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp3_2/segment_displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682145472125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682145472125 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exp3_2.v(26) " "Verilog HDL Instantiation warning at exp3_2.v(26): instance has no name" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1682145472136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp3_2 " "Elaborating entity \"exp3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682145472270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 8 exp3_2.v(62) " "Verilog HDL assignment warning at exp3_2.v(62): truncated value with size 39 to match size of target (8)" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682145472284 "|exp3_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp3_2.v(64) " "Verilog HDL assignment warning at exp3_2.v(64): truncated value with size 32 to match size of target (4)" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682145472284 "|exp3_2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pt exp3_2.v(20) " "Output port \"pt\" at exp3_2.v(20) has no driver" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1682145472284 "|exp3_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymodule keymodule:km " "Elaborating entity \"keymodule\" for hierarchy \"keymodule:km\"" {  } { { "exp3_2.v" "km" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682145472365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midware midware:comb_3 " "Elaborating entity \"midware\" for hierarchy \"midware:comb_3\"" {  } { { "exp3_2.v" "comb_3" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682145472404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_displays segment_displays:sd " "Elaborating entity \"segment_displays\" for hierarchy \"segment_displays:sd\"" {  } { { "exp3_2.v" "sd" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682145472412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_displays.v(9) " "Verilog HDL assignment warning at segment_displays.v(9): truncated value with size 32 to match size of target (3)" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp3_2/segment_displays.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682145472442 "|exp3_2|segment_displays:sd"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a\[8\] GND " "Pin \"a\[8\]\" is stuck at GND" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682145474452 "|exp3_2|a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "codeout\[7\] GND " "Pin \"codeout\[7\]\" is stuck at GND" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682145474452 "|exp3_2|codeout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pt\[0\] GND " "Pin \"pt\[0\]\" is stuck at GND" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682145474452 "|exp3_2|pt[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pt\[1\] GND " "Pin \"pt\[1\]\" is stuck at GND" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682145474452 "|exp3_2|pt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pt\[2\] GND " "Pin \"pt\[2\]\" is stuck at GND" {  } { { "exp3_2.v" "" { Text "C:/Computer_Organization/exp3_2/exp3_2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682145474452 "|exp3_2|pt[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1682145474452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682145474737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Organization/exp3_2/output_files/exp3_2.map.smsg " "Generated suppressed messages file C:/Computer_Organization/exp3_2/output_files/exp3_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1682145475542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682145476147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682145476147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "325 " "Implemented 325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682145476528 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682145476528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682145476528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682145476528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682145476621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 14:37:56 2023 " "Processing ended: Sat Apr 22 14:37:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682145476621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682145476621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682145476621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682145476621 ""}
