

================================================================
== Vivado HLS Report for 'bc2_mult_1'
================================================================
* Date:           Sat Dec 12 17:18:17 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.291|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|   73|   73|   73|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loopb12   |   70|   70|        10|          -|          -|     7|    no    |
        | + loopb13  |    7|    7|         5|          -|          -|     1|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_3_V_5 = alloca i226"   --->   Operation 11 'alloca' 'sum_3_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ta_V_read = call i113 @_ssdm_op_Read.ap_auto.i113(i113 %ta_V)" [sikehls/mult.cpp:83]   --->   Operation 12 'read' 'ta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ai_0_V = trunc i113 %ta_V_read to i17" [sikehls/mult.cpp:95]   --->   Operation 13 'trunc' 'ai_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ai_1_V = call i17 @_ssdm_op_PartSelect.i17.i113.i32.i32(i113 %ta_V_read, i32 17, i32 33)" [sikehls/mult.cpp:95]   --->   Operation 14 'partselect' 'ai_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ai_2_V = call i17 @_ssdm_op_PartSelect.i17.i113.i32.i32(i113 %ta_V_read, i32 34, i32 50)" [sikehls/mult.cpp:95]   --->   Operation 15 'partselect' 'ai_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ai_3_V = call i17 @_ssdm_op_PartSelect.i17.i113.i32.i32(i113 %ta_V_read, i32 51, i32 67)" [sikehls/mult.cpp:95]   --->   Operation 16 'partselect' 'ai_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ai_4_V = call i17 @_ssdm_op_PartSelect.i17.i113.i32.i32(i113 %ta_V_read, i32 68, i32 84)" [sikehls/mult.cpp:95]   --->   Operation 17 'partselect' 'ai_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ai_5_V = call i17 @_ssdm_op_PartSelect.i17.i113.i32.i32(i113 %ta_V_read, i32 85, i32 101)" [sikehls/mult.cpp:95]   --->   Operation 18 'partselect' 'ai_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_PartSelect.i11.i113.i32.i32(i113 %ta_V_read, i32 102, i32 112)" [sikehls/mult.cpp:95]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ai_6_V = sext i11 %tmp to i17" [sikehls/mult.cpp:95]   --->   Operation 20 'sext' 'ai_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln215_20 = zext i17 %ai_3_V to i34" [sikehls/mult.cpp:104]   --->   Operation 21 'zext' 'zext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "store i226 0, i226* %sum_3_V_5" [sikehls/mult.cpp:100]   --->   Operation 22 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader" [sikehls/mult.cpp:100]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.15>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sum_V_0_0 = phi i226 [ 0, %arrayctor.loop2.preheader ], [ %sum_4_V_9, %loopb12_end ]"   --->   Operation 24 'phi' 'sum_V_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sum_V_1_0 = phi i226 [ 0, %arrayctor.loop2.preheader ], [ %sum_5_V_9, %loopb12_end ]"   --->   Operation 25 'phi' 'sum_V_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sum_V_2_0 = phi i226 [ 0, %arrayctor.loop2.preheader ], [ %sum_6_V_9, %loopb12_end ]"   --->   Operation 26 'phi' 'sum_V_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sum_V_4_0 = phi i226 [ 0, %arrayctor.loop2.preheader ], [ %sum_4_V_10, %loopb12_end ]"   --->   Operation 27 'phi' 'sum_V_4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sum_V_5_0 = phi i226 [ 0, %arrayctor.loop2.preheader ], [ %sum_5_V_10, %loopb12_end ]"   --->   Operation 28 'phi' 'sum_V_5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sum_V_6_0 = phi i226 [ 0, %arrayctor.loop2.preheader ], [ %sum_6_V_10, %loopb12_end ]"   --->   Operation 29 'phi' 'sum_V_6_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i4_0 = phi i3 [ 0, %arrayctor.loop2.preheader ], [ %i, %loopb12_end ]"   --->   Operation 30 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i3 %i4_0 to i4" [sikehls/mult.cpp:100]   --->   Operation 31 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.13ns)   --->   "%icmp_ln100 = icmp eq i3 %i4_0, -1" [sikehls/mult.cpp:100]   --->   Operation 32 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.65ns)   --->   "%i = add i3 %i4_0, 1" [sikehls/mult.cpp:100]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %0, label %loopb12_begin" [sikehls/mult.cpp:100]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.40ns)   --->   "%tmp_8 = call i17 @_ssdm_op_Mux.ap_auto.7i17.i3(i17 %ai_0_V, i17 %ai_1_V, i17 %ai_2_V, i17 %ai_3_V, i17 %ai_4_V, i17 %ai_5_V, i17 %ai_6_V, i3 %i4_0)" [sikehls/mult.cpp:104]   --->   Operation 36 'mux' 'tmp_8' <Predicate = (!icmp_ln100)> <Delay = 2.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sum_3_V_5_load = load i226* %sum_3_V_5" [sikehls/mult.cpp:113]   --->   Operation 37 'load' 'sum_3_V_5_load' <Predicate = (icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (8.15ns)   --->   "%add_ln68 = add i226 %sum_V_0_0, %sum_V_2_0" [sikehls/mult.cpp:113]   --->   Operation 38 'add' 'add_ln68' <Predicate = (icmp_ln100)> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (8.15ns)   --->   "%add_ln68_26 = add i226 %sum_3_V_5_load, %sum_V_4_0" [sikehls/mult.cpp:113]   --->   Operation 39 'add' 'add_ln68_26' <Predicate = (icmp_ln100)> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (8.15ns)   --->   "%add_ln68_27 = add i226 %sum_V_5_0, %sum_V_6_0" [sikehls/mult.cpp:113]   --->   Operation 40 'add' 'add_ln68_27' <Predicate = (icmp_ln100)> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str10) nounwind" [sikehls/mult.cpp:100]   --->   Operation 41 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str10)" [sikehls/mult.cpp:100]   --->   Operation 42 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i17 %tmp_8 to i34" [sikehls/mult.cpp:104]   --->   Operation 43 'zext' 'zext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_15 = mul i34 %zext_ln215_20, %zext_ln215_17" [sikehls/mult.cpp:104]   --->   Operation 44 'mul' 'mul_ln1352_15' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i34 %mul_ln1352_15 to i224" [sikehls/mult.cpp:105]   --->   Operation 45 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0" [sikehls/mult.cpp:102]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.29>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j_0_0 = phi i3 [ 0, %loopb12_begin ], [ %xor_ln102, %branch3 ]" [sikehls/mult.cpp:102]   --->   Operation 47 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i3 %j_0_0 to i4" [sikehls/mult.cpp:102]   --->   Operation 48 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln215 = icmp eq i3 %j_0_0, 0" [sikehls/mult.cpp:104]   --->   Operation 49 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.78ns)   --->   "%select_ln215 = select i1 %icmp_ln215, i17 %ai_0_V, i17 %ai_4_V" [sikehls/mult.cpp:104]   --->   Operation 50 'select' 'select_ln215' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i17 %select_ln215 to i34" [sikehls/mult.cpp:104]   --->   Operation 51 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i34 %zext_ln215, %zext_ln215_17" [sikehls/mult.cpp:104]   --->   Operation 52 'mul' 'mul_ln1352' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (1.65ns)   --->   "%add_ln105 = add i4 %zext_ln100, %zext_ln102" [sikehls/mult.cpp:105]   --->   Operation 53 'add' 'add_ln105' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln102 = or i3 %j_0_0, 1" [sikehls/mult.cpp:102]   --->   Operation 54 'or' 'or_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i3 %or_ln102 to i4" [sikehls/mult.cpp:102]   --->   Operation 55 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.13ns)   --->   "%icmp_ln215_9 = icmp eq i3 %or_ln102, 1" [sikehls/mult.cpp:104]   --->   Operation 56 'icmp' 'icmp_ln215_9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.78ns)   --->   "%select_ln215_9 = select i1 %icmp_ln215_9, i17 %ai_1_V, i17 %ai_5_V" [sikehls/mult.cpp:104]   --->   Operation 57 'select' 'select_ln215_9' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i17 %select_ln215_9 to i34" [sikehls/mult.cpp:104]   --->   Operation 58 'zext' 'zext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_13 = mul i34 %zext_ln215_18, %zext_ln215_17" [sikehls/mult.cpp:104]   --->   Operation 59 'mul' 'mul_ln1352_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (1.65ns)   --->   "%add_ln105_1 = add i4 %zext_ln100, %zext_ln102_1" [sikehls/mult.cpp:105]   --->   Operation 60 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln102_1 = or i3 %j_0_0, 2" [sikehls/mult.cpp:102]   --->   Operation 61 'or' 'or_ln102_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i3 %or_ln102_1 to i4" [sikehls/mult.cpp:102]   --->   Operation 62 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.13ns)   --->   "%icmp_ln215_10 = icmp eq i3 %or_ln102_1, 2" [sikehls/mult.cpp:104]   --->   Operation 63 'icmp' 'icmp_ln215_10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.78ns)   --->   "%select_ln215_10 = select i1 %icmp_ln215_10, i17 %ai_2_V, i17 %ai_6_V" [sikehls/mult.cpp:104]   --->   Operation 64 'select' 'select_ln215_10' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i17 %select_ln215_10 to i34" [sikehls/mult.cpp:104]   --->   Operation 65 'zext' 'zext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1352_14 = mul i34 %zext_ln215_17, %zext_ln215_19" [sikehls/mult.cpp:104]   --->   Operation 66 'mul' 'mul_ln1352_14' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (1.65ns)   --->   "%add_ln105_2 = add i4 %zext_ln102_2, %zext_ln100" [sikehls/mult.cpp:105]   --->   Operation 67 'add' 'add_ln105_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.15>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sum_V_0_1 = phi i226 [ %sum_V_0_0, %loopb12_begin ], [ %sum_4_V_9, %branch3 ]"   --->   Operation 68 'phi' 'sum_V_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sum_V_1_1 = phi i226 [ %sum_V_1_0, %loopb12_begin ], [ %sum_5_V_9, %branch3 ]"   --->   Operation 69 'phi' 'sum_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sum_V_2_1 = phi i226 [ %sum_V_2_0, %loopb12_begin ], [ %sum_6_V_9, %branch3 ]"   --->   Operation 70 'phi' 'sum_V_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sum_V_4_1 = phi i226 [ %sum_V_4_0, %loopb12_begin ], [ %sum_4_V_10, %branch3 ]"   --->   Operation 71 'phi' 'sum_V_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sum_V_5_1 = phi i226 [ %sum_V_5_0, %loopb12_begin ], [ %sum_5_V_10, %branch3 ]"   --->   Operation 72 'phi' 'sum_V_5_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sum_V_6_1 = phi i226 [ %sum_V_6_0, %loopb12_begin ], [ %sum_6_V_10, %branch3 ]"   --->   Operation 73 'phi' 'sum_V_6_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%zext_ln105 = zext i34 %mul_ln1352 to i204" [sikehls/mult.cpp:105]   --->   Operation 74 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%add_ln105_4 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln105, i4 %add_ln105)" [sikehls/mult.cpp:105]   --->   Operation 75 'bitconcatenate' 'add_ln105_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%zext_ln1503 = zext i8 %add_ln105_4 to i204" [sikehls/mult.cpp:105]   --->   Operation 76 'zext' 'zext_ln1503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%shl_ln1503 = shl i204 %zext_ln105, %zext_ln1503" [sikehls/mult.cpp:105]   --->   Operation 77 'shl' 'shl_ln1503' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%zext_ln700 = zext i204 %shl_ln1503 to i226" [sikehls/mult.cpp:105]   --->   Operation 78 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sum_0_V)   --->   "%select_ln700 = select i1 %icmp_ln215, i226 %sum_V_0_1, i226 %sum_V_4_1" [sikehls/mult.cpp:105]   --->   Operation 79 'select' 'select_ln700' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (8.15ns) (out node of the LUT)   --->   "%sum_0_V = add nsw i226 %select_ln700, %zext_ln700" [sikehls/mult.cpp:105]   --->   Operation 80 'add' 'sum_0_V' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%zext_ln78_1 = zext i34 %mul_ln1352_13 to i224" [sikehls/mult.cpp:105]   --->   Operation 81 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%add_ln105_5 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln105_1, i4 %add_ln105_1)" [sikehls/mult.cpp:105]   --->   Operation 82 'bitconcatenate' 'add_ln105_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%zext_ln1503_1 = zext i8 %add_ln105_5 to i224" [sikehls/mult.cpp:105]   --->   Operation 83 'zext' 'zext_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%shl_ln1503_1 = shl i224 %zext_ln78_1, %zext_ln1503_1" [sikehls/mult.cpp:105]   --->   Operation 84 'shl' 'shl_ln1503_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%sext_ln700_1 = sext i224 %shl_ln1503_1 to i226" [sikehls/mult.cpp:105]   --->   Operation 85 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sum_1_V)   --->   "%select_ln700_35 = select i1 %icmp_ln215_9, i226 %sum_V_1_1, i226 %sum_V_5_1" [sikehls/mult.cpp:105]   --->   Operation 86 'select' 'select_ln700_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (8.15ns) (out node of the LUT)   --->   "%sum_1_V = add nsw i226 %select_ln700_35, %sext_ln700_1" [sikehls/mult.cpp:105]   --->   Operation 87 'add' 'sum_1_V' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%zext_ln78_2 = zext i34 %mul_ln1352_14 to i224" [sikehls/mult.cpp:105]   --->   Operation 88 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%add_ln105_6 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln105_2, i4 %add_ln105_2)" [sikehls/mult.cpp:105]   --->   Operation 89 'bitconcatenate' 'add_ln105_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%zext_ln1503_2 = zext i8 %add_ln105_6 to i224" [sikehls/mult.cpp:105]   --->   Operation 90 'zext' 'zext_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%shl_ln1503_2 = shl i224 %zext_ln78_2, %zext_ln1503_2" [sikehls/mult.cpp:105]   --->   Operation 91 'shl' 'shl_ln1503_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%sext_ln700_2 = sext i224 %shl_ln1503_2 to i226" [sikehls/mult.cpp:105]   --->   Operation 92 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sum_2_V)   --->   "%select_ln700_38 = select i1 %icmp_ln215_10, i226 %sum_V_2_1, i226 %sum_V_6_1" [sikehls/mult.cpp:105]   --->   Operation 93 'select' 'select_ln700_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (8.15ns) (out node of the LUT)   --->   "%sum_2_V = add nsw i226 %select_ln700_38, %sext_ln700_2" [sikehls/mult.cpp:105]   --->   Operation 94 'add' 'sum_2_V' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.65>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str11) nounwind" [sikehls/mult.cpp:102]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.52ns)   --->   "%sum_4_V_9 = select i1 %icmp_ln215, i226 %sum_0_V, i226 %sum_V_0_1" [sikehls/mult.cpp:105]   --->   Operation 96 'select' 'sum_4_V_9' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (1.52ns)   --->   "%sum_4_V_10 = select i1 %icmp_ln215, i226 %sum_V_4_1, i226 %sum_0_V" [sikehls/mult.cpp:105]   --->   Operation 97 'select' 'sum_4_V_10' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.52ns)   --->   "%sum_5_V_9 = select i1 %icmp_ln215_9, i226 %sum_1_V, i226 %sum_V_1_1" [sikehls/mult.cpp:105]   --->   Operation 98 'select' 'sum_5_V_9' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (1.52ns)   --->   "%sum_5_V_10 = select i1 %icmp_ln215_9, i226 %sum_V_5_1, i226 %sum_1_V" [sikehls/mult.cpp:105]   --->   Operation 99 'select' 'sum_5_V_10' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.52ns)   --->   "%sum_6_V_9 = select i1 %icmp_ln215_10, i226 %sum_2_V, i226 %sum_V_2_1" [sikehls/mult.cpp:105]   --->   Operation 100 'select' 'sum_6_V_9' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.52ns)   --->   "%sum_6_V_10 = select i1 %icmp_ln215_10, i226 %sum_V_6_1, i226 %sum_2_V" [sikehls/mult.cpp:105]   --->   Operation 101 'select' 'sum_6_V_10' <Predicate = true> <Delay = 1.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln102_2 = or i3 %j_0_0, 3" [sikehls/mult.cpp:102]   --->   Operation 102 'or' 'or_ln102_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i3 %or_ln102_2 to i4" [sikehls/mult.cpp:102]   --->   Operation 103 'zext' 'zext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp eq i3 %or_ln102_2, -1" [sikehls/mult.cpp:102]   --->   Operation 104 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 105 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %loopb12_end, label %branch3" [sikehls/mult.cpp:102]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.65ns)   --->   "%add_ln105_3 = add i4 %zext_ln100, %zext_ln102_3" [sikehls/mult.cpp:105]   --->   Operation 107 'add' 'add_ln105_3' <Predicate = (!icmp_ln102)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.96ns)   --->   "%xor_ln102 = xor i3 %j_0_0, -4" [sikehls/mult.cpp:102]   --->   Operation 108 'xor' 'xor_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str10, i32 %tmp_7)" [sikehls/mult.cpp:107]   --->   Operation 109 'specregionend' 'empty_24' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader" [sikehls/mult.cpp:100]   --->   Operation 110 'br' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.15>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sum_3_V_5_load_1 = load i226* %sum_3_V_5" [sikehls/mult.cpp:105]   --->   Operation 111 'load' 'sum_3_V_5_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sum_3_V)   --->   "%add_ln105_7 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln105_3, i4 %add_ln105_3)" [sikehls/mult.cpp:105]   --->   Operation 112 'bitconcatenate' 'add_ln105_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sum_3_V)   --->   "%zext_ln1503_3 = zext i8 %add_ln105_7 to i224" [sikehls/mult.cpp:105]   --->   Operation 113 'zext' 'zext_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sum_3_V)   --->   "%shl_ln1503_3 = shl i224 %zext_ln78, %zext_ln1503_3" [sikehls/mult.cpp:105]   --->   Operation 114 'shl' 'shl_ln1503_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sum_3_V)   --->   "%sext_ln700 = sext i224 %shl_ln1503_3 to i226" [sikehls/mult.cpp:105]   --->   Operation 115 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (8.15ns) (out node of the LUT)   --->   "%sum_3_V = add nsw i226 %sext_ln700, %sum_3_V_5_load_1" [sikehls/mult.cpp:105]   --->   Operation 116 'add' 'sum_3_V' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 117 [1/1] (1.76ns)   --->   "store i226 %sum_3_V, i226* %sum_3_V_5" [sikehls/mult.cpp:102]   --->   Operation 117 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br label %_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0" [sikehls/mult.cpp:102]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 8.15>
ST_9 : Operation 119 [1/1] (8.15ns)   --->   "%add_ln68_25 = add i226 %add_ln68, %sum_V_1_0" [sikehls/mult.cpp:113]   --->   Operation 119 'add' 'add_ln68_25' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (8.15ns)   --->   "%add_ln68_28 = add i226 %add_ln68_27, %add_ln68_26" [sikehls/mult.cpp:113]   --->   Operation 120 'add' 'add_ln68_28' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 3> <Delay = 8.15>
ST_10 : Operation 121 [1/1] (8.15ns)   --->   "%mult_V = add i226 %add_ln68_28, %add_ln68_25" [sikehls/mult.cpp:113]   --->   Operation 121 'add' 'mult_V' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "ret i226 %mult_V" [sikehls/mult.cpp:115]   --->   Operation 122 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('sum[3].V') [2]  (0 ns)
	'store' operation ('store_ln100', sikehls/mult.cpp:100) of constant 0 on local variable 'sum[3].V' [13]  (1.77 ns)

 <State 2>: 8.16ns
The critical path consists of the following:
	'phi' operation ('sum[4].V') with incoming values : ('sum[4].V', sikehls/mult.cpp:105) [16]  (0 ns)
	'add' operation ('add_ln68', sikehls/mult.cpp:113) [113]  (8.16 ns)

 <State 3>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('mul_ln1352_15', sikehls/mult.cpp:104) [33]  (6.38 ns)

 <State 4>: 8.29ns
The critical path consists of the following:
	'phi' operation ('j_0_0', sikehls/mult.cpp:102) with incoming values : ('xor_ln102', sikehls/mult.cpp:102) [43]  (0 ns)
	'icmp' operation ('icmp_ln215', sikehls/mult.cpp:104) [46]  (1.13 ns)
	'select' operation ('select_ln215', sikehls/mult.cpp:104) [47]  (0.781 ns)
	'mul' operation of DSP[49] ('mul_ln1352', sikehls/mult.cpp:104) [49]  (6.38 ns)

 <State 5>: 8.16ns
The critical path consists of the following:
	'phi' operation ('sum[4].V') with incoming values : ('sum[4].V', sikehls/mult.cpp:105) [37]  (0 ns)
	'select' operation ('select_ln700', sikehls/mult.cpp:105) [56]  (0 ns)
	'add' operation ('sum[0].V', sikehls/mult.cpp:105) [57]  (8.16 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln102_2', sikehls/mult.cpp:102) [92]  (0 ns)
	'add' operation ('add_ln105_3', sikehls/mult.cpp:105) [99]  (1.65 ns)

 <State 7>: 8.16ns
The critical path consists of the following:
	'load' operation ('sum_3_V_5_load_1', sikehls/mult.cpp:105) on local variable 'sum[3].V' [98]  (0 ns)
	'add' operation ('sum[3].V', sikehls/mult.cpp:105) [104]  (8.16 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln102', sikehls/mult.cpp:102) of variable 'sum[3].V', sikehls/mult.cpp:105 on local variable 'sum[3].V' [106]  (1.77 ns)

 <State 9>: 8.16ns
The critical path consists of the following:
	'add' operation ('add_ln68_25', sikehls/mult.cpp:113) [114]  (8.16 ns)

 <State 10>: 8.16ns
The critical path consists of the following:
	'add' operation ('mult.V', sikehls/mult.cpp:113) [118]  (8.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
