--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf nexys3.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12284 paths analyzed, 426 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.293ns.
--------------------------------------------------------------------------------

Paths for end point Calmatch/incorrectHit_reg (SLICE_X16Y42.A5), 4391 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.193ns (Levels of Logic = 7)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X12Y38.D2      net (fanout=17)       2.187   Calmatch/is_posedge_up
    SLICE_X12Y38.CMUX    Topdc                 0.338   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_F
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X16Y45.A6      net (fanout=13)       1.176   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X16Y45.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X17Y42.C5      net (fanout=2)        0.519   N23
    SLICE_X17Y42.C       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X16Y43.B2      net (fanout=8)        1.010   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X16Y43.B       Tilo                  0.205   N137
                                                       Calmatch/Mmux__n016231
    SLICE_X16Y43.A4      net (fanout=3)        0.419   Calmatch/_n0162<2>
    SLICE_X16Y43.A       Tilo                  0.205   N137
                                                       Calmatch/_n01945
    SLICE_X16Y42.B3      net (fanout=1)        0.547   Calmatch/_n01946
    SLICE_X16Y42.B       Tilo                  0.205   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set_SW0
    SLICE_X16Y42.A5      net (fanout=1)        0.169   N134
    SLICE_X16Y42.CLK     Tas                   0.341   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (2.166ns logic, 6.027ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.024ns (Levels of Logic = 8)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X19Y43.A3      net (fanout=17)       1.473   Calmatch/is_posedge_up
    SLICE_X19Y43.A       Tilo                  0.259   Calmatch/n0043
                                                       Calmatch/out
    SLICE_X16Y45.B6      net (fanout=3)        0.999   Calmatch/n0043
    SLICE_X16Y45.B       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT311
    SLICE_X16Y45.D1      net (fanout=3)        0.454   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT31
    SLICE_X16Y45.D       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4111
    SLICE_X17Y42.C4      net (fanout=7)        0.661   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
    SLICE_X17Y42.C       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X16Y43.B2      net (fanout=8)        1.010   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X16Y43.B       Tilo                  0.205   N137
                                                       Calmatch/Mmux__n016231
    SLICE_X16Y43.A4      net (fanout=3)        0.419   Calmatch/_n0162<2>
    SLICE_X16Y43.A       Tilo                  0.205   N137
                                                       Calmatch/_n01945
    SLICE_X16Y42.B3      net (fanout=1)        0.547   Calmatch/_n01946
    SLICE_X16Y42.B       Tilo                  0.205   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set_SW0
    SLICE_X16Y42.A5      net (fanout=1)        0.169   N134
    SLICE_X16Y42.CLK     Tas                   0.341   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.024ns (2.292ns logic, 5.732ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.979ns (Levels of Logic = 7)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X12Y38.D2      net (fanout=17)       2.187   Calmatch/is_posedge_up
    SLICE_X12Y38.CMUX    Topdc                 0.338   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_F
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X16Y45.A6      net (fanout=13)       1.176   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X16Y45.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X17Y42.C5      net (fanout=2)        0.519   N23
    SLICE_X17Y42.C       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X16Y43.B2      net (fanout=8)        1.010   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X16Y43.B       Tilo                  0.205   N137
                                                       Calmatch/Mmux__n016231
    SLICE_X17Y42.B4      net (fanout=3)        0.501   Calmatch/_n0162<2>
    SLICE_X17Y42.B       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X16Y42.B5      net (fanout=2)        0.197   N116
    SLICE_X16Y42.B       Tilo                  0.205   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set_SW0
    SLICE_X16Y42.A5      net (fanout=1)        0.169   N134
    SLICE_X16Y42.CLK     Tas                   0.341   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.979ns (2.220ns logic, 5.759ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Calmatch/incorrectHit_reg (SLICE_X16Y42.A6), 577 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 6)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X12Y38.D2      net (fanout=17)       2.187   Calmatch/is_posedge_up
    SLICE_X12Y38.CMUX    Topdc                 0.338   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_F
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X16Y45.A6      net (fanout=13)       1.176   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X16Y45.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X17Y42.C5      net (fanout=2)        0.519   N23
    SLICE_X17Y42.C       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X17Y43.B4      net (fanout=8)        0.518   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X17Y43.B       Tilo                  0.259   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o23
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o29
    SLICE_X17Y43.A5      net (fanout=1)        0.187   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o28
    SLICE_X17Y43.A       Tilo                  0.259   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o23
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o212
    SLICE_X16Y42.A6      net (fanout=1)        1.053   Calmatch/incorrectHit_reg_incorrectHit_reg_MUX_1660_o
    SLICE_X16Y42.CLK     Tas                   0.341   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (2.069ns logic, 5.640ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 7)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X19Y43.A3      net (fanout=17)       1.473   Calmatch/is_posedge_up
    SLICE_X19Y43.A       Tilo                  0.259   Calmatch/n0043
                                                       Calmatch/out
    SLICE_X16Y45.B6      net (fanout=3)        0.999   Calmatch/n0043
    SLICE_X16Y45.B       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT311
    SLICE_X16Y45.D1      net (fanout=3)        0.454   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT31
    SLICE_X16Y45.D       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4111
    SLICE_X17Y42.C4      net (fanout=7)        0.661   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
    SLICE_X17Y42.C       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X17Y43.B4      net (fanout=8)        0.518   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X17Y43.B       Tilo                  0.259   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o23
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o29
    SLICE_X17Y43.A5      net (fanout=1)        0.187   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o28
    SLICE_X17Y43.A       Tilo                  0.259   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o23
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o212
    SLICE_X16Y42.A6      net (fanout=1)        1.053   Calmatch/incorrectHit_reg_incorrectHit_reg_MUX_1660_o
    SLICE_X16Y42.CLK     Tas                   0.341   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (2.195ns logic, 5.345ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.433ns (Levels of Logic = 7)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X19Y43.A3      net (fanout=17)       1.473   Calmatch/is_posedge_up
    SLICE_X19Y43.A       Tilo                  0.259   Calmatch/n0043
                                                       Calmatch/out
    SLICE_X16Y45.B6      net (fanout=3)        0.999   Calmatch/n0043
    SLICE_X16Y45.B       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT311
    SLICE_X16Y45.D1      net (fanout=3)        0.454   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT31
    SLICE_X16Y45.D       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4111
    SLICE_X16Y45.C4      net (fanout=7)        0.473   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
    SLICE_X16Y45.C       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT21
    SLICE_X17Y43.B2      net (fanout=6)        0.653   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<1>
    SLICE_X17Y43.B       Tilo                  0.259   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o23
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o29
    SLICE_X17Y43.A5      net (fanout=1)        0.187   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o28
    SLICE_X17Y43.A       Tilo                  0.259   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o23
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o212
    SLICE_X16Y42.A6      net (fanout=1)        1.053   Calmatch/incorrectHit_reg_incorrectHit_reg_MUX_1660_o
    SLICE_X16Y42.CLK     Tas                   0.341   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.433ns (2.141ns logic, 5.292ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point Calmatch/correctHit_reg (SLICE_X17Y42.A5), 1344 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/correctHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 6)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/correctHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X12Y38.D2      net (fanout=17)       2.187   Calmatch/is_posedge_up
    SLICE_X12Y38.CMUX    Topdc                 0.338   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_F
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X16Y45.A6      net (fanout=13)       1.176   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X16Y45.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X17Y42.C5      net (fanout=2)        0.519   N23
    SLICE_X17Y42.C       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X16Y43.B2      net (fanout=8)        1.010   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X16Y43.B       Tilo                  0.205   N137
                                                       Calmatch/Mmux__n016231
    SLICE_X17Y42.B4      net (fanout=3)        0.501   Calmatch/_n0162<2>
    SLICE_X17Y42.B       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X17Y42.A5      net (fanout=2)        0.193   N116
    SLICE_X17Y42.CLK     Tas                   0.322   Calmatch/correctHit_reg
                                                       Calmatch/correctHit_reg_glue_set
                                                       Calmatch/correctHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (1.996ns logic, 5.586ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/correctHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.413ns (Levels of Logic = 7)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/correctHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X19Y43.A3      net (fanout=17)       1.473   Calmatch/is_posedge_up
    SLICE_X19Y43.A       Tilo                  0.259   Calmatch/n0043
                                                       Calmatch/out
    SLICE_X16Y45.B6      net (fanout=3)        0.999   Calmatch/n0043
    SLICE_X16Y45.B       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT311
    SLICE_X16Y45.D1      net (fanout=3)        0.454   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT31
    SLICE_X16Y45.D       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4111
    SLICE_X17Y42.C4      net (fanout=7)        0.661   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
    SLICE_X17Y42.C       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X16Y43.B2      net (fanout=8)        1.010   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X16Y43.B       Tilo                  0.205   N137
                                                       Calmatch/Mmux__n016231
    SLICE_X17Y42.B4      net (fanout=3)        0.501   Calmatch/_n0162<2>
    SLICE_X17Y42.B       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X17Y42.A5      net (fanout=2)        0.193   N116
    SLICE_X17Y42.CLK     Tas                   0.322   Calmatch/correctHit_reg
                                                       Calmatch/correctHit_reg_glue_set
                                                       Calmatch/correctHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.413ns (2.122ns logic, 5.291ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/correctHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 6)
  Clock Path Skew:      -0.065ns (0.329 - 0.394)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/correctHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.AQ      Tcko                  0.408   Calmatch/is_posedge_up
                                                       Calmatch/is_posedge_up
    SLICE_X12Y38.C6      net (fanout=17)       1.693   Calmatch/is_posedge_up
    SLICE_X12Y38.CMUX    Tilo                  0.343   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_G
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X16Y45.A6      net (fanout=13)       1.176   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X16Y45.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X17Y42.C5      net (fanout=2)        0.519   N23
    SLICE_X17Y42.C       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X16Y43.B2      net (fanout=8)        1.010   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X16Y43.B       Tilo                  0.205   N137
                                                       Calmatch/Mmux__n016231
    SLICE_X17Y42.B4      net (fanout=3)        0.501   Calmatch/_n0162<2>
    SLICE_X17Y42.B       Tilo                  0.259   Calmatch/correctHit_reg
                                                       Calmatch/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X17Y42.A5      net (fanout=2)        0.193   N116
    SLICE_X17Y42.CLK     Tas                   0.322   Calmatch/correctHit_reg
                                                       Calmatch/correctHit_reg_glue_set
                                                       Calmatch/correctHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (2.001ns logic, 5.092ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Findscore/Mshreg_posedge_incorrectHit_1 (SLICE_X14Y41.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Calmatch/incorrectHit_reg (FF)
  Destination:          Findscore/Mshreg_posedge_incorrectHit_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.075 - 0.069)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Calmatch/incorrectHit_reg to Findscore/Mshreg_posedge_incorrectHit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.200   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg
    SLICE_X14Y41.BI      net (fanout=7)        0.181   Calmatch/incorrectHit_reg
    SLICE_X14Y41.CLK     Tdh         (-Th)    -0.029   Calmatch/posedge_up<1>
                                                       Findscore/Mshreg_posedge_incorrectHit_1
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.229ns logic, 0.181ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point Calarrow/arrow2_reg_0 (SLICE_X24Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Calarrow/arrow2_reg_0 (FF)
  Destination:          Calarrow/arrow2_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Calarrow/arrow2_reg_0 to Calarrow/arrow2_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.200   Calarrow/arrow2_reg<4>
                                                       Calarrow/arrow2_reg_0
    SLICE_X24Y23.A6      net (fanout=3)        0.025   Calarrow/arrow2_reg<0>
    SLICE_X24Y23.CLK     Tah         (-Th)    -0.190   Calarrow/arrow2_reg<4>
                                                       Calarrow/state[1]_arrow2_reg[4]_select_11_OUT<0>1
                                                       Calarrow/arrow2_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point Calarrow/arrow1_reg_0 (SLICE_X25Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Calarrow/arrow1_reg_0 (FF)
  Destination:          Calarrow/arrow1_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Calarrow/arrow1_reg_0 to Calarrow/arrow1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.AQ      Tcko                  0.198   Calarrow/arrow1_reg<4>
                                                       Calarrow/arrow1_reg_0
    SLICE_X25Y21.A6      net (fanout=3)        0.022   Calarrow/arrow1_reg<0>
    SLICE_X25Y21.CLK     Tah         (-Th)    -0.215   Calarrow/arrow1_reg<4>
                                                       Calarrow/state[1]_arrow1_reg[4]_select_12_OUT<0>1
                                                       Calarrow/arrow1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Calmatch/posedge_up<1>/CLK
  Logical resource: Calmatch/Mshreg_posedge_down_1/CLK
  Location pin: SLICE_X14Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Calmatch/posedge_up<1>/CLK
  Logical resource: Findscore/Mshreg_posedge_correctHit_1/CLK
  Location pin: SLICE_X14Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.293|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12284 paths, 0 nets, and 849 connections

Design statistics:
   Minimum period:   8.293ns{1}   (Maximum frequency: 120.584MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 30 19:15:09 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



