<profile>

<section name = "Vivado HLS Report for 'myFuncAccel4'" level="0">
<item name = "Date">Thu Nov 14 22:48:26 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">a2b</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.868, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">403, 403, 403, 403, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">401, 401, 6, 4, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 16, -, -, -</column>
<column name="Expression">-, -, 0, 260, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 131, -</column>
<column name="Register">-, -, 644, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U5">myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U6">myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U7">myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_U8">myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U9">myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U10">myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U11">myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_U12">myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U13">myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U14">myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U15">myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_U16">myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1, i0 * i1 + i2</column>
<column name="myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U1">myFuncAccel4_mul_mul_17ns_17ns_34_1_1, i0 * i1</column>
<column name="myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U2">myFuncAccel4_mul_mul_17ns_17ns_34_1_1, i0 * i1</column>
<column name="myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U3">myFuncAccel4_mul_mul_17ns_17ns_34_1_1, i0 * i1</column>
<column name="myFuncAccel4_mul_mul_17ns_17ns_34_1_1_U4">myFuncAccel4_mul_mul_17ns_17ns_34_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_1_fu_663_p2">+, 0, 0, 10, 2, 2</column>
<column name="add_ln50_2_fu_673_p2">+, 0, 0, 12, 3, 3</column>
<column name="add_ln50_fu_653_p2">+, 0, 0, 10, 2, 2</column>
<column name="i_fu_323_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="my_input1_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="my_input1_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="my_output_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="my_output_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1494_1_fu_594_p2">icmp, 0, 0, 21, 34, 34</column>
<column name="icmp_ln1494_2_fu_615_p2">icmp, 0, 0, 21, 34, 34</column>
<column name="icmp_ln1494_3_fu_636_p2">icmp, 0, 0, 21, 34, 34</column>
<column name="icmp_ln1494_fu_573_p2">icmp, 0, 0, 21, 34, 34</column>
<column name="icmp_ln31_fu_318_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln52_fu_679_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="my_input1_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="my_output_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">or, 0, 0, 2, 1, 1</column>
<column name="select_ln52_fu_685_p3">select, 0, 0, 34, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_1_phi_fu_247_p4">9, 2, 32, 64</column>
<column name="i_1_reg_243">9, 2, 32, 64</column>
<column name="my_input1_V_0_data_out">9, 2, 24, 48</column>
<column name="my_input1_V_0_state">15, 3, 2, 6</column>
<column name="my_input1_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="my_output_V_1_data_out">9, 2, 40, 80</column>
<column name="my_output_V_1_state">15, 3, 2, 6</column>
<column name="my_output_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_243">32, 0, 32, 0</column>
<column name="i_reg_914">32, 0, 32, 0</column>
<column name="icmp_ln1494_1_reg_984">1, 0, 1, 0</column>
<column name="icmp_ln1494_2_reg_989">1, 0, 1, 0</column>
<column name="icmp_ln1494_3_reg_999">1, 0, 1, 0</column>
<column name="icmp_ln1494_reg_979">1, 0, 1, 0</column>
<column name="icmp_ln31_reg_910">1, 0, 1, 0</column>
<column name="icmp_ln31_reg_910_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="my_input1_V_0_payload_A">24, 0, 24, 0</column>
<column name="my_input1_V_0_payload_B">24, 0, 24, 0</column>
<column name="my_input1_V_0_sel_rd">1, 0, 1, 0</column>
<column name="my_input1_V_0_sel_wr">1, 0, 1, 0</column>
<column name="my_input1_V_0_state">2, 0, 2, 0</column>
<column name="my_output_V_1_payload_A">40, 0, 40, 0</column>
<column name="my_output_V_1_payload_B">40, 0, 40, 0</column>
<column name="my_output_V_1_sel_rd">1, 0, 1, 0</column>
<column name="my_output_V_1_sel_wr">1, 0, 1, 0</column>
<column name="my_output_V_1_state">2, 0, 2, 0</column>
<column name="tmp_10_reg_954">33, 0, 33, 0</column>
<column name="tmp_11_reg_974">34, 0, 34, 0</column>
<column name="tmp_1_reg_919">32, 0, 32, 0</column>
<column name="tmp_2_reg_939">33, 0, 33, 0</column>
<column name="tmp_3_reg_959">34, 0, 34, 0</column>
<column name="tmp_4_reg_924">32, 0, 32, 0</column>
<column name="tmp_5_reg_944">33, 0, 33, 0</column>
<column name="tmp_6_reg_964">34, 0, 34, 0</column>
<column name="tmp_7_reg_929">32, 0, 32, 0</column>
<column name="tmp_8_reg_949">33, 0, 33, 0</column>
<column name="tmp_9_reg_969">34, 0, 34, 0</column>
<column name="tmp_s_reg_934">32, 0, 32, 0</column>
<column name="trunc_ln708_s_reg_994">34, 0, 34, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myFuncAccel4, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, myFuncAccel4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myFuncAccel4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myFuncAccel4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myFuncAccel4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myFuncAccel4, return value</column>
<column name="size">in, 32, ap_stable, size, scalar</column>
<column name="dim">in, 32, ap_stable, dim, scalar</column>
<column name="threshold_V">in, 34, ap_stable, threshold_V, scalar</column>
<column name="data0_0_V">in, 17, ap_stable, data0_0_V, pointer</column>
<column name="data0_1_V">in, 17, ap_stable, data0_1_V, pointer</column>
<column name="data0_2_V">in, 17, ap_stable, data0_2_V, pointer</column>
<column name="data0_3_V">in, 17, ap_stable, data0_3_V, pointer</column>
<column name="data0_4_V">in, 17, ap_stable, data0_4_V, pointer</column>
<column name="data0_5_V">in, 17, ap_stable, data0_5_V, pointer</column>
<column name="data0_6_V">in, 17, ap_stable, data0_6_V, pointer</column>
<column name="data0_7_V">in, 17, ap_stable, data0_7_V, pointer</column>
<column name="data0_8_V">in, 17, ap_stable, data0_8_V, pointer</column>
<column name="data0_9_V">in, 17, ap_stable, data0_9_V, pointer</column>
<column name="data0_10_V">in, 17, ap_stable, data0_10_V, pointer</column>
<column name="data0_11_V">in, 17, ap_stable, data0_11_V, pointer</column>
<column name="data0_12_V">in, 17, ap_stable, data0_12_V, pointer</column>
<column name="data0_13_V">in, 17, ap_stable, data0_13_V, pointer</column>
<column name="data0_14_V">in, 17, ap_stable, data0_14_V, pointer</column>
<column name="data0_15_V">in, 17, ap_stable, data0_15_V, pointer</column>
<column name="my_input1_V_TDATA">in, 24, axis, my_input1_V, pointer</column>
<column name="my_input1_V_TVALID">in, 1, axis, my_input1_V, pointer</column>
<column name="my_input1_V_TREADY">out, 1, axis, my_input1_V, pointer</column>
<column name="my_output_V_TDATA">out, 40, axis, my_output_V, pointer</column>
<column name="my_output_V_TVALID">out, 1, axis, my_output_V, pointer</column>
<column name="my_output_V_TREADY">in, 1, axis, my_output_V, pointer</column>
</table>
</item>
</section>
</profile>
