--------------------------------------------------------------------------------
Release 9.1.03i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx\ISE91\bin\nt\trce.exe -ise C:/usr/Xilinx/Exp6/Exp6.ise -intstyle ise
-e 3 -s 4 -xml prog_rom prog_rom.ncd -o prog_rom.twr prog_rom.pcf

Design file:              prog_rom.ncd
Physical constraint file: prog_rom.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
address<0>  |    2.257(R)|   -0.311(R)|clk_BUFGP         |   0.000|
address<1>  |    1.618(R)|    0.200(R)|clk_BUFGP         |   0.000|
address<2>  |    1.598(R)|    0.215(R)|clk_BUFGP         |   0.000|
address<3>  |    1.189(R)|    0.543(R)|clk_BUFGP         |   0.000|
address<4>  |    1.083(R)|    0.628(R)|clk_BUFGP         |   0.000|
address<5>  |    0.812(R)|    0.845(R)|clk_BUFGP         |   0.000|
address<6>  |    1.011(R)|    0.685(R)|clk_BUFGP         |   0.000|
address<7>  |    1.890(R)|   -0.018(R)|clk_BUFGP         |   0.000|
address<8>  |    0.986(R)|    0.705(R)|clk_BUFGP         |   0.000|
address<9>  |    0.919(R)|    0.759(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
instruction<0> |   10.008(R)|clk_BUFGP         |   0.000|
instruction<1> |   10.107(R)|clk_BUFGP         |   0.000|
instruction<2> |    9.972(R)|clk_BUFGP         |   0.000|
instruction<3> |    9.746(R)|clk_BUFGP         |   0.000|
instruction<4> |    9.725(R)|clk_BUFGP         |   0.000|
instruction<5> |   10.240(R)|clk_BUFGP         |   0.000|
instruction<6> |   10.025(R)|clk_BUFGP         |   0.000|
instruction<7> |   10.240(R)|clk_BUFGP         |   0.000|
instruction<8> |   10.007(R)|clk_BUFGP         |   0.000|
instruction<9> |    9.980(R)|clk_BUFGP         |   0.000|
instruction<10>|    9.926(R)|clk_BUFGP         |   0.000|
instruction<11>|    9.917(R)|clk_BUFGP         |   0.000|
instruction<12>|   10.135(R)|clk_BUFGP         |   0.000|
instruction<13>|    9.542(R)|clk_BUFGP         |   0.000|
instruction<14>|   10.007(R)|clk_BUFGP         |   0.000|
instruction<15>|    9.647(R)|clk_BUFGP         |   0.000|
instruction<16>|   10.007(R)|clk_BUFGP         |   0.000|
instruction<17>|   10.540(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+


Analysis completed Thu Nov 05 12:16:17 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 109 MB



