Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 08 Nov 2018 11:49:54 -0000
Received: from icoremail.net (unknown [209.85.210.181])
	by mail-app2 (Coremail) with SMTP id by_KCgCn31yKHuRbxqZfAQ--.29090S3;
	Thu, 08 Nov 2018 19:31:22 +0800 (CST)
Received: from mail-pf1-f181.google.com (unknown [209.85.210.181])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCXekaHHuRbRHUcAA--.1507S3;
	Thu, 08 Nov 2018 19:31:20 +0800 (CST)
Received: by mail-pf1-f181.google.com with SMTP id x2-v6so5101637pfm.7
        for <xuliker@zju.edu.cn>; Thu, 08 Nov 2018 03:31:20 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:mime-version:sender:precedence
         :list-id;
        bh=5n5vNfDIqo4MYXHC8WwkP9j4hnP6V2KZGyuyz+tCwcc=;
        b=lohvllE5b+H8Ruy5udDQ3LFVV4/ZLBhKL80A0zx/O1XDiJownWJOkX5lkRX+eZutlk
         sgjwKZj1ueH9iO1Tz/+6IswU6Cz0x38nZ9BcU1EhhPeDn7xrmL13uFtCqs1Rr3NThj7p
         BsO84/5OV5VC+JZ8RT/fWXy4eFq2u6iZkrAGY/PvyRcxgKuItY0uDRjW56DqCuEA5Q2p
         5QZY0WVE7fjnIqyhkUycar7oI2cQgVfyBnSvNB1/dLErD+RLwzzABoy0ZkQjzPsF69JZ
         XeApXCot27ax+ZFJjEibVabX03xxCiV6qFZraBNtj7oGpCev3F/RsrE1jd2ZV8V8lPyb
         nXmg==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gKt2+eD/DHlZ2h9CThPVtwQ7Bs9lphkiLzhg0XQ5MK06rvLYcww
	PQSmbnkfwuRYjbJv+cuJLoeSzu3VZjzK+hAWs8Rbe5ydyqcfq+O6Uw==
X-Received: by 2002:a65:66ce:: with SMTP id c14mr3470291pgw.450.1541676679747;
        Thu, 08 Nov 2018 03:31:19 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp69975pjt;
        Thu, 8 Nov 2018 03:31:18 -0800 (PST)
X-Google-Smtp-Source: AJdET5cnV7FKM1hVUWso16Nrlixpfxt4BE3GOdz357wS6Otsu+A1yoM4/dY72ccnji2mgd2dhsUm
X-Received: by 2002:a17:902:b18c:: with SMTP id s12-v6mr4082492plr.16.1541676678916;
        Thu, 08 Nov 2018 03:31:18 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541676678; cv=none;
        d=google.com; s=arc-20160816;
        b=wZPkKo+b3aCFuoRlHeCEUkKGjBP8iv6y38XOry0UfbFxnhLGc7ff6ZF/O2lBzaZ45T
         FugLuoAMrU6PNxO7ELX2Ea6FPcLj9U8x0fKERYZrEP5BqsAHY5qbEnr1KHBjYiKqwvlU
         YWUbhCYnOCfOq/rRhBjZrVKjuGsKEEbTji1jKC0m8TuYt/CdTpqLi4THjbla+VgvxdNb
         yh+L2sjQqDatsOFCCG0TOvdJsYDC4r9OG2L/bs1EsYBeXtMl5aZ76q08l8yv80AwuPQT
         P5WwHnu5i1ajeYjNfntd8+IYfTNnWGFcNBa0nhxp3FVdbDjYwkAr35UvA1TvDZN5dBG1
         YODQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:message-id:date:subject:cc
         :to:from;
        bh=5n5vNfDIqo4MYXHC8WwkP9j4hnP6V2KZGyuyz+tCwcc=;
        b=x5vtqT9pQn/ByauLUTuZ3Gs089aBikUQzU6/H2Q5dBs+TLOV5TY6JjQ0biaVRx4Zvh
         jgBvqbyBhZwcpamTuP8/hDdhNtAUvGdYzRgvMZlSOwcV6pJcIZSOKn1NfjZRtgqOfy6w
         ocdQe8dKyG3tBqRxVh7lOnIKd4+rAEgsFrWzI9ihkcBkOn2i4cGqGACKqs2nzlkDbyGg
         QD4pvhQUVhZNqActfp/PxHGtfezu2CjPHVVSzHOQBl98vTzVfNVwsn/dYuEW/NLdGwOP
         p5MZj3MN+HMobETEcOt+/8juYykXYdSNgvEdrsq1ZR7kztIQ6bMfxhK4bCjCHKtsZV82
         NQCw==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id e4-v6si4093425pls.214.2018.11.08.03.31.03;
        Thu, 08 Nov 2018 03:31:18 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727257AbeKHVFW (ORCPT <rfc822;lumpython@gmail.com> + 99 others);
        Thu, 8 Nov 2018 16:05:22 -0500
Received: from 59-120-53-16.HINET-IP.hinet.net ([59.120.53.16]:38196 "EHLO
        ATCSQR.andestech.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org
        with ESMTP id S1726304AbeKHVFW (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 8 Nov 2018 16:05:22 -0500
Received: from mail.andestech.com (atcpcs16.andestech.com [10.0.1.222])
        by ATCSQR.andestech.com with ESMTP id wA8BUSiu069438;
        Thu, 8 Nov 2018 19:30:28 +0800 (GMT-8)
        (envelope-from nylon7@andestech.com)
Received: from app09.andestech.com (10.0.15.117) by ATCPCS16.andestech.com
 (10.0.1.222) with Microsoft SMTP Server id 14.3.123.3; Thu, 8 Nov 2018
 19:30:10 +0800
From: Nylon Chen <nylon7@andestech.com>
To: <green.hu@gmail.com>, <deanbo422@gmail.com>,
        <linux-kernel@vger.kernel.org>
CC: <nylon7717@gmail.com>, Nylon Chen <nylon7@andestech.com>
Subject: [PATCH v3 2/2] nds32: support hardware prefetcher
Date: Thu, 8 Nov 2018 19:28:15 +0800
Message-ID: <20181108112815.3712-1-nylon7@andestech.com>
X-Mailer: git-send-email 2.18.0
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.0.15.117]
X-DNSRBL: 
X-MAIL: ATCSQR.andestech.com wA8BUSiu069438
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCXekaHHuRbRHUcAA--.1507S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJF47Xw4UuF47AF4UGry5XFb_yoW5KrWUpr
	s8Ca4vyryjgF98K34ayr4kurW5JF4kCF4jgr1ku3yUAF1jq3WDJrykJ3W7ZF10vFs29ryF
	q3Z2qa1YqryDAwUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6r4kMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW5JVW7JwCYIx
	AIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWlcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4
	vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_
	Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUAVWUtwCIc40Y0x
	0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IU5h0
	ePUUUUU==

We add a config for user to enable or disable this feature.
It can be used to control the hardware prefetch function.

Signed-off-by: Nylon Chen <nylon7@andestech.com>
---
 arch/nds32/Kconfig.cpu            | 7 +++++++
 arch/nds32/include/asm/bitfield.h | 6 ++++++
 arch/nds32/kernel/head.S          | 2 +-
 arch/nds32/kernel/setup.c         | 7 +++++++
 4 files changed, 21 insertions(+), 1 deletion(-)

diff --git a/arch/nds32/Kconfig.cpu b/arch/nds32/Kconfig.cpu
index 6482ed877f97..f16edf0582b4 100644
--- a/arch/nds32/Kconfig.cpu
+++ b/arch/nds32/Kconfig.cpu
@@ -177,6 +177,13 @@ config CACHE_L2
 	  Say Y here to enable L2 cache if your SoC are integrated with L2CC.
 	  If unsure, say N.
 
+config HW_PRE
+	bool "Enable hardware prefetcher"
+	default y
+	help
+	  Say Y here to enable hardware prefetcher feature.
+	  Only when CPU_VER.REV >= 0x09 can support.
+
 menu "Memory configuration"
 
 choice
diff --git a/arch/nds32/include/asm/bitfield.h b/arch/nds32/include/asm/bitfield.h
index c1619730192a..7414fcbbab4e 100644
--- a/arch/nds32/include/asm/bitfield.h
+++ b/arch/nds32/include/asm/bitfield.h
@@ -740,14 +740,20 @@
 #define N13MISC_CTL_offRTP	1	/* Disable Return Target Predictor */
 #define N13MISC_CTL_offPTEPF	2	/* Disable HPTWK L2 PTE pefetch */
 #define N13MISC_CTL_offSP_SHADOW_EN	4	/* Enable shadow stack pointers */
+#define MISC_CTL_offHWPRE      11      /* Enable HardWare PREFETCH */
 /* bit 6, 9:31 reserved */
 
 #define N13MISC_CTL_makBTB	( 0x1  << N13MISC_CTL_offBTB )
 #define N13MISC_CTL_makRTP	( 0x1  << N13MISC_CTL_offRTP )
 #define N13MISC_CTL_makPTEPF	( 0x1  << N13MISC_CTL_offPTEPF )
 #define N13MISC_CTL_makSP_SHADOW_EN	( 0x1  << N13MISC_CTL_offSP_SHADOW_EN )
+#define MISC_CTL_makHWPRE_EN     ( 0x1  << MISC_CTL_offHWPRE )
 
+#ifdef CONFIG_HW_PRE
+#define MISC_init	(N13MISC_CTL_makBTB|N13MISC_CTL_makRTP|N13MISC_CTL_makSP_SHADOW_EN|MISC_CTL_makHWPRE_EN)
+#else
 #define MISC_init	(N13MISC_CTL_makBTB|N13MISC_CTL_makRTP|N13MISC_CTL_makSP_SHADOW_EN)
+#endif
 
 /******************************************************************************
  * PRUSR_ACC_CTL (Privileged Resource User Access Control Registers)
diff --git a/arch/nds32/kernel/head.S b/arch/nds32/kernel/head.S
index 2c8aac6201be..db64b78b1232 100644
--- a/arch/nds32/kernel/head.S
+++ b/arch/nds32/kernel/head.S
@@ -151,7 +151,7 @@ _tlb:
 #endif
 	mtsr    $r3, $TLB_MISC
 
-	mfsr    $r0, $MISC_CTL      ! Enable BTB and RTP and shadow sp
+	mfsr    $r0, $MISC_CTL      ! Enable BTB, RTP, shadow sp, and HW_PRE
 	ori     $r0, $r0, #MISC_init
 	mtsr    $r0, $MISC_CTL
 
diff --git a/arch/nds32/kernel/setup.c b/arch/nds32/kernel/setup.c
index 4b774ca433a9..31d29d92478e 100644
--- a/arch/nds32/kernel/setup.c
+++ b/arch/nds32/kernel/setup.c
@@ -39,6 +39,7 @@
 #define HWCAP_FPU_DP		0x040000
 #define HWCAP_V2		0x080000
 #define HWCAP_DX_REGS		0x100000
+#define HWCAP_HWPRE		0x200000
 
 unsigned long cpu_id, cpu_rev, cpu_cfgid;
 bool has_fpu = false;
@@ -75,6 +76,7 @@ static const char *hwcap_str[] = {
 	"fpu_dp",
 	"v2",
 	"dx_regs",
+	"hw_pre",
 	NULL,
 };
 
@@ -221,6 +223,11 @@ static void __init setup_cpuinfo(void)
 	if (__nds32__mfsr(NDS32_SR_MSC_CFG) & MSC_CFG_mskL2C)
 		elf_hwcap |= HWCAP_L2C;
 
+#ifdef CONFIG_HW_PRE
+	if (__nds32__mfsr(NDS32_SR_MISC_CTL) & MISC_CTL_makHWPRE_EN)
+		elf_hwcap |= HWCAP_HWPRE;
+#endif
+
 	tmp = __nds32__mfsr(NDS32_SR_CACHE_CTL);
 	if (!IS_ENABLED(CONFIG_CPU_DCACHE_DISABLE))
 		tmp |= CACHE_CTL_mskDC_EN;
-- 
2.18.0
