VERILOG_SOURCES += half_adder.v
VERILOG_SOURCES += full_adder.v

COCOTB_TEST_MODULES = uvm_full_adder

TOPLEVEL = full_adder

include $(shell cocotb-config --makefiles)/Makefile.sim