

================================================================
== Vitis HLS Report for 'SMM_CIF_0_1'
================================================================
* Date:           Mon Oct 28 14:09:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214                   |SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6                   |       77|       77|   0.770 us|   0.770 us|    77|    77|       no|
        |grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271                              |SMM_CIF_0_1_Pipeline_L2_L3                              |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380  |SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |     2412|     2412|  24.491 us|  24.491 us|  2412|  2412|       no|
        |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442                   |SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7                   |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_3_VITIS_LOOP_136_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    682|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   35|    2412|   6025|    -|
|Memory           |       25|    -|     800|     25|    -|
|Multiplexer      |        -|    -|       -|   1623|    -|
|Register         |        -|    -|     868|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       25|   35|    4080|   8355|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   15|       3|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271                              |SMM_CIF_0_1_Pipeline_L2_L3                              |        0|  25|  1096|   881|    0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380  |SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        0|   0|   692|  1122|    0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214                   |SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6                   |        0|   0|    30|   606|    0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442                   |SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7                   |        0|   0|    99|   140|    0|
    |mul_32ns_32ns_64_2_1_U148                                          |mul_32ns_32ns_64_2_1                                    |        0|   4|   165|    50|    0|
    |mul_32s_32s_32_1_1_U151                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_1_1_U152                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_1_1_U153                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_2_1_U149                                            |mul_32s_32s_32_2_1                                      |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U150                                            |mul_32s_32s_32_2_1                                      |        0|   3|   165|    50|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0|  35|  2412|  6025|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                          Memory                          |                                Module                               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_U         |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U         |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    +----------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                     |                                                                     |       25| 800|  25|    0|  2475|  800|    50|        39600|
    +----------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_611_p2                                                                  |         +|   0|  0|  71|          64|           1|
    |add_ln136_fu_676_p2                                                                  |         +|   0|  0|  38|          31|           1|
    |grp_fu_473_p2                                                                        |         +|   0|  0|  39|          32|           2|
    |num_imag_2_fu_620_p2                                                                 |         +|   0|  0|  39|          32|           1|
    |sub151_fu_561_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub154_fu_567_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub_fu_711_p2                                                                        |         +|   0|  0|  39|          32|           2|
    |bound4_fu_584_p2                                                                     |         -|   0|  0|  41|          34|          34|
    |ap_block_state13_on_subcall_done                                                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op174_call_state13                                                      |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TREADY                              |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TREADY                   |       and|   0|  0|   2|           1|           1|
    |cmp155_not27_fu_631_p2                                                               |      icmp|   0|  0|  39|          32|          32|
    |cmp155_not_mid1_fu_626_p2                                                            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln128_fu_606_p2                                                                 |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln136_fu_600_p2                                                                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln168_fu_664_p2                                                                 |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                                                                      |        or|   0|  0|   2|           1|           1|
    |or_ln168_fu_670_p2                                                                   |        or|   0|  0|   2|           1|           1|
    |iter_3_fu_682_p3                                                                     |    select|   0|  0|  31|           1|          31|
    |select_ln128_1_fu_644_p3                                                             |    select|   0|  0|  31|           1|          31|
    |select_ln128_2_fu_656_p3                                                             |    select|   0|  0|  32|           1|          32|
    |select_ln128_fu_636_p3                                                               |    select|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0| 682|         492|         339|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |                            Name                            | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1         |    9|          2|    1|          2|
    |ap_NS_fsm                                                   |  125|         28|    1|         28|
    |grp_fu_455_p0                                               |   14|          3|   32|         96|
    |grp_fu_455_p1                                               |   14|          3|   32|         96|
    |in_stream_a_TDATA_blk_n                                     |    9|          2|    1|          2|
    |in_stream_a_TREADY_int_regslice                             |   25|          5|    1|          5|
    |indvar_flatten13_fu_196                                     |    9|          2|   64|        128|
    |iter_fu_188                                                 |    9|          2|   31|         62|
    |num_imag_fu_192                                             |    9|          2|   32|         64|
    |out_stream_TDATA_blk_n                                      |    9|          2|    1|          2|
    |out_stream_TDATA_int_regslice                               |   25|          5|   64|        320|
    |out_stream_TVALID_int_regslice                              |   25|          5|    1|          5|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1  |    9|          2|    1|          2|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                       | 1623|        359|  410|       1108|
    +------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL                                                                           |  32|   0|   32|          0|
    |B_ROW                                                                           |  32|   0|   32|          0|
    |B_ROW_load_load_fu_553_p1                                                       |  32|   0|   32|          0|
    |KER_bound_reg_851                                                               |  32|   0|   32|          0|
    |KER_size_0_reg_789                                                              |  32|   0|   32|          0|
    |KER_size_1_reg_846                                                              |  32|   0|   32|          0|
    |OFMDim_current                                                                  |  32|   0|   32|          0|
    |ap_CS_fsm                                                                       |  27|   0|   27|          0|
    |ap_predicate_pred1250_state9                                                    |   1|   0|    1|          0|
    |ap_predicate_pred1252_state9                                                    |   1|   0|    1|          0|
    |ap_predicate_pred1254_state9                                                    |   1|   0|    1|          0|
    |bound11_reg_823                                                                 |  64|   0|   64|          0|
    |bound4_reg_818                                                                  |  34|   0|   34|          0|
    |grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg                              |   1|   0|    1|          0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg  |   1|   0|    1|          0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg                   |   1|   0|    1|          0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg                   |   1|   0|    1|          0|
    |indvar_flatten13_fu_196                                                         |  64|   0|   64|          0|
    |iter_fu_188                                                                     |  31|   0|   31|          0|
    |mul_ln101_reg_836                                                               |  32|   0|   32|          0|
    |num_imag_fu_192                                                                 |  32|   0|   32|          0|
    |or_ln168_reg_831                                                                |   1|   0|    1|          0|
    |reg_468                                                                         |  32|   0|   32|          0|
    |reg_480                                                                         |  32|   0|   32|          0|
    |sub151_reg_807                                                                  |  32|   0|   32|          0|
    |sub154_reg_812                                                                  |  32|   0|   32|          0|
    |sub_reg_841                                                                     |  32|   0|   32|          0|
    |valIn_a_data_1_reg_729                                                          |  32|   0|   32|          0|
    |valIn_a_data_2_reg_735                                                          |  32|   0|   32|          0|
    |valIn_a_data_3_reg_743                                                          |  32|   0|   32|          0|
    |valIn_a_data_4_reg_749                                                          |  32|   0|   32|          0|
    |valIn_a_data_5_reg_757                                                          |  32|   0|   32|          0|
    |valIn_a_data_reg_725                                                            |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 868|   0|  868|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_none|   SMM_CIF_0_1|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_none|   SMM_CIF_0_1|  return value|
|in_stream_a_TDATA   |   in|   64|          axis|   in_stream_a|       pointer|
|in_stream_a_TVALID  |   in|    1|          axis|   in_stream_a|       pointer|
|in_stream_a_TREADY  |  out|    1|          axis|   in_stream_a|       pointer|
|out_stream_TDATA    |  out|   64|          axis|    out_stream|       pointer|
|out_stream_TVALID   |  out|    1|          axis|    out_stream|       pointer|
|out_stream_TREADY   |   in|    1|          axis|    out_stream|       pointer|
+--------------------+-----+-----+--------------+--------------+--------------+

