                                                                                                   STA333ML
           2-channel microless high-efficiency digital audio system Sound
                                                                                                        Terminal ®
                                                                                             Datasheet - production data
                                                                     Wireless speaker cradles
                                                                    Description
                                                                    The STA333ML is a single die embedding digital
                                                                    audio processing and high-efficiency power
                         PowerSSO-36                                amplification, capable of operating without the aid
              with exposed pad down (EPD)                           of an external microcontroller.
                                                                    The STA333ML is part of the Sound Terminal®
Features                                                            family that provides full digital audio streaming to
                                                                    the speakers and offers cost effectiveness, low
 Wide supply voltage range (4.5 - 20 V)                            power dissipation and sound enrichment.
 2 x 20 W into 8 at VCC = 18 V
                                                                    The STA333ML combines a unique 24-bit DDX®
 PowerSSO-36 exposed pad package                                   digital class-D ternary modulator together with an
 2 channels of 24-bit DDX®                                         extremely low RdsON stereo power DMOS stage.
                                                                    The latter is capable of a total output power of
 100-dB SNR and dynamic range
                                                                    2 x 20 W with outstanding performance in terms
 Selectable 32 kHz to 48 kHz input sample                          of efficiency (>90%), THD, SNR and EMI.
    rates
                                                                    The microless feature allows its use in low-cost
 Automatic zero-detect mute                                        applications (cradles, digital speakers, audio
 Automatic invalid input detect mute                               terminals) where no microcontroller is needed.
 2-channel I2S input data interface                                The serial audio data interface accepts the
 Selectable clock input ratio (256 or 364 * fs)                    universally used I2S format. Basic features, such
                                                                    as the oversampling clock, gain, and I2S format,
 Max power correction for lower full power
                                                                    can be set using a minimal number of selection
 96 kHz internal processing sample rate, 24-bit                    pins. The STA333ML is self-protected against
    precision                                                       thermal overload, overcurrent, short-circuit and
 Embedded thermal overload and short-circuit                       overvoltage conditions.
    protection                                                      The fault condition is also signalled on an external
 Filterless configuration option                                   pin (INT_LINE) for specific requirements.
Applications
 LCDs
 DVDs
 Cradles
 Digital speakers
                                                     Table 1. Device summary
                  Order code                                  Package                             Packaging
               STA333ML13TR                              PowerSSO-36 EPD                         Tape and reel
March 2019                                               DocID13177 Rev 8                                             1/23
This is information on a product in full production.                                                             www.st.com


Contents                                                                                                          STA333ML
Contents
1        Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2        Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3        Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
         3.1    Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
         3.2    Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
         3.3    Recommended operating condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
         3.4    Electrical specifications - digital section . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
         3.5    Electrical specifications - power section . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
         3.6    Power-on sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
         3.7    Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4        Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
         4.1    Serial audio interface protocols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
         4.2    Fault-detect recovery bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.3    Zero-detect mute enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.4    Fade-in/out feature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.5    Oversampling selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.6    Gain selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
         4.7    Power-down function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
5        Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
         5.1    Applications schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
         5.2    Internal voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
         5.3    PLL filter schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
         5.4    Typical output configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6        Package thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
7        Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
8        Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2/23                                       DocID13177 Rev 8


STA333ML                                                                                               Contents
9        Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
                                    DocID13177 Rev 8                                                           3/23
                                                                                                                    23


Block diagram                                                            STA333ML
1          Block diagram
                                      Figure 1. Block diagram
                                                   Protection
                                                 current/thermal
                   I 2S
                interface                                        Channel
                                                                   1A
                                                                 Channel
                              Power                   Logic        1B
                 Volume       control
                  control
                          DDX
                                                                 Channel
                                                                   2A
                                                   Regulators
                                                                 Channel
                     PLL                                           2B
                                                       Bias
4/23                               DocID13177 Rev 8


STA333ML                                                                           Pin description
2        Pin description
                             Figure 2. Pin connections (top view)
                  GND_SUB        1                                 36         VDD_DIG
                       FMT       2                                 35         GND_DIG
                TEST_MODE        3                                 34         GAIN
                  VSS_REG        4                                 33         ONSEL
                  VCC_REG        5                                 32         INT_LINE
                     OUT2B       6                                 31         RESET
                      GND2       7                                 30         SDI
                      VCC2       8                                 29         LRCKI
                     OUT2A       9                                 28         BICKI
                     OUT1B       10                                27         XTI
                      VCC1       11                                26         GND_PLL
                      GND1       12                                25         FILTER_PLL
                     OUT1A       13                                24         VDD_PLL
                  GND_REG        14                                23         PWRDN
                  VDD_REG                EP, exposed pad                      GND_DIG
                                 15                                22
                                         (device ground)
                    CONFIG       16                                21         VDD_DIG
                       N.C.      17                                20         N.C.
                       N.C.      18                                19         N.C.
                                   Table 2. Pin description
            Pin        Name            Type                          Description
             1       GND_SUB           Gnd       Substrate ground
                                                 Serial format:
             2          FMT              In      0: I2S format
                                                 1: left justified
             3      TEST_MODE            In      This pin must be connected to GROUND
             4       VSS_REG          Analog     Internal reference at VCC - 3.3 V
             5       VCC_REG          Analog     Internal VCC reference
             6         OUT2B            Out      Output half bridge 2B
             7         GND2            Gnd       Power negative supply
             8         VCC2           Power      Power positive supply
             9         OUT2A            Out      Output half bridge 2A
            10         OUT1B            Out      Output half bridge 1B
                                 DocID13177 Rev 8                                             5/23
                                                                                                   23


Pin description                                                                       STA333ML
                              Table 2. Pin description (continued)
                Pin    Name             Type                         Description
                11     VCC1            Power    Power positive supply
                12     GND1             Gnd     Power negative supply
                13     OUT1A             Out    Output half-bridge 1A
                14   GND_REG           Analog   Internal ground reference
                15   VDD_REG           Analog   Internal 3.3 V reference voltage
                16    CONFIG              In    Configuration mode, must be connected to ground
                17      N.C.               -    Not connected
                18      N.C.               -    Not connected
                19      N.C.               -    Not connected
                20      N.C.               -    Not connected
                21   VDD_DIG           Power    Positive supply digital
                22   GND_DIG            Gnd     Digital ground
                                                Power-down:
                23    PWRDN              In     0: low-power mode
                                                1: normal operation
                24   VDD_PLL           Power    Positive supply for PLL
                25  FILTER_PLL            In    Connection to PLL filter
                26   GND_PLL            Gnd     Negative supply for PLL
                27       XTI             In     PLL input clock, 256 * fs or 384 * fs
                28      BICKI            In     I2S serial clock
                29     LRCKI             In     I2S left/right clock
                30       SDI             In     I2S serial data channel
                31     RESET              In    Reset
                32   INT_LINE            Out    Fault interrupt
                                                Oversampling selector:
                33     ONSEL              In    0: 256 * fs
                                                1: 384 * fs
                                                Gain selector:
                34      GAIN              In    0: 0 dBFs
                                                1: 24 dBFs
                35   GND_DIG            Gnd     Digital ground
                36   VDD_DIG           Power    Digital supply
                                                Exposed pad for PCB heatsink, to be connected to
                 -       EP                -
                                                ground plane
6/23                              DocID13177 Rev 8


STA333ML                                                                     Electrical specifications
3        Electrical specifications
3.1      Absolute maximum ratings
                                        Table 3. Absolute maximum ratings
          Symbol                           Parameter                    Min.   Typ.     Max.     Unit
            VCC       Power supply voltage (pins VCC1, VCC2)              -      -       23        V
             VL       Logic input interface                             -0.3     -        4        V
            VDD       Digital supply (pin VDD_DIG)                        -      -        4        V
             Top      Operating junction temperature                      0      -      150       °C
            Tstg      Storage temperature                               -40      -      150       °C
3.2      Thermal data
                                                Table 4. Thermal data
          Symbol                           Parameter                    Min.   Typ.     Max.     Unit
          RTh(j-case) Thermal resistance junction to case (thermal pad)   -     1.5       2     °C/W
             Tsd      Thermal shutdown junction temperature             140      -      150       °C
            Thsd      Thermal shutdown hysteresis                        18     20       22       °C
3.3      Recommended operating condition
                                   Table 5. Recommended operating condition
          Symbol                           Parameter                    Min.   Typ.     Max.     Unit
            VCC       Power supply voltage (pins VCC1, VCC2)             4.5     -      20.0       V
             VL       Logic input interface                             2.7     3.3      3.6       V
            VDD       Digital supply (pin VDD_DIG)                       2.7    3.3      3.6       V
            Tamb      Ambient temperature                                 0      -       70       °C
                                            DocID13177 Rev 8                                        7/23
                                                                                                         23


Electrical specifications                                                                     STA333ML
3.4          Electrical specifications - digital section
                                 Table 6. Electrical specifications for digital section
               Symbol            Parameter                 Conditions    Min.     Typ.    Max.    Unit
                   Iil  Input current without bias   Vi = 0 V             -10        -     10      µA
                   Iih  device                       Vi = VDD = 3.6 V     -10        -     10      µA
                                                                                          0.2 *
                  Vil   Low-level input voltage      -                      -        -              V
                                                                                          VDD
                                                                         0.8 *
                  Vih   High-level input voltage     -                               -      -       V
                                                                          VDD
                                                                                          0.4 *
                  Vol   Low-level output voltage     Iol = 2 mA             -        -              V
                                                                                          VDD
                                                                         0.8 *
                  Voh   High-level output voltage    Ioh = 2 mA                      -      -       V
                                                                          VDD
                  Ipu   Pull-up/down current         -                    -25      66     125      µA
                        Equivalent pull-up/down
                  Rpu                                -                      -      50       -      k
                        resistance
3.5          Electrical specifications - power section
             The specifications given here are with the operating conditions: VCC = 18 V, VDD = 3.3 V,
             fsw = 384 kHz, Tamb = 25 °C, RL = 8  unless otherwise specified
                                 Table 7. Electrical specifications for power section
               Symbol          Parameter                 Conditions      Min.     Typ.    Max.    Unit
                                                 THD = 1%                   -       16      -
                  Po    Output power BTL                                                           W
                                                 THD = 10%                  -       20      -
                        On resistance of power
                RdsON   P-channel/N-channel      ld = 1 A                   -      180    250      m
                        MOSFET (total bridge)
                        Power
                  ldss  P-channel/N-channel      -                          -        -     10      A
                        leakage current
                        Power P-channel
                  gP                             ld = 1 A                  95        -      -      %
                        RdsON matching
                        Power N-channel
                  gN                             ld = 1 A                  95        -      -      %
                        RdsON matching
                        Low current dead time
                 ILDT                            Resistive load Figure 4    -       5      10      ns
                        (static)
                        High current dead time
                 IHDT                            Load = 1.5 A (Figure 5)    -       10     20      ns
                        (dynamic)
                    tr  Rise time                Resistive load Figure 4    -       8      10      ns
8/23                                          DocID13177 Rev 8


STA333ML                                                                  Electrical specifications
                   Table 7. Electrical specifications for power section (continued)
         Symbol          Parameter                Conditions         Min.   Typ.     Max.    Unit
              tf  Fall time                Resistive load Figure 4     -      8       10      ns
                  Supply current from
                                           PWRDN = 0                 0.03   0.06      0.2     mA
                  VCC in power down
                                           PCM Input signal =
            Ivcc                           -60 dBFs.
                  Supply current from
                                           Switching frequency =       -     30       50      mA
                  VCC in operation
                                           384 kHz
                                           No LC filters
                  Supply current DDX
                                           Internal clock =
                  processing (reference                               10     30       50      mA
                                           49.152 MHz
         Ivdd_dig only)
                  Supply current in
                                           -                           8     11       25      mA
                  standby
           ISCP   short-circuit protection Hi-Z output               2.7     3.8      5.0      A
                  Undervoltage
           UVL                             -                           -     3.5      4.3      V
                  protection threshold
                  Output minimum pulse
            tmin                           No load                    20     30       60      ns
                  width
            DR    Dynamic range            -                           -    100        -      dB
           SNR    Signal-to-noise ratio    A-weighted                  -    100        -      dB
                  Total harmonic
         THD+N                             Po = 1 W, f = 1 kHz         -    0.05      0.2     %
                  distortion + noise
                                           DDX stereo, <5 kHz
                  Power supply rejection
          PSRR                             Vripple = 1 V RMS           -     80        -      dB
                  ratio
                                           Audio input = dither only
                                           DDX stereo, <5 kHz
          XTALK   Crosstalk                One chan. driven at 1 W     -     80        -      dB
                                           other channel measured
                  Peak efficiency, DDX
                                          Po = 2 x 20 W into 8       -     90        -      %
                  mode
                  PWM carrier frequency
             fsw                           -                           -    384        -     kHz
                  switching
                                         DocID13177 Rev 8                                       9/23
                                                                                                     23


Electrical specifications                                                                                                                                    STA333ML
3.6          Power-on sequence
                                                        Figure 3. Power-on sequence
                         VCC
                                                      Don’t care
                         VDD_Dig
                         XTI                       Don’t care
                         Reset                                                       TR
                         PWDN
                          TR = minimum time between XTI master clock stable and reset removal: 1 ms
                          Note 1: clock stable means: fmax - fmin < 1 MHz
                          Note 2: No specific VCC and VDD turn-on sequence is required.
3.7          Test circuits
                                                               Figure 4. Resistive load
                                                                                                   OUTxY
                                                                                                                                       Vcc
                                                                                                                                       (3/4)Vcc
                                          Low current dead time = MAX(DTr,DTf)
                                                                                                                                       (1/2)Vcc
                                                                                                                                       (1/4)Vcc
                                                                           +Vcc
                                                                                                                                     t
                                    Duty cycle = 50%                                                     DTr             DTf
                                                                  M58
                                                                                 OUTxY                      R 8Ω
                                            INxY
                                                                  M57                                                    +
                                                                                                                         -
                                                                                                                                V67 =
                                                                                                                            vdc = Vcc/2
                                                                        gnd
                                                                                                                                 D03AU1458
                                                                   Figure 5. Test circuit
                                        High Current Dead time for Bridge application = ABS(DTout(A)-DTin(A))+ABS(DTOUT(B)-DTin(B))
                                                                                      +VCC
                       Duty cycle=A                                                                                                                 Duty cycle=B
                                                          DTout(A)
                                       M58         Q1                                                                           Q2       M64
                      DTin(A)                                                                                  DTout(B)                                 DTin(B)
                                                      OUTA                          Rload=8Ω                               OUTB
                               INA                                                                                                                    INB
                                                                  L67 22µ                              L68 22µ
                                                        Iout=4A                                                   Iout=4A
                                       M57         Q3                  C69                             C70                      Q4       M63
                                                      Lout = 1.5 A 470nF           C71 470nF         470nF        Lout = 1.5 A
                                         Duty cycle A and B: Fixed to have DC output current of 4A in the direction shown in figure           D03AU1517
10/23                                                     DocID13177 Rev 8


STA333ML                                                                           Functional description
4        Functional description
4.1      Serial audio interface protocols
         The STA333ML serial audio input interfaces with standard digital audio components and
         accepts serial data formats. The STA333ML always acts as a slave when receiving audio
         input from standard digital audio components. Serial data for two channels is provided using
         3 input pins: left/right clock LRCKI (pin 29), serial clock BICKI (pin 28), and serial data SDI
         (pin 30).
         The available formats are given in Figure 6 and Figure 7. Pin FMT (pin 2) selects the format
         such that FMT = logical 0 gives the I2S format and FMT = logical 1 gives the left-justified.
                                                    Figure 6. I2S
                 Lrclki
                 Bicki
                 Sdi           1 22 33          n-1 n       1 2 3              n-1 n
                                             Figure 7. Left-justified
               Lrclki/
               Lrclko
               Biclki/
               Biclko
               Sdatai/
                            1 2 3            n-1 n       1 2 3             n-1 n
               Sdatao
                                          DocID13177 Rev 8                                           11/23
                                                                                                           23


Functional description                                                                           STA333ML
4.2         Fault-detect recovery bypass
            The on-chip power output block provides feedback to the digital controller using inputs to
            the power control block. The fault input is used to indicate a fault condition (either
            overcurrent or thermal). When fault is asserted (set to 0), the power control block attempts a
            recovery from the fault by asserting the 3-state output (setting it to 0 which directs the power
            output block to begin recovery), holds it at 0 for 1 ms and then toggles it back to 1. This
            sequence is repeated for as long as the fault exists.
4.3         Zero-detect mute enable
            If this function is enabled, the zero-detect circuit examines each processing channel to see if
            2048 consecutive zero value samples (regardless of fs) are received. If so, the channel is
            muted.
4.4         Fade-in/out feature
            The STA333ML has internal fade-in / fade-out feature when powered on or off, or after a
            fault condition.
4.5         Oversampling selector
            Pin ONSEL (33) is used to configure the PLL to accept 256 * fs or 384 * fs master clock.
            Where fs is the I2S LRCKI frequency:
                   ONSEL = logical 0 gives256 * fs
                   ONSEL = logical 1 gives 384 * fs.
4.6         Gain selector
            Pin GAIN (34) is used to configure the STA333ML gain:
                   GAIN = logical 0 gives 0 dBFs
                   GAIN = logical 1 gives24 dBFs.
4.7         Power-down function
            Pin PWDN (23) is used to power down the STA333ML:
                   PWDN = logical 0 sets the power-down mode
                   PWDN = logical 1 gives normal operation.
            If the power stage is switched off, then the PLL is also switched off.
            It is possible to use the PWDN function as a mute function.
12/23                                         DocID13177 Rev 8


STA333ML                                                                               Applications
5        Applications
5.1      Applications schematic
         Figure 8 on page 14 shows the schematic of a typical application for the STA333ML.
         Special care has to be taken with regard to the power supplies when laying out the PCB. All
         decoupling capacitors should be placed as close as possible to the device in order to limit
         the effect of spikes on the supplies.
                                         DocID13177 Rev 8                                        13/23
                                                                                                       23


                                                                                                          Figure 8. Application schematic
14/23
                                                                                                                                                                                                                                      Applications
                                                                              +3.3V
                                                                                                                                                                               L1
                                                                                                                                                                                                                               J1-3
                                                                                                                                                                               22uH   C16
                                                                                                                                                                                              R6     6.2
                                                                            C4                                 STA333ML                                                 C15           100n
                                                                           100n                                                                                         330p                                       C27
                                                                                             19                                       18                                                     C17   100n
                                                                                                  N.C.                         N.C.                                                                                10n
                                                                                             20                                       17                   C11                                              C20
                                                                                                  N.C.                         N.C.                              100n                                       470n
                                                                                             21                                       16            C2
                                                                                                  VDD_DIG                    CONFIG                                                                                      C29
                                                                                             22                                       15            100n                                                                 10n
                                                                                                  GND_DIG                      VDD                                                    C18
                                                                                             23                                       14                                                     R7      6.2
DocID13177 Rev 8
                                                                   PWDN                           PWDN                     GND_REG                         C13   1u     R5            100n                         C28
                   +3.3V
                                                                                             24                                       13                         50V    22                                         10n
                                                                                                  VDD_PLL                    OUT1A                                                           C19   100n
                                                                                             25                                       12                                       L2
                                                                                                  FILTER_PLL                  GND1
                                                                                             26                                       11                                                                                       J1-4
                                                                                                  GND_PLL                      VCC1
                                           R4                                                27                                       10
                       5                                                                        XTI                        OUT1B                                             22uH
                                                                  MCLK
                                          2.2K    C9                                         28                                       9
                                                                   BICLK                          BICLK                      OUT2A                                              L4
                                                 680p                                        29                                       8
                                                                   LRCLK                          LRCLK                        VCC2                                                                                            J1-1
                                                                                             30                                       7
                           C6      C7                                SDI                          SDI                         GND2                                             22uH   C22
                                                                                                                                                                                              R9     6.2
                           100n   100n                             RESET                     31                                       6                                 R8            100n
                                                                                                  RESET                      OUT2B
                                                 C8                                          32                                       5                    C12   100n                                              C30
                                                 4.7n           INT_LINE                          INT_LINE                  VCC_REG                                     22                   C23   100n            10n
                            5                         OVERSAMPLING_SEL                     33                                       4
                                                                                                 ONSEL                         VSS           C1                                                            C26
                                                                GAIN_SEL                     34                                       3      100n                                                           470n
                                                                                                  GAIN                    TEST_MODE
                                                                                                                                                                                                                         C32
                                                                  +3.3V                      35                                       2                    C14   1u                                                      10n
                                                                                                  GND_DIG                      FMT
                                                                                                                                                                 50V                  C24
                                                                                      C3     36                                       1                                                      R10      6.2
                                                                                                  VDD_DIG                  GND_SUB                                                    100n
                                                                                                                                                                        C21                                        C31
                                                                                                                                                                        330p                                       10n
                                                                                      100n                       U1                                                                          C25   100n
                                                                                                                                                                                L3
                                                                                                                                                                  47u
                                                                                                                                                           C10   25V                                                           J1-2
                                                             )250$7B6(/                                                                                    +                   22uH
                                                                                                                                           VCC
                                                                                                                                                                                                                                      STA333ML


STA333ML                                                                                              Applications
5.2      Internal voltage reference
         An embedded voltage regulator produces the reference voltages for the DMOS bridge
         driver. It requires two 100 nF capacitors to keep the regulator stable. The capacitors should
         be place close to the pins.
                                  Figure 9. Reference voltage block diagram
                                                                                                     VCC
                       VCC_REG
                          100 nF          Regulator
                        VSS_REG
                                                                    Driver P
                       VDD_REG             Input
                          100 nF           level
                       GND_REG             shifter
                                                                    Driver N
                                           I2 S
                                           interface
                                                                                             GND
5.3      PLL filter schematic
         It is recommended to use the below scheme and values for the PLL loop filter to achieve the
         best performances from the device in general application. Please note that the ground of
         this filter scheme has to be connected to the ground of the PLL without any resistive path.
         Concerning the component values, please take into account that the greater the filter
         bandwidth, the less the lock time, but the higher the PLL output jitter.
                                     Figure 10. PLL application schematic                       GND_DIG             VDD
                                                                                  PWDN       23
                                     +3.3V                                                      PWDN            GND_REG
                                                                                             24
                                                                                                VDD_PLL           OUT1A
                                                                                             25
                                                                                                FILTER_PLL         GND1
                                                                                             26
                                                                                                GND_PLL            VCC1
                                                          R4                                 27
                                          5                                                   XTI               OUT1B
                                                                                 MCLK
                                                         2.2K   C9                           28
                                                                                  BICLK         BICLK             OUT2A
                                                              680p                           29
                                                                                  LRCLK         LRCLK              VCC2
                                                                                             30
                                            C6      C7                             SDI          SDI                GND2
                                            100n   100n                          RESET       31
                                                                                                RESET             OUT2B
                                                               C8                            32
                                                               4.7n            INT_LINE         INT_LINE        VCC_REG
                                             5                      OVERSAMPLING_SEL       33
                                                                                               ONSEL               VSS
                                                                              GAIN_SEL       34
                                                                                                GAIN          TEST_MODE
                                                                                 +3.3V       35
                                                                                                GND_DIG             FMT
                                                                                        C3   36
                                                                                                VDD_DIG         GND_SUB
                                                                                        100n               U1
                                                                            )250$7B6(/
                                                DocID13177 Rev 8                                                15/23
                                                                                                                        23


Applications                                                                                STA333ML
5.4        Typical output configuration
           Figure 11 and Figure 12 show the typical output circuits used for the BTL stereo mode.
                            Figure 11. Output configuration for stereo BTL mode
                                         22 µH
                 OUT1A
                                                      100 nF
                                                                100 nF
                                    22R
                                                      6R2                 470 nF
                                                                                             Left
                                     330 pF                     100 nF
                                                      6R2
                                                      100 nF
                                         22 µH
                 OUT1B
                                         22 µH
                 OUT2A
                                                      100 nF
                                                               100 nF
                                    22R
                                                      6R2                 470 nF
                                                                                             Right
                                    330 pF                     100 nF
                                                      6R2
                                                      100 nF
                                         22 µH
                 OUT2B
16/23                                     DocID13177 Rev 8


STA333ML                                                                                      Applications
                                    Figure 12. Filterless output configuration
                 OUT1A
                                       22R
                                                                                                    Left
                                       330 pF
                 OUT1B
                 OUT2A
                                       22R
                                                                                                    Right
                                       330 pF
                 OUT2B
         The filterless application is more critical in terms of EMI. It is quite important to follow the
         below suggestions:
             Tracks from amplifier to speaker should be as short as possible.
             Ferrite beads can be used (instead of coils) to improve EMI performance.
              –     Ferrite beads must have a low impedance in the audio band and high impedance
                    at high frequencies.
              –     Place ferrite beads as close as possible to the IC.
              –     Ferrite filters must reduce EMI above 1 MHz.
              –     FCC and CE authorities test radiated emission above 30 MHz.
         The presence of snubber networks reduce the EMI. The snubber networks should be placed
         as close as possible to the IC.
                                           DocID13177 Rev 8                                              17/23
                                                                                                               23


Package thermal characteristics                                                               STA333ML
6          Package thermal characteristics
           Using a double layer PCB the thermal resistance junction to ambient with 2 copper ground
           areas of 3 x 3 cm2 and with 16 via holes (see Figure 13) is 24 °C/W in natural air
           convection.
           The dissipated power within the device depends primarily on the supply voltage, load
           impedance and output modulation level.
           The max estimated dissipated power for the is:
           2 x 20 W into 8 , at 18 V                           Pd max is approximately 4 W
                 Figure 13. Double layer PCB with 2 copper ground areas and 16 via holes
           Figure 14 shows the power derating curve for the PowerSSO-36 package on a board with
           two copper areas of 2 x 2 cm2 and 3 x 3 cm2.
                                 Figure 14. PowerSSO-36 power derating curve
                   Pd (W)  8
                           7
                                                  Copper Area 3x3 cm
                           6                      and via holes
                           5                                                  STA333ML
                                                                               STA333BW
                                                                               STA333ML
                                                                              PowerSSO-36
                                                                               PSSO36
                           4
                           3
                                    Copper Area 2x2 cm
                           2        and via holes
                           1
                           0
                              0       20        40        60       80     100  120    140   160
                                                                Tamb ( °C)
18/23                                        DocID13177 Rev 8


STA333ML                                                                         Package information
7        Package information
         In order to meet environmental requirements, ST offers these devices in different grades of
         ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
         specifications, grade definitions and product status are available at: www.st.com.
         ECOPACK® is an ST trademark.
                                         DocID13177 Rev 8                                      19/23
                                                                                                     23


Package mechanical data                                                           STA333ML
8         Package mechanical data
          Package mechanical data
          Figure 15 shows the package outline and Table 8 gives the dimensions.
                                Figure 15. PowerSSO-36 EPD outline drawing
                      h x 45°
20/23                                   DocID13177 Rev 8


STA333ML                                                   Package mechanical data
                         Table 8. PowerSSO-36 EPD dimensions
                      Dimensions in mm                  Dimensions in inches
         Symbol
                Min.        Typ.          Max.     Min.        Typ.           Max.
           A     2.15         -            2.47   0.085          -           0.097
           A2    2.15         -            2.40   0.085          -           0.094
           a1    0.00         -            0.10    0.00          -           0.004
            b    0.18         -            0.36   0.007          -           0.014
            c    0.23         -            0.32   0.009          -           0.013
           D    10.10         -           10.50   0.398          -           0.413
           E     7.40         -            7.60   0.291          -           0.299
            e      -         0.5             -       -         0.020           -
           e3      -         8.5             -       -         0.335           -
           F       -         2.3             -       -         0.091           -
           G       -          -            0.10      -           -           0.004
           H    10.10         -           10.50   0.398          -           0.413
            h      -          -            0.40      -           -           0.016
            k      0          -         8 degrees   0            -         8 degrees
            L    0.60         -            1.00   0.024          -           0.039
           M       -        4.30             -       -         0.169           -
           N       -          -        10 degrees    -           -        10 degrees
           O       -        1.20             -       -         0.047           -
           Q       -        0.80             -       -         0.031           -
           S       -        2.90             -       -         0.114           -
           T       -        3.65             -       -         0.144           -
           U       -        1.00             -       -         0.039           -
           X     4.10         -            4.70   0.161          -           0.185
           Y     4.90         -            7.10   0.193          -           0.280
                                DocID13177 Rev 8                                  21/23
                                                                                        23


Revision history                                                                                 STA333ML
9           Revision history
                                   Table 9. Document revision history
                  Date    Revision                                 Changes
               1-Feb-2007    1       Initial release
              2-May-2008     2       Package information update
                                     Added Table 6: Electrical specifications for digital section on page 7
                                     Updated Table 7: Electrical specifications for power section on page
                                     7
              4-Nov-2008     3       Added Section 3.6: Power-on sequence on page 9
                                     Updated Chapter 4: Functional description on page 10
                                     Added Chapter 5: Applications on page 12
                                     Updated Chapter 6: Package thermal characteristics on page 17.
                                     Updated supply voltage range in Features on page 1
                                     Added package exposed pad to Figure 2 and Table 2: Pin description
                                     on page 4
              28-Jan-2010    4       Updated supply voltage range in Table 5: Recommended operating
                                     condition on page 6
                                     Updated exposed pad Y dimension in Table 8: PowerSSO-36 EPD
                                     dimensions on page 19.
                                     Updated junction temperature range in Table 3: Absolute maximum
               3-Feb-2010    5       ratings on page 6
                                     Removed max estimated dissipated power example on page 17
                                     Updated Figure 8: Application schematic on page 13
                                     Updated Figure 10: PLL application schematic on page 14
              05-Mar-2012    6       Removed reference to application note in Section 5.4: Typical output
                                     configuration
                                     Minor textual updates
             20-Dec-2018     7       Updated Table 1: Device summary on the cover page.
              13-Mar-2019    8       Updated Section 5.1: Applications schematic.
22/23                                  DocID13177 Rev 8


STA333ML
                                           IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
                                                © 2019 STMicroelectronics – All rights reserved
                                                            DocID13177 Rev 8                                                           23/23
                                                                                                                                              23


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
STMicroelectronics:
 STA333ML13TR
