Quartus Prime Archive log --	/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/Aula15.qarlog

Archive:	/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/Aula15.qar
Date:		Fri Nov 05 22:22:25 2021
Quartus Prime		20.1.0 Build 711 06/05/2020 SJ Lite Edition

	=========== Files Selected: ===========
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/Aula15.archive.rpt
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/Aula15.qarlog
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/Aula15.qpf
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/Aula15.qsf
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/Aula15.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/ROMcontent.mif
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/__Aula15.auto.qarlog
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/RAMMIPS.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/ROMMIPS.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/ULASomaSub.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/bancoReg.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/bancoRegistradores.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/estendeSinalGenerico.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/flipflopGenerico.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/muxGenerico2x1.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/registradorGenerico.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/shift_left.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/somaConstante.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/components/somadorGenerico.vhd
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/output_files/Aula15.flow.rpt
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/output_files/Aula15.map.rpt
/Desktop/Insper/Design_de_computadores/Projeto2_Descomp/Aula15/output_files/Aula15.map.summary
c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 23 files to archive =======

	================ Status: ===============
All files archived successfully.
