.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* err */
.set err__0__DM__MASK, 0xE00
.set err__0__DM__SHIFT, 9
.set err__0__DR, CYREG_PRT3_DR
.set err__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set err__0__HSIOM_MASK, 0x0000F000
.set err__0__HSIOM_SHIFT, 12
.set err__0__INTCFG, CYREG_PRT3_INTCFG
.set err__0__INTSTAT, CYREG_PRT3_INTSTAT
.set err__0__MASK, 0x08
.set err__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set err__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set err__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set err__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set err__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set err__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set err__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set err__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set err__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set err__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set err__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set err__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set err__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set err__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set err__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set err__0__PC, CYREG_PRT3_PC
.set err__0__PC2, CYREG_PRT3_PC2
.set err__0__PORT, 3
.set err__0__PS, CYREG_PRT3_PS
.set err__0__SHIFT, 3
.set err__DR, CYREG_PRT3_DR
.set err__INTCFG, CYREG_PRT3_INTCFG
.set err__INTSTAT, CYREG_PRT3_INTSTAT
.set err__MASK, 0x08
.set err__PA__CFG0, CYREG_UDB_PA3_CFG0
.set err__PA__CFG1, CYREG_UDB_PA3_CFG1
.set err__PA__CFG10, CYREG_UDB_PA3_CFG10
.set err__PA__CFG11, CYREG_UDB_PA3_CFG11
.set err__PA__CFG12, CYREG_UDB_PA3_CFG12
.set err__PA__CFG13, CYREG_UDB_PA3_CFG13
.set err__PA__CFG14, CYREG_UDB_PA3_CFG14
.set err__PA__CFG2, CYREG_UDB_PA3_CFG2
.set err__PA__CFG3, CYREG_UDB_PA3_CFG3
.set err__PA__CFG4, CYREG_UDB_PA3_CFG4
.set err__PA__CFG5, CYREG_UDB_PA3_CFG5
.set err__PA__CFG6, CYREG_UDB_PA3_CFG6
.set err__PA__CFG7, CYREG_UDB_PA3_CFG7
.set err__PA__CFG8, CYREG_UDB_PA3_CFG8
.set err__PA__CFG9, CYREG_UDB_PA3_CFG9
.set err__PC, CYREG_PRT3_PC
.set err__PC2, CYREG_PRT3_PC2
.set err__PORT, 3
.set err__PS, CYREG_PRT3_PS
.set err__SHIFT, 3

/* vin */
.set vin__0__DM__MASK, 0x1C0
.set vin__0__DM__SHIFT, 6
.set vin__0__DR, CYREG_PRT3_DR
.set vin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set vin__0__HSIOM_MASK, 0x00000F00
.set vin__0__HSIOM_SHIFT, 8
.set vin__0__INTCFG, CYREG_PRT3_INTCFG
.set vin__0__INTSTAT, CYREG_PRT3_INTSTAT
.set vin__0__MASK, 0x04
.set vin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set vin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set vin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set vin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set vin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set vin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set vin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set vin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set vin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set vin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set vin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set vin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set vin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set vin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set vin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set vin__0__PC, CYREG_PRT3_PC
.set vin__0__PC2, CYREG_PRT3_PC2
.set vin__0__PORT, 3
.set vin__0__PS, CYREG_PRT3_PS
.set vin__0__SHIFT, 2
.set vin__DR, CYREG_PRT3_DR
.set vin__INTCFG, CYREG_PRT3_INTCFG
.set vin__INTSTAT, CYREG_PRT3_INTSTAT
.set vin__MASK, 0x04
.set vin__PA__CFG0, CYREG_UDB_PA3_CFG0
.set vin__PA__CFG1, CYREG_UDB_PA3_CFG1
.set vin__PA__CFG10, CYREG_UDB_PA3_CFG10
.set vin__PA__CFG11, CYREG_UDB_PA3_CFG11
.set vin__PA__CFG12, CYREG_UDB_PA3_CFG12
.set vin__PA__CFG13, CYREG_UDB_PA3_CFG13
.set vin__PA__CFG14, CYREG_UDB_PA3_CFG14
.set vin__PA__CFG2, CYREG_UDB_PA3_CFG2
.set vin__PA__CFG3, CYREG_UDB_PA3_CFG3
.set vin__PA__CFG4, CYREG_UDB_PA3_CFG4
.set vin__PA__CFG5, CYREG_UDB_PA3_CFG5
.set vin__PA__CFG6, CYREG_UDB_PA3_CFG6
.set vin__PA__CFG7, CYREG_UDB_PA3_CFG7
.set vin__PA__CFG8, CYREG_UDB_PA3_CFG8
.set vin__PA__CFG9, CYREG_UDB_PA3_CFG9
.set vin__PC, CYREG_PRT3_PC
.set vin__PC2, CYREG_PRT3_PC2
.set vin__PORT, 3
.set vin__PS, CYREG_PRT3_PS
.set vin__SHIFT, 2

/* VPWM_cy_m0s8_tcpwm_1 */
.set VPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set VPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set VPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set VPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set VPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set VPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set VPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set VPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set VPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set VPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set VPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set VPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set VPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set VPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set VPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* WPWM_cy_m0s8_tcpwm_1 */
.set WPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set WPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set WPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set WPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set WPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set WPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set WPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set WPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set WPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set WPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set WPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set WPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set WPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set WPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set WPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* vlow */
.set vlow__0__DM__MASK, 0x38000
.set vlow__0__DM__SHIFT, 15
.set vlow__0__DR, CYREG_PRT2_DR
.set vlow__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set vlow__0__HSIOM_MASK, 0x00F00000
.set vlow__0__HSIOM_SHIFT, 20
.set vlow__0__INTCFG, CYREG_PRT2_INTCFG
.set vlow__0__INTSTAT, CYREG_PRT2_INTSTAT
.set vlow__0__MASK, 0x20
.set vlow__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set vlow__0__OUT_SEL_SHIFT, 10
.set vlow__0__OUT_SEL_VAL, 2
.set vlow__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set vlow__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set vlow__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set vlow__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set vlow__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set vlow__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set vlow__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set vlow__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set vlow__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set vlow__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set vlow__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set vlow__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set vlow__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set vlow__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set vlow__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set vlow__0__PC, CYREG_PRT2_PC
.set vlow__0__PC2, CYREG_PRT2_PC2
.set vlow__0__PORT, 2
.set vlow__0__PS, CYREG_PRT2_PS
.set vlow__0__SHIFT, 5
.set vlow__DR, CYREG_PRT2_DR
.set vlow__INTCFG, CYREG_PRT2_INTCFG
.set vlow__INTSTAT, CYREG_PRT2_INTSTAT
.set vlow__MASK, 0x20
.set vlow__PA__CFG0, CYREG_UDB_PA2_CFG0
.set vlow__PA__CFG1, CYREG_UDB_PA2_CFG1
.set vlow__PA__CFG10, CYREG_UDB_PA2_CFG10
.set vlow__PA__CFG11, CYREG_UDB_PA2_CFG11
.set vlow__PA__CFG12, CYREG_UDB_PA2_CFG12
.set vlow__PA__CFG13, CYREG_UDB_PA2_CFG13
.set vlow__PA__CFG14, CYREG_UDB_PA2_CFG14
.set vlow__PA__CFG2, CYREG_UDB_PA2_CFG2
.set vlow__PA__CFG3, CYREG_UDB_PA2_CFG3
.set vlow__PA__CFG4, CYREG_UDB_PA2_CFG4
.set vlow__PA__CFG5, CYREG_UDB_PA2_CFG5
.set vlow__PA__CFG6, CYREG_UDB_PA2_CFG6
.set vlow__PA__CFG7, CYREG_UDB_PA2_CFG7
.set vlow__PA__CFG8, CYREG_UDB_PA2_CFG8
.set vlow__PA__CFG9, CYREG_UDB_PA2_CFG9
.set vlow__PC, CYREG_PRT2_PC
.set vlow__PC2, CYREG_PRT2_PC2
.set vlow__PORT, 2
.set vlow__PS, CYREG_PRT2_PS
.set vlow__SHIFT, 5

/* wlow */
.set wlow__0__DM__MASK, 0x38
.set wlow__0__DM__SHIFT, 3
.set wlow__0__DR, CYREG_PRT1_DR
.set wlow__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set wlow__0__HSIOM_MASK, 0x000000F0
.set wlow__0__HSIOM_SHIFT, 4
.set wlow__0__INTCFG, CYREG_PRT1_INTCFG
.set wlow__0__INTSTAT, CYREG_PRT1_INTSTAT
.set wlow__0__MASK, 0x02
.set wlow__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set wlow__0__OUT_SEL_SHIFT, 2
.set wlow__0__OUT_SEL_VAL, 1
.set wlow__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set wlow__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set wlow__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set wlow__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set wlow__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set wlow__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set wlow__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set wlow__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set wlow__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set wlow__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set wlow__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set wlow__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set wlow__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set wlow__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set wlow__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set wlow__0__PC, CYREG_PRT1_PC
.set wlow__0__PC2, CYREG_PRT1_PC2
.set wlow__0__PORT, 1
.set wlow__0__PS, CYREG_PRT1_PS
.set wlow__0__SHIFT, 1
.set wlow__DR, CYREG_PRT1_DR
.set wlow__INTCFG, CYREG_PRT1_INTCFG
.set wlow__INTSTAT, CYREG_PRT1_INTSTAT
.set wlow__MASK, 0x02
.set wlow__PA__CFG0, CYREG_UDB_PA1_CFG0
.set wlow__PA__CFG1, CYREG_UDB_PA1_CFG1
.set wlow__PA__CFG10, CYREG_UDB_PA1_CFG10
.set wlow__PA__CFG11, CYREG_UDB_PA1_CFG11
.set wlow__PA__CFG12, CYREG_UDB_PA1_CFG12
.set wlow__PA__CFG13, CYREG_UDB_PA1_CFG13
.set wlow__PA__CFG14, CYREG_UDB_PA1_CFG14
.set wlow__PA__CFG2, CYREG_UDB_PA1_CFG2
.set wlow__PA__CFG3, CYREG_UDB_PA1_CFG3
.set wlow__PA__CFG4, CYREG_UDB_PA1_CFG4
.set wlow__PA__CFG5, CYREG_UDB_PA1_CFG5
.set wlow__PA__CFG6, CYREG_UDB_PA1_CFG6
.set wlow__PA__CFG7, CYREG_UDB_PA1_CFG7
.set wlow__PA__CFG8, CYREG_UDB_PA1_CFG8
.set wlow__PA__CFG9, CYREG_UDB_PA1_CFG9
.set wlow__PC, CYREG_PRT1_PC
.set wlow__PC2, CYREG_PRT1_PC2
.set wlow__PORT, 1
.set wlow__PS, CYREG_PRT1_PS
.set wlow__SHIFT, 1

/* vhigh */
.set vhigh__0__DM__MASK, 0x7000
.set vhigh__0__DM__SHIFT, 12
.set vhigh__0__DR, CYREG_PRT2_DR
.set vhigh__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set vhigh__0__HSIOM_MASK, 0x000F0000
.set vhigh__0__HSIOM_SHIFT, 16
.set vhigh__0__INTCFG, CYREG_PRT2_INTCFG
.set vhigh__0__INTSTAT, CYREG_PRT2_INTSTAT
.set vhigh__0__MASK, 0x10
.set vhigh__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set vhigh__0__OUT_SEL_SHIFT, 8
.set vhigh__0__OUT_SEL_VAL, 0
.set vhigh__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set vhigh__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set vhigh__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set vhigh__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set vhigh__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set vhigh__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set vhigh__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set vhigh__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set vhigh__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set vhigh__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set vhigh__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set vhigh__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set vhigh__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set vhigh__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set vhigh__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set vhigh__0__PC, CYREG_PRT2_PC
.set vhigh__0__PC2, CYREG_PRT2_PC2
.set vhigh__0__PORT, 2
.set vhigh__0__PS, CYREG_PRT2_PS
.set vhigh__0__SHIFT, 4
.set vhigh__DR, CYREG_PRT2_DR
.set vhigh__INTCFG, CYREG_PRT2_INTCFG
.set vhigh__INTSTAT, CYREG_PRT2_INTSTAT
.set vhigh__MASK, 0x10
.set vhigh__PA__CFG0, CYREG_UDB_PA2_CFG0
.set vhigh__PA__CFG1, CYREG_UDB_PA2_CFG1
.set vhigh__PA__CFG10, CYREG_UDB_PA2_CFG10
.set vhigh__PA__CFG11, CYREG_UDB_PA2_CFG11
.set vhigh__PA__CFG12, CYREG_UDB_PA2_CFG12
.set vhigh__PA__CFG13, CYREG_UDB_PA2_CFG13
.set vhigh__PA__CFG14, CYREG_UDB_PA2_CFG14
.set vhigh__PA__CFG2, CYREG_UDB_PA2_CFG2
.set vhigh__PA__CFG3, CYREG_UDB_PA2_CFG3
.set vhigh__PA__CFG4, CYREG_UDB_PA2_CFG4
.set vhigh__PA__CFG5, CYREG_UDB_PA2_CFG5
.set vhigh__PA__CFG6, CYREG_UDB_PA2_CFG6
.set vhigh__PA__CFG7, CYREG_UDB_PA2_CFG7
.set vhigh__PA__CFG8, CYREG_UDB_PA2_CFG8
.set vhigh__PA__CFG9, CYREG_UDB_PA2_CFG9
.set vhigh__PC, CYREG_PRT2_PC
.set vhigh__PC2, CYREG_PRT2_PC2
.set vhigh__PORT, 2
.set vhigh__PS, CYREG_PRT2_PS
.set vhigh__SHIFT, 4

/* whigh */
.set whigh__0__DM__MASK, 0x07
.set whigh__0__DM__SHIFT, 0
.set whigh__0__DR, CYREG_PRT1_DR
.set whigh__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set whigh__0__HSIOM_MASK, 0x0000000F
.set whigh__0__HSIOM_SHIFT, 0
.set whigh__0__INTCFG, CYREG_PRT1_INTCFG
.set whigh__0__INTSTAT, CYREG_PRT1_INTSTAT
.set whigh__0__MASK, 0x01
.set whigh__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set whigh__0__OUT_SEL_SHIFT, 0
.set whigh__0__OUT_SEL_VAL, 0
.set whigh__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set whigh__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set whigh__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set whigh__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set whigh__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set whigh__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set whigh__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set whigh__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set whigh__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set whigh__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set whigh__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set whigh__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set whigh__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set whigh__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set whigh__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set whigh__0__PC, CYREG_PRT1_PC
.set whigh__0__PC2, CYREG_PRT1_PC2
.set whigh__0__PORT, 1
.set whigh__0__PS, CYREG_PRT1_PS
.set whigh__0__SHIFT, 0
.set whigh__DR, CYREG_PRT1_DR
.set whigh__INTCFG, CYREG_PRT1_INTCFG
.set whigh__INTSTAT, CYREG_PRT1_INTSTAT
.set whigh__MASK, 0x01
.set whigh__PA__CFG0, CYREG_UDB_PA1_CFG0
.set whigh__PA__CFG1, CYREG_UDB_PA1_CFG1
.set whigh__PA__CFG10, CYREG_UDB_PA1_CFG10
.set whigh__PA__CFG11, CYREG_UDB_PA1_CFG11
.set whigh__PA__CFG12, CYREG_UDB_PA1_CFG12
.set whigh__PA__CFG13, CYREG_UDB_PA1_CFG13
.set whigh__PA__CFG14, CYREG_UDB_PA1_CFG14
.set whigh__PA__CFG2, CYREG_UDB_PA1_CFG2
.set whigh__PA__CFG3, CYREG_UDB_PA1_CFG3
.set whigh__PA__CFG4, CYREG_UDB_PA1_CFG4
.set whigh__PA__CFG5, CYREG_UDB_PA1_CFG5
.set whigh__PA__CFG6, CYREG_UDB_PA1_CFG6
.set whigh__PA__CFG7, CYREG_UDB_PA1_CFG7
.set whigh__PA__CFG8, CYREG_UDB_PA1_CFG8
.set whigh__PA__CFG9, CYREG_UDB_PA1_CFG9
.set whigh__PC, CYREG_PRT1_PC
.set whigh__PC2, CYREG_PRT1_PC2
.set whigh__PORT, 1
.set whigh__PS, CYREG_PRT1_PS
.set whigh__SHIFT, 0

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_B00

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_A00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04A61193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
