/**
 * \file geth_dma.c
 * \brief Functions to interface to the Geth DMA
 *
 * \version see header file
 * \copyright Copyright (c) 2019-2020 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or
 * organization obtaining a copy of the software and accompanying
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 */
#include <string.h>

#include "types.h"
#include "IfxGeth.h"
#include "geth_dma.h"
#include "geth_dma_a.h"
#include "tc4d_geth_dma_cfg.h"

#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK ((IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF) | \
                                                 (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF) | \
                                                 (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF))
#define IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK ((IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF) | \
                                                 (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF) | \
                                                 (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF))


#if 0
extern void GETH_DMA_CH0_INTERRUPT_ENABLE_TIE_ISR(void);
extern void GETH_DMA_CH0_INTERRUPT_ENABLE_RIE_ISR(void);
#endif

#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    #if (GETH_DMA_CH0_EN == 1)
		#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
			extern void GETH_DMA_CH0_INTERRUPT_ENABLE_TIE_ISR(void);
		#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
		#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
			extern void GETH_DMA_CH0_INTERRUPT_ENABLE_TXSE_ISR(void);
		#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
		#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
			extern void GETH_DMA_CH0_INTERRUPT_ENABLE_TBUE_ISR(void);
		#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
		#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
			extern void GETH_DMA_CH0_INTERRUPT_ENABLE_RIE_ISR(void);
		#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
		#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
			extern void GETH_DMA_CH0_INTERRUPT_ENABLE_RSE_ISR(void);
		#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
		#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
			extern void GETH_DMA_CH0_INTERRUPT_ENABLE_RBUE_ISR(void);
		#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */

        #if (((GETH_DMA_CH0_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0u) && (GETH_DMA_CH0_INTERRUPT_ENABLE_TX_TOS < 7))
			IFX_INTERRUPT(GETH0_TX_DMA_CH0, GETH_DMA_CH0_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH0_INTERRUPT_ENABLE_TX_PRIO)
			{
				#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.B.TI == 1u)
					{
						GETH_DMA_CH0_INTERRUPT_ENABLE_TIE_ISR();
						MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TI_OFF;
					}
				#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
				#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.B.TPS == 1u)
					{
						GETH_DMA_CH0_INTERRUPT_ENABLE_TXSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TPS_OFF;
					}
				#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
				#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.B.TBU == 1u)
					{
						GETH_DMA_CH0_INTERRUPT_ENABLE_TBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TBU_OFF;
					}
				#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
		#if (((GETH_DMA_CH0_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0u) && (GETH_DMA_CH0_INTERRUPT_ENABLE_RX_TOS < 7))
			IFX_INTERRUPT(GETH0_RX_DMA_CH0, GETH_DMA_CH0_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH0_INTERRUPT_ENABLE_RX_PRIO)
			{
			    /* Enable the global interrupts of this CPU */
			    IfxCpu_enableInterrupts();

			    #if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.B.RI == 1u)
					{
						GETH_DMA_CH0_INTERRUPT_ENABLE_RIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RI_OFF;
					}
				#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
				#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.B.RPS == 1u)
					{
						GETH_DMA_CH0_INTERRUPT_ENABLE_RSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RPS_OFF;
					}
				#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
				#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.B.RBU == 1u)
					{
						GETH_DMA_CH0_INTERRUPT_ENABLE_RBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL0].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RBU_OFF;
					}
				#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
	#endif /* GETH_DMA_CH0_EN == 1 */

    #if (GETH_DMA_CH1_EN == 1)
		#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
			extern void GETH_DMA_CH1_INTERRUPT_ENABLE_TIE_ISR(void);
		#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
		#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
			extern void GETH_DMA_CH1_INTERRUPT_ENABLE_TXSE_ISR(void);
		#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
		#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
			extern void GETH_DMA_CH1_INTERRUPT_ENABLE_TBUE_ISR(void);
		#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
		#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
			extern void GETH_DMA_CH1_INTERRUPT_ENABLE_RIE_ISR(void);
		#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
		#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
			extern void GETH_DMA_CH1_INTERRUPT_ENABLE_RSE_ISR(void);
		#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
		#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
			extern void GETH_DMA_CH1_INTERRUPT_ENABLE_RBUE_ISR(void);
		#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */

        #if (((GETH_DMA_CH1_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0u) && (GETH_DMA_CH1_INTERRUPT_ENABLE_TX_TOS < 7))
			IFX_INTERRUPT(GETH0_TX_DMA_CH1, GETH_DMA_CH1_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH1_INTERRUPT_ENABLE_TX_PRIO)
			{
				#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.B.TI == 1u)
					{
						GETH_DMA_CH1_INTERRUPT_ENABLE_TIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TI_OFF;
					}
				#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
				#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.B.TPS == 1u)
					{
						GETH_DMA_CH1_INTERRUPT_ENABLE_TXSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TPS_OFF;
					}
				#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
				#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.B.TBU == 1u)
					{
						GETH_DMA_CH1_INTERRUPT_ENABLE_TBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TBU_OFF;
					}
				#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
        #if (((GETH_DMA_CH1_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0u) && (GETH_DMA_CH1_INTERRUPT_ENABLE_RX_TOS < 7))
			IFX_INTERRUPT(GETH0_RX_DMA_CH1, GETH_DMA_CH1_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH1_INTERRUPT_ENABLE_RX_PRIO)
			{
			    /* Enable the global interrupts of this CPU */
			    IfxCpu_enableInterrupts();

			    #if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.B.RI == 1u)
					{
						GETH_DMA_CH1_INTERRUPT_ENABLE_RIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RI_OFF;
					}
				#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
				#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.B.RPS == 1u)
					{
						GETH_DMA_CH1_INTERRUPT_ENABLE_RSE_ISR();
			            MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RPS_OFF;
					}
				#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
				#if ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.B.RBU == 1u)
					{
						GETH_DMA_CH1_INTERRUPT_ENABLE_RBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL1].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RBU_OFF;
					}
				#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
    #endif /* GETH_DMA_CH1_EN == 1 */

    #if (GETH_DMA_CH2_EN == 1)
		#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
			extern void GETH_DMA_CH2_INTERRUPT_ENABLE_TIE_ISR(void);
		#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
		#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
			extern void GETH_DMA_CH2_INTERRUPT_ENABLE_TXSE_ISR(void);
		#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
		#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
			extern void GETH_DMA_CH2_INTERRUPT_ENABLE_TBUE_ISR(void);
		#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
		#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
			extern void GETH_DMA_CH2_INTERRUPT_ENABLE_RIE_ISR(void);
		#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
		#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
			extern void GETH_DMA_CH2_INTERRUPT_ENABLE_RSE_ISR(void);
		#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
		#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
			extern void GETH_DMA_CH2_INTERRUPT_ENABLE_RBUE_ISR(void);
		#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */

        #if (((GETH_DMA_CH2_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0u) && (GETH_DMA_CH2_INTERRUPT_ENABLE_TX_TOS < 7))
			IFX_INTERRUPT(GETH0_TX_DMA_CH2, GETH_DMA_CH2_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH2_INTERRUPT_ENABLE_TX_PRIO)
			{
				#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.B.TI == 1u)
					{
						GETH_DMA_CH2_INTERRUPT_ENABLE_TIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TI_OFF;
					}
				#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
				#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.B.TPS == 1u)
					{
						GETH_DMA_CH2_INTERRUPT_ENABLE_TXSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TPS_OFF;
					}
				#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
				#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.B.TBU == 1u)
					{
						GETH_DMA_CH2_INTERRUPT_ENABLE_TBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TBU_OFF;
					}
				#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
        #if (((GETH_DMA_CH2_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0u) && (GETH_DMA_CH2_INTERRUPT_ENABLE_RX_TOS < 7))
			IFX_INTERRUPT(GETH0_RX_DMA_CH2, GETH_DMA_CH2_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH2_INTERRUPT_ENABLE_RX_PRIO)
			{
                /* Enable the global interrupts of this CPU */
                IfxCpu_enableInterrupts();

				#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.B.RI == 1u)
					{
						GETH_DMA_CH2_INTERRUPT_ENABLE_RIE_ISR();
			            MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RI_OFF;
					}
				#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
				#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.B.RPS == 1u)
					{
						GETH_DMA_CH2_INTERRUPT_ENABLE_RSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RPS_OFF;
					}
				#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
				#if ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.B.RBU == 1u)
					{
						GETH_DMA_CH2_INTERRUPT_ENABLE_RBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL2].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RBU_OFF;
					}
				#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
    #endif /* GETH_DMA_CH2_EN == 1 */

    #if (GETH_DMA_CH3_EN == 1)
		#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
			extern void GETH_DMA_CH3_INTERRUPT_ENABLE_TIE_ISR(void);
		#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
		#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
			extern void GETH_DMA_CH3_INTERRUPT_ENABLE_TXSE_ISR(void);
		#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
		#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
			extern void GETH_DMA_CH3_INTERRUPT_ENABLE_TBUE_ISR(void);
		#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
		#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
			extern void GETH_DMA_CH3_INTERRUPT_ENABLE_RIE_ISR(void);
		#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
		#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
			extern void GETH_DMA_CH3_INTERRUPT_ENABLE_RSE_ISR(void);
		#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
		#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
			extern void GETH_DMA_CH3_INTERRUPT_ENABLE_RBUE_ISR(void);
		#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */

        #if (((GETH_DMA_CH3_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0u) && (GETH_DMA_CH3_INTERRUPT_ENABLE_TX_TOS < 7))
			IFX_INTERRUPT(GETH0_TX_DMA_CH3, GETH_DMA_CH3_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH3_INTERRUPT_ENABLE_TX_PRIO)
			{
				#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.B.TI == 1u)
					{
						GETH_DMA_CH3_INTERRUPT_ENABLE_TIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TI_OFF;
					}
				#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
				#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.B.TPS == 1u)
					{
						GETH_DMA_CH3_INTERRUPT_ENABLE_TXSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TPS_OFF;
					}
				#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
				#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.B.TBU == 1u)
					{
						GETH_DMA_CH3_INTERRUPT_ENABLE_TBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TBU_OFF;
					}
				#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
        #if (((GETH_DMA_CH3_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0u) && (GETH_DMA_CH3_INTERRUPT_ENABLE_RX_TOS < 7))
			IFX_INTERRUPT(GETH0_RX_DMA_CH3, GETH_DMA_CH3_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH3_INTERRUPT_ENABLE_RX_PRIO)
			{
				#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.B.RI == 1u)
					{
						GETH_DMA_CH3_INTERRUPT_ENABLE_RIE_ISR();
			            MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RI_OFF;
					}
				#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
				#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.B.RPS == 1u)
					{
						GETH_DMA_CH3_INTERRUPT_ENABLE_RSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RPS_OFF;
					}
				#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
				#if ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.B.RBU == 1u)
					{
						GETH_DMA_CH3_INTERRUPT_ENABLE_RBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL3].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RBU_OFF;
					}
				#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
    #endif /* GETH_DMA_CH3_EN == 1 */

    #if (GETH_DMA_CH4_EN == 1)
        #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
            extern void GETH_DMA_CH4_INTERRUPT_ENABLE_TIE_ISR(void);
        #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
        #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
            extern void GETH_DMA_CH4_INTERRUPT_ENABLE_TXSE_ISR(void);
        #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
        #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
            extern void GETH_DMA_CH4_INTERRUPT_ENABLE_TBUE_ISR(void);
        #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
        #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
            extern void GETH_DMA_CH4_INTERRUPT_ENABLE_RIE_ISR(void);
        #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
        #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
            extern void GETH_DMA_CH4_INTERRUPT_ENABLE_RSE_ISR(void);
        #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
        #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
            extern void GETH_DMA_CH4_INTERRUPT_ENABLE_RBUE_ISR(void);
        #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */

        #if (((GETH_DMA_CH4_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0u) && (GETH_DMA_CH4_INTERRUPT_ENABLE_TX_TOS < 7))
            IFX_INTERRUPT(GETH0_TX_DMA_CH4, GETH_DMA_CH4_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH4_INTERRUPT_ENABLE_TX_PRIO)
            {
                #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
                    if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.B.TI == 1u)
                    {
                        GETH_DMA_CH4_INTERRUPT_ENABLE_TIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TI_OFF;
                    }
                #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
                #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
                    if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.B.TPS == 1u)
                    {
                        GETH_DMA_CH4_INTERRUPT_ENABLE_TXSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TPS_OFF;
                    }
                #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
                #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
                    if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.B.TBU == 1u)
                    {
                        GETH_DMA_CH4_INTERRUPT_ENABLE_TBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TBU_OFF;
                    }
                #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
            }
        #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
        #if (((GETH_DMA_CH4_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0u) && (GETH_DMA_CH4_INTERRUPT_ENABLE_RX_TOS < 7))
           IFX_INTERRUPT(GETH0_RX_DMA_CH4, GETH_DMA_CH4_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH4_INTERRUPT_ENABLE_RX_PRIO)
            {
                #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
                    if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.B.RI == 1u)
                    {
                        GETH_DMA_CH4_INTERRUPT_ENABLE_RIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RI_OFF;
                    }
                #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
                #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
                    if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.B.RPS == 1u)
                    {
                        GETH_DMA_CH4_INTERRUPT_ENABLE_RSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RPS_OFF;
                    }
                #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
                #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
                    if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.B.RBU == 1u)
                    {
                        GETH_DMA_CH4_INTERRUPT_ENABLE_RBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL4].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RBU_OFF;
                    }
                #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */
            }
        #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
    #endif /* GETH_DMA_CH4_EN == 1 */

    #if (GETH_DMA_CH5_EN == 1)
		#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
			extern void GETH_DMA_CH5_INTERRUPT_ENABLE_TIE_ISR(void);
		#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
		#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
			extern void GETH_DMA_CH5_INTERRUPT_ENABLE_TXSE_ISR(void);
		#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
		#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
			extern void GETH_DMA_CH5_INTERRUPT_ENABLE_TBUE_ISR(void);
		#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
		#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
			extern void GETH_DMA_CH5_INTERRUPT_ENABLE_RIE_ISR(void);
		#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
		#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
			extern void GETH_DMA_CH5_INTERRUPT_ENABLE_RSE_ISR(void);
		#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
		#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
			extern void GETH_DMA_CH5_INTERRUPT_ENABLE_RBUE_ISR(void);
		#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */

        #if (((GETH_DMA_CH5_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0u) && (GETH_DMA_CH5_INTERRUPT_ENABLE_TX_TOS < 7))
			IFX_INTERRUPT(GETH0_TX_DMA_CH5, GETH_DMA_CH5_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH5_INTERRUPT_ENABLE_TX_PRIO)
			{
				#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.B.TI == 1u)
					{
						GETH_DMA_CH5_INTERRUPT_ENABLE_TIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TI_OFF;
					}
				#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
				#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.B.TPS == 1u)
					{
						GETH_DMA_CH5_INTERRUPT_ENABLE_TXSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TPS_OFF;
					}
				#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
				#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.B.TBU == 1u)
					{
						GETH_DMA_CH5_INTERRUPT_ENABLE_TBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TBU_OFF;
					}
				#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
        #if (((GETH_DMA_CH5_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0u) && (GETH_DMA_CH5_INTERRUPT_ENABLE_RX_TOS < 7))
			IFX_INTERRUPT(GETH0_RX_DMA_CH5, GETH_DMA_CH5_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH5_INTERRUPT_ENABLE_RX_PRIO)
			{
				#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.B.RI == 1u)
					{
						GETH_DMA_CH5_INTERRUPT_ENABLE_RIE_ISR();
			            MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RI_OFF;
					}
				#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
				#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.B.RPS == 1u)
					{
						GETH_DMA_CH5_INTERRUPT_ENABLE_RSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RPS_OFF;
					}
				#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
				#if ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.B.RBU == 1u)
					{
						GETH_DMA_CH5_INTERRUPT_ENABLE_RBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL5].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RBU_OFF;
					}
				#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
    #endif /* GETH_DMA_CH5_EN == 1 */

    #if (GETH_DMA_CH6_EN == 1)
		#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
			extern void GETH_DMA_CH6_INTERRUPT_ENABLE_TIE_ISR(void);
		#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
		#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
			extern void GETH_DMA_CH6_INTERRUPT_ENABLE_TXSE_ISR(void);
		#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
		#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
			extern void GETH_DMA_CH6_INTERRUPT_ENABLE_TBUE_ISR(void);
		#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
		#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
			extern void GETH_DMA_CH6_INTERRUPT_ENABLE_RIE_ISR(void);
		#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
		#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
			extern void GETH_DMA_CH6_INTERRUPT_ENABLE_RSE_ISR(void);
		#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
		#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
			extern void GETH_DMA_CH6_INTERRUPT_ENABLE_RBUE_ISR(void);
		#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */

        #if (((GETH_DMA_CH6_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0u) && (GETH_DMA_CH6_INTERRUPT_ENABLE_TX_TOS < 7))
			IFX_INTERRUPT(GETH0_TX_DMA_CH6, GETH_DMA_CH6_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH6_INTERRUPT_ENABLE_TX_PRIO)
			{
				#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.B.TI == 1u)
					{
						GETH_DMA_CH6_INTERRUPT_ENABLE_TIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TI_OFF;
					}
				#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
				#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.B.TPS == 1u)
					{
						GETH_DMA_CH6_INTERRUPT_ENABLE_TXSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TPS_OFF;
					}
				#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
				#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.B.TBU == 1u)
					{
						GETH_DMA_CH6_INTERRUPT_ENABLE_TBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TBU_OFF;
					}
				#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
        #if (((GETH_DMA_CH6_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0u) && (GETH_DMA_CH6_INTERRUPT_ENABLE_RX_TOS < 7))
			IFX_INTERRUPT(GETH0_RX_DMA_CH6, GETH_DMA_CH6_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH6_INTERRUPT_ENABLE_RX_PRIO)
			{
				#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.B.RI == 1u)
					{
						GETH_DMA_CH6_INTERRUPT_ENABLE_RIE_ISR();
			            MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RI_OFF;
					}
				#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
				#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.B.RPS == 1u)
					{
						GETH_DMA_CH6_INTERRUPT_ENABLE_RSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RPS_OFF;
					}
				#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
				#if ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.B.RBU == 1u)
					{
						GETH_DMA_CH6_INTERRUPT_ENABLE_RBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL6].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RBU_OFF;
					}
				#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
    #endif /* GETH_DMA_CH6_EN == 1 */

    #if (GETH_DMA_CH7_EN == 1)
		#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
			extern void GETH_DMA_CH7_INTERRUPT_ENABLE_TIE_ISR(void);
		#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
		#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
			extern void GETH_DMA_CH7_INTERRUPT_ENABLE_TXSE_ISR(void);
		#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
		#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
			extern void GETH_DMA_CH7_INTERRUPT_ENABLE_TBUE_ISR(void);
		#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
		#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
			extern void GETH_DMA_CH7_INTERRUPT_ENABLE_RIE_ISR(void);
		#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
		#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
			extern void GETH_DMA_CH7_INTERRUPT_ENABLE_RSE_ISR(void);
		#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
		#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
			extern void GETH_DMA_CH7_INTERRUPT_ENABLE_RBUE_ISR(void);
		#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */

        #if (((GETH_DMA_CH7_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0u) && (GETH_DMA_CH7_INTERRUPT_ENABLE_TX_TOS < 7))
			IFX_INTERRUPT(GETH0_TX_DMA_CH7, GETH_DMA_CH7_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH7_INTERRUPT_ENABLE_TX_PRIO)
			{
				#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.B.TI == 1u)
					{
						GETH_DMA_CH7_INTERRUPT_ENABLE_TIE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TI_OFF;
					}
				#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF)) != 0) */
				#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.B.TPS == 1u)
					{
						GETH_DMA_CH7_INTERRUPT_ENABLE_TXSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TPS_OFF;
					}
				#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF)) != 0) */
				#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.B.TBU == 1u)
					{
						GETH_DMA_CH7_INTERRUPT_ENABLE_TBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_TBU_OFF;
					}
				#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
        #if (((GETH_DMA_CH7_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0u) && (GETH_DMA_CH7_INTERRUPT_ENABLE_RX_TOS < 7))
			IFX_INTERRUPT(GETH0_RX_DMA_CH7, GETH_DMA_CH7_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH7_INTERRUPT_ENABLE_RX_PRIO)
			{
				#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.B.RI == 1u)
					{
						GETH_DMA_CH7_INTERRUPT_ENABLE_RIE_ISR();
			            MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RI_OFF;
					}
				#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF)) != 0) */
				#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.B.RPS == 1u)
					{
						GETH_DMA_CH7_INTERRUPT_ENABLE_RSE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RPS_OFF;
					}
				#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF)) != 0) */
				#if ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0)
					if (MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.B.RBU == 1u)
					{
						GETH_DMA_CH7_INTERRUPT_ENABLE_RBUE_ISR();
                        MODULE_GETH0.DMA.CH[GETH_DMA_CHANNEL7].STATUS.U = 1u << IFX_GETH_DMA_CH_STATUS_RBU_OFF;
					}
				#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & (IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK << IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF)) != 0) */
			}
		#endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
    #endif /* GETH_DMA_CH7_EN == 1 */
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */

static boolean g_dmaInitialized_b = FALSE;
GethDma_t g_gethDma;

#if (GETH_DMA_TXCH0_EN == 1)
    #if (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH0_TX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH0_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
		static IFX_ALIGN(64) GethTxReadDescriptor GETH_DMA_CH0_TX_DESC_LIST_REF[GETH_DMA_CH0_TX_DESC_LIST_LENGTH];
    #elif (GETH_DMA_CH0_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        static IFX_ALIGN(64) GethTxCombiDescriptor txReadDscrCh0[GETH_DMA_CH0_TX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethTxEnhDescriptor txReadDscrCh0[GETH_DMA_CH0_TX_DESC_LIST_LENGTH];
    #endif /* (GETH_DMA_CH0_TX_DESC_TYPE == 0) */
    static IFX_ALIGN(8) uint8 txBufferCh0[GETH_DMA_CH0_TX_DESC_LIST_LENGTH][GETH_DMA_CH0_TX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
    #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

#if (GETH_DMA_RXCH0_EN == 1)
    #if (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH0_RX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH0_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethRxReadDescriptor rxReadDscrCh0[GETH_DMA_CH0_RX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethRxCombiDescriptor GETH_DMA_CH0_RX_DESC_LIST_REF[GETH_DMA_CH0_RX_DESC_LIST_LENGTH];
    #endif /* GETH_DMA_CH0_RX_DESC_TYPE */
    static IFX_ALIGN(8) uint8 rxBufferCh0[GETH_DMA_CH0_RX_DESC_LIST_LENGTH][GETH_DMA_CH0_RX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
        #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

#if (GETH_DMA_CH1_EN == 1)
    #if (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH1_TX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH1_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethTxReadDescriptor txReadDscrCh1[GETH_DMA_CH1_TX_DESC_LIST_LENGTH];
    #elif (GETH_DMA_CH1_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        static IFX_ALIGN(64) GethTxCombiDescriptor txReadDscrCh1[GETH_DMA_CH1_TX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethTxEnhDescriptor txReadDscrCh1[GETH_DMA_CH1_TX_DESC_LIST_LENGTH];
    #endif /* (GETH_DMA_CH1_TX_DESC_TYPE == 0) */
    static IFX_ALIGN(8) uint8 txBufferCh1[GETH_DMA_CH1_TX_DESC_LIST_LENGTH][GETH_DMA_CH1_TX_BUFFER_SIZE];
    #if (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH1_RX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH1_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethRxReadDescriptor rxReadDscrCh1[GETH_DMA_CH1_RX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethRxCombiDescriptor rxReadDscrCh1[GETH_DMA_CH1_RX_DESC_LIST_LENGTH];
    #endif /* GETH_DMA_CH1_RX_DESC_TYPE */
    static IFX_ALIGN(8) uint8 rxBufferCh1[GETH_DMA_CH1_RX_DESC_LIST_LENGTH][GETH_DMA_CH1_RX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
        #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

#if (GETH_DMA_CH2_EN == 1)
    #if (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH2_TX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH2_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethTxReadDescriptor txReadDscrCh2[GETH_DMA_CH2_TX_DESC_LIST_LENGTH];
    #elif (GETH_DMA_CH2_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        static IFX_ALIGN(64) GethTxCombiDescriptor txReadDscrCh2[GETH_DMA_CH2_TX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethTxEnhDescriptor txReadDscrCh2[GETH_DMA_CH2_TX_DESC_LIST_LENGTH];
    #endif /* (GETH_DMA_CH2_TX_DESC_TYPE == 0) */
    static IFX_ALIGN(8) uint8 txBufferCh2[GETH_DMA_CH2_TX_DESC_LIST_LENGTH][GETH_DMA_CH2_TX_BUFFER_SIZE];
    #if (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH2_RX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH2_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethRxReadDescriptor rxReadDscrCh2[GETH_DMA_CH2_RX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethRxCombiDescriptor rxReadDscrCh2[GETH_DMA_CH2_RX_DESC_LIST_LENGTH];
    #endif /* GETH_DMA_CH2_RX_DESC_TYPE */
    static IFX_ALIGN(8) uint8 rxBufferCh2[GETH_DMA_CH2_RX_DESC_LIST_LENGTH][GETH_DMA_CH2_RX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
        #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

#if (GETH_DMA_CH3_EN == 1)
    #if (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH3_TX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH3_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethTxReadDescriptor txReadDscrCh3[GETH_DMA_CH3_TX_DESC_LIST_LENGTH];
    #elif (GETH_DMA_CH3_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        static IFX_ALIGN(64) GethTxCombiDescriptor txReadDscrCh3[GETH_DMA_CH3_TX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethTxEnhDescriptor txReadDscrCh3[GETH_DMA_CH3_TX_DESC_LIST_LENGTH];
    #endif /* (GETH_DMA_CH3_TX_DESC_TYPE == 0) */
    static IFX_ALIGN(8) uint8 txBufferCh3[GETH_DMA_CH3_TX_DESC_LIST_LENGTH][GETH_DMA_CH3_TX_BUFFER_SIZE];
    #if (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH3_RX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH3_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethRxReadDescriptor rxReadDscrCh3[GETH_DMA_CH3_RX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethRxCombiDescriptor rxReadDscrCh3[GETH_DMA_CH3_RX_DESC_LIST_LENGTH];
    #endif /* GETH_DMA_CH3_RX_DESC_TYPE */
    static IFX_ALIGN(8) uint8 rxBufferCh3[GETH_DMA_CH3_RX_DESC_LIST_LENGTH][GETH_DMA_CH3_RX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
        #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

#if (GETH_DMA_CH4_EN == 1)
    #if (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH4_TX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH4_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethTxReadDescriptor txReadDscrCh4[GETH_DMA_CH4_TX_DESC_LIST_LENGTH];
    #elif (GETH_DMA_CH4_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        static IFX_ALIGN(64) GethTxCombiDescriptor txReadDscrCh4[GETH_DMA_CH4_TX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethTxEnhDescriptor txReadDscrCh4[GETH_DMA_CH4_TX_DESC_LIST_LENGTH];
    #endif /* (GETH_DMA_CH4_TX_DESC_TYPE == 0) */
    static IFX_ALIGN(8) uint8 txBufferCh4[GETH_DMA_CH4_TX_DESC_LIST_LENGTH][GETH_DMA_CH4_TX_BUFFER_SIZE];
    #if (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH4_RX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH4_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethRxReadDescriptor rxReadDscrCh4[GETH_DMA_CH4_RX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethRxCombiDescriptor rxReadDscrCh4[GETH_DMA_CH4_RX_DESC_LIST_LENGTH];
    #endif /* GETH_DMA_CH4_RX_DESC_TYPE */
    static IFX_ALIGN(8) uint8 rxBufferCh4[GETH_DMA_CH4_RX_DESC_LIST_LENGTH][GETH_DMA_CH4_RX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
        #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

#if (GETH_DMA_CH5_EN == 1)
    #if (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH5_TX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH5_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethTxReadDescriptor txReadDscrCh5[GETH_DMA_CH5_TX_DESC_LIST_LENGTH];
    #elif (GETH_DMA_CH5_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        static IFX_ALIGN(64) GethTxCombiDescriptor txReadDscrCh5[GETH_DMA_CH5_TX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethTxEnhDescriptor txReadDscrCh5[GETH_DMA_CH5_TX_DESC_LIST_LENGTH];
    #endif /* (GETH_DMA_CH5_TX_DESC_TYPE == 0) */
    static IFX_ALIGN(8) uint8 txBufferCh5[GETH_DMA_CH5_TX_DESC_LIST_LENGTH][GETH_DMA_CH5_TX_BUFFER_SIZE];
    #if (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH5_RX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH5_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethRxReadDescriptor rxReadDscrCh5[GETH_DMA_CH5_RX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethRxCombiDescriptor rxReadDscrCh5[GETH_DMA_CH5_RX_DESC_LIST_LENGTH];
    #endif /* GETH_DMA_CH5_RX_DESC_TYPE */
    static IFX_ALIGN(8) uint8 rxBufferCh5[GETH_DMA_CH5_RX_DESC_LIST_LENGTH][GETH_DMA_CH5_RX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
        #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

#if (GETH_DMA_CH6_EN == 1)
    #if (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH6_TX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH6_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethTxReadDescriptor txReadDscrCh6[GETH_DMA_CH6_TX_DESC_LIST_LENGTH];
    #elif (GETH_DMA_CH6_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        static IFX_ALIGN(64) GethTxCombiDescriptor txReadDscrCh6[GETH_DMA_CH6_TX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethTxEnhDescriptor txReadDscrCh6[GETH_DMA_CH6_TX_DESC_LIST_LENGTH];
    #endif /* (GETH_DMA_CH6_TX_DESC_TYPE == 0) */
    static IFX_ALIGN(8) uint8 txBufferCh6[GETH_DMA_CH6_TX_DESC_LIST_LENGTH][GETH_DMA_CH6_TX_BUFFER_SIZE];
    #if (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH6_RX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH6_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethRxReadDescriptor rxReadDscrCh6[GETH_DMA_CH6_RX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethRxCombiDescriptor rxReadDscrCh6[GETH_DMA_CH6_RX_DESC_LIST_LENGTH];
    #endif /* GETH_DMA_CH6_RX_DESC_TYPE */
    static IFX_ALIGN(8) uint8 rxBufferCh6[GETH_DMA_CH6_RX_DESC_LIST_LENGTH][GETH_DMA_CH6_RX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
        #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

#if (GETH_DMA_CH7_EN == 1)
    #if (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH7_TX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH7_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethTxReadDescriptor txReadDscrCh7[GETH_DMA_CH7_TX_DESC_LIST_LENGTH];
    #elif (GETH_DMA_CH7_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        static IFX_ALIGN(64) GethTxCombiDescriptor txReadDscrCh7[GETH_DMA_CH7_TX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethTxEnhDescriptor txReadDscrCh7[GETH_DMA_CH7_TX_DESC_LIST_LENGTH];
    #endif /* (GETH_DMA_CH7_TX_DESC_TYPE == 0) */
    static IFX_ALIGN(8) uint8 txBufferCh7[GETH_DMA_CH7_TX_DESC_LIST_LENGTH][GETH_DMA_CH7_TX_BUFFER_SIZE];
    #if (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 0)
        #pragma section farbss bss_cpu0
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 1)
        #pragma section farbss lmubss_cpu0
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 2)
        #pragma section farbss bss_cpu1
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 3)
        #pragma section farbss lmubss_cpu1
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 4)
        #pragma section farbss bss_cpu2
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 5)
        #pragma section farbss lmubss_cpu2
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 6)
        #pragma section farbss bss_cpu3
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 7)
        #pragma section farbss lmubss_cpu3
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 8)
        #pragma section farbss bss_cpu4
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 9)
        #pragma section farbss lmubss_cpu4
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 10)
        #pragma section farbss bss_cpu5
    #elif (GETH_DMA_CH7_RX_DESC_LOCATION_IDX == 11)
        #pragma section farbss lmubss_cpu5
    #endif
    #if (GETH_DMA_CH7_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        static IFX_ALIGN(64) GethRxReadDescriptor rxReadDscrCh7[GETH_DMA_CH7_RX_DESC_LIST_LENGTH];
    #else
        static IFX_ALIGN(64) GethRxCombiDescriptor rxReadDscrCh7[GETH_DMA_CH7_RX_DESC_LIST_LENGTH];
    #endif /* GETH_DMA_CH7_RX_DESC_TYPE */
    static IFX_ALIGN(8) uint8 rxBufferCh7[GETH_DMA_CH7_RX_DESC_LIST_LENGTH][GETH_DMA_CH7_RX_BUFFER_SIZE];
    #ifndef BSS_RESTORE_NEEDED
        #define  BSS_RESTORE_NEEDED 1
    #endif
#endif

/* Restore the initial address settings */
#if (BSS_RESTORE_NEEDED == 1)
    #pragma section farbss restore
#endif

sint32 Geth_Dma_initStruct(Ifx_GETH *const gethInstance_p)
{
    if (gethInstance_p == NULL)
    {
      return FAILURE;
    }

    memset(&g_gethDma, 0, sizeof(GethDma_t));

    g_gethDma.gethInstance_p = gethInstance_p;
    g_gethDma.channelCnt_u8 = GETH_DMA_NUMBER_OF_CHANNELS;

    /* DMA Channel 0 */
#if (GETH_DMA_TXCH0_EN == 1)
    #define GETH_DMA_CH0_TX_DESC_SIZE (GETH_DMA_CH0_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL ? sizeof(GethTxReadDescriptor) : GETH_DMA_CH0_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT ? sizeof(GethTxCombiDescriptor) : sizeof(GethTxEnhDescriptor))

	/* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH0_TX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL0);

    memset(GETH_DMA_CH0_TX_DESC_LIST_REF, 0, GETH_DMA_CH0_TX_DESC_SIZE * GETH_DMA_CH0_TX_DESC_LIST_LENGTH);

    g_gethDma.txChannel[0].dscrCnt_u16 = GETH_DMA_CH0_TX_DESC_LIST_LENGTH;
    g_gethDma.txChannel[0].bufs = (uint8*)&txBufferCh0[0][0];
    g_gethDma.txChannel[0].maxBuffSize_u32 = GETH_DMA_CH0_TX_BUFFER_SIZE;
    #if (GETH_DMA_CH0_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.txChannel[0].dscr.txDscr_p = (GethTxDescriptor*)GETH_DMA_CH0_TX_DESC_LIST_REF;
        g_gethDma.txChannel[0].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #elif (GETH_DMA_CH0_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        g_gethDma.txChannel[0].dscr.combiTxDscr_p = (GethTxCombiDescriptor*)GETH_DMA_CH0_TX_DESC_LIST_REF;
        g_gethDma.txChannel[0].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #else
        g_gethDma.txChannel[0].dscr.enhTxDscr_p = (GethTxEnhDescriptor*)GETH_DMA_CH0_TX_DESC_LIST_REF;
        g_gethDma.txChannel[0].dscrType = GETH_DMA_DESC_TYPE_ENHANCED;
    #endif
#endif /* GETH_DMA_TXCH0_EN == 1 */

#if (GETH_DMA_RXCH0_EN == 1)
    #define GETH_DMA_CH0_RX_DESC_SIZE (GETH_DMA_CH0_RX_DESC_TYPE == 0 ? sizeof(GethRxReadDescriptor) : sizeof(GethRxCombiDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH0_RX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL0);

    #if (GETH_DMA_CH0_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        for (unsigned i = 0; i < GETH_DMA_CH0_RX_DESC_LIST_LENGTH - 1; i++)
        {
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].dscr0.BUF1AP = (uint32) &rxBufferCh0[i][0];
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].dscr1.reserved = 0;
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].dscr2.BUF2AP = 0;
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].dscr3.B.IOC = GETH_DMA_INT_RIE[0]; /* interrupt control */
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].dscr3.B.OWN = 1; /* descriptor owned by DMA */
        }
    #else
        for (unsigned i = 0; i < GETH_DMA_CH0_RX_DESC_LIST_LENGTH - 1; i++)
        {
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr0.BUF1AP = (uint32) &rxBufferCh0[i][0];
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr1.reserved = 0;
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr2.BUF2AP = 0;
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[0]; /* interrupt control */
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

            GETH_DMA_CH0_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.CTXT = 0;
            GETH_DMA_CH0_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.OWN = 1;
        }
    #endif /* GETH_DMA_CH0_RX_DESC_TYPE */

    g_gethDma.rxChannel[0].nullDscrIdx_u16 = GETH_DMA_CH0_RX_DESC_LIST_LENGTH - 1;
    g_gethDma.rxChannel[0].dscrCnt_u16 = GETH_DMA_CH0_RX_DESC_LIST_LENGTH;
    g_gethDma.rxChannel[0].bufs = (uint8*)&rxBufferCh0[0][0];
    g_gethDma.rxChannel[0].maxBuffSize_u32 = GETH_DMA_CH0_RX_BUFFER_SIZE;
    #if (GETH_DMA_CH0_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.rxChannel[0].dscr.rxDscr_p = (GethRxDescriptor*)GETH_DMA_CH0_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[0].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #else
        g_gethDma.rxChannel[0].dscr.combiRxDscr_p = (GethRxCombiDescriptor*)GETH_DMA_CH0_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[0].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #endif
#endif /* GETH_DMA_RXCH0_EN == 1 */

    /* DMA Channel 1 */
#if (GETH_DMA_TXCH1_EN == 1)
    #define GETH_DMA_CH1_TX_DESC_SIZE (GETH_DMA_CH1_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL ? sizeof(GethTxReadDescriptor) : GETH_DMA_CH1_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT ? sizeof(GethTxCombiDescriptor) : sizeof(GethTxEnhDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH1_TX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL1);

    memset(GETH_DMA_CH1_TX_DESC_LIST_REF, 0, GETH_DMA_CH1_TX_DESC_SIZE * GETH_DMA_CH1_TX_DESC_LIST_LENGTH);

    g_gethDma.txChannel[1].dscrCnt_u16 = GETH_DMA_CH1_TX_DESC_LIST_LENGTH;
    g_gethDma.txChannel[1].bufs = (uint8*)&txBufferCh1[0][0];
    g_gethDma.txChannel[1].maxBuffSize_u32 = GETH_DMA_CH1_TX_BUFFER_SIZE;
    #if (GETH_DMA_CH1_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.txChannel[1].dscr.txDscr_p = (GethTxDescriptor*)GETH_DMA_CH1_TX_DESC_LIST_REF;
        g_gethDma.txChannel[1].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #elif (GETH_DMA_CH1_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        g_gethDma.txChannel[1].dscr.combiTxDscr_p = (GethTxCombiDescriptor*)GETH_DMA_CH1_TX_DESC_LIST_REF;
        g_gethDma.txChannel[1].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #else
        g_gethDma.txChannel[1].dscr.enhTxDscr_p = (GethTxEnhDescriptor*)GETH_DMA_CH1_TX_DESC_LIST_REF;
        g_gethDma.txChannel[1].dscrType = GETH_DMA_DESC_TYPE_ENHANCED;
    #endif
#endif /* GETH_DMA_TXCH1_EN == 1 */

#if (GETH_DMA_RXCH1_EN == 1)
    #define GETH_DMA_CH1_RX_DESC_SIZE (GETH_DMA_CH1_RX_DESC_TYPE == 0 ? sizeof(GethRxReadDescriptor) : sizeof(GethRxCombiDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH1_RX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL1);

    #if (GETH_DMA_CH1_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        for (unsigned i = 0; i < GETH_DMA_CH1_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].dscr0.BUF1AP = (uint32) &rxBufferCh1[i][0];
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].dscr1.reserved = 0;
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].dscr2.BUF2AP = 0;
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].dscr3.B.IOC = GETH_DMA_INT_RIE[1]; /* interrupt control */
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].dscr3.B.OWN = 1; /* descriptor owned by DMA */
        }
    #else
        for (unsigned i = 0; i < GETH_DMA_CH1_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr0.BUF1AP = (uint32) &rxBufferCh1[i][0];
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr1.reserved = 0;
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr2.BUF2AP = 0;
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[1]; /* interrupt control */
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

            GETH_DMA_CH1_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.CTXT = 0;
            GETH_DMA_CH1_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.OWN = 1;
        }
    #endif /* GETH_DMA_CH1_RX_DESC_TYPE */

    g_gethDma.rxChannel[1].dscrCnt_u16 = GETH_DMA_CH1_RX_DESC_LIST_LENGTH;
    g_gethDma.rxChannel[1].bufs = (uint8*)&rxBufferCh1[0][0];
    g_gethDma.rxChannel[1].maxBuffSize_u32 = GETH_DMA_CH1_RX_BUFFER_SIZE;
    #if (GETH_DMA_CH1_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.rxChannel[1].dscr.rxDscr_p = (GethRxDescriptor*)GETH_DMA_CH1_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[1].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #else
        g_gethDma.rxChannel[1].dscr.combiRxDscr_p = (GethRxCombiDescriptor*)GETH_DMA_CH1_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[1].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #endif
#endif /* GETH_DMA_RXCH1_EN == 1 */

    /* DMA Channel 2 */
#if (GETH_DMA_TXCH2_EN == 1)
    #define GETH_DMA_CH2_TX_DESC_SIZE (GETH_DMA_CH2_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL ? sizeof(GethTxReadDescriptor) : GETH_DMA_CH2_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT ? sizeof(GethTxCombiDescriptor) : sizeof(GethTxEnhDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH2_TX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL2);

    memset(GETH_DMA_CH2_TX_DESC_LIST_REF, 0, GETH_DMA_CH2_TX_DESC_SIZE * GETH_DMA_CH2_TX_DESC_LIST_LENGTH);

    g_gethDma.txChannel[2].dscrCnt_u16 = GETH_DMA_CH2_TX_DESC_LIST_LENGTH;
    g_gethDma.txChannel[2].bufs = (uint8*)&txBufferCh2[0][0];
    g_gethDma.txChannel[2].maxBuffSize_u32 = GETH_DMA_CH2_TX_BUFFER_SIZE;
    #if (GETH_DMA_CH2_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.txChannel[2].dscr.txDscr_p = (GethTxDescriptor*)GETH_DMA_CH2_TX_DESC_LIST_REF;
        g_gethDma.txChannel[2].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #elif (GETH_DMA_CH2_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        g_gethDma.txChannel[2].dscr.combiTxDscr_p = (GethTxCombiDescriptor*)GETH_DMA_CH2_TX_DESC_LIST_REF;
        g_gethDma.txChannel[2].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #else
        g_gethDma.txChannel[2].dscr.enhTxDscr_p = (GethTxEnhDescriptor*)GETH_DMA_CH2_TX_DESC_LIST_REF;
        g_gethDma.txChannel[2].dscrType = GETH_DMA_DESC_TYPE_ENHANCED;
    #endif
#endif /* GETH_DMA_TXCH2_EN == 1 */

#if (GETH_DMA_RXCH2_EN == 1)
    #define GETH_DMA_CH2_RX_DESC_SIZE (GETH_DMA_CH2_RX_DESC_TYPE == 0 ? sizeof(GethRxReadDescriptor) : sizeof(GethRxCombiDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH2_RX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL2);

    #if (GETH_DMA_CH2_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        for (unsigned i = 0; i < GETH_DMA_CH2_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].dscr0.BUF1AP = (uint32) &rxBufferCh2[i][0];
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].dscr1.reserved = 0;
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].dscr2.BUF2AP = 0;
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].dscr3.B.IOC = GETH_DMA_INT_RIE[2]; /* interrupt control */
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].dscr3.B.OWN = 1; /* descriptor owned by DMA */
        }
    #else
        for (unsigned i = 0; i < GETH_DMA_CH2_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr0.BUF1AP = (uint32) &rxBufferCh2[i][0];
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr1.reserved = 0;
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr2.BUF2AP = 0;
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[2]; /* interrupt control */
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

            GETH_DMA_CH2_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.CTXT = 0;
            GETH_DMA_CH2_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.OWN = 1;
        }
    #endif /* GETH_DMA_CH2_RX_DESC_TYPE */

    g_gethDma.rxChannel[2].dscrCnt_u16 = GETH_DMA_CH2_RX_DESC_LIST_LENGTH;
    g_gethDma.rxChannel[2].bufs = (uint8*)&rxBufferCh2[0][0];
    g_gethDma.rxChannel[2].maxBuffSize_u32 = GETH_DMA_CH2_RX_BUFFER_SIZE;
    #if (GETH_DMA_CH2_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.rxChannel[2].dscr.rxDscr_p = (GethRxDescriptor*)GETH_DMA_CH2_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[2].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #else
        g_gethDma.rxChannel[2].dscr.combiRxDscr_p = (GethRxCombiDescriptor*)GETH_DMA_CH2_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[2].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #endif
#endif /* GETH_DMA_RXCH2_EN == 1 */

    /* DMA Channel 3 */
#if (GETH_DMA_TXCH3_EN == 1)
    #define GETH_DMA_CH3_TX_DESC_SIZE (GETH_DMA_CH3_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL ? sizeof(GethTxReadDescriptor) : GETH_DMA_CH3_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT ? sizeof(GethTxCombiDescriptor) : sizeof(GethTxEnhDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH3_TX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL3);

    memset(GETH_DMA_CH3_TX_DESC_LIST_REF, 0, GETH_DMA_CH3_TX_DESC_SIZE * GETH_DMA_CH3_TX_DESC_LIST_LENGTH);

    g_gethDma.txChannel[3].dscrCnt_u16 = GETH_DMA_CH3_TX_DESC_LIST_LENGTH;
    g_gethDma.txChannel[3].bufs = (uint8*)&txBufferCh3[0][0];
    g_gethDma.txChannel[3].maxBuffSize_u32 = GETH_DMA_CH3_TX_BUFFER_SIZE;
    #if (GETH_DMA_CH3_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.txChannel[3].dscr.txDscr_p = (GethTxDescriptor*)GETH_DMA_CH3_TX_DESC_LIST_REF;
        g_gethDma.txChannel[3].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #elif (GETH_DMA_CH3_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        g_gethDma.txChannel[3].dscr.combiTxDscr_p = (GethTxCombiDescriptor*)GETH_DMA_CH3_TX_DESC_LIST_REF;
        g_gethDma.txChannel[3].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #else
        g_gethDma.txChannel[3].dscr.enhTxDscr_p = (GethTxEnhDescriptor*)GETH_DMA_CH3_TX_DESC_LIST_REF;
        g_gethDma.txChannel[3].dscrType = GETH_DMA_DESC_TYPE_ENHANCED;
    #endif
#endif /* GETH_DMA_TXCH3_EN == 1 */

#if (GETH_DMA_RXCH3_EN == 1)
    #define GETH_DMA_CH3_RX_DESC_SIZE (GETH_DMA_CH3_RX_DESC_TYPE == 0 ? sizeof(GethRxReadDescriptor) : sizeof(GethRxCombiDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH3_RX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL3);

    #if (GETH_DMA_CH3_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        for (unsigned i = 0; i < GETH_DMA_CH3_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].dscr0.BUF1AP = (uint32) &rxBufferCh3[i][0];
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].dscr1.reserved = 0;
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].dscr2.BUF2AP = 0;
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].dscr3.B.IOC = GETH_DMA_INT_RIE[3]; /* interrupt control */
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].dscr3.B.OWN = 1; /* descriptor owned by DMA */
        }
    #else
        for (unsigned i = 0; i < GETH_DMA_CH3_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr0.BUF1AP = (uint32) &rxBufferCh3[i][0];
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr1.reserved = 0;
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr2.BUF2AP = 0;
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[3]; /* interrupt control */
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

            GETH_DMA_CH3_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.CTXT = 0;
            GETH_DMA_CH3_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.OWN = 1;
        }
    #endif /* GETH_DMA_CH3_RX_DESC_TYPE */

    g_gethDma.rxChannel[3].dscrCnt_u16 = GETH_DMA_CH3_RX_DESC_LIST_LENGTH;
    g_gethDma.rxChannel[3].bufs = (uint8*)&rxBufferCh3[0][0];
    g_gethDma.rxChannel[3].maxBuffSize_u32 = GETH_DMA_CH3_RX_BUFFER_SIZE;
    #if (GETH_DMA_CH3_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.rxChannel[3].dscr.rxDscr_p = (GethRxDescriptor*)GETH_DMA_CH3_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[3].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #else
        g_gethDma.rxChannel[3].dscr.combiRxDscr_p = (GethRxCombiDescriptor*)GETH_DMA_CH3_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[3].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #endif
#endif /* GETH_DMA_RXCH3_EN == 1 */

    /* DMA Channel 4 */
#if (GETH_DMA_TXCH4_EN == 1)
    #define GETH_DMA_CH4_TX_DESC_SIZE (GETH_DMA_CH4_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL ? sizeof(GethTxReadDescriptor) : GETH_DMA_CH4_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT ? sizeof(GethTxCombiDescriptor) : sizeof(GethTxEnhDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH4_TX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL4);

    memset(GETH_DMA_CH4_TX_DESC_LIST_REF, 0, GETH_DMA_CH4_TX_DESC_SIZE * GETH_DMA_CH4_TX_DESC_LIST_LENGTH);

    g_gethDma.txChannel[4].dscrCnt_u16 = GETH_DMA_CH4_TX_DESC_LIST_LENGTH;
    g_gethDma.txChannel[4].bufs = (uint8*)&txBufferCh4[0][0];
    g_gethDma.txChannel[4].maxBuffSize_u32 = GETH_DMA_CH4_TX_BUFFER_SIZE;
    #if (GETH_DMA_CH4_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.txChannel[4].dscr.txDscr_p = (GethTxDescriptor*)GETH_DMA_CH4_TX_DESC_LIST_REF;
        g_gethDma.txChannel[4].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #elif (GETH_DMA_CH4_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        g_gethDma.txChannel[4].dscr.combiTxDscr_p = (GethTxCombiDescriptor*)GETH_DMA_CH4_TX_DESC_LIST_REF;
        g_gethDma.txChannel[4].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #else
        g_gethDma.txChannel[4].dscr.enhTxDscr_p = (GethTxEnhDescriptor*)GETH_DMA_CH4_TX_DESC_LIST_REF;
        g_gethDma.txChannel[4].dscrType = GETH_DMA_DESC_TYPE_ENHANCED;
    #endif
#endif /* GETH_DMA_TXCH4_EN == 1 */

#if (GETH_DMA_RXCH4_EN == 1)
    #define GETH_DMA_CH4_RX_DESC_SIZE (GETH_DMA_CH4_RX_DESC_TYPE == 0 ? sizeof(GethRxReadDescriptor) : sizeof(GethRxCombiDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH4_RX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL4);

    #if (GETH_DMA_CH4_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        for (unsigned i = 0; i < GETH_DMA_CH4_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].dscr0.BUF1AP = (uint32) &rxBufferCh4[i][0];
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].dscr1.reserved = 0;
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].dscr2.BUF2AP = 0;
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].dscr3.B.IOC = GETH_DMA_INT_RIE[4]; /* interrupt control */
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].dscr3.B.OWN = 1; /* descriptor owned by DMA */
        }
    #else
        for (unsigned i = 0; i < GETH_DMA_CH4_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr0.BUF1AP = (uint32) &rxBufferCh4[i][0];
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr1.reserved = 0;
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr2.BUF2AP = 0;
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[4]; /* interrupt control */
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

            GETH_DMA_CH4_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.CTXT = 0;
            GETH_DMA_CH4_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.OWN = 1;
        }
    #endif /* GETH_DMA_CH4_RX_DESC_TYPE */

    g_gethDma.rxChannel[4].dscrCnt_u16 = GETH_DMA_CH4_RX_DESC_LIST_LENGTH;
    g_gethDma.rxChannel[4].bufs = (uint8*)&rxBufferCh4[0][0];
    g_gethDma.rxChannel[4].maxBuffSize_u32 = GETH_DMA_CH4_RX_BUFFER_SIZE;
    #if (GETH_DMA_CH4_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.rxChannel[4].dscr.rxDscr_p = (GethRxDescriptor*)GETH_DMA_CH4_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[4].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #else
        g_gethDma.rxChannel[4].dscr.combiRxDscr_p = (GethRxCombiDescriptor*)GETH_DMA_CH4_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[4].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #endif
#endif /* GETH_DMA_RXCH4_EN == 1 */

    /* DMA Channel 5 */
#if (GETH_DMA_TXCH5_EN == 1)
    #define GETH_DMA_CH5_TX_DESC_SIZE (GETH_DMA_CH5_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL ? sizeof(GethTxReadDescriptor) : GETH_DMA_CH5_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT ? sizeof(GethTxCombiDescriptor) : sizeof(GethTxEnhDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH5_TX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL5);

    memset(GETH_DMA_CH5_TX_DESC_LIST_REF, 0, GETH_DMA_CH5_TX_DESC_SIZE * GETH_DMA_CH5_TX_DESC_LIST_LENGTH);

    g_gethDma.txChannel[5].dscrCnt_u16 = GETH_DMA_CH5_TX_DESC_LIST_LENGTH;
    g_gethDma.txChannel[5].bufs = (uint8*)&txBufferCh5[0][0];
    g_gethDma.txChannel[5].maxBuffSize_u32 = GETH_DMA_CH5_TX_BUFFER_SIZE;
    #if (GETH_DMA_CH5_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.txChannel[5].dscr.txDscr_p = (GethTxDescriptor*)GETH_DMA_CH5_TX_DESC_LIST_REF;
        g_gethDma.txChannel[5].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #elif (GETH_DMA_CH5_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        g_gethDma.txChannel[5].dscr.combiTxDscr_p = (GethTxCombiDescriptor*)GETH_DMA_CH5_TX_DESC_LIST_REF;
        g_gethDma.txChannel[5].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #else
        g_gethDma.txChannel[5].dscr.enhTxDscr_p = (GethTxEnhDescriptor*)GETH_DMA_CH5_TX_DESC_LIST_REF;
        g_gethDma.txChannel[5].dscrType = GETH_DMA_DESC_TYPE_ENHANCED;
    #endif
#endif /* GETH_DMA_TXCH5_EN == 1 */

#if (GETH_DMA_RXCH5_EN == 1)
    #define GETH_DMA_CH5_RX_DESC_SIZE (GETH_DMA_CH5_RX_DESC_TYPE == 0 ? sizeof(GethRxReadDescriptor) : sizeof(GethRxCombiDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH5_RX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL5);

    #if (GETH_DMA_CH5_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        for (unsigned i = 0; i < GETH_DMA_CH5_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].dscr0.BUF1AP = (uint32) &rxBufferCh5[i][0];
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].dscr1.reserved = 0;
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].dscr2.BUF2AP = 0;
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].dscr3.B.IOC = GETH_DMA_INT_RIE[5]; /* interrupt control */
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].dscr3.B.OWN = 1; /* descriptor owned by DMA */
        }
    #else
        for (unsigned i = 0; i < GETH_DMA_CH5_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr0.BUF1AP = (uint32) &rxBufferCh5[i][0];
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr1.reserved = 0;
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr2.BUF2AP = 0;
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[5]; /* interrupt control */
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

            GETH_DMA_CH5_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.CTXT = 0;
            GETH_DMA_CH5_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.OWN = 1;
        }
    #endif /* GETH_DMA_CH5_RX_DESC_TYPE */

    g_gethDma.rxChannel[5].dscrCnt_u16 = GETH_DMA_CH5_RX_DESC_LIST_LENGTH;
    g_gethDma.rxChannel[5].bufs = (uint8*)&rxBufferCh5[0][0];
    g_gethDma.rxChannel[5].maxBuffSize_u32 = GETH_DMA_CH5_RX_BUFFER_SIZE;
    #if (GETH_DMA_CH5_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.rxChannel[5].dscr.rxDscr_p = (GethRxDescriptor*)GETH_DMA_CH5_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[5].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #else
        g_gethDma.rxChannel[5].dscr.combiRxDscr_p = (GethRxCombiDescriptor*)GETH_DMA_CH5_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[5].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #endif
#endif /* GETH_DMA_RXCH5_EN == 1 */

    /* DMA Channel 6 */
#if (GETH_DMA_TXCH6_EN == 1)
    #define GETH_DMA_CH6_TX_DESC_SIZE (GETH_DMA_CH6_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL ? sizeof(GethTxReadDescriptor) : GETH_DMA_CH6_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT ? sizeof(GethTxCombiDescriptor) : sizeof(GethTxEnhDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH6_TX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL6);

    memset(GETH_DMA_CH6_TX_DESC_LIST_REF, 0, GETH_DMA_CH6_TX_DESC_SIZE * GETH_DMA_CH6_TX_DESC_LIST_LENGTH);

    g_gethDma.txChannel[6].dscrCnt_u16 = GETH_DMA_CH6_TX_DESC_LIST_LENGTH;
    g_gethDma.txChannel[6].bufs = (uint8*)&txBufferCh6[0][0];
    g_gethDma.txChannel[6].maxBuffSize_u32 = GETH_DMA_CH6_TX_BUFFER_SIZE;
    #if (GETH_DMA_CH6_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.txChannel[6].dscr.txDscr_p = (GethTxDescriptor*)GETH_DMA_CH6_TX_DESC_LIST_REF;
        g_gethDma.txChannel[6].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #elif (GETH_DMA_CH6_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        g_gethDma.txChannel[6].dscr.combiTxDscr_p = (GethTxCombiDescriptor*)GETH_DMA_CH6_TX_DESC_LIST_REF;
        g_gethDma.txChannel[6].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #else
        g_gethDma.txChannel[6].dscr.enhTxDscr_p = (GethTxEnhDescriptor*)GETH_DMA_CH6_TX_DESC_LIST_REF;
        g_gethDma.txChannel[6].dscrType = GETH_DMA_DESC_TYPE_ENHANCED;
    #endif
#endif /* GETH_DMA_TXCH6_EN == 1 */

#if (GETH_DMA_RXCH6_EN == 1)
    #define GETH_DMA_CH6_RX_DESC_SIZE (GETH_DMA_CH6_RX_DESC_TYPE == 0 ? sizeof(GethRxReadDescriptor) : sizeof(GethRxCombiDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH6_RX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL6);

    #if (GETH_DMA_CH6_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        for (unsigned i = 0; i < GETH_DMA_CH6_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].dscr0.BUF1AP = (uint32) &rxBufferCh6[i][0];
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].dscr1.reserved = 0;
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].dscr2.BUF2AP = 0;
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].dscr3.B.IOC = GETH_DMA_INT_RIE[6]; /* interrupt control */
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].dscr3.B.OWN = 1; /* descriptor owned by DMA */
        }
    #else
        for (unsigned i = 0; i < GETH_DMA_CH6_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr0.BUF1AP = (uint32) &rxBufferCh6[i][0];
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr1.reserved = 0;
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr2.BUF2AP = 0;
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[6]; /* interrupt control */
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

            GETH_DMA_CH6_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.CTXT = 0;
            GETH_DMA_CH6_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.OWN = 1;
        }
    #endif /* GETH_DMA_CH6_RX_DESC_TYPE */

    g_gethDma.rxChannel[6].dscrCnt_u16 = GETH_DMA_CH6_RX_DESC_LIST_LENGTH;
    g_gethDma.rxChannel[6].bufs = (uint8*)&rxBufferCh6[0][0];
    g_gethDma.rxChannel[6].maxBuffSize_u32 = GETH_DMA_CH6_RX_BUFFER_SIZE;
    #if (GETH_DMA_CH6_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.rxChannel[6].dscr.rxDscr_p = (GethRxDescriptor*)GETH_DMA_CH6_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[6].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #else
        g_gethDma.rxChannel[6].dscr.combiRxDscr_p = (GethRxCombiDescriptor*)GETH_DMA_CH6_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[6].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #endif
#endif /* GETH_DMA_RXCH6_EN == 1 */

    /* DMA Channel 7 */
#if (GETH_DMA_TXCH7_EN == 1)
    #define GETH_DMA_CH7_TX_DESC_SIZE (GETH_DMA_CH7_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL ? sizeof(GethTxReadDescriptor) : GETH_DMA_CH7_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT ? sizeof(GethTxCombiDescriptor) : sizeof(GethTxEnhDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH7_TX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL7);

    memset(GETH_DMA_CH7_TX_DESC_LIST_REF, 0, GETH_DMA_CH7_TX_DESC_SIZE * GETH_DMA_CH7_TX_DESC_LIST_LENGTH);

    g_gethDma.txChannel[7].dscrCnt_u16 = GETH_DMA_CH7_TX_DESC_LIST_LENGTH;
    g_gethDma.txChannel[7].bufs = (uint8*)&txBufferCh7[0][0];
    g_gethDma.txChannel[7].maxBuffSize_u32 = GETH_DMA_CH7_TX_BUFFER_SIZE;
    #if (GETH_DMA_CH7_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.txChannel[7].dscr.txDscr_p = (GethTxDescriptor*)GETH_DMA_CH7_TX_DESC_LIST_REF;
        g_gethDma.txChannel[7].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #elif (GETH_DMA_CH7_TX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
        g_gethDma.txChannel[7].dscr.combiTxDscr_p = (GethTxCombiDescriptor*)GETH_DMA_CH7_TX_DESC_LIST_REF;
        g_gethDma.txChannel[7].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #else
        g_gethDma.txChannel[7].dscr.enhTxDscr_p = (GethTxEnhDescriptor*)GETH_DMA_CH7_TX_DESC_LIST_REF;
        g_gethDma.txChannel[7].dscrType = GETH_DMA_DESC_TYPE_ENHANCED;
    #endif
#endif /* GETH_DMA_TXCH7_EN == 1 */

#if (GETH_DMA_RXCH7_EN == 1)
    #define GETH_DMA_CH7_RX_DESC_SIZE (GETH_DMA_CH7_RX_DESC_TYPE == 0 ? sizeof(GethRxReadDescriptor) : sizeof(GethRxCombiDescriptor))

    /* DLMU Access Rights configuration */
    Geth_Dma_setDlmuProt(GETH_DMA_CH7_RX_DESC_LOCATION_IDX, GETH_DMA_CHANNEL7);

    #if (GETH_DMA_CH7_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        for (unsigned i = 0; i < GETH_DMA_CH7_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].dscr0.BUF1AP = (uint32) &rxBufferCh7[i][0];
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].dscr1.reserved = 0;
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].dscr2.BUF2AP = 0;
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].dscr3.B.IOC = GETH_DMA_INT_RIE[7]; /* interrupt control */
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].dscr3.B.OWN = 1; /* descriptor owned by DMA */
        }
    #else
        for (unsigned i = 0; i < GETH_DMA_CH7_RX_DESC_LIST_LENGTH; i++)
        {
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr0.BUF1AP = (uint32) &rxBufferCh7[i][0];
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr1.reserved = 0;
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr2.BUF2AP = 0;
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[7]; /* interrupt control */
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].rxDscr.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

            GETH_DMA_CH7_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.CTXT = 0;
            GETH_DMA_CH7_RX_DESC_LIST_REF[i].rxContextDscr.dscr3.B.OWN = 1;
        }
    #endif /* GETH_DMA_CH7_RX_DESC_TYPE */

    g_gethDma.rxChannel[7].dscrCnt_u16 = GETH_DMA_CH7_RX_DESC_LIST_LENGTH;
    g_gethDma.rxChannel[7].bufs = (uint8*)&rxBufferCh7[0][0];
    g_gethDma.rxChannel[7].maxBuffSize_u32 = GETH_DMA_CH7_RX_BUFFER_SIZE;
    #if (GETH_DMA_CH7_RX_DESC_TYPE == GETH_DMA_DESC_TYPE_NORMAL)
        g_gethDma.rxChannel[7].dscr.rxDscr_p = (GethRxDescriptor*)GETH_DMA_CH7_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[7].dscrType = GETH_DMA_DESC_TYPE_NORMAL;
    #else
        g_gethDma.rxChannel[7].dscr.combiRxDscr_p = (GethRxCombiDescriptor*)GETH_DMA_CH7_RX_DESC_LIST_REF;
        g_gethDma.rxChannel[7].dscrType = GETH_DMA_DESC_TYPE_NORMAL_CONTEXT;
    #endif
#endif /* GETH_DMA_RXCH7_EN == 1 */

    g_gethDma.initDone_u8 = 1;
    return SUCCESS;
}

sint32 Geth_Dma_Init(uint32 timeOut_u32)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    uint8 i_u8;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
    Ifx_GETH* gethInstance_p;

    if ((g_gethDma.initDone_u8 == 0) || (timeOut_u32 == 0))
    {
      return FAILURE;
    }

    if (g_dmaInitialized_b == TRUE)
    {
        return SUCCESS;
    }

    gethInstance_p = g_gethDma.gethInstance_p;

#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    gethInstance_p->DMA.MODE.U = GETH_DMA_MODE;
    while ((gethInstance_p->DMA.MODE.B.SWR == 1u) && (timeOut_u32 > 0))
    {
        timeOut_u32--;
    }
    if (timeOut_u32 == 0)
    {
        return FAILURE;
    }

    gethInstance_p->DMA.SYSBUS_MODE.U = GETH_DMA_SYSBUS_MODE;
    gethInstance_p->DMA.TX_EDMA_CONTROL.U = GETH_DMA_TX_EDMA_CONTROL;
    gethInstance_p->DMA.RX_EDMA_CONTROL.U = GETH_DMA_RX_EDMA_CONTROL;

    /* clear all DMA channels */
    for (i_u8 = 0; i_u8 < 8; i_u8++)
    {
        gethInstance_p->DMA.CH[i_u8].TX_CONTROL.U = 0u;
        gethInstance_p->DMA.CH[i_u8].TX_CONTROL2.U = 0u;
        gethInstance_p->DMA.CH[i_u8].RX_CONTROL.U = 0u;
        gethInstance_p->DMA.CH[i_u8].RX_CONTROL2.U = 0u;
        gethInstance_p->DMA.CH[i_u8].SLOT_FUNCTION_CONTROL_STATUS.U = 0u;
        gethInstance_p->DMA.CH[i_u8].TXDESC_LIST_LADDRESS.U = 0u;
        gethInstance_p->DMA.CH[i_u8].RXDESC_LIST_LADDRESS.U = 0u;
        gethInstance_p->DMA.CH[i_u8].TXDESC_TAIL_LPOINTER.U = 0u;
        gethInstance_p->DMA.CH[i_u8].RXDESC_TAIL_LPOINTER.U = 0u;
        gethInstance_p->DMA.CH[i_u8].INTERRUPT_ENABLE.U = 0u;
    }

    /* DMA Channel 0 */
#if (GETH_DMA_TXCH0_EN == 1)
    uint8 dma_ch0_tx_descr_size = GETH_DMA_CH0_TX_DESC_SIZE;
    gethInstance_p->DMA.CH[0].TX_CONTROL.U = GETH_DMA_CH0_TX_CONTROL;
    gethInstance_p->DMA.CH[0].TX_CONTROL2.U = GETH_DMA_CH0_TX_CONTROL2;
    gethInstance_p->DMA.CH[0].SLOT_FUNCTION_CONTROL_STATUS.U = GETH_DMA_CH0_Slot_Function_Control_Status;
    gethInstance_p->DMA.CH[0].TXDESC_LIST_LADDRESS.U = (uint32)GETH_DMA_CH0_TX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[0].TXDESC_TAIL_LPOINTER.U = (((uint32)GETH_DMA_CH0_TX_DESC_LIST_REF + GETH_DMA_CH0_TX_DESC_LIST_LENGTH * dma_ch0_tx_descr_size) & ~(uint32)3u);
    gethInstance_p->DMA.CH[0].INTERRUPT_ENABLE.U = GETH_DMA_CH0_INTERRUPT_ENABLE;
    //#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0)
    Geth_Dma_enableTxServiceRequest(GETH_DMA_CHANNEL0, (IfxSrc_Tos)GETH_DMA_CH0_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH0_INTERRUPT_ENABLE_TX_PRIO);
    //#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
#endif /* GETH_DMA_TXCH0_EN == 1 */

#if (GETH_DMA_RXCH0_EN == 1)
    uint8 dma_ch0_rx_descr_size = GETH_DMA_CH0_RX_DESC_SIZE;
    gethInstance_p->DMA.CH[0].RX_CONTROL.U = GETH_DMA_CH0_RX_CONTROL;
    gethInstance_p->DMA.CH[0].RX_CONTROL2.U = GETH_DMA_CH0_RX_CONTROL2;
    gethInstance_p->DMA.CH[0].RXDESC_LIST_LADDRESS.U = (uint32)&GETH_DMA_CH0_RX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[0].RXDESC_TAIL_LPOINTER.U = ((uint32)&GETH_DMA_CH0_RX_DESC_LIST_REF + GETH_DMA_CH0_RX_DESC_LIST_LENGTH * dma_ch0_rx_descr_size);
    gethInstance_p->DMA.CH[0].INTERRUPT_ENABLE.U = GETH_DMA_CH0_INTERRUPT_ENABLE;
    //#if ((GETH_DMA_CH0_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0)
    Geth_Dma_enableRxServiceRequest(GETH_DMA_CHANNEL0, (IfxSrc_Tos)GETH_DMA_CH0_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH0_INTERRUPT_ENABLE_RX_PRIO);
    //#endif /* ((GETH_DMA_CH0_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
#endif /* GETH_DMA_RXCH0_EN == 1 */

    /* DMA Channel 1 */
#if (GETH_DMA_TXCH1_EN == 1)
    uint8 dma_ch1_tx_descr_size = GETH_DMA_CH1_TX_DESC_SIZE;
    gethInstance_p->DMA.CH[1].TX_CONTROL.U = GETH_DMA_CH1_TX_CONTROL;
    gethInstance_p->DMA.CH[1].TX_CONTROL2.U = GETH_DMA_CH1_TX_CONTROL2;
    gethInstance_p->DMA.CH[1].SLOT_FUNCTION_CONTROL_STATUS.U = GETH_DMA_CH1_Slot_Function_Control_Status;
    gethInstance_p->DMA.CH[1].TXDESC_LIST_LADDRESS.U = (uint32)GETH_DMA_CH1_TX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[1].TXDESC_TAIL_LPOINTER.U = (((uint32)GETH_DMA_CH1_TX_DESC_LIST_REF + GETH_DMA_CH1_TX_DESC_LIST_LENGTH * dma_ch1_tx_descr_size) & ~(uint32)3u);
    gethInstance_p->DMA.CH[1].INTERRUPT_ENABLE.U = GETH_DMA_CH1_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH1_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0)
        Geth_Dma_enableTxServiceRequest(GETH_DMA_CHANNEL1, (IfxSrc_Tos)GETH_DMA_CH1_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH1_INTERRUPT_ENABLE_TX_PRIO);
    #endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
#endif /* GETH_DMA_TXCH1_EN == 1 */

#if (GETH_DMA_RXCH1_EN == 1)
    uint8 dma_ch1_rx_descr_size = GETH_DMA_CH1_RX_DESC_SIZE;
    gethInstance_p->DMA.CH[1].RX_CONTROL.U = GETH_DMA_CH1_RX_CONTROL;
    gethInstance_p->DMA.CH[1].RX_CONTROL2.U = GETH_DMA_CH1_RX_CONTROL2;
    gethInstance_p->DMA.CH[1].RXDESC_LIST_LADDRESS.U = (uint32)&GETH_DMA_CH1_RX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[1].RXDESC_TAIL_LPOINTER.U = ((uint32)&GETH_DMA_CH1_RX_DESC_LIST_REF + GETH_DMA_CH1_RX_DESC_LIST_LENGTH * dma_ch1_rx_descr_size);
    gethInstance_p->DMA.CH[1].INTERRUPT_ENABLE.U = GETH_DMA_CH1_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH1_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0)
        Geth_Dma_enableRxServiceRequest(GETH_DMA_CHANNEL1, (IfxSrc_Tos)GETH_DMA_CH1_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH1_INTERRUPT_ENABLE_RX_PRIO);
    #endif /* ((GETH_DMA_CH1_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
#endif /* GETH_DMA_RXCH1_EN == 1 */

    /* DMA Channel 2 */
#if (GETH_DMA_TXCH2_EN == 1)
    uint8 dma_ch2_tx_descr_size = GETH_DMA_CH2_TX_DESC_SIZE;
    gethInstance_p->DMA.CH[2].TX_CONTROL.U = GETH_DMA_CH2_TX_CONTROL;
    gethInstance_p->DMA.CH[2].TX_CONTROL2.U = GETH_DMA_CH2_TX_CONTROL2;
    gethInstance_p->DMA.CH[2].SLOT_FUNCTION_CONTROL_STATUS.U = GETH_DMA_CH2_Slot_Function_Control_Status;
    gethInstance_p->DMA.CH[2].TXDESC_LIST_LADDRESS.U = (uint32)GETH_DMA_CH2_TX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[2].TXDESC_TAIL_LPOINTER.U = (((uint32)GETH_DMA_CH2_TX_DESC_LIST_REF + GETH_DMA_CH2_TX_DESC_LIST_LENGTH * dma_ch2_tx_descr_size) & ~(uint32)3u);
    gethInstance_p->DMA.CH[2].INTERRUPT_ENABLE.U = GETH_DMA_CH2_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH2_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0)
        Geth_Dma_enableTxServiceRequest(GETH_DMA_CHANNEL2, (IfxSrc_Tos)GETH_DMA_CH2_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH2_INTERRUPT_ENABLE_TX_PRIO);
    #endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
#endif /* GETH_DMA_TXCH2_EN == 1 */

#if (GETH_DMA_RXCH2_EN == 1)
    uint8 dma_ch2_rx_descr_size = GETH_DMA_CH2_RX_DESC_SIZE;
    gethInstance_p->DMA.CH[2].RX_CONTROL.U = GETH_DMA_CH2_RX_CONTROL;
    gethInstance_p->DMA.CH[2].RX_CONTROL2.U = GETH_DMA_CH2_RX_CONTROL2;
    gethInstance_p->DMA.CH[2].RXDESC_LIST_LADDRESS.U = (uint32)&GETH_DMA_CH2_RX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[2].RXDESC_TAIL_LPOINTER.U = ((uint32)&GETH_DMA_CH2_RX_DESC_LIST_REF + GETH_DMA_CH2_RX_DESC_LIST_LENGTH * dma_ch2_rx_descr_size);
    gethInstance_p->DMA.CH[2].INTERRUPT_ENABLE.U = GETH_DMA_CH2_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH2_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0)
        Geth_Dma_enableRxServiceRequest(GETH_DMA_CHANNEL2, (IfxSrc_Tos)GETH_DMA_CH2_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH2_INTERRUPT_ENABLE_RX_PRIO);
    #endif /* ((GETH_DMA_CH2_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
#endif /* GETH_DMA_RXCH2_EN == 1 */

    /* DMA Channel 3 */
#if (GETH_DMA_TXCH3_EN == 1)
    uint8 dma_ch3_tx_descr_size = GETH_DMA_CH3_TX_DESC_SIZE;
    gethInstance_p->DMA.CH[3].TX_CONTROL.U = GETH_DMA_CH3_TX_CONTROL;
    gethInstance_p->DMA.CH[3].TX_CONTROL2.U = GETH_DMA_CH3_TX_CONTROL2;
    gethInstance_p->DMA.CH[3].SLOT_FUNCTION_CONTROL_STATUS.U = GETH_DMA_CH3_Slot_Function_Control_Status;
    gethInstance_p->DMA.CH[3].TXDESC_LIST_LADDRESS.U = (uint32)GETH_DMA_CH3_TX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[3].TXDESC_TAIL_LPOINTER.U = (((uint32)GETH_DMA_CH3_TX_DESC_LIST_REF + GETH_DMA_CH3_TX_DESC_LIST_LENGTH * dma_ch3_tx_descr_size) & ~(uint32)3u);
    gethInstance_p->DMA.CH[3].INTERRUPT_ENABLE.U = GETH_DMA_CH3_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH3_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0)
        Geth_Dma_enableTxServiceRequest(GETH_DMA_CHANNEL3, (IfxSrc_Tos)GETH_DMA_CH3_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH3_INTERRUPT_ENABLE_TX_PRIO);
    #endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
#endif /* GETH_DMA_TXCH3_EN == 1 */

#if (GETH_DMA_RXCH3_EN == 1)
    uint8 dma_ch3_rx_descr_size = GETH_DMA_CH3_RX_DESC_SIZE;
    gethInstance_p->DMA.CH[3].RX_CONTROL.U = GETH_DMA_CH3_RX_CONTROL;
    gethInstance_p->DMA.CH[3].RX_CONTROL2.U = GETH_DMA_CH3_RX_CONTROL2;
    gethInstance_p->DMA.CH[3].RXDESC_LIST_LADDRESS.U = (uint32)&GETH_DMA_CH3_RX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[3].RXDESC_TAIL_LPOINTER.U = ((uint32)&GETH_DMA_CH3_RX_DESC_LIST_REF + GETH_DMA_CH3_RX_DESC_LIST_LENGTH * dma_ch3_rx_descr_size);
    gethInstance_p->DMA.CH[3].INTERRUPT_ENABLE.U = GETH_DMA_CH3_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH3_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0)
        Geth_Dma_enableRxServiceRequest(GETH_DMA_CHANNEL3, (IfxSrc_Tos)GETH_DMA_CH3_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH3_INTERRUPT_ENABLE_RX_PRIO);
    #endif /* ((GETH_DMA_CH3_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
#endif /* GETH_DMA_RXCH3_EN == 1 */

    /* DMA Channel 4 */
#if (GETH_DMA_TXCH4_EN == 1)
    uint8 dma_ch4_tx_descr_size = GETH_DMA_CH4_TX_DESC_SIZE;
    gethInstance_p->DMA.CH[4].TX_CONTROL.U = GETH_DMA_CH4_TX_CONTROL;
    gethInstance_p->DMA.CH[4].TX_CONTROL2.U = GETH_DMA_CH4_TX_CONTROL2;
    gethInstance_p->DMA.CH[4].SLOT_FUNCTION_CONTROL_STATUS.U = GETH_DMA_CH4_Slot_Function_Control_Status;
    gethInstance_p->DMA.CH[4].TXDESC_LIST_LADDRESS.U = (uint32)GETH_DMA_CH4_TX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[4].TXDESC_TAIL_LPOINTER.U = (((uint32)GETH_DMA_CH4_TX_DESC_LIST_REF + GETH_DMA_CH4_TX_DESC_LIST_LENGTH * dma_ch4_tx_descr_size) & ~(uint32)3u);
    gethInstance_p->DMA.CH[4].INTERRUPT_ENABLE.U = GETH_DMA_CH4_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0)
        Geth_Dma_enableTxServiceRequest(GETH_DMA_CHANNEL4, (IfxSrc_Tos)GETH_DMA_CH4_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH4_INTERRUPT_ENABLE_TX_PRIO);
    #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
#endif /* GETH_DMA_TXCH4_EN == 1 */

#if (GETH_DMA_RXCH4_EN == 1)
    uint8 dma_ch4_rx_descr_size = GETH_DMA_CH4_RX_DESC_SIZE;
    gethInstance_p->DMA.CH[4].RX_CONTROL.U = GETH_DMA_CH4_RX_CONTROL;
    gethInstance_p->DMA.CH[4].RX_CONTROL2.U = GETH_DMA_CH4_RX_CONTROL2;
    gethInstance_p->DMA.CH[4].RXDESC_LIST_LADDRESS.U = (uint32)&GETH_DMA_CH4_RX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[4].RXDESC_TAIL_LPOINTER.U = ((uint32)&GETH_DMA_CH4_RX_DESC_LIST_REF + GETH_DMA_CH4_RX_DESC_LIST_LENGTH * dma_ch4_rx_descr_size);
    gethInstance_p->DMA.CH[4].INTERRUPT_ENABLE.U = GETH_DMA_CH4_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH4_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0)
        Geth_Dma_enableRxServiceRequest(GETH_DMA_CHANNEL4, (IfxSrc_Tos)GETH_DMA_CH4_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH4_INTERRUPT_ENABLE_RX_PRIO);
    #endif /* ((GETH_DMA_CH4_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
#endif /* GETH_DMA_RXCH4_EN == 1 */

    /* DMA Channel 5 */
#if (GETH_DMA_TXCH5_EN == 1)
    uint8 dma_ch5_tx_descr_size = GETH_DMA_CH5_TX_DESC_SIZE;
    gethInstance_p->DMA.CH[5].TX_CONTROL.U = GETH_DMA_CH5_TX_CONTROL;
    gethInstance_p->DMA.CH[5].TX_CONTROL2.U = GETH_DMA_CH5_TX_CONTROL2;
    gethInstance_p->DMA.CH[5].SLOT_FUNCTION_CONTROL_STATUS.U = GETH_DMA_CH5_Slot_Function_Control_Status;
    gethInstance_p->DMA.CH[5].TXDESC_LIST_LADDRESS.U = (uint32)GETH_DMA_CH5_TX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[5].TXDESC_TAIL_LPOINTER.U = (((uint32)GETH_DMA_CH5_TX_DESC_LIST_REF + GETH_DMA_CH5_TX_DESC_LIST_LENGTH * dma_ch5_tx_descr_size) & ~(uint32)3u);
    gethInstance_p->DMA.CH[5].INTERRUPT_ENABLE.U = GETH_DMA_CH5_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH5_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0)
        Geth_Dma_enableTxServiceRequest(GETH_DMA_CHANNEL5, (IfxSrc_Tos)GETH_DMA_CH5_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH5_INTERRUPT_ENABLE_TX_PRIO);
    #endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
#endif /* GETH_DMA_TXCH5_EN == 1 */

#if (GETH_DMA_RXCH5_EN == 1)
    uint8 dma_ch5_rx_descr_size = GETH_DMA_CH5_RX_DESC_SIZE;
    gethInstance_p->DMA.CH[5].RX_CONTROL.U = GETH_DMA_CH5_RX_CONTROL;
    gethInstance_p->DMA.CH[5].RX_CONTROL2.U = GETH_DMA_CH5_RX_CONTROL2;
    gethInstance_p->DMA.CH[5].RXDESC_LIST_LADDRESS.U = (uint32)&GETH_DMA_CH5_RX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[5].RXDESC_TAIL_LPOINTER.U = ((uint32)&GETH_DMA_CH5_RX_DESC_LIST_REF + GETH_DMA_CH5_RX_DESC_LIST_LENGTH * dma_ch5_rx_descr_size);
    gethInstance_p->DMA.CH[5].INTERRUPT_ENABLE.U = GETH_DMA_CH5_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH5_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0)
        Geth_Dma_enableRxServiceRequest(GETH_DMA_CHANNEL5, (IfxSrc_Tos)GETH_DMA_CH5_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH5_INTERRUPT_ENABLE_RX_PRIO);
    #endif /* ((GETH_DMA_CH5_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
#endif /* GETH_DMA_RXCH5_EN == 1 */

    /* DMA Channel 6 */
#if (GETH_DMA_TXCH6_EN == 1)
    uint8 dma_ch6_tx_descr_size = GETH_DMA_CH6_TX_DESC_SIZE;
    gethInstance_p->DMA.CH[6].TX_CONTROL.U = GETH_DMA_CH6_TX_CONTROL;
    gethInstance_p->DMA.CH[6].TX_CONTROL2.U = GETH_DMA_CH6_TX_CONTROL2;
    gethInstance_p->DMA.CH[6].SLOT_FUNCTION_CONTROL_STATUS.U = GETH_DMA_CH6_Slot_Function_Control_Status;
    gethInstance_p->DMA.CH[6].TXDESC_LIST_LADDRESS.U = (uint32)GETH_DMA_CH6_TX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[6].TXDESC_TAIL_LPOINTER.U = (((uint32)GETH_DMA_CH6_TX_DESC_LIST_REF + GETH_DMA_CH6_TX_DESC_LIST_LENGTH * dma_ch6_tx_descr_size) & ~(uint32)3u);
    gethInstance_p->DMA.CH[6].INTERRUPT_ENABLE.U = GETH_DMA_CH6_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH6_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0)
        Geth_Dma_enableTxServiceRequest(GETH_DMA_CHANNEL6, (IfxSrc_Tos)GETH_DMA_CH6_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH6_INTERRUPT_ENABLE_TX_PRIO);
    #endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
#endif /* GETH_DMA_TXCH6_EN == 1 */

#if (GETH_DMA_RXCH6_EN == 1)
    uint8 dma_ch6_rx_descr_size = GETH_DMA_CH6_RX_DESC_SIZE;
    gethInstance_p->DMA.CH[6].RX_CONTROL.U = GETH_DMA_CH6_RX_CONTROL;
    gethInstance_p->DMA.CH[6].RX_CONTROL2.U = GETH_DMA_CH6_RX_CONTROL2;
    gethInstance_p->DMA.CH[6].RXDESC_LIST_LADDRESS.U = (uint32)&GETH_DMA_CH6_RX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[6].RXDESC_TAIL_LPOINTER.U = ((uint32)&GETH_DMA_CH6_RX_DESC_LIST_REF + GETH_DMA_CH6_RX_DESC_LIST_LENGTH * dma_ch6_rx_descr_size);
    gethInstance_p->DMA.CH[6].INTERRUPT_ENABLE.U = GETH_DMA_CH6_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH6_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0)
        Geth_Dma_enableRxServiceRequest(GETH_DMA_CHANNEL6, (IfxSrc_Tos)GETH_DMA_CH6_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH6_INTERRUPT_ENABLE_RX_PRIO);
    #endif /* ((GETH_DMA_CH6_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
#endif /* GETH_DMA_RXCH6_EN == 1 */

    /* DMA Channel 7 */
#if (GETH_DMA_TXCH7_EN == 1)
    uint8 dma_ch7_tx_descr_size = GETH_DMA_CH7_TX_DESC_SIZE;
    gethInstance_p->DMA.CH[7].TX_CONTROL.U = GETH_DMA_CH7_TX_CONTROL;
    gethInstance_p->DMA.CH[7].TX_CONTROL2.U = GETH_DMA_CH7_TX_CONTROL2;
    gethInstance_p->DMA.CH[7].SLOT_FUNCTION_CONTROL_STATUS.U = GETH_DMA_CH7_Slot_Function_Control_Status;
    gethInstance_p->DMA.CH[7].TXDESC_LIST_LADDRESS.U = (uint32)GETH_DMA_CH7_TX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[7].TXDESC_TAIL_LPOINTER.U = (((uint32)GETH_DMA_CH7_TX_DESC_LIST_REF + GETH_DMA_CH7_TX_DESC_LIST_LENGTH * dma_ch7_tx_descr_size) & ~(uint32)3u);
    gethInstance_p->DMA.CH[7].INTERRUPT_ENABLE.U = GETH_DMA_CH7_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH7_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0)
        Geth_Dma_enableTxServiceRequest(GETH_DMA_CHANNEL7, (IfxSrc_Tos)GETH_DMA_CH7_INTERRUPT_ENABLE_TX_TOS, GETH_DMA_CH7_INTERRUPT_ENABLE_TX_PRIO);
    #endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_TX_MSK) != 0) */
#endif /* GETH_DMA_TXCH7_EN == 1 */

#if (GETH_DMA_RXCH7_EN == 1)
    uint8 dma_ch7_rx_descr_size = GETH_DMA_CH7_RX_DESC_SIZE;
    gethInstance_p->DMA.CH[7].RX_CONTROL.U = GETH_DMA_CH7_RX_CONTROL;
    gethInstance_p->DMA.CH[7].RX_CONTROL2.U = GETH_DMA_CH7_RX_CONTROL2;
    gethInstance_p->DMA.CH[7].RXDESC_LIST_LADDRESS.U = (uint32)&GETH_DMA_CH7_RX_DESC_LIST_REF;
    gethInstance_p->DMA.CH[7].RXDESC_TAIL_LPOINTER.U = ((uint32)&GETH_DMA_CH7_RX_DESC_LIST_REF + GETH_DMA_CH7_RX_DESC_LIST_LENGTH * dma_ch7_rx_descr_size);
    gethInstance_p->DMA.CH[7].INTERRUPT_ENABLE.U = GETH_DMA_CH7_INTERRUPT_ENABLE;
    #if ((GETH_DMA_CH7_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0)
        Geth_Dma_enableRxServiceRequest(GETH_DMA_CHANNEL7, (IfxSrc_Tos)GETH_DMA_CH7_INTERRUPT_ENABLE_RX_TOS, GETH_DMA_CH7_INTERRUPT_ENABLE_RX_PRIO);
    #endif /* ((GETH_DMA_CH7_INTERRUPT_ENABLE & IFX_GETH_DMA_CH_INTERRUPT_ENABLE_RX_MSK) != 0) */
#endif /* GETH_DMA_RXCH7_EN == 1 */

    g_dmaInitialized_b = TRUE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */

    return SUCCESS;
}

GethTxReadDescriptor* Geth_Dma_getNextTxDescriptorSlot(const uint8 dmaChannel_u8, GethTxReadDescriptor* currDscr_p)
{
    GethTxReadDescriptor *txDscr_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (currDscr_p == NULL))
    {
        return NULL;
    }

    txDscr_p = currDscr_p;
    /* increment to the next descriptor */
    txDscr_p++;
    /* check if next descriptor is outside of descriptor ring */
    if (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U <= (uint32)txDscr_p)
    {
        /* next descriptor is outside of descriptor ring, wrap around back to the starting of the ring */
        txDscr_p = (GethTxReadDescriptor*)g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_LIST_LADDRESS.U;
    }

    return txDscr_p;
}

GethTxCombiDescriptor* Geth_Dma_getNextTxCombiDescriptorSlot(const uint8 dmaChannel_u8, GethTxCombiDescriptor* currDscr_p)
{
    GethTxCombiDescriptor *txCombiDscr_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (currDscr_p == NULL))
    {
        return NULL;
    }

    txCombiDscr_p = currDscr_p;
    /* increment to the next descriptor */
    txCombiDscr_p++;
    /* check if next descriptor is outside of descriptor ring */
    if (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U <= (uint32)txCombiDscr_p)
    {
        /* next descriptor is outside of descriptor ring, wrap around back to the starting of the ring */
        txCombiDscr_p = (GethTxCombiDescriptor*)g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_LIST_LADDRESS.U;
    }

    return txCombiDscr_p;
}

GethTxEnhDescriptor* Geth_Dma_getNextTxEnhDescriptorSlot(const uint8 dmaChannel_u8, GethTxEnhDescriptor* currDscr_p)
{
    GethTxEnhDescriptor *txEnhDscr_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (currDscr_p == NULL))
    {
        return NULL;
    }

    txEnhDscr_p = currDscr_p;
    /* increment to the next descriptor */
    txEnhDscr_p++;
    /* check if next descriptor is outside of descriptor ring */
    if (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U <= (uint32)txEnhDscr_p)
    {
        /* next descriptor is outside of descriptor ring, wrap around back to the starting of the ring */
        txEnhDscr_p = (GethTxEnhDescriptor*)g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_LIST_LADDRESS.U;
    }

    return txEnhDscr_p;
}


GethRxCombiDescriptor* Geth_Dma_getNextRxDescriptorSlot(const uint8 dmaChannel_u8, GethRxCombiDescriptor* currDscr_p)
{
    GethRxCombiDescriptor *rxDscr_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (currDscr_p == NULL))
    {
        return NULL;
    }

    rxDscr_p = currDscr_p;
    /* increment to the next descriptor, skip the context descriptor */
    rxDscr_p++;
    /* check if next descriptor is outside of descriptor ring */
    if (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RXDESC_TAIL_LPOINTER.U <= (uint32)rxDscr_p)
    {
        /* next descriptor is outside of descriptor ring, wrap around back to the starting of the ring */
        rxDscr_p = (GethRxCombiDescriptor*)g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RXDESC_LIST_LADDRESS.U;
    }

    return rxDscr_p;
}

sint32 Geth_Dma_Channel_Init(const uint8 dmaChannel_u8, GethTxReadDescriptor *const txReadDscr_p, const uint8 numberOfTxDescriptors_u8, GethRxReadDescriptor *const rxReadDscr_p, const uint8 numberOfRxDescriptors_u8, const uint32 rxBufferSize_u32)
{
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    if ((txReadDscr_p != NULL) && (numberOfTxDescriptors_u8 > 0))
    {
        /* Transmit Programmable Burst Length, 1, 2, 4, 8, 16, 32 */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TX_CONTROL.B.TXPBL = 16u;
        /* start address of transmission list */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_LIST_LADDRESS.U = (uint32)txReadDscr_p & ~(uint32)3u;
        /* Transmit Descriptor Tail Pointer */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U = (((uint32)txReadDscr_p + numberOfTxDescriptors_u8 * (uint32)sizeof(GethTxReadDescriptor)) & ~(uint32)3u);
        /* Transmit Descriptor Ring Length */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TX_CONTROL2.B.TDRL = numberOfTxDescriptors_u8 - 1u;
    }

    if ((rxReadDscr_p != NULL) && (numberOfRxDescriptors_u8 > 0))
    {
        /* Receive Programmable Burst Length, 1, 2, 4, 8, 16, 32 */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RX_CONTROL.B.RXPBL = 16;
        /* Receive Buffer size */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RX_CONTROL.B.RBSZ = rxBufferSize_u32 >> 3u;
        /* start address of receive descriptor list */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RXDESC_LIST_LADDRESS.U = (uint32)&rxReadDscr_p;
        /* Receive Descriptor Tail Pointer */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RXDESC_TAIL_LPOINTER.U = ((uint32)&rxReadDscr_p + numberOfRxDescriptors_u8 * (uint32)sizeof(GethRxReadDescriptor));
        /* Receive Descriptor Ring Length */
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RX_CONTROL2.B.RDRL = numberOfRxDescriptors_u8 - 1u;
    }

    return SUCCESS;
}

sint32 Geth_Dma_transmitBuffer(const uint8 dmaChannel_u8, void *const buffer_p, const size_t bufferSize_u32)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
  /* max. frame size for normal frames */
  #define NORM_FRAME_SIZE (2044u)
  /* max. frame size for jumbo frames */
  #define JUMBO_FRAME_SIZE (8192u + NORM_FRAME_SIZE)

  volatile GethTxReadDescriptor* txDscr_p;
  volatile GethTxCombiDescriptor* txCombiDscr_p;
  volatile GethTxEnhDescriptor* txEnhDscr_p;

  uint8 i;
  uint16 maxFrameSize_u16;
  uint32 tailPointer_u32;
  Ifx_GETH *regs = g_gethDma.gethInstance_p;

  /* check input parameter for validity */
  if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (buffer_p == NULL) || (bufferSize_u32 == 0u))
  {
    return FAILURE;
  }

  /* set max. frame size depending on Jumbo frame setting in MAC */
  maxFrameSize_u16 = (regs->PORT[0].CORE.MAC_RX_CONFIGURATION.B.JE == 0u) ? NORM_FRAME_SIZE : JUMBO_FRAME_SIZE;

  /* check buffer size to be sent, whether it is too large */
  if (bufferSize_u32 > (uint32)maxFrameSize_u16)
  {
    return FAILURE;
  }

  /* get current descriptor */
  txDscr_p = (GethTxReadDescriptor*)regs->DMA.CH[dmaChannel_u8].CURRENT_APP_TXDESC_L.U;
  txCombiDscr_p = (GethTxCombiDescriptor*)regs->DMA.CH[dmaChannel_u8].CURRENT_APP_TXDESC_L.U;
  txEnhDscr_p = (GethTxEnhDescriptor*)regs->DMA.CH[dmaChannel_u8].CURRENT_APP_TXDESC_L.U;

  if (GETH_DMA_TX_DESC_TYPE_LIST[dmaChannel_u8] == GETH_DMA_DESC_TYPE_NORMAL)
  {
      /* check if current descriptor is unavailable to application */
      if (txDscr_p->dscr3.B.OWN == 1u)
      {
        /* descriptor is owned by DMA, look for next descriptor */
        i = ((regs->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U - regs->DMA.CH[dmaChannel_u8].TXDESC_LIST_LADDRESS.U) >> 4u);
        do
        {
          /* search for next free entry in the descriptor ring */
          txDscr_p = Geth_Dma_getNextTxDescriptorSlot(dmaChannel_u8, (GethTxReadDescriptor*)txDscr_p);
          /* if return pointer is NULL an error has happened */
          if (txDscr_p == NULL)
          {
            return FAILURE;
          }
          i--;
        }
        while ((txDscr_p->dscr3.B.OWN == 1u) && (i > 0u));

        /* check the abort criteria */
        if ((txDscr_p->dscr3.B.OWN == 1u) || (i == 0u))
        {
          /* no free descriptor entry found */
          return FAILURE;
        }
      }
      /* fill up the descriptor chain */
      txDscr_p->dscr0.BUF1AP = (uint32)buffer_p;
      /* init descriptor 1 to '0' */
      txDscr_p->dscr1.BUF2AP = 0u;
      /* init descriptor 2 to '0' */
      txDscr_p->dscr2.U = 0u;
      /* set buffer size */
      txDscr_p->dscr2.B.B1L = bufferSize_u32;
      /* transmit timestamp enabled */
      txDscr_p->dscr2.B.TTSE = GETH_DMA_TS_EN[dmaChannel_u8];
      /* interrupt on completion enabled */
      txDscr_p->dscr2.B.IOC = GETH_DMA_INT_TIE[dmaChannel_u8];
      /* set VLAN Tag insertion/replacement */
      txDscr_p->dscr2.B.VTIR = 0;
      /* init descriptor 3 to '0' */
      txDscr_p->dscr3.U = 0u;
      /* Checksum insertion control, 0 = disabled, 3 = enabled */
      txDscr_p->dscr3.B.CIC = 3u;
      /* CRC Pad control, 0 = CRC and Pad Insertion  */
      txDscr_p->dscr3.B.CPC = 0u;
      /* set first descriptor */
      txDscr_p->dscr3.B.FD = 1u;
      /* set last descriptor */
      txDscr_p->dscr3.B.LD = 1u;
      /* Own bit, 1 = DMA owns descriptor and performs transfer */
      txDscr_p->dscr3.B.OWN = 1u;
  }
  else if (GETH_DMA_TX_DESC_TYPE_LIST[dmaChannel_u8] == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
  {
      /* check if current descriptor is unavailable to application */
      if (txCombiDscr_p->txDscr.readDscr.dscr3.B.OWN == 1u)
      {
        /* descriptor is owned by DMA, look for next descriptor */
        i = ((regs->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U - regs->DMA.CH[dmaChannel_u8].TXDESC_LIST_LADDRESS.U) >> 5u);
        do
        {
          /* search for next free entry in the descriptor ring */
          txCombiDscr_p = Geth_Dma_getNextTxCombiDescriptorSlot(dmaChannel_u8, (GethTxCombiDescriptor*)txCombiDscr_p);
          /* if return pointer is NULL an error has happened */
          if (txCombiDscr_p == NULL)
          {
            return FAILURE;
          }
          i--;
        }
        while ((txCombiDscr_p->txDscr.readDscr.dscr3.B.OWN == 1u) && (i > 0u));

        /* check the abort criteria */
        if ((txCombiDscr_p->txDscr.readDscr.dscr3.B.OWN == 1u) || (i == 0u))
        {
          /* no free descriptor entry found */
          return FAILURE;
        }
      }

      /* fill up the descriptor chain */
      txCombiDscr_p->txDscr.readDscr.dscr0.BUF1AP = (uint32)buffer_p;
      /* init descriptor 1 to '0' */
      txCombiDscr_p->txDscr.readDscr.dscr1.BUF2AP = 0u;
      /* init descriptor 2 to '0' */
      txCombiDscr_p->txDscr.readDscr.dscr2.U = 0u;
      /* set buffer size */
      txCombiDscr_p->txDscr.readDscr.dscr2.B.B1L = bufferSize_u32;
      /* transmit timestamp enabled */
      txCombiDscr_p->txDscr.readDscr.dscr2.B.TTSE = GETH_DMA_TS_EN[dmaChannel_u8];
      /* interrupt on completion enabled */
      txCombiDscr_p->txDscr.readDscr.dscr2.B.IOC = GETH_DMA_INT_TIE[dmaChannel_u8];
      /* set VLAN Tag insertion/replacement */
      txCombiDscr_p->txDscr.readDscr.dscr2.B.VTIR = GETH_DMA_TX_TDES2_VTIR[dmaChannel_u8];
      /* init descriptor 3 to '0' */
      txCombiDscr_p->txDscr.readDscr.dscr3.U = 0u;
      /* Checksum insertion control, 0 = disabled, 3 = enabled */
      txCombiDscr_p->txDscr.readDscr.dscr3.B.CIC = 3u;
      /* CRC Pad control, 0 = CRC and Pad Insertion  */
      txCombiDscr_p->txDscr.readDscr.dscr3.B.CPC = 0u;
      /* set first descriptor */
      txCombiDscr_p->txDscr.readDscr.dscr3.B.FD = 1u;
      /* set last descriptor */
      txCombiDscr_p->txDscr.readDscr.dscr3.B.LD = 1u;
      /* Own bit, 1 = DMA owns descriptor and performs transfer */
      txCombiDscr_p->txDscr.readDscr.dscr3.B.OWN = 1u;

      /* set VLAN tag value */
      txCombiDscr_p->txContextDscr.dscr3.B.VT = GETH_DMA_TX_CDES3_VT[dmaChannel_u8];
      txCombiDscr_p->txContextDscr.dscr3.B.OSTC = 1;
      txCombiDscr_p->txContextDscr.dscr3.B.CTXT = 1;
      txCombiDscr_p->txContextDscr.dscr3.B.OWN = 1;
  }
  else
  {
      /* check if current descriptor is unavailable to application */
      if (txEnhDscr_p->txDscr.readDscr.dscr3.B.OWN == 1u)
      {
        /* descriptor is owned by DMA, look for next descriptor */
        i = ((regs->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U - regs->DMA.CH[dmaChannel_u8].TXDESC_LIST_LADDRESS.U) >> 4u);
        do
        {
          /* search for next free entry in the descriptor ring */
          txEnhDscr_p = Geth_Dma_getNextTxEnhDescriptorSlot(dmaChannel_u8, (GethTxEnhDescriptor*)txEnhDscr_p);
          /* if return pointer is NULL an error has happened */
          if (txEnhDscr_p == NULL)
          {
            return FAILURE;
          }
          i--;
        }
        while ((txEnhDscr_p->txDscr.readDscr.dscr3.B.OWN == 1u) && (i > 0u));

        /* check the abort criteria */
        if ((txEnhDscr_p->txDscr.readDscr.dscr3.B.OWN == 1u) || (i == 0u))
        {
          /* no free descriptor entry found */
          return FAILURE;
        }
      }
      /* fill up the descriptor chain */
      txEnhDscr_p->txDscr.readDscr.dscr0.BUF1AP = (uint32)buffer_p;
      /* init descriptor 1 to '0' */
      txEnhDscr_p->txDscr.readDscr.dscr1.BUF2AP = 0u;
      /* init descriptor 2 to '0' */
      txEnhDscr_p->txDscr.readDscr.dscr2.U = 0u;
      /* set buffer size */
      txEnhDscr_p->txDscr.readDscr.dscr2.B.B1L = bufferSize_u32;
      /* transmit timestamp enabled */
      txEnhDscr_p->txDscr.readDscr.dscr2.B.TTSE = GETH_DMA_TS_EN[dmaChannel_u8];
      /* interrupt on completion enabled */
      txEnhDscr_p->txDscr.readDscr.dscr2.B.IOC = GETH_DMA_INT_TIE[dmaChannel_u8];
      /* set VLAN Tag insertion/replacement */
      txEnhDscr_p->txDscr.readDscr.dscr2.B.VTIR = 0;
      /* init descriptor 3 to '0' */
      txEnhDscr_p->txDscr.readDscr.dscr3.U = 0u;
      /* Checksum insertion control, 0 = disabled, 3 = enabled */
      txEnhDscr_p->txDscr.readDscr.dscr3.B.CIC = 3u;
      /* CRC Pad control, 0 = CRC and Pad Insertion  */
      txEnhDscr_p->txDscr.readDscr.dscr3.B.CPC = 0u;
      /* set first descriptor */
      txEnhDscr_p->txDscr.readDscr.dscr3.B.FD = 1u;
      /* set last descriptor */
      txEnhDscr_p->txDscr.readDscr.dscr3.B.LD = 1u;
      /* Own bit, 1 = DMA owns descriptor and performs transfer */
      txEnhDscr_p->txDscr.readDscr.dscr3.B.OWN = 1u;
  }

  /* reload tail pointer to trigger the DMA */
  tailPointer_u32 = regs->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U;
  regs->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U = tailPointer_u32;

  return SUCCESS;
#else
  return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint16 Geth_Dma_receiveBuffer(const uint8 dmaChannel_u8, void *const buffer_p)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    volatile GethRxCombiDescriptor* rxDscr_p;
    uint16 idx;
    uint8 i;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (buffer_p == NULL))
    {
        return FAILURE;
    }

    /* check if descriptor ring contains enough descriptors to send this buffer */
    if (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RX_CONTROL2.B.RDRL == 0u)
    {
        /* descriptor ring is too short to send buffer */
        return FAILURE;
    }

    /* get current descriptor */
    rxDscr_p = (GethRxCombiDescriptor*)g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].CURRENT_APP_RXDESC_L.U;
    /* calc. index into Rx descriptor ring, (current address - start address) / 32 */
    idx = (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].CURRENT_APP_RXDESC_L.U - g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RXDESC_LIST_LADDRESS.U) >> 5u;

    /* check if current descriptor is unavailable to application */
    if (rxDscr_p->rxDscr.readDscr.dscr3.B.OWN == 1u)
    {
        /* descriptor is owned by DMA, look for next descriptor */
        i = g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RX_CONTROL2.B.RDRL + 1u;
        do
        {
            /* search for next free entry in the descriptor ring */
            rxDscr_p = Geth_Dma_getNextRxDescriptorSlot(dmaChannel_u8, (GethRxCombiDescriptor*)rxDscr_p);
            /* if return pointer is NULL an error has happened */
            if (rxDscr_p == NULL)
            {
                return FAILURE;
            }
            i--;
        }
        while ((rxDscr_p->rxDscr.readDscr.dscr3.B.OWN == 1u) && (i > 0u));

        /* check the abort criteria */
        if ((rxDscr_p->rxDscr.readDscr.dscr3.B.OWN == 1u) || (i == 0u))
        {
            /* no free descriptor entry found */
            return FAILURE;
        }
    }

    rxDscr_p->rxDscr.readDscr.dscr0.BUF1AP = (uint32)&buffer_p;
    rxDscr_p->rxDscr.readDscr.dscr1.reserved = 0;
    rxDscr_p->rxDscr.readDscr.dscr2.BUF2AP = 0u;
    rxDscr_p->rxDscr.readDscr.dscr3.U = 0u;
    rxDscr_p->rxDscr.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[dmaChannel_u8]; /* interrupt enabled */
    rxDscr_p->rxDscr.readDscr.dscr3.B.OWN = 1u; /* descriptor owned by DMA */

    rxDscr_p->rxContextDscr.dscr2.reserved = 0u;
    rxDscr_p->rxContextDscr.dscr3.U = 0u;
    rxDscr_p->rxContextDscr.dscr3.B.CTXT = 0u;
    rxDscr_p->rxContextDscr.dscr3.B.OWN = 1u;

    idx = (uint16)(((uint32)rxDscr_p - g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RXDESC_LIST_LADDRESS.U) >> 5u);

    return (sint16)idx;
#else
    return 0;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint32 Geth_Dma_Start(const uint8 dmaChannel_u8)
{
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }
    /* start receiving */
    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RX_CONTROL.B.SR = GETH_DMA_RXCH_EN[dmaChannel_u8];
    /* start transmitting */
    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TX_CONTROL.B.ST = GETH_DMA_TXCH_EN[dmaChannel_u8];

    return SUCCESS;
}

sint32 Geth_Dma_startTransmit(const uint8 dmaChannel_u8)
{
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }
    /* start transmitting */
    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TX_CONTROL.B.ST = GETH_DMA_TXCH_EN[dmaChannel_u8];

    return SUCCESS;
}

sint32 Geth_Dma_startReceive(const uint8 dmaChannel_u8)
{
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }
    /* start receiving */
    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RX_CONTROL.B.SR = GETH_DMA_RXCH_EN[dmaChannel_u8];

    return SUCCESS;
}

sint32 Geth_Dma_Stop(const uint8 dmaChannel_u8)
{
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }
    /* stop receiving */
    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RX_CONTROL.B.SR = 0;
    /* stop transmitting */
    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TX_CONTROL.B.ST = 0;

    return SUCCESS;
}

sint32 Geth_Dma_enableTxServiceRequest(const uint8 dmaChannel_u8, const IfxSrc_Tos typeOfService, const Ifx_Priority priority)
{
    IfxCpu_vmId vmId;
    volatile Ifx_SRC_SRCR *src;

    if (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS)
    {
        return FAILURE;
    }

    vmId = IfxCpu_getVirtualMachine();
    src = IfxGeth_getSrcPointer((IfxGeth_ServiceRequest)(dmaChannel_u8 + IfxGeth_ServiceRequest_DMA_0));
    IfxSrc_init(src, typeOfService, priority, (IfxSrc_VmId)vmId);
    IfxSrc_enable(src);

    return SUCCESS;
}

sint32 Geth_Dma_enableRxServiceRequest(const uint8 dmaChannel_u8, const IfxSrc_Tos typeOfService, const Ifx_Priority priority)
{
    IfxCpu_vmId vmId;
    volatile Ifx_SRC_SRCR *src;

    if (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS)
    {
        return FAILURE;
    }

    vmId = IfxCpu_getVirtualMachine();
    src = IfxGeth_getSrcPointer((IfxGeth_ServiceRequest)(dmaChannel_u8 + IfxGeth_ServiceRequest_DMA_8));
    IfxSrc_init(src, typeOfService, priority, (IfxSrc_VmId)vmId);
    IfxSrc_enable(src);

    return SUCCESS;
}

sint32 Geth_Dma_returnRxDescriptor(const uint8 dmaChannel_u8)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    /* write descriptor information to a "stack" to be used later to restore the NULL descriptor */
    l_dmaChannel_p->rxDscrStack.readDscr.dscr0.BUF1AP = (uint32)&l_dmaChannel_p->bufs[l_dmaChannel_p->dscrIdx_u16 * l_dmaChannel_p->maxBuffSize_u32];
    l_dmaChannel_p->rxDscrStack.readDscr.dscr1.reserved = 0;
    l_dmaChannel_p->rxDscrStack.readDscr.dscr2.BUF2AP = 0;
    l_dmaChannel_p->rxDscrStack.readDscr.dscr3.U = 0;
    l_dmaChannel_p->rxDscrStack.readDscr.dscr3.B.IOC = GETH_DMA_INT_RIE[dmaChannel_u8]; /* interrupt enabled */
    l_dmaChannel_p->rxDscrStack.readDscr.dscr3.B.OWN = 1; /* descriptor owned by DMA */

    /* set current descriptor to be a NULL descriptor */
    Geth_Dma_setNullDescriptor(dmaChannel_u8, l_dmaChannel_p->dscrIdx_u16);
    /* fill in the reinit values for the "current" descriptor into the former NULL descriptor */
    Geth_Dma_restoreNullDescriptor(dmaChannel_u8);
    /* set the new NULL descriptor index to current descriptor index */
    l_dmaChannel_p->nullDscrIdx_u16 = l_dmaChannel_p->dscrIdx_u16;

    l_dmaChannel_p->dscrIdx_u16++;
    if (l_dmaChannel_p->dscrIdx_u16 >= l_dmaChannel_p->dscrCnt_u16)
    {
        l_dmaChannel_p->dscrIdx_u16 = 0;
    }

    return SUCCESS;
#else
    return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint32 Geth_Dma_setNullDescriptor(const uint8 dmaChannel_u8, const uint16 dscrIdx_u16)
{
    GethRxReadDescriptor *l_readDscr_p;
    GethRxContextDescriptor *l_ctxtDscr_p;
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.rxDscr_p[dscrIdx_u16].readDscr;
    }
    else
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[dscrIdx_u16].rxDscr.readDscr;
        l_ctxtDscr_p = (GethRxContextDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[dscrIdx_u16].rxContextDscr;

        l_ctxtDscr_p->dscr0.RTSL     = 0; /* set all descriptor parts to 0 */
        l_ctxtDscr_p->dscr1.RTSH     = 0; /* set all descriptor parts to 0 */
        l_ctxtDscr_p->dscr2.reserved = 0; /* set all descriptor parts to 0 */
        l_ctxtDscr_p->dscr3.U        = 0; /* set all descriptor parts to 0 */
    }

    l_readDscr_p->dscr0.BUF1AP   = 0; /* set all descriptor parts to 0 */
    l_readDscr_p->dscr1.reserved = 0; /* set all descriptor parts to 0 */
    l_readDscr_p->dscr2.BUF2AP   = 0; /* set all descriptor parts to 0 */
    l_readDscr_p->dscr3.U        = 0; /* set all descriptor parts to 0 */

    return SUCCESS;
}

sint32 Geth_Dma_activateNullDescriptor(const uint8 dmaChannel_u8, const uint16 dscrIdx_u16)
{
    GethRxReadDescriptor *l_readDscr_p;
    GethRxContextDescriptor *l_ctxtDscr_p;
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.rxDscr_p[dscrIdx_u16].readDscr;
    }
    else
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[dscrIdx_u16].rxDscr.readDscr;
        l_ctxtDscr_p = (GethRxContextDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[dscrIdx_u16].rxContextDscr;

        l_ctxtDscr_p->dscr3.U = 0;
        l_ctxtDscr_p->dscr3.B.OWN = 1;
    }

    l_readDscr_p->dscr3.U = 0; /* descriptor owned by DMA */
    l_readDscr_p->dscr3.B.OWN = 1; /* descriptor owned by DMA */

    return SUCCESS;
}

sint32 Geth_Dma_restoreNullDescriptor(const uint8 dmaChannel_u8)
{
    GethRxReadDescriptor *l_readDscr_p;
    GethRxContextDescriptor *l_ctxtDscr_p;
    GethDmaChannel_t *l_dmaChannel_p;
    uint16 dscrIdx_u16;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    dscrIdx_u16 = l_dmaChannel_p->nullDscrIdx_u16;

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.rxDscr_p[dscrIdx_u16].readDscr;
    }
    else
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[dscrIdx_u16].rxDscr.readDscr;
        l_ctxtDscr_p = (GethRxContextDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[dscrIdx_u16].rxContextDscr;

        l_ctxtDscr_p->dscr0.RTSL = 0;
        l_ctxtDscr_p->dscr1.RTSH = 0;
        l_ctxtDscr_p->dscr2.reserved = 0;
        l_ctxtDscr_p->dscr3.U = 0;
        l_ctxtDscr_p->dscr3.B.OWN = 1;
    }

    l_readDscr_p->dscr0 = l_dmaChannel_p->rxDscrStack.readDscr.dscr0; /* restore descriptor from "stack" */
    l_readDscr_p->dscr1 = l_dmaChannel_p->rxDscrStack.readDscr.dscr1; /* restore descriptor from "stack" */
    l_readDscr_p->dscr2 = l_dmaChannel_p->rxDscrStack.readDscr.dscr2; /* restore descriptor from "stack" */
    l_readDscr_p->dscr3.U = l_dmaChannel_p->rxDscrStack.readDscr.dscr3.U; /* restore descriptor from "stack" */

    return SUCCESS;
}

sint32 Geth_Dma_returnTxDescriptor(const uint8 dmaChannel_u8)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethTxReadDescriptor *l_readDscr_p;
    GethTxContextDescriptor *l_ctxtDscr_p;
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.txDscr_p[l_dmaChannel_p->dscrIdx_u16].readDscr;
    }
    else if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.combiTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr.readDscr;
        l_ctxtDscr_p = (GethTxContextDescriptor*)&l_dmaChannel_p->dscr.combiTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txContextDscr;

        l_ctxtDscr_p->dscr3.B.CTXT = 1;
        l_ctxtDscr_p->dscr3.B.OWN = 1;
    }
    else
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.enhTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr.readDscr;
    }

    l_readDscr_p->dscr3.B.OWN = 1; /* descriptor owned by DMA */

    l_dmaChannel_p->dscrIdx_u16++;
    if (l_dmaChannel_p->dscrIdx_u16 == l_dmaChannel_p->dscrCnt_u16)
    {
        l_dmaChannel_p->dscrIdx_u16 = 0;
    }

    return SUCCESS;
#else
    return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

/* Get RX frame size */
sint32 Geth_Dma_getRxFrameSize(const uint8 dmaChannel_u8, uint32 *const frameSize_p)
{
    GethDmaChannel_t *l_dmaChannel_p;
    GethRxWriteBackDescriptor *l_wbDscr_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (frameSize_p == NULL))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_wbDscr_p = (GethRxWriteBackDescriptor*)&l_dmaChannel_p->dscr.rxDscr_p[l_dmaChannel_p->dscrIdx_u16].writeBackDscr;
    }
    else
    {
        l_wbDscr_p = (GethRxWriteBackDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[l_dmaChannel_p->dscrIdx_u16].rxDscr.writeBackDscr;
    }

    if (l_wbDscr_p->dscr3.B.OWN == 1)
    {
        /* Owned by DMA */
        *frameSize_p = 0u;
        return FAILURE;
    }
    else
    {
        if ((l_wbDscr_p->dscr3.B.ES == 1u) ||
            (l_wbDscr_p->dscr3.B.FD == 0u) ||
            (l_wbDscr_p->dscr3.B.LD == 0u))
        {
            /* Error, this block is invalid */
            *frameSize_p = 0u;
            return FAILURE;
        }
        else
        {
            /* Subtract CRC */
            *frameSize_p = l_wbDscr_p->dscr3.B.PL - 4u;
        }
    }

    return SUCCESS;
}

sint32 Geth_Dma_getRxBufferSize(const uint8 dmaChannel_u8, uint32 *const bufferSize_p)
{
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (bufferSize_p == NULL))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    *bufferSize_p = l_dmaChannel_p->maxBuffSize_u32;

    return SUCCESS;
}

sint32 Geth_Dma_getTxBufferSize(const uint8 dmaChannel_u8, uint32 *const bufferSize_p)
{
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (bufferSize_p == NULL))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    *bufferSize_p = l_dmaChannel_p->maxBuffSize_u32;

    return SUCCESS;
}

sint32 Geth_Dma_setTxBufferSize(const uint8 dmaChannel_u8, const uint32 bufferSize_u32)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethTxReadDescriptor *l_readDscr_p;
    GethTxContextDescriptor *l_ctxtReadDscr_p;
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.txDscr_p[l_dmaChannel_p->dscrIdx_u16].readDscr;
        /* set VLAN Tag insertion/replacement, set disabled */
        l_readDscr_p->dscr2.B.VTIR = 0;
    }
    else if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.combiTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr.readDscr;
        /* set VLAN Tag insertion/replacement */
        l_readDscr_p->dscr2.B.VTIR = GETH_DMA_TX_TDES2_VTIR[dmaChannel_u8];

        l_ctxtReadDscr_p = (GethTxContextDescriptor*)&l_dmaChannel_p->dscr.combiTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txContextDscr;
        /* set VLAN tag value */
        l_ctxtReadDscr_p->dscr3.B.VT = GETH_DMA_TX_CDES3_VT[dmaChannel_u8];
        l_ctxtReadDscr_p->dscr3.B.VLTV = 1;
        l_ctxtReadDscr_p->dscr3.B.CTXT = 1;
    }
    else
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.enhTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr.readDscr;
        /* set VLAN Tag insertion/replacement, set disabled */
        l_readDscr_p->dscr2.B.VTIR = 0;
    }

    l_readDscr_p->dscr0.BUF1AP = (uint32)&l_dmaChannel_p->bufs[l_dmaChannel_p->dscrIdx_u16 * l_dmaChannel_p->maxBuffSize_u32];
    l_readDscr_p->dscr1.BUF2AP = 0u;
    l_readDscr_p->dscr2.B.B1L = bufferSize_u32;
    l_readDscr_p->dscr2.B.TTSE = GETH_DMA_TS_EN[dmaChannel_u8]; /* configure timestamp enable */
    l_readDscr_p->dscr2.B.IOC = GETH_DMA_INT_TIE[dmaChannel_u8]; /* interrupt on completion enabled */
    l_readDscr_p->dscr3.B.CIC = 3; /* Checksum insertion control, 0 = disabled, 3 = enabled */
    l_readDscr_p->dscr3.B.CPC = 0; /* CRC Pad control, 0 = CRC and Pad Insertion  */
    l_readDscr_p->dscr3.B.FD = 1; /* set first descriptor */
    l_readDscr_p->dscr3.B.LD = 1; /* set last descriptor */

    return SUCCESS;
#else
    return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint32 Geth_Dma_setPacketId(const uint8 dmaChannel_u8, const uint16 packetId_u16)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethTxContextDescriptor *l_ctxtReadDscr_p;
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    if  (l_dmaChannel_p->dscrType != GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
    {
        return FAILURE;
    }

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
    {
        l_ctxtReadDscr_p = (GethTxContextDescriptor *)&l_dmaChannel_p->dscr.combiTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txContextDscr;
        l_ctxtReadDscr_p->dscr0.TTSL = packetId_u16;
        l_ctxtReadDscr_p->dscr3.B.PIDV = 1;
    }

    return SUCCESS;
#else
    return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint32 Geth_Dma_enTxTimeStamp(const uint8 dmaChannel_u8)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethTxReadDescriptor *l_readDscr_p;
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethTxReadDescriptor *)&l_dmaChannel_p->dscr.txDscr_p[l_dmaChannel_p->dscrIdx_u16].readDscr;
    }
    else if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
    {
        l_readDscr_p = (GethTxReadDescriptor *)&l_dmaChannel_p->dscr.combiTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr;
    }
    else
    {
        l_readDscr_p = (GethTxReadDescriptor *)&l_dmaChannel_p->dscr.enhTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr;
    }
    l_readDscr_p->dscr2.B.TTSE = 1;

    return SUCCESS;
#else
    return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint32 Geth_Dma_disTxTimeStamp(const uint8 dmaChannel_u8)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethTxReadDescriptor *l_readDscr_p;
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethTxReadDescriptor *)&l_dmaChannel_p->dscr.txDscr_p[l_dmaChannel_p->dscrIdx_u16].readDscr;
    }
    else if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
    {
        l_readDscr_p = (GethTxReadDescriptor *)&l_dmaChannel_p->dscr.combiTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr;
    }
    else
    {
        l_readDscr_p = (GethTxReadDescriptor *)&l_dmaChannel_p->dscr.enhTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr;
    }
    l_readDscr_p->dscr2.B.TTSE = 0;

    return SUCCESS;
#else
    return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint32 Geth_Dma_setTxMaxBufferSize(const uint8 dmaChannel_u8, const uint32 maxBufferSize_u32)
{
    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    g_gethDma.txChannel[dmaChannel_u8].maxBuffSize_u32 = maxBufferSize_u32;

    return SUCCESS;
}

sint32 Geth_Dma_setRxMaxBufferSize(const uint8 dmaChannel_u8, const uint32 maxBufferSize_u32)
{
    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    g_gethDma.rxChannel[dmaChannel_u8].maxBuffSize_u32 = maxBufferSize_u32;

    return SUCCESS;
}

boolean Geth_Dma_isRxDscriptorOwnedByDma(const uint8 dmaChannel_u8)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethDmaChannel_t *l_dmaChannel_p;
    GethRxReadDescriptor *l_readDscr_p;

    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FALSE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.rxDscr_p[l_dmaChannel_p->dscrIdx_u16].readDscr;
    }
    else
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[l_dmaChannel_p->dscrIdx_u16].rxDscr.readDscr;
    }

    return (l_readDscr_p->dscr3.B.OWN == 1);
#else
    return FALSE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

boolean Geth_Dma_isRxDscriptorXOwnedByDma(const uint8 dmaChannel_u8, const uint16 dscrIdx_u16)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethDmaChannel_t *l_dmaChannel_p;
    GethRxReadDescriptor *l_readDscr_p;

    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FALSE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.rxDscr_p[dscrIdx_u16].readDscr;
    }
    else
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[dscrIdx_u16].rxDscr.readDscr;
    }

    return (l_readDscr_p->dscr3.B.OWN == 1);
#else
    return FALSE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

boolean Geth_Dma_isAnyRxDscriptorOwnedByDma(const uint8 dmaChannel_u8)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethDmaChannel_t *l_dmaChannel_p;
    GethRxReadDescriptor *l_readDscr_p;

    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FALSE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.rxDscr_p[l_dmaChannel_p->dscrIdx_u16].readDscr;
    }
    else
    {
        l_readDscr_p = (GethRxReadDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[l_dmaChannel_p->dscrIdx_u16].rxDscr.readDscr;
    }

    if (l_readDscr_p->dscr3.B.OWN == 1)
    {
        l_dmaChannel_p->dscrIdx_u16++;
        if (l_dmaChannel_p->dscrIdx_u16 >= l_dmaChannel_p->dscrCnt_u16)
        {
            l_dmaChannel_p->dscrIdx_u16 = 0;
        }
    }

    return (l_readDscr_p->dscr3.B.OWN == 1);
#else
    return FALSE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

boolean Geth_Dma_isTxDscriptorOwnedByDma(const uint8 dmaChannel_u8)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethDmaChannel_t *l_dmaChannel_p;
    GethTxReadDescriptor *l_readDscr_p;

    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FALSE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL)
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.txDscr_p[l_dmaChannel_p->dscrIdx_u16].readDscr;
    }
    else if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.combiTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr.readDscr;
    }
    else
    {
        l_readDscr_p = (GethTxReadDescriptor*)&l_dmaChannel_p->dscr.enhTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txDscr.readDscr;
    }

    return (l_readDscr_p->dscr3.B.OWN == 1);
#else
    return FALSE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint32 Geth_Dma_resumeTxDma(const uint8 dmaChannel_u8)
{
    uint32 tailPointer_u32;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    /* reload tail pointer to trigger the DMA */
    tailPointer_u32 = g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U;
    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].TXDESC_TAIL_LPOINTER.U = tailPointer_u32;

    return SUCCESS;
}

sint32 Geth_Dma_resumeRxDma(const uint8 dmaChannel_u8)
{
    uint32 tailPointer_u32;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    if (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].DEBUG_STATUS.B.RDFS == 3)
    {
        tailPointer_u32 = g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RXDESC_TAIL_LPOINTER.U;
        g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].RXDESC_TAIL_LPOINTER.U = tailPointer_u32;
    }

    return SUCCESS;
}

sint32 Geth_Dma_getTxBuffer(const uint8 dmaChannel_u8, uint8** buffer_pp)
{
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (buffer_pp == NULL))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    *buffer_pp = (uint8 *)&(l_dmaChannel_p->bufs[l_dmaChannel_p->dscrIdx_u16 * l_dmaChannel_p->maxBuffSize_u32]);

    return SUCCESS;
}

sint32 Geth_Dma_getRxBuffer(const uint8 dmaChannel_u8, uint8** buffer_pp)
{
    GethDmaChannel_t *l_dmaChannel_p;

    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (buffer_pp == NULL))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    *buffer_pp = (uint8 *)&(l_dmaChannel_p->bufs[l_dmaChannel_p->dscrIdx_u16 * l_dmaChannel_p->maxBuffSize_u32]);

    return SUCCESS;
}

uint32 Geth_Dma_getEventStatus(const uint8 dmaChannel_u8)
{
    /* check input parameter for validity */
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return 0;
    }

    return g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].STATUS.U;
}

sint32 Geth_Dma_clrEventStatus(const uint8 dmaChannel_u8, uint32 eventsMask_u32)
{
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    if (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].STATUS.B.NIS != 0)
    {
        eventsMask_u32 |= (uint32)(IFX_GETH_DMA_CH_STATUS_NIS_MSK << IFX_GETH_DMA_CH_STATUS_NIS_OFF);
    }

    if (g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].STATUS.B.AIS != 0U)
    {
        eventsMask_u32 |= (uint32)(IFX_GETH_DMA_CH_STATUS_AIS_MSK << IFX_GETH_DMA_CH_STATUS_AIS_OFF);
    }

    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].STATUS.U = eventsMask_u32;

    return SUCCESS;
}

sint32 Geth_Dma_disableInterrupt(const uint8 dmaChannel_u8, uint32 irqEventMask_u32)
{
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].INTERRUPT_ENABLE.U &= ~irqEventMask_u32;

    return SUCCESS;
}

sint32 Geth_Dma_enableInterrupt(const uint8 dmaChannel_u8, uint32 irqEventMask_u32)
{
    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    g_gethDma.gethInstance_p->DMA.CH[dmaChannel_u8].INTERRUPT_ENABLE.U |= irqEventMask_u32;

    return SUCCESS;
}

sint32 Geth_Dma_getRxTimestamp(const uint8 dmaChannel_u8, Sys_TimeStamp_t* const timeStamp_p)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethDmaChannel_t *l_dmaChannel_p;
    GethRxContextDescriptor *l_contextDscr_p;

    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS) || (timeStamp_p == NULL))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.rxChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_NORMAL_CONTEXT)
    {
        l_contextDscr_p = (GethRxContextDescriptor*)&l_dmaChannel_p->dscr.combiRxDscr_p[l_dmaChannel_p->dscrIdx_u16].rxContextDscr;
    }
    else
    {
        return FAILURE;
    }

    timeStamp_p->nanoSecond = l_contextDscr_p->dscr0.RTSL;
    timeStamp_p->second = l_contextDscr_p->dscr1.RTSH;
    timeStamp_p->secOverflow = 0;

    return SUCCESS;
#else
    return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}

sint32 Geth_Dma_setDlmuProt(const uint8 dlmuIdx_u8, const uint8 dmaChannel_u8)
{
    uint8 dmaTagId_u8;
    uint32 cpuTagId_u32;
    Ifx_CPU * cpuInstance_p;

    if (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS)
    {
        return FAILURE;
    }

    cpuInstance_p = &MODULE_CPU0;
    cpuTagId_u32 = (1u << IfxApProt_TagId_cpu0d) | (1u << IfxApProt_TagId_cpu0ds);

    switch (dlmuIdx_u8)
    {
        case 1:
        {
            cpuInstance_p = &MODULE_CPU0;
            cpuTagId_u32 = (1u << IfxApProt_TagId_cpu0d) | (1u << IfxApProt_TagId_cpu0ds);
        } break;
        case 3:
        {
            cpuInstance_p = &MODULE_CPU1;
            cpuTagId_u32 = (1u << IfxApProt_TagId_cpu1d) | (1u << IfxApProt_TagId_cpu1ds);
        } break;
        case 5:
        {
            cpuInstance_p = &MODULE_CPU2;
            cpuTagId_u32 = (1u << IfxApProt_TagId_cpu2d) | (1u << IfxApProt_TagId_cpu2ds);
        } break;
        case 7:
        {
            cpuInstance_p = &MODULE_CPU3;
            cpuTagId_u32 = (1u << IfxApProt_TagId_cpu3d) | (1u << IfxApProt_TagId_cpu3ds);
        } break;
        case 9:
        {
            cpuInstance_p = &MODULE_CPU4;
            cpuTagId_u32 = (1u << IfxApProt_TagId_cpu4d) | (1u << IfxApProt_TagId_cpu4ds);
        } break;
        case 11:
        {
            cpuInstance_p = &MODULE_CPU5;
            cpuTagId_u32 = (1u << IfxApProt_TagId_cpu5d) | (1u << IfxApProt_TagId_cpu5ds);
        } break;
        default:
        {
            cpuInstance_p = &MODULE_CPU0;
            cpuTagId_u32 = (1u << IfxApProt_TagId_cpu0d) | (1u << IfxApProt_TagId_cpu0ds);
        } break;
    }

    dmaTagId_u8 = ((uint8)IfxApProt_TagId_gethc0 - 32u) + dmaChannel_u8;

    IfxApApu_configWriteRegB((Ifx_ACCEN_ACCEN_WRB_SRI*)&cpuInstance_p->ACCENDLMU[0].RDB, (1u << dmaTagId_u8)); /* read access for GETH.DMA.Chx */
    IfxApApu_configWriteRegB((Ifx_ACCEN_ACCEN_WRB_SRI*)&cpuInstance_p->ACCENDLMU[0].WRB, (1u << dmaTagId_u8)); /* write access for GETH.DMA.Chx */
    IfxApApu_configWriteRegB((Ifx_ACCEN_ACCEN_WRB_SRI*)&cpuInstance_p->ACCENDLMUCFG.RDB, (1u << dmaTagId_u8)); /* cfg. read access for GETH.DMA.Chx */
    IfxApApu_configWriteRegB((Ifx_ACCEN_ACCEN_WRB_SRI*)&cpuInstance_p->ACCENDLMUCFG.WRB, (1u << dmaTagId_u8)); /* cfg. write access for GETH.DMA.Chx */
    IfxApApu_configWriteRegA((Ifx_ACCEN_ACCEN_WRA*)&cpuInstance_p->ACCENDLMU[0].RDA, cpuTagId_u32); /* read access for CPUx */
    IfxApApu_configWriteRegA((Ifx_ACCEN_ACCEN_WRA*)&cpuInstance_p->ACCENDLMU[0].WRA, cpuTagId_u32); /* write access for CPUx */
    IfxApApu_configWriteRegA((Ifx_ACCEN_ACCEN_WRA*)&cpuInstance_p->ACCENDLMUCFG.RDA, cpuTagId_u32); /* cfg. read access for CPUx */
    IfxApApu_configWriteRegA((Ifx_ACCEN_ACCEN_WRA*)&cpuInstance_p->ACCENDLMUCFG.WRA, cpuTagId_u32); /* cfg. write access for CPUx */

    return SUCCESS;
}

sint32 Geth_Dma_setLaunchTime(const uint8 dmaChannel_u8, const uint8 slotNo_u8, const uint8 ltSeconds_u8, const uint32 ltNanoSeconds_u32)
{
#ifdef IFX_SOLUTION_DESIGNER_GETH_ENABLE
    GethDmaChannel_t *l_dmaChannel_p;
    GethTxEnhReadDescriptor *l_enhDscr_p;

    if ((g_gethDma.initDone_u8 == 0) || (dmaChannel_u8 >= GETH_DMA_NUMBER_OF_CHANNELS))
    {
        return FAILURE;
    }

    l_dmaChannel_p = (GethDmaChannel_t*)&g_gethDma.txChannel[dmaChannel_u8];

    if (l_dmaChannel_p->dscrType != GETH_DMA_DESC_TYPE_ENHANCED)
    {
        return FAILURE;
    }

    if (l_dmaChannel_p->dscrType == GETH_DMA_DESC_TYPE_ENHANCED)
    {
        l_enhDscr_p = (GethTxEnhReadDescriptor*)&l_dmaChannel_p->dscr.enhTxDscr_p[l_dmaChannel_p->dscrIdx_u16].txEnhDscr;

        l_enhDscr_p->edscr4.B.LT = ltSeconds_u8;
        l_enhDscr_p->edscr4.B.LTV = 1;
        l_enhDscr_p->edscr4.B.GSN = slotNo_u8;
        l_enhDscr_p->edscr5.B.LT = ltNanoSeconds_u32;
    }
    return SUCCESS;
#else
    return FAILURE;
#endif /* IFX_SOLUTION_DESIGNER_GETH_ENABLE */
}
