WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2567544 heartbeat IPC: 3.895 cumulative IPC: 3.895 (Simulation time: 00 hr 00 min 49 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2567545 cumulative IPC: 3.895 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2567545 cumulative IPC: 3.895 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11249491 heartbeat IPC: 1.152 cumulative IPC: 1.152 (Simulation time: 00 hr 02 min 34 sec)
Simulation finished CPU 0 instructions: 10000003 cycles: 8681947 cumulative IPC: 1.152 (Simulation time: 00 hr 02 min 34 sec)
Simulation complete CPU 0 instructions: 10000003 cycles: 8681947 cumulative IPC: 1.152 (Simulation time: 00 hr 02 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1495B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.152 instructions: 10000003 cycles: 8681947
CPU 0 Branch Prediction Accuracy: 98.37% MPKI: 0.019 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      65767 HIT:       8577 MISS:      57190
LLC LOAD         ACCESS:      46823 HIT:         49 MISS:      46774
LLC RFO          ACCESS:       8508 HIT:          0 MISS:       8508
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       8498 HIT:       8496 MISS:          2
LLC TRANSLATION  ACCESS:       1938 HIT:         32 MISS:       1906
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 499 cycles
cpu0_DTLB TOTAL        ACCESS:    2314329 HIT:    2150238 MISS:     164091
cpu0_DTLB LOAD         ACCESS:    2314329 HIT:    2150238 MISS:     164091
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18 cycles
cpu0_ITLB TOTAL        ACCESS:    1513407 HIT:    1513407 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1513407 HIT:    1513407 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3615724 HIT:    3447921 MISS:     167803
cpu0_L1D LOAD         ACCESS:    2474250 HIT:    2362387 MISS:     111863
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1060532 HIT:    1046362 MISS:      14170
cpu0_L1D TRANSLATION  ACCESS:      80942 HIT:      39172 MISS:      41770
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 183 cycles
cpu0_L1I TOTAL        ACCESS:    1973348 HIT:    1973348 MISS:          0
cpu0_L1I LOAD         ACCESS:    1973348 HIT:    1973348 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     165791 HIT:     108519 MISS:      57272
cpu0_L2C LOAD         ACCESS:      99254 HIT:      52431 MISS:      46823
cpu0_L2C RFO          ACCESS:      12191 HIT:       3683 MISS:       8508
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      12613 HIT:      12610 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:      41733 HIT:      39795 MISS:       1938
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 519.3 cycles
cpu0_STLB TOTAL        ACCESS:     117068 HIT:      74138 MISS:      42930
cpu0_STLB LOAD         ACCESS:     117068 HIT:      74138 MISS:      42930
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 49.55 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8630
  ROW_BUFFER_MISS:      48556
 AVG DBUS CONGESTED CYCLE: 3.926
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1520
  FULL:      14010
