// Seed: 4176398105
module module_0;
  assign id_1 = 1;
  logic [7:0] id_2;
  wire id_3;
  parameter id_4 = 1'h0 < id_4;
  wire id_5 = -1;
  assign id_3 = {id_2[1]};
  wire id_6;
endmodule
module module_1 (
    input tri1  id_0,
    input tri1  id_1,
    input tri1  id_2,
    input wire  id_3,
    input uwire id_4
);
  wor id_6;
  always id_7 = id_0;
  wire id_8 = id_8;
  tri  id_9 = -1'h0 + id_7;
  module_0 modCall_1 ();
  wire id_10;
endmodule
