Anuja Sehgal , Sandeep Kumar Goel , Erik Jan Marinissen , Krishnendu Chakrabarty, Hierarchy-aware and area-efficient test infrastructure design for core-based system chips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Fawnizu Azmadi Hussin , Tomokazu Yoneda , Hideo Fujiwara, NoC-Compatible Wrapper Design and Optimization under Channel-Bandwidth and Test-Time Constraints, IEICE - Transactions on Information and Systems, v.E91-D n.7, p.2008-2017, July 2008
Li Jiang , Qiang Xu , Krishnendu Chakrabarty , T. M. Mak, Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California
Anders Larsson , Erik Larsson , Krishnendu Chakrabarty , Petru Eles , Zebo Peng, Test-architecture optimization and test scheduling for SOCs with core-level expansion of compressed test patterns, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Alexandre de Morais Amory , Cristiano Lazzari , Marcelo Soares Lubaszewski , Fernando Gehm Moraes, Early estimation of wire length for dedicated test access mechanisms in networks-on-chip based SoCs, Proceedings of the 24th symposium on Integrated circuits and systems design, August 30-September 02, 2011, João Pessoa, Brazil
Erik Jan Marinissen , Chun-Chuan Chi , Mario Konijnenburg , Jouke Verbree, A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper, Journal of Electronic Testing: Theory and Applications, v.28 n.1, p.73-92, February  2012
Sandeep Kumar Goel , Kuoshu Chiu , Erik Jan Marinissen , Toan Nguyen , Steven Oostdijk, Test Infrastructure Design for the Nexperia" Home Platform PNX8550 System Chip, Proceedings of the conference on Design, automation and test in Europe, p.30108, February 16-20, 2004
Fotis Vartziotis , Xrysovalantis Kavousianos , Krishnendu Chakrabarty , Rubin Parekhji , Arvind Jain, Multi-site test optimization for multi-VddSoCs using space- and time- division multiplexing, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Ardy Berg , Pengwei Ren , Erik Jan Marinissen , Georgi Gaydadjiev , Kees Goossens, Bandwidth Analysis of Functional Interconnects Used as Test Access Mechanism, Journal of Electronic Testing: Theory and Applications, v.26 n.4, p.453-464, August    2010
Alexandre M. Amory , Cristiano Lazzari , Marcelo S. Lubaszewski , Fernando G. Moraes, A new test scheduling algorithm based on Networks-on-Chip as Test Access Mechanisms, Journal of Parallel and Distributed Computing, v.71 n.5, p.675-686, May, 2011
Sandeep Kumar Goel , Erik Jan Marinissen, On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.44-49, March 07-11, 2005
Brandon Noia , Krishnendu Chakrabarty , Erik Jan Marinissen, Optimization Methods for Post-Bond Testing of 3D Stacked ICs, Journal of Electronic Testing: Theory and Applications, v.28 n.1, p.103-120, February  2012
Ozgur Sinanoglu , Erik Jan Marinissen, Analysis of the test data volume reduction benefit of modular SOC testing, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Fawnizu Azmadi Hussin , Tomokazu Yoneda , Alex OrailoĞLu , Hideo Fujiwara, Scheduling Power-Constrained Tests through the SoC Functional Bus, IEICE - Transactions on Information and Systems, v.E91-D n.3, p.736-746, March 2008
Brandon Noia , Krishnendu Chakrabarty , Yuan Xie, Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Fawnizu Azmadi Hussin , Tomokazu Yoneda , Hideo Fujiwara, On NoC Bandwidth Sharing for the Optimization of Area Cost and Test Application Time, IEICE - Transactions on Information and Systems, v.E91-D n.7, p.1999-2007, July 2008
Erik Jan Marinissen, Testing TSV-based three-dimensional stacked ICs, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Xiaoxia Wu , Yibo Chen , Krishnendu Chakrabarty , Yuan Xie, Test-access mechanism optimization for core-based three-dimensional SOCs, Microelectronics Journal, v.41 n.10, p.601-615, October, 2010
Anuja Sehgal , Sule Ozev , Krishnendu Chakrabarty, Test infrastructure design for mixed-signal SOCs with wrapped analog cores, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.3, p.292-304, March 2006
Li Jiang , Qiang Xu , Krishnendu Chakrabarty , T. M. Mak, Integrated test-architecture optimization and thermal-aware test scheduling for 3-D SoCs under pre-bond test-pin-count constraint, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.9, p.1621-1633, September 2012
