<pragmas>
<pragma file="conv2d.cpp" line="9" pragmaType="interface" parentfunction="conv2d" mode="m_axi" port="input" bundle="gmem0" offset="" name="" depth="784" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="conv2d.cpp" line="10" pragmaType="interface" parentfunction="conv2d" mode="m_axi" port="weights" bundle="gmem1" offset="" name="" depth="5224" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="conv2d.cpp" line="11" pragmaType="interface" parentfunction="conv2d" mode="m_axi" port="bias" bundle="gmem1" offset="" name="" depth="34" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="conv2d.cpp" line="12" pragmaType="interface" parentfunction="conv2d" mode="m_axi" port="output" bundle="gmem2" offset="" name="" depth="10" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="conv2d.cpp" line="14" pragmaType="interface" parentfunction="conv2d" mode="s_axilite" port="input" bundle="" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="conv2d.cpp" line="15" pragmaType="interface" parentfunction="conv2d" mode="s_axilite" port="weights" bundle="" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="conv2d.cpp" line="16" pragmaType="interface" parentfunction="conv2d" mode="s_axilite" port="bias" bundle="" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="conv2d.cpp" line="17" pragmaType="interface" parentfunction="conv2d" mode="s_axilite" port="output" bundle="" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="conv2d.cpp" line="18" pragmaType="interface" parentfunction="conv2d" mode="s_axilite" port="" bundle="" offset="-1" name="" clock="" impl="" register="0"/>
</pragmas>
