

================================================================
== Vivado HLS Report for 'qrf_alt'
================================================================
* Date:           Wed Jul 29 20:31:34 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  684|  854|  684|  854|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+--------------------+-----+-----+-----+-----+----------+
        |                                |                    |  Latency  |  Interval | Pipeline |
        |            Instance            |       Module       | min | max | min | max |   Type   |
        +--------------------------------+--------------------+-----+-----+-----+-----+----------+
        |grp_qrf_givens_float_s_fu_1090  |qrf_givens_float_s  |   75|   75|    1|    1| function |
        +--------------------------------+--------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |                      |  Latency  | Iteration |  Initiation Interval  |  Trip |          |
        |       Loop Name      | min | max |  Latency  |  achieved |   target  | Count | Pipelined|
        +----------------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |- Loop 1              |   19|   19|          5|          -|          -|      4|    no    |
        | + Loop 1.1           |    3|    3|          1|          -|          -|      4|    no    |
        |- Loop 2              |   19|   19|          5|          -|          -|      4|    no    |
        | + Loop 2.1           |    3|    3|          1|          -|          -|      4|    no    |
        |- Loop 3              |    4|    4|          1|          -|          -|      5|    no    |
        |- row_copy            |   28|   28|          7|          -|          -|      4|    no    |
        | + col_copy_q_i       |    4|    4|          2|          1|          1|      4|    yes   |
        |- px                  |  580|  750| 116 ~ 150 |          -|          -|      5|    no    |
        | + calc_rotations     |   78|   79|         79|          1|          1| 1 ~ 2 |    yes   |
        | + rotate             |   33|   66|         33|          -|          -| 1 ~ 2 |    no    |
        |  ++ update_r         |   30|   30|         19|          4|          4|      4|    yes   |
        |- row_assign_loop     |   28|   28|          7|          -|          -|      4|    no    |
        | + col_r_assign_loop  |    4|    4|          2|          1|          1|      4|    yes   |
        +----------------------+-----+-----+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    723|    -|
|FIFO             |        0|      -|      65|    572|    -|
|Instance         |        0|     97|   32129|  26658|    -|
|Memory           |        8|      -|       8|      4|    0|
|Multiplexer      |        -|      -|       -|   1387|    -|
|Register         |        0|      -|    3619|    768|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     97|   35821|  30112|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     44|      33|     56|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |music_fadd_32ns_3ocq_U112       |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_fadd_32ns_3ocq_U114       |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_fadd_32ns_3ocq_U115       |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_fadd_32ns_3ocq_U116       |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_fmul_32ns_3jbC_U117       |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U118       |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U119       |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U120       |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U121       |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U122       |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U123       |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U124       |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fsub_32ns_3rcU_U111       |music_fsub_32ns_3rcU  |        0|      2|    205|    390|    0|
    |music_fsub_32ns_3rcU_U113       |music_fsub_32ns_3rcU  |        0|      2|    205|    390|    0|
    |grp_qrf_givens_float_s_fu_1090  |qrf_givens_float_s    |        0|     61|  29755|  21750|    0|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                           |                      |        0|     97|  32129|  26658|    0|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |CONFIG_BATCH_CNTS_U  |qrf_alt_CONFIG_BAsc4  |        0|  2|   1|    0|     8|    2|     1|           16|
    |CONFIG_SEQUENCE_0_U  |qrf_alt_CONFIG_SEtde  |        0|  2|   1|    0|    11|    2|     1|           22|
    |CONFIG_SEQUENCE_1_U  |qrf_alt_CONFIG_SEudo  |        0|  2|   1|    0|    11|    2|     1|           22|
    |CONFIG_SEQUENCE_2_U  |qrf_alt_CONFIG_SEvdy  |        0|  2|   1|    0|    11|    2|     1|           22|
    |q_i_M_real_U         |qrf_alt_q_i_M_real    |        2|  0|   0|    0|    16|   32|     1|          512|
    |q_i_M_imag_U         |qrf_alt_q_i_M_real    |        2|  0|   0|    0|    16|   32|     1|          512|
    |r_i_M_real_U         |qrf_alt_q_i_M_real    |        2|  0|   0|    0|    16|   32|     1|          512|
    |r_i_M_imag_U         |qrf_alt_q_i_M_real    |        2|  0|   0|    0|    16|   32|     1|          512|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        8|  8|   4|    0|   105|  136|     8|         2130|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-----------------------------+---------+---+----+-----+------+-----+---------+
    |             Name            | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------------+---------+---+----+-----+------+-----+---------+
    |rotations_V_M_imag_1_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_imag_2_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_imag_3_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_imag_4_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_imag_s_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_real_1_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_real_2_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_real_3_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_real_4_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |rotations_V_M_real_s_fifo_U  |        0|  5|   0|    -|     2|   32|       64|
    |to_rot_0_V_fifo_U            |        0|  5|   0|    -|     2|   32|       64|
    |to_rot_1_V_fifo_U            |        0|  5|   0|    -|     2|   32|       64|
    |to_rot_2_V_fifo_U            |        0|  5|   0|    -|     2|   32|       64|
    +-----------------------------+---------+---+----+-----+------+-----+---------+
    |Total                        |        0| 65|   0|    0|    26|  416|      832|
    +-----------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1067_1_fu_1353_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln1067_fu_1325_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln579_1_fu_1215_p2              |     +    |      0|  0|  10|           2|           1|
    |add_ln579_fu_1209_p2                |     +    |      0|  0|  10|           2|           1|
    |add_ln580_1_fu_1253_p2              |     +    |      0|  0|  10|           2|           1|
    |add_ln580_fu_1247_p2                |     +    |      0|  0|  10|           2|           1|
    |add_ln594_fu_1285_p2                |     +    |      0|  0|  12|           3|           1|
    |add_ln600_fu_1379_p2                |     +    |      0|  0|  12|           3|           1|
    |add_ln613_fu_1368_p2                |     +    |      0|  0|  15|           6|           6|
    |add_ln620_fu_1422_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln626_fu_1444_p2                |     +    |      0|  0|  13|           4|           1|
    |add_ln643_fu_1658_p2                |     +    |      0|  0|  12|           3|           1|
    |add_ln669_1_fu_1645_p2              |     +    |      0|  0|  15|           6|           6|
    |add_ln669_fu_1632_p2                |     +    |      0|  0|  15|           6|           6|
    |add_ln680_fu_1763_p2                |     +    |      0|  0|  12|           3|           1|
    |add_ln685_fu_1742_p2                |     +    |      0|  0|  15|           6|           6|
    |add_ln692_fu_1772_p2                |     +    |      0|  0|  15|           6|           6|
    |batch_num_fu_1391_p2                |     +    |      0|  0|  12|           3|           1|
    |px_cnt_fu_1540_p2                   |     +    |      0|  0|  10|           2|           1|
    |r_1_fu_1710_p2                      |     +    |      0|  0|  12|           3|           1|
    |r_fu_1303_p2                        |     +    |      0|  0|  12|           3|           1|
    |seq_cnt_fu_1412_p2                  |     +    |      0|  0|  13|           4|           4|
    |ap_block_pp1_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op213_write_state6     |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op421           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op422           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op423           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op424           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op425           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op439           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op442           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op445           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op448           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op451           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln579_1_fu_1241_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln579_fu_1235_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln580_1_fu_1279_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln580_fu_1273_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln594_fu_1291_p2               |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln600_1_fu_1337_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln600_fu_1297_p2               |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln605_fu_1343_p2               |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln618_fu_1385_p2               |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln620_fu_1432_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln628_fu_1402_p2               |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln643_1_fu_1613_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln643_fu_1535_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln666_fu_1623_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln680_1_fu_1732_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln680_fu_1704_p2               |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state6                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state91_pp1_stage0_iter78  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state93                    |    or    |      0|  0|   2|           1|           1|
    |phitmp15_i_fu_1670_p3               |  select  |      0|  0|  32|           1|          32|
    |phitmp_i_fu_1664_p3                 |  select  |      0|  0|  32|           1|          32|
    |select_ln132_fu_1606_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln666_1_fu_1684_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln666_2_fu_1691_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln666_3_fu_1697_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln666_fu_1677_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln155_fu_1787_p2                |    xor   |      0|  0|  33|          32|          33|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 723|         218|         391|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter1            |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter78           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |   15|          3|    1|          3|
    |ap_phi_mux_indvar3_phi_fu_1060_p4  |    9|          2|    3|          6|
    |batch_num_0_reg_1024               |    9|          2|    3|          6|
    |grp_fu_1103_p0                     |   27|          5|   32|        160|
    |grp_fu_1103_p1                     |   27|          5|   32|        160|
    |grp_fu_1107_p0                     |   27|          5|   32|        160|
    |grp_fu_1107_p1                     |   27|          5|   32|        160|
    |grp_fu_1111_p0                     |   27|          5|   32|        160|
    |grp_fu_1111_p1                     |   27|          5|   32|        160|
    |grp_fu_1115_p0                     |   27|          5|   32|        160|
    |grp_fu_1115_p1                     |   27|          5|   32|        160|
    |grp_fu_1119_p0                     |   27|          5|   32|        160|
    |grp_fu_1119_p1                     |   27|          5|   32|        160|
    |grp_fu_1123_p0                     |   27|          5|   32|        160|
    |grp_fu_1123_p1                     |   27|          5|   32|        160|
    |grp_fu_1127_p0                     |   15|          3|   32|         96|
    |grp_fu_1127_p1                     |   21|          4|   32|        128|
    |grp_fu_1132_p0                     |   15|          3|   32|         96|
    |grp_fu_1132_p1                     |   21|          4|   32|        128|
    |grp_fu_1137_p0                     |   15|          3|   32|         96|
    |grp_fu_1137_p1                     |   21|          4|   32|        128|
    |grp_fu_1142_p0                     |   15|          3|   32|         96|
    |grp_fu_1142_p1                     |   21|          4|   32|        128|
    |grp_fu_1147_p0                     |   15|          3|   32|         96|
    |grp_fu_1147_p1                     |   21|          4|   32|        128|
    |grp_fu_1152_p0                     |   15|          3|   32|         96|
    |grp_fu_1152_p1                     |   21|          4|   32|        128|
    |grp_fu_1157_p0                     |   15|          3|   32|         96|
    |grp_fu_1157_p1                     |   21|          4|   32|        128|
    |grp_fu_1162_p0                     |   15|          3|   32|         96|
    |grp_fu_1162_p1                     |   21|          4|   32|        128|
    |indvar3_reg_1056                   |    9|          2|    3|          6|
    |indvar8_reg_1079                   |    9|          2|    3|          6|
    |indvar_reg_1001                    |    9|          2|    3|          6|
    |phi_ln579_1_reg_944                |    9|          2|    2|          4|
    |phi_ln579_reg_932                  |    9|          2|    2|          4|
    |phi_ln580_1_reg_967                |    9|          2|    2|          4|
    |phi_ln580_reg_955                  |    9|          2|    2|          4|
    |phi_ln594_reg_978                  |    9|          2|    3|          6|
    |px_cnt19_0_reg_1045                |    9|          2|    2|          4|
    |q_i_M_imag_address0                |   27|          5|    4|         20|
    |q_i_M_imag_address1                |   27|          5|    4|         20|
    |q_i_M_real_address0                |   27|          5|    4|         20|
    |q_i_M_real_address1                |   27|          5|    4|         20|
    |q_i_M_real_d0                      |   15|          3|   32|         96|
    |r21_0_reg_1068                     |    9|          2|    3|          6|
    |r_0_reg_989                        |    9|          2|    3|          6|
    |r_i_M_imag_address0                |   33|          6|    4|         24|
    |r_i_M_imag_address1                |   27|          5|    4|         20|
    |r_i_M_imag_d0                      |   15|          3|   32|         96|
    |r_i_M_imag_d1                      |   15|          3|   32|         96|
    |r_i_M_real_address0                |   33|          6|    4|         24|
    |r_i_M_real_address1                |   27|          5|    4|         20|
    |r_i_M_real_d0                      |   15|          3|   32|         96|
    |r_i_M_real_d1                      |   15|          3|   32|         96|
    |reg_1167                           |    9|          2|   32|         64|
    |reg_1175                           |    9|          2|   32|         64|
    |reg_1183                           |    9|          2|   32|         64|
    |reg_1191                           |    9|          2|   32|         64|
    |rotations_V_M_imag_1_din           |   15|          3|   32|         96|
    |rotations_V_M_imag_2_din           |   15|          3|   32|         96|
    |rotations_V_M_imag_3_din           |   15|          3|   32|         96|
    |rotations_V_M_imag_s_din           |   15|          3|   32|         96|
    |rotations_V_M_real_1_din           |   15|          3|   32|         96|
    |rotations_V_M_real_2_din           |   15|          3|   32|         96|
    |rotations_V_M_real_3_din           |   15|          3|   32|         96|
    |rotations_V_M_real_4_din           |   15|          3|   32|         96|
    |rotations_V_M_real_s_din           |   15|          3|   32|         96|
    |seq_cnt_0_reg_1012                 |    9|          2|    4|          8|
    |seq_cnt_1_reg_1035                 |    9|          2|    4|          8|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              | 1387|        273| 1552|       5599|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |CONFIG_BATCH_CNTS_lo_reg_2000     |   2|   0|    2|          0|
    |add_ln579_reg_1886                |   2|   0|    2|          0|
    |add_ln580_reg_1902                |   2|   0|    2|          0|
    |add_ln620_reg_2010                |   2|   0|    2|          0|
    |add_ln643_reg_2236                |   3|   0|    3|          0|
    |ap_CS_fsm                         |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter75          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter76          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter77          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter78          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |batch_num_0_reg_1024              |   3|   0|    3|          0|
    |batch_num_reg_1982                |   3|   0|    3|          0|
    |complex_M_imag_writ_3_reg_2456    |  32|   0|   32|          0|
    |complex_M_imag_writ_5_reg_2436    |  32|   0|   32|          0|
    |complex_M_imag_writ_7_reg_2476    |  32|   0|   32|          0|
    |complex_M_imag_writ_reg_2416      |  32|   0|   32|          0|
    |complex_M_real_writ_2_reg_2451    |  32|   0|   32|          0|
    |complex_M_real_writ_4_reg_2431    |  32|   0|   32|          0|
    |complex_M_real_writ_6_reg_2471    |  32|   0|   32|          0|
    |complex_M_real_writ_reg_2411      |  32|   0|   32|          0|
    |icmp_ln600_1_reg_1951             |   1|   0|    1|          0|
    |icmp_ln620_reg_2015               |   1|   0|    1|          0|
    |icmp_ln628_reg_1992               |   1|   0|    1|          0|
    |icmp_ln643_1_reg_2156             |   1|   0|    1|          0|
    |icmp_ln666_reg_2160               |   1|   0|    1|          0|
    |icmp_ln680_1_reg_2520             |   1|   0|    1|          0|
    |indvar3_reg_1056                  |   3|   0|    3|          0|
    |indvar8_reg_1079                  |   3|   0|    3|          0|
    |indvar_reg_1001                   |   3|   0|    3|          0|
    |p_r_M_imag_1_reg_2101             |  32|   0|   32|          0|
    |p_r_M_imag_2_reg_2406             |  32|   0|   32|          0|
    |p_r_M_imag_3_reg_2113             |  32|   0|   32|          0|
    |p_r_M_imag_4_reg_2125             |  32|   0|   32|          0|
    |p_r_M_imag_5_reg_2446             |  32|   0|   32|          0|
    |p_r_M_imag_6_reg_2426             |  32|   0|   32|          0|
    |p_r_M_imag_7_reg_2466             |  32|   0|   32|          0|
    |p_r_M_imag_reg_2089               |  32|   0|   32|          0|
    |p_r_M_real_1_reg_2095             |  32|   0|   32|          0|
    |p_r_M_real_2_reg_2401             |  32|   0|   32|          0|
    |p_r_M_real_3_reg_2107             |  32|   0|   32|          0|
    |p_r_M_real_4_reg_2119             |  32|   0|   32|          0|
    |p_r_M_real_5_reg_2441             |  32|   0|   32|          0|
    |p_r_M_real_6_reg_2421             |  32|   0|   32|          0|
    |p_r_M_real_7_reg_2461             |  32|   0|   32|          0|
    |p_r_M_real_reg_2083               |  32|   0|   32|          0|
    |p_t_imag_2_reg_2218               |  32|   0|   32|          0|
    |p_t_imag_3_reg_2230               |  32|   0|   32|          0|
    |p_t_real_2_reg_2212               |  32|   0|   32|          0|
    |p_t_real_3_reg_2224               |  32|   0|   32|          0|
    |phi_ln579_1_reg_944               |   2|   0|    2|          0|
    |phi_ln579_reg_932                 |   2|   0|    2|          0|
    |phi_ln580_1_reg_967               |   2|   0|    2|          0|
    |phi_ln580_reg_955                 |   2|   0|    2|          0|
    |phi_ln594_reg_978                 |   3|   0|    3|          0|
    |px_cnt19_0_reg_1045               |   2|   0|    2|          0|
    |px_cnt_reg_2078                   |   2|   0|    2|          0|
    |px_col_reg_2049                   |   2|   0|    2|          0|
    |px_row1_reg_2039                  |   2|   0|    2|          0|
    |px_row2_reg_2044                  |   2|   0|    2|          0|
    |q_i_M_imag_addr_1_reg_1946        |   4|   0|    4|          0|
    |q_i_M_imag_addr_4_reg_2201        |   4|   0|    4|          0|
    |q_i_M_imag_addr_5_reg_2207        |   4|   0|    4|          0|
    |q_i_M_real_addr_1_reg_1941        |   4|   0|    4|          0|
    |q_i_M_real_addr_4_reg_2190        |   4|   0|    4|          0|
    |q_i_M_real_addr_5_reg_2196        |   4|   0|    4|          0|
    |r21_0_reg_1068                    |   3|   0|    3|          0|
    |r_0_reg_989                       |   3|   0|    3|          0|
    |r_1_reg_2505                      |   3|   0|    3|          0|
    |r_i_M_imag_addr_5_reg_2179        |   4|   0|    4|          0|
    |r_i_M_imag_addr_6_reg_2184        |   4|   0|    4|          0|
    |r_i_M_real_addr_5_reg_2168        |   4|   0|    4|          0|
    |r_i_M_real_addr_6_reg_2173        |   4|   0|    4|          0|
    |r_reg_1930                        |   3|   0|    3|          0|
    |reg_1167                          |  32|   0|   32|          0|
    |reg_1175                          |  32|   0|   32|          0|
    |reg_1183                          |  32|   0|   32|          0|
    |reg_1191                          |  32|   0|   32|          0|
    |reg_1199                          |  32|   0|   32|          0|
    |reg_1204                          |  32|   0|   32|          0|
    |rotations_V_M_real_1_97_reg_2131  |  32|   0|   32|          0|
    |select_ln132_reg_2151             |  32|   0|   32|          0|
    |select_ln666_1_reg_2486           |  32|   0|   32|          0|
    |select_ln666_2_reg_2491           |  32|   0|   32|          0|
    |select_ln666_3_reg_2496           |  32|   0|   32|          0|
    |select_ln666_reg_2481             |  32|   0|   32|          0|
    |seq_cnt_0_reg_1012                |   4|   0|    4|          0|
    |seq_cnt_1_reg_1035                |   4|   0|    4|          0|
    |seq_cnt_reg_2005                  |   4|   0|    4|          0|
    |sext_ln674_1_cast_reg_2146        |   4|   0|    6|          2|
    |sext_ln674_cast_reg_2141          |   4|   0|    6|          2|
    |tmp_1_i_i4_i14_i_reg_2351         |  32|   0|   32|          0|
    |tmp_1_i_i4_i21_i_reg_2391         |  32|   0|   32|          0|
    |tmp_1_i_i4_i_i1_reg_2311          |  32|   0|   32|          0|
    |tmp_1_i_i4_i_i_reg_2271           |  32|   0|   32|          0|
    |tmp_1_i_i_i11_i_reg_2371          |  32|   0|   32|          0|
    |tmp_1_i_i_i4_i_reg_2331           |  32|   0|   32|          0|
    |tmp_1_i_i_i_i1_reg_2291           |  32|   0|   32|          0|
    |tmp_1_i_i_i_i_reg_2251            |  32|   0|   32|          0|
    |tmp_28_reg_2540                   |   3|   0|    5|          2|
    |tmp_2_i_i5_i15_i_reg_2356         |  32|   0|   32|          0|
    |tmp_2_i_i5_i22_i_reg_2396         |  32|   0|   32|          0|
    |tmp_2_i_i5_i_i1_reg_2316          |  32|   0|   32|          0|
    |tmp_2_i_i5_i_i_reg_2276           |  32|   0|   32|          0|
    |tmp_2_i_i_i12_i_reg_2376          |  32|   0|   32|          0|
    |tmp_2_i_i_i5_i_reg_2336           |  32|   0|   32|          0|
    |tmp_2_i_i_i_i1_reg_2296           |  32|   0|   32|          0|
    |tmp_2_i_i_i_i_reg_2256            |  32|   0|   32|          0|
    |tmp_34_reg_2136                   |  32|   0|   32|          0|
    |tmp_i_i1_i11_i_reg_2341           |  32|   0|   32|          0|
    |tmp_i_i1_i18_i_reg_2381           |  32|   0|   32|          0|
    |tmp_i_i1_i_i1_reg_2301            |  32|   0|   32|          0|
    |tmp_i_i1_i_i_reg_2261             |  32|   0|   32|          0|
    |tmp_i_i2_i12_i_reg_2346           |  32|   0|   32|          0|
    |tmp_i_i2_i19_i_reg_2386           |  32|   0|   32|          0|
    |tmp_i_i2_i_i1_reg_2306            |  32|   0|   32|          0|
    |tmp_i_i2_i_i_reg_2266             |  32|   0|   32|          0|
    |tmp_i_i_i1_i_reg_2321             |  32|   0|   32|          0|
    |tmp_i_i_i2_i_reg_2326             |  32|   0|   32|          0|
    |tmp_i_i_i8_i_reg_2361             |  32|   0|   32|          0|
    |tmp_i_i_i9_i_reg_2366             |  32|   0|   32|          0|
    |tmp_i_i_i_i1_100_reg_2286         |  32|   0|   32|          0|
    |tmp_i_i_i_i1_reg_2281             |  32|   0|   32|          0|
    |tmp_i_i_i_i_98_reg_2246           |  32|   0|   32|          0|
    |tmp_i_i_i_i_reg_2241              |  32|   0|   32|          0|
    |zext_ln1067_reg_1935              |   3|   0|    6|          3|
    |zext_ln613_2_reg_1958             |   6|   0|   64|         58|
    |zext_ln683_reg_2515               |   3|   0|    6|          3|
    |zext_ln685_2_reg_2524             |   6|   0|   64|         58|
    |zext_ln685_reg_2510               |   3|   0|    6|          3|
    |icmp_ln620_reg_2015               |  64|  96|    1|          0|
    |icmp_ln643_1_reg_2156             |  64|  32|    1|          0|
    |icmp_ln666_reg_2160               |  64|  32|    1|          0|
    |px_col_reg_2049                   |  64|  96|    2|          0|
    |px_row1_reg_2039                  |  64|  96|    2|          0|
    |px_row2_reg_2044                  |  64|  96|    2|          0|
    |q_i_M_imag_addr_4_reg_2201        |  64|  32|    4|          0|
    |q_i_M_imag_addr_5_reg_2207        |  64|  32|    4|          0|
    |q_i_M_real_addr_4_reg_2190        |  64|  32|    4|          0|
    |q_i_M_real_addr_5_reg_2196        |  64|  32|    4|          0|
    |r_i_M_imag_addr_5_reg_2179        |  64|  32|    4|          0|
    |r_i_M_imag_addr_6_reg_2184        |  64|  32|    4|          0|
    |r_i_M_real_addr_5_reg_2168        |  64|  32|    4|          0|
    |r_i_M_real_addr_6_reg_2173        |  64|  32|    4|          0|
    |reg_1167                          |  64|  32|   32|          0|
    |reg_1175                          |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3619| 768| 2831|        131|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    qrf_alt   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    qrf_alt   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    qrf_alt   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    qrf_alt   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    qrf_alt   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    qrf_alt   | return value |
|A_M_real_address0  | out |    4|  ap_memory |   A_M_real   |     array    |
|A_M_real_ce0       | out |    1|  ap_memory |   A_M_real   |     array    |
|A_M_real_q0        |  in |   32|  ap_memory |   A_M_real   |     array    |
|A_M_imag_address0  | out |    4|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_ce0       | out |    1|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_q0        |  in |   32|  ap_memory |   A_M_imag   |     array    |
|Q_M_real_address0  | out |    4|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_ce0       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_we0       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_d0        | out |   32|  ap_memory |   Q_M_real   |     array    |
|Q_M_imag_address0  | out |    4|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_ce0       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_we0       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_d0        | out |   32|  ap_memory |   Q_M_imag   |     array    |
|R_M_real_address0  | out |    4|  ap_memory |   R_M_real   |     array    |
|R_M_real_ce0       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_we0       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_d0        | out |   32|  ap_memory |   R_M_real   |     array    |
|R_M_imag_address0  | out |    4|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_ce0       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_we0       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_d0        | out |   32|  ap_memory |   R_M_imag   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 79
  * Pipeline-2: initiation interval (II) = 4, depth = 19
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
  Pipeline-1 : II = 1, D = 79, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 }
  Pipeline-2 : II = 4, D = 19, States = { 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 }
  Pipeline-3 : II = 1, D = 2, States = { 115 116 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 6 7 
7 --> 8 11 
8 --> 10 9 
9 --> 8 
10 --> 7 
11 --> 12 114 
12 --> 13 
13 --> 92 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 13 
92 --> 93 
93 --> 94 11 
94 --> 113 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 94 
113 --> 93 
114 --> 115 
115 --> 117 116 
116 --> 115 
117 --> 114 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 118 [1/1] (2.32ns)   --->   "%q_i_M_real = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 118 'alloca' 'q_i_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 119 [1/1] (2.32ns)   --->   "%q_i_M_imag = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 119 'alloca' 'q_i_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 120 [1/1] (2.32ns)   --->   "%r_i_M_real = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 120 'alloca' 'r_i_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 121 [1/1] (2.32ns)   --->   "%r_i_M_imag = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 121 'alloca' 'r_i_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%to_rot_0_V = alloca i32, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:585]   --->   Operation 122 'alloca' 'to_rot_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @to_rot_LF_0_NF_OC_V, i32 1, [1 x i8]* @p_str288, [1 x i8]* @p_str288, i32 2, i32 2, i32* %to_rot_0_V, i32* %to_rot_0_V)"   --->   Operation 123 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %to_rot_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str289, i32 0, i32 0, [1 x i8]* @p_str290, [1 x i8]* @p_str291, [1 x i8]* @p_str292, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str293, [1 x i8]* @p_str294)"   --->   Operation 124 'specinterface' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%to_rot_1_V = alloca i32, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:585]   --->   Operation 125 'alloca' 'to_rot_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @to_rot_LF_1_NF_OC_V, i32 1, [1 x i8]* @p_str295, [1 x i8]* @p_str295, i32 2, i32 2, i32* %to_rot_1_V, i32* %to_rot_1_V)"   --->   Operation 126 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %to_rot_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str296, i32 0, i32 0, [1 x i8]* @p_str297, [1 x i8]* @p_str298, [1 x i8]* @p_str299, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str300, [1 x i8]* @p_str301)"   --->   Operation 127 'specinterface' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%to_rot_2_V = alloca i32, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:585]   --->   Operation 128 'alloca' 'to_rot_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @to_rot_LF_2_NF_OC_V, i32 1, [1 x i8]* @p_str302, [1 x i8]* @p_str302, i32 2, i32 2, i32* %to_rot_2_V, i32* %to_rot_2_V)"   --->   Operation 129 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %to_rot_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str303, i32 0, i32 0, [1 x i8]* @p_str304, [1 x i8]* @p_str305, [1 x i8]* @p_str306, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str307, [1 x i8]* @p_str308)"   --->   Operation 130 'specinterface' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%rotations_V_M_real_s = alloca float, align 4"   --->   Operation 131 'alloca' 'rotations_V_M_real_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_4, i32 1, [1 x i8]* @p_str309, [1 x i8]* @p_str309, i32 2, i32 2, float* %rotations_V_M_real_s, float* %rotations_V_M_real_s)"   --->   Operation 132 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_real_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str310, i32 0, i32 0, [1 x i8]* @p_str311, [1 x i8]* @p_str312, [1 x i8]* @p_str313, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str314, [1 x i8]* @p_str315)"   --->   Operation 133 'specinterface' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%rotations_V_M_real_1 = alloca float, align 4"   --->   Operation 134 'alloca' 'rotations_V_M_real_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_3, i32 1, [1 x i8]* @p_str316, [1 x i8]* @p_str316, i32 2, i32 2, float* %rotations_V_M_real_1, float* %rotations_V_M_real_1)"   --->   Operation 135 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_real_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str317, i32 0, i32 0, [1 x i8]* @p_str318, [1 x i8]* @p_str319, [1 x i8]* @p_str320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str321, [1 x i8]* @p_str322)"   --->   Operation 136 'specinterface' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%rotations_V_M_real_2 = alloca float, align 4"   --->   Operation 137 'alloca' 'rotations_V_M_real_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_2, i32 1, [1 x i8]* @p_str323, [1 x i8]* @p_str323, i32 2, i32 2, float* %rotations_V_M_real_2, float* %rotations_V_M_real_2)"   --->   Operation 138 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_real_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str324, i32 0, i32 0, [1 x i8]* @p_str325, [1 x i8]* @p_str326, [1 x i8]* @p_str327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str328, [1 x i8]* @p_str329)"   --->   Operation 139 'specinterface' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%rotations_V_M_real_3 = alloca float, align 4"   --->   Operation 140 'alloca' 'rotations_V_M_real_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_1, i32 1, [1 x i8]* @p_str330, [1 x i8]* @p_str330, i32 2, i32 2, float* %rotations_V_M_real_3, float* %rotations_V_M_real_3)"   --->   Operation 141 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_real_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str331, i32 0, i32 0, [1 x i8]* @p_str332, [1 x i8]* @p_str333, [1 x i8]* @p_str334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str335, [1 x i8]* @p_str336)"   --->   Operation 142 'specinterface' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%rotations_V_M_real_4 = alloca float, align 4"   --->   Operation 143 'alloca' 'rotations_V_M_real_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M, i32 1, [1 x i8]* @p_str337, [1 x i8]* @p_str337, i32 2, i32 2, float* %rotations_V_M_real_4, float* %rotations_V_M_real_4)"   --->   Operation 144 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_real_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str338, i32 0, i32 0, [1 x i8]* @p_str339, [1 x i8]* @p_str340, [1 x i8]* @p_str341, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str342, [1 x i8]* @p_str343)"   --->   Operation 145 'specinterface' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%rotations_V_M_imag_s = alloca float, align 4"   --->   Operation 146 'alloca' 'rotations_V_M_imag_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_9, i32 1, [1 x i8]* @p_str344, [1 x i8]* @p_str344, i32 2, i32 2, float* %rotations_V_M_imag_s, float* %rotations_V_M_imag_s)"   --->   Operation 147 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_imag_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str345, i32 0, i32 0, [1 x i8]* @p_str346, [1 x i8]* @p_str347, [1 x i8]* @p_str348, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str349, [1 x i8]* @p_str350)"   --->   Operation 148 'specinterface' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%rotations_V_M_imag_1 = alloca float, align 4"   --->   Operation 149 'alloca' 'rotations_V_M_imag_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_8, i32 1, [1 x i8]* @p_str351, [1 x i8]* @p_str351, i32 2, i32 2, float* %rotations_V_M_imag_1, float* %rotations_V_M_imag_1)"   --->   Operation 150 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_imag_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str352, i32 0, i32 0, [1 x i8]* @p_str353, [1 x i8]* @p_str354, [1 x i8]* @p_str355, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str356, [1 x i8]* @p_str357)"   --->   Operation 151 'specinterface' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%rotations_V_M_imag_2 = alloca float, align 4"   --->   Operation 152 'alloca' 'rotations_V_M_imag_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_7, i32 1, [1 x i8]* @p_str358, [1 x i8]* @p_str358, i32 2, i32 2, float* %rotations_V_M_imag_2, float* %rotations_V_M_imag_2)"   --->   Operation 153 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_imag_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str359, i32 0, i32 0, [1 x i8]* @p_str360, [1 x i8]* @p_str361, [1 x i8]* @p_str362, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str363, [1 x i8]* @p_str364)"   --->   Operation 154 'specinterface' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%rotations_V_M_imag_3 = alloca float, align 4"   --->   Operation 155 'alloca' 'rotations_V_M_imag_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_6, i32 1, [1 x i8]* @p_str365, [1 x i8]* @p_str365, i32 2, i32 2, float* %rotations_V_M_imag_3, float* %rotations_V_M_imag_3)"   --->   Operation 156 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_imag_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str366, i32 0, i32 0, [1 x i8]* @p_str367, [1 x i8]* @p_str368, [1 x i8]* @p_str369, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str370, [1 x i8]* @p_str371)"   --->   Operation 157 'specinterface' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%rotations_V_M_imag_4 = alloca float, align 4"   --->   Operation 158 'alloca' 'rotations_V_M_imag_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rotations_OC_V_OC_M_5, i32 1, [1 x i8]* @p_str372, [1 x i8]* @p_str372, i32 2, i32 2, float* %rotations_V_M_imag_4, float* %rotations_V_M_imag_4)"   --->   Operation 159 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecInterface(float* %rotations_V_M_imag_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str373, i32 0, i32 0, [1 x i8]* @p_str374, [1 x i8]* @p_str375, [1 x i8]* @p_str376, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str377, [1 x i8]* @p_str378)"   --->   Operation 160 'specinterface' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 161 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%phi_ln579 = phi i2 [ 0, %codeRepl ], [ %add_ln579, %arrayctor.loop1 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 162 'phi' 'phi_ln579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.56ns)   --->   "%add_ln579 = add i2 %phi_ln579, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 163 'add' 'add_ln579' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 164 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 165 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.94>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%phi_ln579_1 = phi i2 [ 0, %arrayctor.loop ], [ %add_ln579_1, %arrayctor.loop3 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 166 'phi' 'phi_ln579_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.56ns)   --->   "%add_ln579_1 = add i2 %phi_ln579_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 167 'add' 'add_ln579_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln579, i2 %phi_ln579_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 168 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i4 %tmp_17 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 169 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%q_i_M_real_addr = getelementptr [16 x float]* %q_i_M_real, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 170 'getelementptr' 'q_i_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%q_i_M_imag_addr = getelementptr [16 x float]* %q_i_M_imag, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 171 'getelementptr' 'q_i_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %q_i_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 173 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %q_i_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 173 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 174 [1/1] (0.95ns)   --->   "%icmp_ln579 = icmp eq i2 %phi_ln579_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 174 'icmp' 'icmp_ln579' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 175 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln579, label %arrayctor.loop1, label %arrayctor.loop3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.95ns)   --->   "%icmp_ln579_1 = icmp eq i2 %phi_ln579, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 177 'icmp' 'icmp_ln579_1' <Predicate = (icmp_ln579)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln579_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:579]   --->   Operation 178 'br' <Predicate = (icmp_ln579)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 179 'br' <Predicate = (icmp_ln579 & icmp_ln579_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%phi_ln580 = phi i2 [ %add_ln580, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 180 'phi' 'phi_ln580' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (1.56ns)   --->   "%add_ln580 = add i2 %phi_ln580, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 181 'add' 'add_ln580' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 182 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 183 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.94>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%phi_ln580_1 = phi i2 [ 0, %arrayctor.loop4 ], [ %add_ln580_1, %arrayctor.loop7 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 184 'phi' 'phi_ln580_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (1.56ns)   --->   "%add_ln580_1 = add i2 %phi_ln580_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 185 'add' 'add_ln580_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln580, i2 %phi_ln580_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 186 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i4 %tmp to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 187 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%r_i_M_real_addr = getelementptr [16 x float]* %r_i_M_real, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 188 'getelementptr' 'r_i_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%r_i_M_imag_addr = getelementptr [16 x float]* %r_i_M_imag, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 189 'getelementptr' 'r_i_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %r_i_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 191 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %r_i_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 192 [1/1] (0.95ns)   --->   "%icmp_ln580 = icmp eq i2 %phi_ln580_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 192 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 193 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln580, label %arrayctor.loop45, label %arrayctor.loop7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.95ns)   --->   "%icmp_ln580_1 = icmp eq i2 %phi_ln580, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 195 'icmp' 'icmp_ln580_1' <Predicate = (icmp_ln580)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln580_1, label %arrayctor.loop13.preheader, label %arrayctor.loop4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:580]   --->   Operation 196 'br' <Predicate = (icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (1.76ns)   --->   "br label %arrayctor.loop13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 197 'br' <Predicate = (icmp_ln580 & icmp_ln580_1)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%phi_ln594 = phi i3 [ %add_ln594, %arrayctor.loop13145182 ], [ 0, %arrayctor.loop13.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 198 'phi' 'phi_ln594' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (1.65ns)   --->   "%add_ln594 = add i3 %phi_ln594, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 199 'add' 'add_ln594' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (1.30ns)   --->   "switch i3 %phi_ln594, label %branch8 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
    i3 3, label %branch7
  ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 200 'switch' <Predicate = true> <Delay = 1.30>
ST_6 : Operation 201 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_real_3, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 201 'write' <Predicate = (phi_ln594 == 3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 202 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_imag_3, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 202 'write' <Predicate = (phi_ln594 == 3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "br label %arrayctor.loop13145182"   --->   Operation 203 'br' <Predicate = (phi_ln594 == 3)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_real_2, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 204 'write' <Predicate = (phi_ln594 == 2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 205 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_imag_2, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 205 'write' <Predicate = (phi_ln594 == 2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "br label %arrayctor.loop13145182"   --->   Operation 206 'br' <Predicate = (phi_ln594 == 2)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_real_1, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 207 'write' <Predicate = (phi_ln594 == 1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 208 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_imag_1, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 208 'write' <Predicate = (phi_ln594 == 1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "br label %arrayctor.loop13145182"   --->   Operation 209 'br' <Predicate = (phi_ln594 == 1)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_real_s, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 210 'write' <Predicate = (phi_ln594 == 0)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 211 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_imag_s, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 211 'write' <Predicate = (phi_ln594 == 0)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "br label %arrayctor.loop13145182"   --->   Operation 212 'br' <Predicate = (phi_ln594 == 0)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_real_4, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 213 'write' <Predicate = (phi_ln594 != 0 & phi_ln594 != 1 & phi_ln594 != 2 & phi_ln594 != 3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 214 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.floatP(float* %rotations_V_M_imag_4, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 214 'write' <Predicate = (phi_ln594 != 0 & phi_ln594 != 1 & phi_ln594 != 2 & phi_ln594 != 3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "br label %arrayctor.loop13145182"   --->   Operation 215 'br' <Predicate = (phi_ln594 != 0 & phi_ln594 != 1 & phi_ln594 != 2 & phi_ln594 != 3)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (1.13ns)   --->   "%icmp_ln594 = icmp eq i3 %phi_ln594, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 216 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 217 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln594, label %.preheader82.preheader, label %arrayctor.loop13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:594]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (1.76ns)   --->   "br label %.preheader82" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 219 'br' <Predicate = (icmp_ln594)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 2.12>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ %r, %row_copy_end ], [ 0, %.preheader82.preheader ]"   --->   Operation 220 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (1.13ns)   --->   "%icmp_ln600 = icmp eq i3 %r_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 221 'icmp' 'icmp_ln600' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 222 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 223 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln600, label %.preheader60.preheader, label %row_copy_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 225 'specloopname' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 226 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln613 = zext i3 %r_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 227 'zext' 'zext_ln613' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_19 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 228 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i5 %tmp_19 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:606]   --->   Operation 229 'zext' 'zext_ln1067' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (1.78ns)   --->   "%add_ln1067 = add i6 %zext_ln613, %zext_ln1067" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:606]   --->   Operation 230 'add' 'add_ln1067' <Predicate = (!icmp_ln600)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i6 %add_ln1067 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:606]   --->   Operation 231 'zext' 'zext_ln1067_1' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%q_i_M_real_addr_1 = getelementptr [16 x float]* %q_i_M_real, i64 0, i64 %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:606]   --->   Operation 232 'getelementptr' 'q_i_M_real_addr_1' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%q_i_M_imag_addr_1 = getelementptr [16 x float]* %q_i_M_imag, i64 0, i64 %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:606]   --->   Operation 233 'getelementptr' 'q_i_M_imag_addr_1' <Predicate = (!icmp_ln600)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (1.76ns)   --->   "br label %merge_header" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:603]   --->   Operation 234 'br' <Predicate = (!icmp_ln600)> <Delay = 1.76>
ST_7 : Operation 235 [1/1] (1.76ns)   --->   "br label %.preheader60" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:618]   --->   Operation 235 'br' <Predicate = (icmp_ln600)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.10>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%indvar = phi i3 [ %add_ln600, %col_copy_r_i_begin ], [ 0, %row_copy_begin ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 236 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (1.13ns)   --->   "%icmp_ln600_1 = icmp eq i3 %indvar, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 237 'icmp' 'icmp_ln600_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln600_1, label %row_copy_end, label %col_copy_q_i_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:603]   --->   Operation 239 'specloopname' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str8)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:603]   --->   Operation 240 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:604]   --->   Operation 241 'specpipeline' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (1.13ns)   --->   "%icmp_ln605 = icmp eq i3 %r_0, %indvar" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:605]   --->   Operation 242 'icmp' 'icmp_ln605' <Predicate = (!icmp_ln600_1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %icmp_ln605, label %0, label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:605]   --->   Operation 243 'br' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1067_2 = zext i3 %indvar to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:608]   --->   Operation 244 'zext' 'zext_ln1067_2' <Predicate = (!icmp_ln600_1 & !icmp_ln605)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (1.78ns)   --->   "%add_ln1067_1 = add i6 %zext_ln1067, %zext_ln1067_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:608]   --->   Operation 245 'add' 'add_ln1067_1' <Predicate = (!icmp_ln600_1 & !icmp_ln605)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1067_3 = zext i6 %add_ln1067_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:608]   --->   Operation 246 'zext' 'zext_ln1067_3' <Predicate = (!icmp_ln600_1 & !icmp_ln605)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%q_i_M_real_addr_2 = getelementptr [16 x float]* %q_i_M_real, i64 0, i64 %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:608]   --->   Operation 247 'getelementptr' 'q_i_M_real_addr_2' <Predicate = (!icmp_ln600_1 & !icmp_ln605)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%q_i_M_imag_addr_2 = getelementptr [16 x float]* %q_i_M_imag, i64 0, i64 %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:608]   --->   Operation 248 'getelementptr' 'q_i_M_imag_addr_2' <Predicate = (!icmp_ln600_1 & !icmp_ln605)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %q_i_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:608]   --->   Operation 249 'store' <Predicate = (!icmp_ln600_1 & !icmp_ln605)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 250 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %q_i_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:608]   --->   Operation 250 'store' <Predicate = (!icmp_ln600_1 & !icmp_ln605)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "br label %col_copy_r_i_begin"   --->   Operation 251 'br' <Predicate = (!icmp_ln600_1 & !icmp_ln605)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (2.32ns)   --->   "store float 1.000000e+00, float* %q_i_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:606]   --->   Operation 252 'store' <Predicate = (!icmp_ln600_1 & icmp_ln605)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 253 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %q_i_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:606]   --->   Operation 253 'store' <Predicate = (!icmp_ln600_1 & icmp_ln605)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "br label %col_copy_r_i_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:607]   --->   Operation 254 'br' <Predicate = (!icmp_ln600_1 & icmp_ln605)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln613_1 = zext i3 %indvar to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 255 'zext' 'zext_ln613_1' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (1.78ns)   --->   "%add_ln613 = add i6 %zext_ln1067, %zext_ln613_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 256 'add' 'add_ln613' <Predicate = (!icmp_ln600_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln613_2 = zext i6 %add_ln613 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 257 'zext' 'zext_ln613_2' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%A_M_real_addr = getelementptr [16 x float]* %A_M_real, i64 0, i64 %zext_ln613_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 258 'getelementptr' 'A_M_real_addr' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%A_M_imag_addr = getelementptr [16 x float]* %A_M_imag, i64 0, i64 %zext_ln613_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 259 'getelementptr' 'A_M_imag_addr' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_8 : Operation 260 [2/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 260 'load' 'A_M_real_load' <Predicate = (!icmp_ln600_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 261 [2/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 261 'load' 'A_M_imag_load' <Predicate = (!icmp_ln600_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 262 [1/1] (1.65ns)   --->   "%add_ln600 = add i3 %indvar, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 262 'add' 'add_ln600' <Predicate = (!icmp_ln600_1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str8, i32 %tmp_7)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:610]   --->   Operation 263 'specregionend' 'empty_87' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 264 'speclooptripcount' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:611]   --->   Operation 265 'specloopname' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:611]   --->   Operation 266 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:612]   --->   Operation 267 'specpipeline' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%r_i_M_real_addr_3 = getelementptr [16 x float]* %r_i_M_real, i64 0, i64 %zext_ln613_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 268 'getelementptr' 'r_i_M_real_addr_3' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%r_i_M_imag_addr_3 = getelementptr [16 x float]* %r_i_M_imag, i64 0, i64 %zext_ln613_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 269 'getelementptr' 'r_i_M_imag_addr_3' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_9 : Operation 270 [1/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 270 'load' 'A_M_real_load' <Predicate = (!icmp_ln600_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 271 [1/1] (2.32ns)   --->   "store float %A_M_real_load, float* %r_i_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 271 'store' <Predicate = (!icmp_ln600_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 272 [1/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 272 'load' 'A_M_imag_load' <Predicate = (!icmp_ln600_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 273 [1/1] (2.32ns)   --->   "store float %A_M_imag_load, float* %r_i_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:613]   --->   Operation 273 'store' <Predicate = (!icmp_ln600_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp_12)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:614]   --->   Operation 274 'specregionend' 'empty_88' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "br label %merge_header" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 275 'br' <Predicate = (!icmp_ln600_1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp_3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:615]   --->   Operation 276 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "br label %.preheader82" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:600]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.25>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%seq_cnt_0 = phi i4 [ %seq_cnt, %px_end ], [ 0, %.preheader60.preheader ]"   --->   Operation 278 'phi' 'seq_cnt_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%batch_num_0 = phi i3 [ %batch_num, %px_end ], [ 0, %.preheader60.preheader ]"   --->   Operation 279 'phi' 'batch_num_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (1.13ns)   --->   "%icmp_ln618 = icmp eq i3 %batch_num_0, -3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:618]   --->   Operation 280 'icmp' 'icmp_ln618' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 281 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (1.65ns)   --->   "%batch_num = add i3 %batch_num_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:618]   --->   Operation 282 'add' 'batch_num' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "br i1 %icmp_ln618, label %.preheader57.preheader, label %px_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:618]   --->   Operation 283 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i3 %batch_num_0 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 284 'zext' 'zext_ln620' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%CONFIG_BATCH_CNTS_ad = getelementptr [8 x i2]* @CONFIG_BATCH_CNTS, i64 0, i64 %zext_ln620" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 285 'getelementptr' 'CONFIG_BATCH_CNTS_ad' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_11 : Operation 286 [2/2] (3.25ns)   --->   "%CONFIG_BATCH_CNTS_lo = load i2* %CONFIG_BATCH_CNTS_ad, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 286 'load' 'CONFIG_BATCH_CNTS_lo' <Predicate = (!icmp_ln618)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 11> <ROM>
ST_11 : Operation 287 [1/1] (1.13ns)   --->   "%icmp_ln628 = icmp eq i3 %batch_num_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:628]   --->   Operation 287 'icmp' 'icmp_ln628' <Predicate = (!icmp_ln618)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (1.76ns)   --->   "br label %.preheader57" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 288 'br' <Predicate = (icmp_ln618)> <Delay = 1.76>

State 12 <SV = 8> <Delay = 4.98>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:618]   --->   Operation 289 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:618]   --->   Operation 290 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/2] (3.25ns)   --->   "%CONFIG_BATCH_CNTS_lo = load i2* %CONFIG_BATCH_CNTS_ad, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 291 'load' 'CONFIG_BATCH_CNTS_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 11> <ROM>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%smax_cast = zext i2 %CONFIG_BATCH_CNTS_lo to i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 292 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (1.73ns)   --->   "%seq_cnt = add i4 %smax_cast, %seq_cnt_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:626]   --->   Operation 293 'add' 'seq_cnt' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%empty_90 = trunc i4 %seq_cnt_0 to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:626]   --->   Operation 294 'trunc' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (1.56ns)   --->   "%add_ln620 = add i2 %empty_90, %CONFIG_BATCH_CNTS_lo" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 295 'add' 'add_ln620' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 296 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 9> <Delay = 3.25>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%seq_cnt_1 = phi i4 [ %seq_cnt_0, %px_begin ], [ %add_ln626, %calc_rotations ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:626]   --->   Operation 297 'phi' 'seq_cnt_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln620 = trunc i4 %seq_cnt_1 to i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 298 'trunc' 'trunc_ln620' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.95ns)   --->   "%icmp_ln620 = icmp eq i2 %trunc_ln620, %add_ln620" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 299 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "br i1 %icmp_ln620, label %.preheader59.preheader, label %calc_rotations" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln623 = zext i4 %seq_cnt_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:623]   --->   Operation 301 'zext' 'zext_ln623' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%CONFIG_SEQUENCE_0_ad = getelementptr [11 x i2]* @CONFIG_SEQUENCE_0, i64 0, i64 %zext_ln623" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:623]   --->   Operation 302 'getelementptr' 'CONFIG_SEQUENCE_0_ad' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_13 : Operation 303 [2/2] (3.25ns)   --->   "%px_row1 = load i2* %CONFIG_SEQUENCE_0_ad, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:623]   --->   Operation 303 'load' 'px_row1' <Predicate = (!icmp_ln620)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 11> <ROM>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%CONFIG_SEQUENCE_1_ad = getelementptr [11 x i2]* @CONFIG_SEQUENCE_1, i64 0, i64 %zext_ln623" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:624]   --->   Operation 304 'getelementptr' 'CONFIG_SEQUENCE_1_ad' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_13 : Operation 305 [2/2] (3.25ns)   --->   "%px_row2 = load i2* %CONFIG_SEQUENCE_1_ad, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:624]   --->   Operation 305 'load' 'px_row2' <Predicate = (!icmp_ln620)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 11> <ROM>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%CONFIG_SEQUENCE_2_ad = getelementptr [11 x i2]* @CONFIG_SEQUENCE_2, i64 0, i64 %zext_ln623" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:625]   --->   Operation 306 'getelementptr' 'CONFIG_SEQUENCE_2_ad' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_13 : Operation 307 [2/2] (3.25ns)   --->   "%px_col = load i2* %CONFIG_SEQUENCE_2_ad, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:625]   --->   Operation 307 'load' 'px_col' <Predicate = (!icmp_ln620)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 11> <ROM>
ST_13 : Operation 308 [1/1] (1.73ns)   --->   "%add_ln626 = add i4 %seq_cnt_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:626]   --->   Operation 308 'add' 'add_ln626' <Predicate = (!icmp_ln620)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 5.57>
ST_14 : Operation 309 [1/2] (3.25ns)   --->   "%px_row1 = load i2* %CONFIG_SEQUENCE_0_ad, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:623]   --->   Operation 309 'load' 'px_row1' <Predicate = (!icmp_ln620)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 11> <ROM>
ST_14 : Operation 310 [1/2] (3.25ns)   --->   "%px_row2 = load i2* %CONFIG_SEQUENCE_1_ad, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:624]   --->   Operation 310 'load' 'px_row2' <Predicate = (!icmp_ln620)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 11> <ROM>
ST_14 : Operation 311 [1/2] (3.25ns)   --->   "%px_col = load i2* %CONFIG_SEQUENCE_2_ad, align 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:625]   --->   Operation 311 'load' 'px_col' <Predicate = (!icmp_ln620)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 11> <ROM>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %px_row1, i2 %px_col)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 312 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln631 = zext i4 %tmp_22 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 313 'zext' 'zext_ln631' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%r_i_M_real_addr_1 = getelementptr [16 x float]* %r_i_M_real, i64 0, i64 %zext_ln631" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 314 'getelementptr' 'r_i_M_real_addr_1' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%r_i_M_imag_addr_1 = getelementptr [16 x float]* %r_i_M_imag, i64 0, i64 %zext_ln631" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 315 'getelementptr' 'r_i_M_imag_addr_1' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_14 : Operation 316 [2/2] (2.32ns)   --->   "%r_i_M_real_load = load float* %r_i_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 316 'load' 'r_i_M_real_load' <Predicate = (!icmp_ln620)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 317 [2/2] (2.32ns)   --->   "%r_i_M_imag_load = load float* %r_i_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 317 'load' 'r_i_M_imag_load' <Predicate = (!icmp_ln620)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_23 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %px_row2, i2 %px_col)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 318 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln631_1 = zext i4 %tmp_23 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 319 'zext' 'zext_ln631_1' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (0.00ns)   --->   "%r_i_M_real_addr_2 = getelementptr [16 x float]* %r_i_M_real, i64 0, i64 %zext_ln631_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 320 'getelementptr' 'r_i_M_real_addr_2' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%r_i_M_imag_addr_2 = getelementptr [16 x float]* %r_i_M_imag, i64 0, i64 %zext_ln631_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 321 'getelementptr' 'r_i_M_imag_addr_2' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_14 : Operation 322 [2/2] (2.32ns)   --->   "%r_i_M_real_load_1 = load float* %r_i_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 322 'load' 'r_i_M_real_load_1' <Predicate = (!icmp_ln620)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 323 [2/2] (2.32ns)   --->   "%r_i_M_imag_load_1 = load float* %r_i_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 323 'load' 'r_i_M_imag_load_1' <Predicate = (!icmp_ln620)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 11> <Delay = 7.75>
ST_15 : Operation 324 [1/2] (2.32ns)   --->   "%r_i_M_real_load = load float* %r_i_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 324 'load' 'r_i_M_real_load' <Predicate = (!icmp_ln620)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 325 [1/2] (2.32ns)   --->   "%r_i_M_imag_load = load float* %r_i_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 325 'load' 'r_i_M_imag_load' <Predicate = (!icmp_ln620)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 326 [1/2] (2.32ns)   --->   "%r_i_M_real_load_1 = load float* %r_i_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 326 'load' 'r_i_M_real_load_1' <Predicate = (!icmp_ln620)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 327 [1/2] (2.32ns)   --->   "%r_i_M_imag_load_1 = load float* %r_i_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 327 'load' 'r_i_M_imag_load_1' <Predicate = (!icmp_ln620)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 328 [77/77] (5.43ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 328 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 8.36>
ST_16 : Operation 329 [76/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 329 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 8.36>
ST_17 : Operation 330 [75/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 330 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 8.36>
ST_18 : Operation 331 [74/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 331 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 8.36>
ST_19 : Operation 332 [73/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 332 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 8.36>
ST_20 : Operation 333 [72/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 333 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 8.36>
ST_21 : Operation 334 [71/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 334 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 8.36>
ST_22 : Operation 335 [70/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 335 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 19> <Delay = 8.36>
ST_23 : Operation 336 [69/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 336 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 20> <Delay = 8.36>
ST_24 : Operation 337 [68/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 337 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 21> <Delay = 8.36>
ST_25 : Operation 338 [67/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 338 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 8.36>
ST_26 : Operation 339 [66/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 339 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 8.36>
ST_27 : Operation 340 [65/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 340 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 24> <Delay = 8.36>
ST_28 : Operation 341 [64/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 341 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 8.36>
ST_29 : Operation 342 [63/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 342 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 26> <Delay = 8.36>
ST_30 : Operation 343 [62/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 343 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 27> <Delay = 8.36>
ST_31 : Operation 344 [61/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 344 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 28> <Delay = 8.36>
ST_32 : Operation 345 [60/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 345 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 29> <Delay = 8.36>
ST_33 : Operation 346 [59/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 346 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 30> <Delay = 8.36>
ST_34 : Operation 347 [58/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 347 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 31> <Delay = 8.36>
ST_35 : Operation 348 [57/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 348 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 32> <Delay = 8.36>
ST_36 : Operation 349 [56/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 349 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 33> <Delay = 8.36>
ST_37 : Operation 350 [55/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 350 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 34> <Delay = 8.36>
ST_38 : Operation 351 [54/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 351 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 35> <Delay = 8.36>
ST_39 : Operation 352 [53/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 352 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 36> <Delay = 8.36>
ST_40 : Operation 353 [52/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 353 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 37> <Delay = 8.36>
ST_41 : Operation 354 [51/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 354 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 38> <Delay = 8.36>
ST_42 : Operation 355 [50/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 355 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 39> <Delay = 8.36>
ST_43 : Operation 356 [49/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 356 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 40> <Delay = 8.36>
ST_44 : Operation 357 [48/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 357 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 41> <Delay = 8.36>
ST_45 : Operation 358 [47/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 358 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 42> <Delay = 8.36>
ST_46 : Operation 359 [46/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 359 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 43> <Delay = 8.36>
ST_47 : Operation 360 [45/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 360 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 44> <Delay = 8.36>
ST_48 : Operation 361 [44/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 361 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 45> <Delay = 8.36>
ST_49 : Operation 362 [43/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 362 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 46> <Delay = 8.36>
ST_50 : Operation 363 [42/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 363 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 47> <Delay = 8.36>
ST_51 : Operation 364 [41/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 364 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 48> <Delay = 8.36>
ST_52 : Operation 365 [40/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 365 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 49> <Delay = 8.36>
ST_53 : Operation 366 [39/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 366 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 50> <Delay = 8.36>
ST_54 : Operation 367 [38/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 367 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 51> <Delay = 8.36>
ST_55 : Operation 368 [37/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 368 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 52> <Delay = 8.36>
ST_56 : Operation 369 [36/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 369 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 53> <Delay = 8.36>
ST_57 : Operation 370 [35/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 370 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 54> <Delay = 8.36>
ST_58 : Operation 371 [34/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 371 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 55> <Delay = 8.36>
ST_59 : Operation 372 [33/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 372 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 56> <Delay = 8.36>
ST_60 : Operation 373 [32/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 373 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 57> <Delay = 8.36>
ST_61 : Operation 374 [31/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 374 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 58> <Delay = 8.36>
ST_62 : Operation 375 [30/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 375 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 59> <Delay = 8.36>
ST_63 : Operation 376 [29/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 376 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 60> <Delay = 8.36>
ST_64 : Operation 377 [28/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 377 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 61> <Delay = 8.36>
ST_65 : Operation 378 [27/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 378 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 62> <Delay = 8.36>
ST_66 : Operation 379 [26/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 379 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 63> <Delay = 8.36>
ST_67 : Operation 380 [25/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 380 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 64> <Delay = 8.36>
ST_68 : Operation 381 [24/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 381 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 65> <Delay = 8.36>
ST_69 : Operation 382 [23/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 382 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 66> <Delay = 8.36>
ST_70 : Operation 383 [22/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 383 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 67> <Delay = 8.36>
ST_71 : Operation 384 [21/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 384 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 68> <Delay = 8.36>
ST_72 : Operation 385 [20/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 385 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 69> <Delay = 8.36>
ST_73 : Operation 386 [19/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 386 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 70> <Delay = 8.36>
ST_74 : Operation 387 [18/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 387 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 71> <Delay = 8.36>
ST_75 : Operation 388 [17/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 388 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 72> <Delay = 8.36>
ST_76 : Operation 389 [16/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 389 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 73> <Delay = 8.36>
ST_77 : Operation 390 [15/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 390 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 74> <Delay = 8.36>
ST_78 : Operation 391 [14/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 391 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 75> <Delay = 8.36>
ST_79 : Operation 392 [13/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 392 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 76> <Delay = 8.36>
ST_80 : Operation 393 [12/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 393 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 77> <Delay = 8.36>
ST_81 : Operation 394 [11/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 394 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 78> <Delay = 8.36>
ST_82 : Operation 395 [10/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 395 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 79> <Delay = 8.36>
ST_83 : Operation 396 [9/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 396 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 80> <Delay = 8.36>
ST_84 : Operation 397 [8/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 397 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 81> <Delay = 8.36>
ST_85 : Operation 398 [7/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 398 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 82> <Delay = 8.36>
ST_86 : Operation 399 [6/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 399 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 83> <Delay = 8.36>
ST_87 : Operation 400 [5/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 400 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 84> <Delay = 8.36>
ST_88 : Operation 401 [4/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 401 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 85> <Delay = 8.36>
ST_89 : Operation 402 [3/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 402 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 86> <Delay = 8.36>
ST_90 : Operation 403 [2/77] (8.36ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 403 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 8.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 87> <Delay = 6.39>
ST_91 : Operation 404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str11) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 404 'specloopname' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 405 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:621]   --->   Operation 406 'speclooptripcount' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:622]   --->   Operation 407 'specpipeline' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_20 = zext i2 %px_row1 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:623]   --->   Operation 408 'zext' 'tmp_20' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_25 = zext i2 %px_row2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:624]   --->   Operation 409 'zext' 'tmp_25' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_27 = zext i2 %px_col to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:625]   --->   Operation 410 'zext' 'tmp_27' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 411 [1/77] (2.76ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln628, float %r_i_M_real_load, float %r_i_M_imag_load, float %r_i_M_real_load_1, float %r_i_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 411 'call' 'call_ret' <Predicate = (!icmp_ln620)> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_M_imag = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 412 'extractvalue' 'tmp_M_imag' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_M_real_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 413 'extractvalue' 'tmp_M_real_3' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_M_imag_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 414 'extractvalue' 'tmp_M_imag_1' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_M_real_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 415 'extractvalue' 'tmp_M_real_1' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_M_imag_2 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 416 'extractvalue' 'tmp_M_imag_2' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_M_real_2 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 417 'extractvalue' 'tmp_M_real_2' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_M_imag_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 418 'extractvalue' 'tmp_M_imag_3' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 419 'extractvalue' 'tmp_M_real' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 420 [1/1] (0.00ns)   --->   "%mag_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:631]   --->   Operation 420 'extractvalue' 'mag_M_real' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 421 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_s, float* %rotations_V_M_imag_s, float %tmp_M_real, float %tmp_M_imag_3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:633]   --->   Operation 421 'write' <Predicate = (!icmp_ln620)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_91 : Operation 422 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_1, float* %rotations_V_M_imag_1, float %tmp_M_real_2, float %tmp_M_imag_2)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:634]   --->   Operation 422 'write' <Predicate = (!icmp_ln620)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_91 : Operation 423 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_2, float* %rotations_V_M_imag_2, float %tmp_M_real_1, float %tmp_M_imag_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:635]   --->   Operation 423 'write' <Predicate = (!icmp_ln620)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_91 : Operation 424 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_3, float* %rotations_V_M_imag_3, float %tmp_M_real_3, float %tmp_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:636]   --->   Operation 424 'write' <Predicate = (!icmp_ln620)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_91 : Operation 425 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_4, float* %rotations_V_M_imag_4, float %mag_M_real, float 0.000000e+00)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:637]   --->   Operation 425 'write' <Predicate = (!icmp_ln620)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_91 : Operation 426 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %to_rot_0_V, i32 %tmp_20)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:638]   --->   Operation 426 'write' <Predicate = (!icmp_ln620)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_91 : Operation 427 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %to_rot_1_V, i32 %tmp_25)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:639]   --->   Operation 427 'write' <Predicate = (!icmp_ln620)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_91 : Operation 428 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %to_rot_2_V, i32 %tmp_27)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:640]   --->   Operation 428 'write' <Predicate = (!icmp_ln620)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_91 : Operation 429 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str11, i32 %tmp_11)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:641]   --->   Operation 429 'specregionend' 'empty_91' <Predicate = (!icmp_ln620)> <Delay = 0.00>
ST_91 : Operation 430 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:620]   --->   Operation 430 'br' <Predicate = (!icmp_ln620)> <Delay = 0.00>

State 92 <SV = 10> <Delay = 1.76>
ST_92 : Operation 431 [1/1] (1.76ns)   --->   "br label %.preheader59" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 431 'br' <Predicate = true> <Delay = 1.76>

State 93 <SV = 11> <Delay = 4.33>
ST_93 : Operation 432 [1/1] (0.00ns)   --->   "%px_cnt19_0 = phi i2 [ %px_cnt, %rotate_end ], [ 0, %.preheader59.preheader ]"   --->   Operation 432 'phi' 'px_cnt19_0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 433 [1/1] (0.95ns)   --->   "%icmp_ln643 = icmp eq i2 %px_cnt19_0, %CONFIG_BATCH_CNTS_lo" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 433 'icmp' 'icmp_ln643' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 434 [1/1] (1.56ns)   --->   "%px_cnt = add i2 %px_cnt19_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 434 'add' 'px_cnt' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %icmp_ln643, label %px_end, label %rotate_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 436 'specloopname' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 437 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:644]   --->   Operation 438 'speclooptripcount' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 439 [1/1] (3.63ns)   --->   "%empty_92 = call { float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_s, float* %rotations_V_M_imag_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:645]   --->   Operation 439 'read' 'empty_92' <Predicate = (!icmp_ln643)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_93 : Operation 440 [1/1] (0.00ns)   --->   "%p_r_M_real = extractvalue { float, float } %empty_92, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:645]   --->   Operation 440 'extractvalue' 'p_r_M_real' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 441 [1/1] (0.00ns)   --->   "%p_r_M_imag = extractvalue { float, float } %empty_92, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:645]   --->   Operation 441 'extractvalue' 'p_r_M_imag' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 442 [1/1] (3.63ns)   --->   "%empty_93 = call { float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_1, float* %rotations_V_M_imag_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:646]   --->   Operation 442 'read' 'empty_93' <Predicate = (!icmp_ln643)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_93 : Operation 443 [1/1] (0.00ns)   --->   "%p_r_M_real_1 = extractvalue { float, float } %empty_93, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:646]   --->   Operation 443 'extractvalue' 'p_r_M_real_1' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 444 [1/1] (0.00ns)   --->   "%p_r_M_imag_1 = extractvalue { float, float } %empty_93, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:646]   --->   Operation 444 'extractvalue' 'p_r_M_imag_1' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 445 [1/1] (3.63ns)   --->   "%empty_94 = call { float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_2, float* %rotations_V_M_imag_2)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:647]   --->   Operation 445 'read' 'empty_94' <Predicate = (!icmp_ln643)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_93 : Operation 446 [1/1] (0.00ns)   --->   "%p_r_M_real_3 = extractvalue { float, float } %empty_94, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:647]   --->   Operation 446 'extractvalue' 'p_r_M_real_3' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 447 [1/1] (0.00ns)   --->   "%p_r_M_imag_3 = extractvalue { float, float } %empty_94, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:647]   --->   Operation 447 'extractvalue' 'p_r_M_imag_3' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 448 [1/1] (3.63ns)   --->   "%empty_95 = call { float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_3, float* %rotations_V_M_imag_3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:648]   --->   Operation 448 'read' 'empty_95' <Predicate = (!icmp_ln643)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_93 : Operation 449 [1/1] (0.00ns)   --->   "%p_r_M_real_4 = extractvalue { float, float } %empty_95, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:648]   --->   Operation 449 'extractvalue' 'p_r_M_real_4' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 450 [1/1] (0.00ns)   --->   "%p_r_M_imag_4 = extractvalue { float, float } %empty_95, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:648]   --->   Operation 450 'extractvalue' 'p_r_M_imag_4' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 451 [1/1] (3.63ns)   --->   "%empty_96 = call { float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP(float* %rotations_V_M_real_4, float* %rotations_V_M_imag_4)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:649]   --->   Operation 451 'read' 'empty_96' <Predicate = (!icmp_ln643)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_93 : Operation 452 [1/1] (0.00ns)   --->   "%rotations_V_M_real_1_97 = extractvalue { float, float } %empty_96, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:649]   --->   Operation 452 'extractvalue' 'rotations_V_M_real_1_97' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 453 [1/1] (3.63ns)   --->   "%tmp_32 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %to_rot_0_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:650]   --->   Operation 453 'read' 'tmp_32' <Predicate = (!icmp_ln643)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_93 : Operation 454 [1/1] (3.63ns)   --->   "%tmp_33 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %to_rot_1_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:651]   --->   Operation 454 'read' 'tmp_33' <Predicate = (!icmp_ln643)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_93 : Operation 455 [1/1] (3.63ns)   --->   "%tmp_34 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %to_rot_2_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:652]   --->   Operation 455 'read' 'tmp_34' <Predicate = (!icmp_ln643)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_93 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %tmp_32 to i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 456 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln674_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln674, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 457 'bitconcatenate' 'sext_ln674_cast' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i32 %tmp_33 to i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:132->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 458 'trunc' 'trunc_ln132' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln674_1_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln132, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:132->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 459 'bitconcatenate' 'sext_ln674_1_cast' <Predicate = (!icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 460 [1/1] (0.69ns)   --->   "%select_ln132 = select i1 %icmp_ln628, float %rotations_V_M_real_1_97, float 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:132->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 460 'select' 'select_ln132' <Predicate = (!icmp_ln643)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 461 [1/1] (1.76ns)   --->   "br label %merge_header1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:662]   --->   Operation 461 'br' <Predicate = (!icmp_ln643)> <Delay = 1.76>
ST_93 : Operation 462 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_5)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:677]   --->   Operation 462 'specregionend' 'empty_103' <Predicate = (icmp_ln643)> <Delay = 0.00>
ST_93 : Operation 463 [1/1] (0.00ns)   --->   "br label %.preheader60" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:618]   --->   Operation 463 'br' <Predicate = (icmp_ln643)> <Delay = 0.00>

State 94 <SV = 12> <Delay = 4.14>
ST_94 : Operation 464 [1/1] (0.00ns)   --->   "%indvar3 = phi i3 [ %add_ln643, %update_r ], [ 0, %rotate_begin ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 464 'phi' 'indvar3' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 465 [1/1] (1.13ns)   --->   "%icmp_ln643_1 = icmp eq i3 %indvar3, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 465 'icmp' 'icmp_ln643_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %icmp_ln643_1, label %rotate_end, label %update_r" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i3 %indvar3 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:662]   --->   Operation 467 'zext' 'zext_ln662' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 468 [1/1] (2.47ns)   --->   "%icmp_ln666 = icmp eq i32 %zext_ln662, %tmp_34" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:666]   --->   Operation 468 'icmp' 'icmp_ln666' <Predicate = (!icmp_ln643_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln669 = zext i3 %indvar3 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 469 'zext' 'zext_ln669' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 470 [1/1] (1.82ns)   --->   "%add_ln669 = add i6 %sext_ln674_cast, %zext_ln669" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 470 'add' 'add_ln669' <Predicate = (!icmp_ln643_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln669 = sext i6 %add_ln669 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 471 'sext' 'sext_ln669' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 472 [1/1] (0.00ns)   --->   "%r_i_M_real_addr_5 = getelementptr [16 x float]* %r_i_M_real, i64 0, i64 %sext_ln669" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 472 'getelementptr' 'r_i_M_real_addr_5' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 473 [1/1] (1.82ns)   --->   "%add_ln669_1 = add i6 %sext_ln674_1_cast, %zext_ln669" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 473 'add' 'add_ln669_1' <Predicate = (!icmp_ln643_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln669_1 = sext i6 %add_ln669_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 474 'sext' 'sext_ln669_1' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 475 [1/1] (0.00ns)   --->   "%r_i_M_real_addr_6 = getelementptr [16 x float]* %r_i_M_real, i64 0, i64 %sext_ln669_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 475 'getelementptr' 'r_i_M_real_addr_6' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 476 [1/1] (0.00ns)   --->   "%r_i_M_imag_addr_5 = getelementptr [16 x float]* %r_i_M_imag, i64 0, i64 %sext_ln669" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 476 'getelementptr' 'r_i_M_imag_addr_5' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 477 [1/1] (0.00ns)   --->   "%r_i_M_imag_addr_6 = getelementptr [16 x float]* %r_i_M_imag, i64 0, i64 %sext_ln669_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 477 'getelementptr' 'r_i_M_imag_addr_6' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 478 [2/2] (2.32ns)   --->   "%p_t_real = load float* %r_i_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 478 'load' 'p_t_real' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 479 [2/2] (2.32ns)   --->   "%p_t_imag = load float* %r_i_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 479 'load' 'p_t_imag' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 480 [2/2] (2.32ns)   --->   "%p_t_real_1 = load float* %r_i_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 480 'load' 'p_t_real_1' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 481 [2/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %r_i_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 481 'load' 'p_t_imag_1' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 482 [1/1] (0.00ns)   --->   "%q_i_M_real_addr_4 = getelementptr [16 x float]* %q_i_M_real, i64 0, i64 %sext_ln669" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 482 'getelementptr' 'q_i_M_real_addr_4' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 483 [1/1] (0.00ns)   --->   "%q_i_M_real_addr_5 = getelementptr [16 x float]* %q_i_M_real, i64 0, i64 %sext_ln669_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 483 'getelementptr' 'q_i_M_real_addr_5' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 484 [1/1] (0.00ns)   --->   "%q_i_M_imag_addr_4 = getelementptr [16 x float]* %q_i_M_imag, i64 0, i64 %sext_ln669" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 484 'getelementptr' 'q_i_M_imag_addr_4' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 485 [1/1] (0.00ns)   --->   "%q_i_M_imag_addr_5 = getelementptr [16 x float]* %q_i_M_imag, i64 0, i64 %sext_ln669_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 485 'getelementptr' 'q_i_M_imag_addr_5' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_94 : Operation 486 [2/2] (2.32ns)   --->   "%p_t_real_2 = load float* %q_i_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 486 'load' 'p_t_real_2' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 487 [2/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %q_i_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 487 'load' 'p_t_imag_2' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 488 [2/2] (2.32ns)   --->   "%p_t_real_3 = load float* %q_i_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 488 'load' 'p_t_real_3' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 489 [2/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %q_i_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 489 'load' 'p_t_imag_3' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 95 <SV = 13> <Delay = 8.02>
ST_95 : Operation 490 [1/2] (2.32ns)   --->   "%p_t_real = load float* %r_i_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 490 'load' 'p_t_real' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 491 [1/2] (2.32ns)   --->   "%p_t_imag = load float* %r_i_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 491 'load' 'p_t_imag' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 492 [1/2] (2.32ns)   --->   "%p_t_real_1 = load float* %r_i_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 492 'load' 'p_t_real_1' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 493 [1/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %r_i_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 493 'load' 'p_t_imag_1' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 494 [4/4] (5.70ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 494 'fmul' 'tmp_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 495 [4/4] (5.70ns)   --->   "%tmp_i_i_i_i_98 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 495 'fmul' 'tmp_i_i_i_i_98' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 496 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 496 'fmul' 'tmp_1_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 497 [4/4] (5.70ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 497 'fmul' 'tmp_2_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 498 [4/4] (5.70ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 498 'fmul' 'tmp_i_i1_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 499 [4/4] (5.70ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 499 'fmul' 'tmp_i_i2_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 500 [4/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 500 'fmul' 'tmp_1_i_i4_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 501 [4/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 501 'fmul' 'tmp_2_i_i5_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 502 [1/2] (2.32ns)   --->   "%p_t_real_2 = load float* %q_i_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 502 'load' 'p_t_real_2' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 503 [1/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %q_i_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 503 'load' 'p_t_imag_2' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 504 [1/2] (2.32ns)   --->   "%p_t_real_3 = load float* %q_i_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 504 'load' 'p_t_real_3' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 505 [1/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %q_i_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 505 'load' 'p_t_imag_3' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 96 <SV = 14> <Delay = 5.70>
ST_96 : Operation 506 [3/4] (5.70ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 506 'fmul' 'tmp_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 507 [3/4] (5.70ns)   --->   "%tmp_i_i_i_i_98 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 507 'fmul' 'tmp_i_i_i_i_98' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 508 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 508 'fmul' 'tmp_1_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 509 [3/4] (5.70ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 509 'fmul' 'tmp_2_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 510 [3/4] (5.70ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 510 'fmul' 'tmp_i_i1_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 511 [3/4] (5.70ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 511 'fmul' 'tmp_i_i2_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 512 [3/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 512 'fmul' 'tmp_1_i_i4_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 513 [3/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 513 'fmul' 'tmp_2_i_i5_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 514 [4/4] (5.70ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 514 'fmul' 'tmp_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 515 [4/4] (5.70ns)   --->   "%tmp_i_i_i_i1_100 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 515 'fmul' 'tmp_i_i_i_i1_100' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 516 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i_i1 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 516 'fmul' 'tmp_1_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 517 [4/4] (5.70ns)   --->   "%tmp_2_i_i_i_i1 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 517 'fmul' 'tmp_2_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 518 [4/4] (5.70ns)   --->   "%tmp_i_i1_i_i1 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 518 'fmul' 'tmp_i_i1_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 519 [4/4] (5.70ns)   --->   "%tmp_i_i2_i_i1 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 519 'fmul' 'tmp_i_i2_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 520 [4/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 520 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 521 [4/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 521 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 15> <Delay = 5.70>
ST_97 : Operation 522 [2/4] (5.70ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 522 'fmul' 'tmp_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 523 [2/4] (5.70ns)   --->   "%tmp_i_i_i_i_98 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 523 'fmul' 'tmp_i_i_i_i_98' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 524 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 524 'fmul' 'tmp_1_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 525 [2/4] (5.70ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 525 'fmul' 'tmp_2_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 526 [2/4] (5.70ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 526 'fmul' 'tmp_i_i1_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 527 [2/4] (5.70ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 527 'fmul' 'tmp_i_i2_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 528 [2/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 528 'fmul' 'tmp_1_i_i4_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 529 [2/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 529 'fmul' 'tmp_2_i_i5_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 530 [4/4] (5.70ns)   --->   "%tmp_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 530 'fmul' 'tmp_i_i_i1_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 531 [4/4] (5.70ns)   --->   "%tmp_i_i_i2_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 531 'fmul' 'tmp_i_i_i2_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 532 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i4_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 532 'fmul' 'tmp_1_i_i_i4_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 533 [4/4] (5.70ns)   --->   "%tmp_2_i_i_i5_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 533 'fmul' 'tmp_2_i_i_i5_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 534 [4/4] (5.70ns)   --->   "%tmp_i_i1_i11_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 534 'fmul' 'tmp_i_i1_i11_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 535 [4/4] (5.70ns)   --->   "%tmp_i_i2_i12_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 535 'fmul' 'tmp_i_i2_i12_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 536 [4/4] (5.70ns)   --->   "%tmp_1_i_i4_i14_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 536 'fmul' 'tmp_1_i_i4_i14_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 537 [4/4] (5.70ns)   --->   "%tmp_2_i_i5_i15_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 537 'fmul' 'tmp_2_i_i5_i15_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 538 [3/4] (5.70ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 538 'fmul' 'tmp_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 539 [3/4] (5.70ns)   --->   "%tmp_i_i_i_i1_100 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 539 'fmul' 'tmp_i_i_i_i1_100' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 540 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i_i1 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 540 'fmul' 'tmp_1_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 541 [3/4] (5.70ns)   --->   "%tmp_2_i_i_i_i1 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 541 'fmul' 'tmp_2_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 542 [3/4] (5.70ns)   --->   "%tmp_i_i1_i_i1 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 542 'fmul' 'tmp_i_i1_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 543 [3/4] (5.70ns)   --->   "%tmp_i_i2_i_i1 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 543 'fmul' 'tmp_i_i2_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 544 [3/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 544 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 545 [3/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 545 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 546 [1/1] (1.65ns)   --->   "%add_ln643 = add i3 %indvar3, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 546 'add' 'add_ln643' <Predicate = (!icmp_ln643_1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 16> <Delay = 5.70>
ST_98 : Operation 547 [1/4] (5.70ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 547 'fmul' 'tmp_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 548 [1/4] (5.70ns)   --->   "%tmp_i_i_i_i_98 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 548 'fmul' 'tmp_i_i_i_i_98' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 549 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 549 'fmul' 'tmp_1_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 550 [1/4] (5.70ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 550 'fmul' 'tmp_2_i_i_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 551 [1/4] (5.70ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 551 'fmul' 'tmp_i_i1_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 552 [1/4] (5.70ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 552 'fmul' 'tmp_i_i2_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 553 [1/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 553 'fmul' 'tmp_1_i_i4_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 554 [1/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 554 'fmul' 'tmp_2_i_i5_i_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 555 [3/4] (5.70ns)   --->   "%tmp_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 555 'fmul' 'tmp_i_i_i1_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 556 [3/4] (5.70ns)   --->   "%tmp_i_i_i2_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 556 'fmul' 'tmp_i_i_i2_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 557 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i4_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 557 'fmul' 'tmp_1_i_i_i4_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 558 [3/4] (5.70ns)   --->   "%tmp_2_i_i_i5_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 558 'fmul' 'tmp_2_i_i_i5_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 559 [3/4] (5.70ns)   --->   "%tmp_i_i1_i11_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 559 'fmul' 'tmp_i_i1_i11_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 560 [3/4] (5.70ns)   --->   "%tmp_i_i2_i12_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 560 'fmul' 'tmp_i_i2_i12_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 561 [3/4] (5.70ns)   --->   "%tmp_1_i_i4_i14_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 561 'fmul' 'tmp_1_i_i4_i14_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 562 [3/4] (5.70ns)   --->   "%tmp_2_i_i5_i15_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 562 'fmul' 'tmp_2_i_i5_i15_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 563 [2/4] (5.70ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 563 'fmul' 'tmp_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 564 [2/4] (5.70ns)   --->   "%tmp_i_i_i_i1_100 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 564 'fmul' 'tmp_i_i_i_i1_100' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 565 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i_i1 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 565 'fmul' 'tmp_1_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 566 [2/4] (5.70ns)   --->   "%tmp_2_i_i_i_i1 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 566 'fmul' 'tmp_2_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 567 [2/4] (5.70ns)   --->   "%tmp_i_i1_i_i1 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 567 'fmul' 'tmp_i_i1_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 568 [2/4] (5.70ns)   --->   "%tmp_i_i2_i_i1 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 568 'fmul' 'tmp_i_i2_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 569 [2/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 569 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 570 [2/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 570 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 571 [4/4] (5.70ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 571 'fmul' 'tmp_i_i_i8_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 572 [4/4] (5.70ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 572 'fmul' 'tmp_i_i_i9_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 573 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i11_i = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 573 'fmul' 'tmp_1_i_i_i11_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 574 [4/4] (5.70ns)   --->   "%tmp_2_i_i_i12_i = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 574 'fmul' 'tmp_2_i_i_i12_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 575 [4/4] (5.70ns)   --->   "%tmp_i_i1_i18_i = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 575 'fmul' 'tmp_i_i1_i18_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 576 [4/4] (5.70ns)   --->   "%tmp_i_i2_i19_i = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 576 'fmul' 'tmp_i_i2_i19_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 577 [4/4] (5.70ns)   --->   "%tmp_1_i_i4_i21_i = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 577 'fmul' 'tmp_1_i_i4_i21_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 578 [4/4] (5.70ns)   --->   "%tmp_2_i_i5_i22_i = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 578 'fmul' 'tmp_2_i_i5_i22_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 17> <Delay = 7.25>
ST_99 : Operation 579 [5/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_98" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 579 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 580 [5/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 580 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 581 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 581 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 582 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 582 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 583 [2/4] (5.70ns)   --->   "%tmp_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 583 'fmul' 'tmp_i_i_i1_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 584 [2/4] (5.70ns)   --->   "%tmp_i_i_i2_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 584 'fmul' 'tmp_i_i_i2_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 585 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i4_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 585 'fmul' 'tmp_1_i_i_i4_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 586 [2/4] (5.70ns)   --->   "%tmp_2_i_i_i5_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 586 'fmul' 'tmp_2_i_i_i5_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 587 [2/4] (5.70ns)   --->   "%tmp_i_i1_i11_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 587 'fmul' 'tmp_i_i1_i11_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 588 [2/4] (5.70ns)   --->   "%tmp_i_i2_i12_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 588 'fmul' 'tmp_i_i2_i12_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 589 [2/4] (5.70ns)   --->   "%tmp_1_i_i4_i14_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 589 'fmul' 'tmp_1_i_i4_i14_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 590 [2/4] (5.70ns)   --->   "%tmp_2_i_i5_i15_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 590 'fmul' 'tmp_2_i_i5_i15_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 591 [1/4] (5.70ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 591 'fmul' 'tmp_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 592 [1/4] (5.70ns)   --->   "%tmp_i_i_i_i1_100 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 592 'fmul' 'tmp_i_i_i_i1_100' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 593 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i_i1 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 593 'fmul' 'tmp_1_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 594 [1/4] (5.70ns)   --->   "%tmp_2_i_i_i_i1 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 594 'fmul' 'tmp_2_i_i_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 595 [1/4] (5.70ns)   --->   "%tmp_i_i1_i_i1 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 595 'fmul' 'tmp_i_i1_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 596 [1/4] (5.70ns)   --->   "%tmp_i_i2_i_i1 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 596 'fmul' 'tmp_i_i2_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 597 [1/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 597 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 598 [1/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 598 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 599 [3/4] (5.70ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 599 'fmul' 'tmp_i_i_i8_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 600 [3/4] (5.70ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 600 'fmul' 'tmp_i_i_i9_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 601 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i11_i = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 601 'fmul' 'tmp_1_i_i_i11_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 602 [3/4] (5.70ns)   --->   "%tmp_2_i_i_i12_i = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 602 'fmul' 'tmp_2_i_i_i12_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 603 [3/4] (5.70ns)   --->   "%tmp_i_i1_i18_i = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 603 'fmul' 'tmp_i_i1_i18_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 604 [3/4] (5.70ns)   --->   "%tmp_i_i2_i19_i = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 604 'fmul' 'tmp_i_i2_i19_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 605 [3/4] (5.70ns)   --->   "%tmp_1_i_i4_i21_i = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 605 'fmul' 'tmp_1_i_i4_i21_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 606 [3/4] (5.70ns)   --->   "%tmp_2_i_i5_i22_i = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 606 'fmul' 'tmp_2_i_i5_i22_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 18> <Delay = 7.25>
ST_100 : Operation 607 [4/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_98" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 607 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 608 [4/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 608 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 609 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 609 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 610 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 610 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 611 [1/4] (5.70ns)   --->   "%tmp_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 611 'fmul' 'tmp_i_i_i1_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 612 [1/4] (5.70ns)   --->   "%tmp_i_i_i2_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 612 'fmul' 'tmp_i_i_i2_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 613 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i4_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 613 'fmul' 'tmp_1_i_i_i4_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 614 [1/4] (5.70ns)   --->   "%tmp_2_i_i_i5_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 614 'fmul' 'tmp_2_i_i_i5_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 615 [1/4] (5.70ns)   --->   "%tmp_i_i1_i11_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 615 'fmul' 'tmp_i_i1_i11_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 616 [1/4] (5.70ns)   --->   "%tmp_i_i2_i12_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 616 'fmul' 'tmp_i_i2_i12_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 617 [1/4] (5.70ns)   --->   "%tmp_1_i_i4_i14_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 617 'fmul' 'tmp_1_i_i4_i14_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 618 [1/4] (5.70ns)   --->   "%tmp_2_i_i5_i15_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 618 'fmul' 'tmp_2_i_i5_i15_i' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 619 [5/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i1_100" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 619 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 620 [5/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i1, %tmp_2_i_i_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 620 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 621 [5/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i1, %tmp_i_i2_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 621 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 622 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 622 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 623 [2/4] (5.70ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 623 'fmul' 'tmp_i_i_i8_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 624 [2/4] (5.70ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 624 'fmul' 'tmp_i_i_i9_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 625 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i11_i = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 625 'fmul' 'tmp_1_i_i_i11_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 626 [2/4] (5.70ns)   --->   "%tmp_2_i_i_i12_i = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 626 'fmul' 'tmp_2_i_i_i12_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 627 [2/4] (5.70ns)   --->   "%tmp_i_i1_i18_i = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 627 'fmul' 'tmp_i_i1_i18_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 628 [2/4] (5.70ns)   --->   "%tmp_i_i2_i19_i = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 628 'fmul' 'tmp_i_i2_i19_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 629 [2/4] (5.70ns)   --->   "%tmp_1_i_i4_i21_i = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 629 'fmul' 'tmp_1_i_i4_i21_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 630 [2/4] (5.70ns)   --->   "%tmp_2_i_i5_i22_i = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 630 'fmul' 'tmp_2_i_i5_i22_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 19> <Delay = 7.25>
ST_101 : Operation 631 [3/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_98" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 631 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 632 [3/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 632 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 633 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 633 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 634 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 634 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 635 [5/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i1_i, %tmp_i_i_i2_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 635 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 636 [5/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i4_i, %tmp_2_i_i_i5_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 636 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 637 [5/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i11_i, %tmp_i_i2_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 637 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 638 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i14_i, %tmp_2_i_i5_i15_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 638 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 639 [4/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i1_100" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 639 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 640 [4/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i1, %tmp_2_i_i_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 640 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 641 [4/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i1, %tmp_i_i2_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 641 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 642 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 642 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 643 [1/4] (5.70ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 643 'fmul' 'tmp_i_i_i8_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 644 [1/4] (5.70ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 644 'fmul' 'tmp_i_i_i9_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 645 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i11_i = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 645 'fmul' 'tmp_1_i_i_i11_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 646 [1/4] (5.70ns)   --->   "%tmp_2_i_i_i12_i = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 646 'fmul' 'tmp_2_i_i_i12_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 647 [1/4] (5.70ns)   --->   "%tmp_i_i1_i18_i = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 647 'fmul' 'tmp_i_i1_i18_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 648 [1/4] (5.70ns)   --->   "%tmp_i_i2_i19_i = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 648 'fmul' 'tmp_i_i2_i19_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 649 [1/4] (5.70ns)   --->   "%tmp_1_i_i4_i21_i = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 649 'fmul' 'tmp_1_i_i4_i21_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 650 [1/4] (5.70ns)   --->   "%tmp_2_i_i5_i22_i = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 650 'fmul' 'tmp_2_i_i5_i22_i' <Predicate = (!icmp_ln643_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 20> <Delay = 7.25>
ST_102 : Operation 651 [2/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_98" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 651 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 652 [2/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 652 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 653 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 653 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 654 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 654 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 655 [4/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i1_i, %tmp_i_i_i2_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 655 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 656 [4/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i4_i, %tmp_2_i_i_i5_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 656 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 657 [4/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i11_i, %tmp_i_i2_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 657 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 658 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i14_i, %tmp_2_i_i5_i15_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 658 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 659 [3/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i1_100" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 659 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 660 [3/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i1, %tmp_2_i_i_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 660 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 661 [3/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i1, %tmp_i_i2_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 661 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 662 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 662 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 663 [5/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 663 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 664 [5/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i11_i, %tmp_2_i_i_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 664 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 665 [5/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i18_i, %tmp_i_i2_i19_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 665 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 666 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i21_i, %tmp_2_i_i5_i22_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 666 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 21> <Delay = 7.25>
ST_103 : Operation 667 [1/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_98" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 667 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 668 [1/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 668 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 669 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 669 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 670 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 670 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 671 [3/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i1_i, %tmp_i_i_i2_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 671 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 672 [3/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i4_i, %tmp_2_i_i_i5_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 672 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 673 [3/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i11_i, %tmp_i_i2_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 673 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 674 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i14_i, %tmp_2_i_i5_i15_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 674 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 675 [2/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i1_100" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 675 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 676 [2/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i1, %tmp_2_i_i_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 676 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 677 [2/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i1, %tmp_i_i2_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 677 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 678 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 678 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 679 [4/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 679 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 680 [4/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i11_i, %tmp_2_i_i_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 680 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 681 [4/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i18_i, %tmp_i_i2_i19_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 681 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 682 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i21_i, %tmp_2_i_i5_i22_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 682 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 22> <Delay = 7.25>
ST_104 : Operation 683 [5/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 683 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 684 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 684 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 685 [2/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i1_i, %tmp_i_i_i2_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 685 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 686 [2/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i4_i, %tmp_2_i_i_i5_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 686 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 687 [2/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i11_i, %tmp_i_i2_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 687 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 688 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i14_i, %tmp_2_i_i5_i15_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 688 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 689 [1/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i1_100" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 689 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 690 [1/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i1, %tmp_2_i_i_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 690 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 691 [1/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i1, %tmp_i_i2_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 691 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 692 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 692 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 693 [3/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 693 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 694 [3/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i11_i, %tmp_2_i_i_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 694 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 695 [3/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i18_i, %tmp_i_i2_i19_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 695 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 696 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i21_i, %tmp_2_i_i5_i22_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 696 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 23> <Delay = 7.25>
ST_105 : Operation 697 [4/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 697 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 698 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 698 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 699 [1/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i1_i, %tmp_i_i_i2_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 699 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 700 [1/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i4_i, %tmp_2_i_i_i5_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 700 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 701 [1/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i11_i, %tmp_i_i2_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 701 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 702 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i14_i, %tmp_2_i_i5_i15_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 702 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 703 [5/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 703 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 704 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 704 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 705 [2/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 705 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 706 [2/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i11_i, %tmp_2_i_i_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 706 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 707 [2/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i18_i, %tmp_i_i2_i19_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 707 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 708 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i21_i, %tmp_2_i_i5_i22_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 708 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 24> <Delay = 7.25>
ST_106 : Operation 709 [3/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 709 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 710 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 710 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 711 [5/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 711 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 712 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 712 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 713 [4/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 713 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 714 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 714 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 715 [1/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 715 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 716 [1/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i11_i, %tmp_2_i_i_i12_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 716 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 717 [1/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i18_i, %tmp_i_i2_i19_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 717 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 718 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i21_i, %tmp_2_i_i5_i22_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 718 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 25> <Delay = 7.25>
ST_107 : Operation 719 [2/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 719 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 720 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 720 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 721 [4/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 721 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 722 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 722 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 723 [3/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 723 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 724 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 724 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 725 [5/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 725 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 726 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 726 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 26> <Delay = 7.95>
ST_108 : Operation 727 [1/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 727 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 728 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:123->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 728 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 729 [3/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 729 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 730 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 730 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln666)   --->   "%phitmp_i = select i1 %icmp_ln628, float %p_t_real, float %rotations_V_M_real_1_97" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:628]   --->   Operation 731 'select' 'phitmp_i' <Predicate = (!icmp_ln643_1 & icmp_ln666)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln666_1)   --->   "%phitmp15_i = select i1 %icmp_ln628, float %p_t_imag, float 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:628]   --->   Operation 732 'select' 'phitmp15_i' <Predicate = (!icmp_ln643_1 & icmp_ln666)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 733 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln666 = select i1 %icmp_ln666, float %phitmp_i, float %complex_M_real_writ_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:666]   --->   Operation 733 'select' 'select_ln666' <Predicate = (!icmp_ln643_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 734 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln666_1 = select i1 %icmp_ln666, float %phitmp15_i, float %complex_M_imag_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:666]   --->   Operation 734 'select' 'select_ln666_1' <Predicate = (!icmp_ln643_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 735 [2/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 735 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 736 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 736 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 737 [4/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 737 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 738 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 738 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 27> <Delay = 7.25>
ST_109 : Operation 739 [2/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 739 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 740 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 740 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 741 [1/1] (2.32ns)   --->   "store float %select_ln666, float* %r_i_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 741 'store' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 742 [1/1] (2.32ns)   --->   "store float %select_ln666_1, float* %r_i_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 742 'store' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 743 [1/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 743 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 744 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 744 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 745 [3/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 745 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 746 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 746 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 28> <Delay = 7.95>
ST_110 : Operation 747 [1/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 747 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 748 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 748 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln643_1 & !icmp_ln666)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 749 [1/1] (0.69ns)   --->   "%select_ln666_2 = select i1 %icmp_ln666, float %select_ln132, float %complex_M_real_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:666]   --->   Operation 749 'select' 'select_ln666_2' <Predicate = (!icmp_ln643_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 750 [1/1] (0.69ns)   --->   "%select_ln666_3 = select i1 %icmp_ln666, float 0.000000e+00, float %complex_M_imag_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:666]   --->   Operation 750 'select' 'select_ln666_3' <Predicate = (!icmp_ln643_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 751 [2/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 751 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 752 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 752 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 29> <Delay = 7.25>
ST_111 : Operation 753 [1/1] (2.32ns)   --->   "store float %select_ln666_2, float* %r_i_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 753 'store' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 754 [1/1] (2.32ns)   --->   "store float %select_ln666_3, float* %r_i_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:669]   --->   Operation 754 'store' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 755 [1/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 755 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 756 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 756 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln643_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 757 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_5, float* %q_i_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 757 'store' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 758 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_6, float* %q_i_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 758 'store' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 112 <SV = 30> <Delay = 2.32>
ST_112 : Operation 759 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 759 'speclooptripcount' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 760 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:662]   --->   Operation 760 'specloopname' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:662]   --->   Operation 761 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 762 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:663]   --->   Operation 762 'specpipeline' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 763 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_15)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:670]   --->   Operation 763 'specregionend' 'empty_99' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 764 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:671]   --->   Operation 764 'specloopname' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:671]   --->   Operation 765 'specregionbegin' 'tmp_16' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 766 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:672]   --->   Operation 766 'specpipeline' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 767 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_7, float* %q_i_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 767 'store' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_112 : Operation 768 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_8, float* %q_i_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:674]   --->   Operation 768 'store' <Predicate = (!icmp_ln643_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_112 : Operation 769 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_16)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:675]   --->   Operation 769 'specregionend' 'empty_101' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>
ST_112 : Operation 770 [1/1] (0.00ns)   --->   "br label %merge_header1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 770 'br' <Predicate = (!icmp_ln643_1)> <Delay = 0.00>

State 113 <SV = 13> <Delay = 0.00>
ST_113 : Operation 771 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_14)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:676]   --->   Operation 771 'specregionend' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 772 [1/1] (0.00ns)   --->   "br label %.preheader59" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:643]   --->   Operation 772 'br' <Predicate = true> <Delay = 0.00>

State 114 <SV = 8> <Delay = 2.12>
ST_114 : Operation 773 [1/1] (0.00ns)   --->   "%r21_0 = phi i3 [ %r_1, %row_assign_loop_end ], [ 0, %.preheader57.preheader ]"   --->   Operation 773 'phi' 'r21_0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 774 [1/1] (1.13ns)   --->   "%icmp_ln680 = icmp eq i3 %r21_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 774 'icmp' 'icmp_ln680' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 775 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 775 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 776 [1/1] (1.65ns)   --->   "%r_1 = add i3 %r21_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 776 'add' 'r_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 777 [1/1] (0.00ns)   --->   "br i1 %icmp_ln680, label %3, label %row_assign_loop_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 777 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 778 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str15) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 778 'specloopname' <Predicate = (!icmp_ln680)> <Delay = 0.00>
ST_114 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str15)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 779 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln680)> <Delay = 0.00>
ST_114 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln685 = zext i3 %r21_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 780 'zext' 'zext_ln685' <Predicate = (!icmp_ln680)> <Delay = 0.00>
ST_114 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_21 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r21_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 781 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln680)> <Delay = 0.00>
ST_114 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln683 = zext i5 %tmp_21 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:683]   --->   Operation 782 'zext' 'zext_ln683' <Predicate = (!icmp_ln680)> <Delay = 0.00>
ST_114 : Operation 783 [1/1] (1.76ns)   --->   "br label %merge_header6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:683]   --->   Operation 783 'br' <Predicate = (!icmp_ln680)> <Delay = 1.76>
ST_114 : Operation 784 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:697]   --->   Operation 784 'ret' <Predicate = (icmp_ln680)> <Delay = 0.00>

State 115 <SV = 9> <Delay = 4.10>
ST_115 : Operation 785 [1/1] (0.00ns)   --->   "%indvar8 = phi i3 [ %add_ln680, %col_r_assign_loop ], [ 0, %row_assign_loop_begin ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 785 'phi' 'indvar8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 786 [1/1] (1.13ns)   --->   "%icmp_ln680_1 = icmp eq i3 %indvar8, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 786 'icmp' 'icmp_ln680_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 787 [1/1] (0.00ns)   --->   "br i1 %icmp_ln680_1, label %row_assign_loop_end, label %col_r_assign_loop" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 787 'br' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln685_1 = zext i3 %indvar8 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 788 'zext' 'zext_ln685_1' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_115 : Operation 789 [1/1] (1.78ns)   --->   "%add_ln685 = add i6 %zext_ln683, %zext_ln685_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 789 'add' 'add_ln685' <Predicate = (!icmp_ln680_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln685_2 = zext i6 %add_ln685 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 790 'zext' 'zext_ln685_2' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_115 : Operation 791 [1/1] (0.00ns)   --->   "%r_i_M_real_addr_4 = getelementptr [16 x float]* %r_i_M_real, i64 0, i64 %zext_ln685_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 791 'getelementptr' 'r_i_M_real_addr_4' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_115 : Operation 792 [1/1] (0.00ns)   --->   "%r_i_M_imag_addr_4 = getelementptr [16 x float]* %r_i_M_imag, i64 0, i64 %zext_ln685_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 792 'getelementptr' 'r_i_M_imag_addr_4' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_115 : Operation 793 [2/2] (2.32ns)   --->   "%r_i_M_real_load_2 = load float* %r_i_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 793 'load' 'r_i_M_real_load_2' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 794 [2/2] (2.32ns)   --->   "%r_i_M_imag_load_2 = load float* %r_i_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 794 'load' 'r_i_M_imag_load_2' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_28 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %indvar8, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 795 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_115 : Operation 796 [1/1] (0.00ns)   --->   "%q_i_M_real_addr_3 = getelementptr [16 x float]* %q_i_M_real, i64 0, i64 %zext_ln685_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 796 'getelementptr' 'q_i_M_real_addr_3' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_115 : Operation 797 [1/1] (0.00ns)   --->   "%q_i_M_imag_addr_3 = getelementptr [16 x float]* %q_i_M_imag, i64 0, i64 %zext_ln685_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 797 'getelementptr' 'q_i_M_imag_addr_3' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_115 : Operation 798 [2/2] (2.32ns)   --->   "%tmp_M_real_5 = load float* %q_i_M_real_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 798 'load' 'tmp_M_real_5' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 799 [2/2] (2.32ns)   --->   "%tmp_M_imag_6 = load float* %q_i_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 799 'load' 'tmp_M_imag_6' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 800 [1/1] (1.65ns)   --->   "%add_ln680 = add i3 %indvar8, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 800 'add' 'add_ln680' <Predicate = (!icmp_ln680_1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 10> <Delay = 5.63>
ST_116 : Operation 801 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 801 'speclooptripcount' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 802 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str16) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:683]   --->   Operation 802 'specloopname' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str16)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:683]   --->   Operation 803 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:684]   --->   Operation 804 'specpipeline' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 805 [1/1] (0.00ns)   --->   "%R_M_real_addr = getelementptr [16 x float]* %R_M_real, i64 0, i64 %zext_ln685_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 805 'getelementptr' 'R_M_real_addr' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 806 [1/1] (0.00ns)   --->   "%R_M_imag_addr = getelementptr [16 x float]* %R_M_imag, i64 0, i64 %zext_ln685_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 806 'getelementptr' 'R_M_imag_addr' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 807 [1/2] (2.32ns)   --->   "%r_i_M_real_load_2 = load float* %r_i_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 807 'load' 'r_i_M_real_load_2' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 808 [1/1] (2.32ns)   --->   "store float %r_i_M_real_load_2, float* %R_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 808 'store' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 809 [1/2] (2.32ns)   --->   "%r_i_M_imag_load_2 = load float* %r_i_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 809 'load' 'r_i_M_imag_load_2' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 810 [1/1] (2.32ns)   --->   "store float %r_i_M_imag_load_2, float* %R_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:685]   --->   Operation 810 'store' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 811 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str16, i32 %tmp_13)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:686]   --->   Operation 811 'specregionend' 'empty_104' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 812 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str17) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:687]   --->   Operation 812 'specloopname' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str17)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:687]   --->   Operation 813 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:688]   --->   Operation 814 'specpipeline' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i5 %tmp_28 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 815 'zext' 'zext_ln692' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 816 [1/1] (1.78ns)   --->   "%add_ln692 = add i6 %zext_ln685, %zext_ln692" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 816 'add' 'add_ln692' <Predicate = (!icmp_ln680_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i6 %add_ln692 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 817 'zext' 'zext_ln692_1' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 818 [1/1] (0.00ns)   --->   "%Q_M_real_addr = getelementptr [16 x float]* %Q_M_real, i64 0, i64 %zext_ln692_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 818 'getelementptr' 'Q_M_real_addr' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 819 [1/1] (0.00ns)   --->   "%Q_M_imag_addr = getelementptr [16 x float]* %Q_M_imag, i64 0, i64 %zext_ln692_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 819 'getelementptr' 'Q_M_imag_addr' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 820 [1/2] (2.32ns)   --->   "%tmp_M_real_5 = load float* %q_i_M_real_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 820 'load' 'tmp_M_real_5' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 821 [1/2] (2.32ns)   --->   "%tmp_M_imag_6 = load float* %q_i_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 821 'load' 'tmp_M_imag_6' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln155 = bitcast float %tmp_M_imag_6 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 822 'bitcast' 'bitcast_ln155' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 823 [1/1] (0.99ns)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 823 'xor' 'xor_ln155' <Predicate = (!icmp_ln680_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_M_imag_7 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 824 'bitcast' 'tmp_M_imag_7' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 825 [1/1] (2.32ns)   --->   "store float %tmp_M_real_5, float* %Q_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 825 'store' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 826 [1/1] (2.32ns)   --->   "store float %tmp_M_imag_7, float* %Q_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:692]   --->   Operation 826 'store' <Predicate = (!icmp_ln680_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 827 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str17, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:694]   --->   Operation 827 'specregionend' 'empty_105' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>
ST_116 : Operation 828 [1/1] (0.00ns)   --->   "br label %merge_header6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 828 'br' <Predicate = (!icmp_ln680_1)> <Delay = 0.00>

State 117 <SV = 10> <Delay = 0.00>
ST_117 : Operation 829 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str15, i32 %tmp_9)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:695]   --->   Operation 829 'specregionend' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 830 [1/1] (0.00ns)   --->   "br label %.preheader57" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:680]   --->   Operation 830 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Q_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Q_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ R_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ R_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ CONFIG_BATCH_CNTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_i_M_real              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
q_i_M_imag              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
r_i_M_real              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
r_i_M_imag              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
to_rot_0_V              (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty                   (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_62                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
to_rot_1_V              (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_63                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
to_rot_2_V              (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_65                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_66                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_real_s    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_67                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_68                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_real_1    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_69                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_70                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_real_2    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_71                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_72                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_real_3    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_73                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_74                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_real_4    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_75                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_76                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_imag_s    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_77                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_78                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_imag_1    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_79                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_80                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_imag_2    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_81                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_82                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_imag_3    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_83                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_84                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_imag_4    (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_85                (specchannel      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_86                (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln579               (phi              ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln579               (add              ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln579_1             (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln579_1             (add              ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_i_M_real_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_i_M_imag_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln579             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln579             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln579              (icmp             ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln579                (br               ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln579_1            (icmp             ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln579                (br               ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln580                (br               ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln580               (phi              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln580               (add              ) [ 0001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln580_1             (phi              ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln580_1             (add              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_1           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_real_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_imag_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln580             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln580             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln580              (icmp             ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln580                (br               ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln580_1            (icmp             ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln580                (br               ) [ 0001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln594                (br               ) [ 0000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln594               (phi              ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln594               (add              ) [ 0000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln594            (switch           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln594             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln594              (icmp             ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln594                (br               ) [ 0000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln600                (br               ) [ 0000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_0                     (phi              ) [ 0000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln600              (icmp             ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                       (add              ) [ 0000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln600                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln600      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                   (specregionbegin  ) [ 0000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln613              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067             (zext             ) [ 0000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1067              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_1           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_i_M_real_addr_1       (getelementptr    ) [ 0000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_i_M_imag_addr_1       (getelementptr    ) [ 0000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln603                (br               ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln618                (br               ) [ 0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
indvar                  (phi              ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln600_1            (icmp             ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln600                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln603      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                   (specregionbegin  ) [ 0000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln604      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln605              (icmp             ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln605                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_2           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1067_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_3           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_i_M_real_addr_2       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_i_M_imag_addr_2       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln608             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln608             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln606             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln606             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln607                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln613_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln613               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln613_2            (zext             ) [ 0000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_real_addr           (getelementptr    ) [ 0000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_imag_addr           (getelementptr    ) [ 0000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln600               (add              ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_87                (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln611      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln612      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_real_addr_3       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_imag_addr_3       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_real_load           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln613             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_imag_load           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln613             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_88                (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln600                (br               ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_89                (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln600                (br               ) [ 0000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
seq_cnt_0               (phi              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
batch_num_0             (phi              ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln618              (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
batch_num               (add              ) [ 0000000100011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
br_ln618                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln620              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
CONFIG_BATCH_CNTS_ad    (getelementptr    ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln628              (icmp             ) [ 0000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
br_ln680                (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
specloopname_ln618      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                   (specregionbegin  ) [ 0000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
CONFIG_BATCH_CNTS_lo    (load             ) [ 0000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
smax_cast               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
seq_cnt                 (add              ) [ 0000000100010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_90                (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln620               (add              ) [ 0000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
br_ln620                (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
seq_cnt_1               (phi              ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln620             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln620              (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
br_ln620                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln623              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
CONFIG_SEQUENCE_0_ad    (getelementptr    ) [ 0000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
CONFIG_SEQUENCE_1_ad    (getelementptr    ) [ 0000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
CONFIG_SEQUENCE_2_ad    (getelementptr    ) [ 0000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln626               (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
px_row1                 (load             ) [ 0000000000000101111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
px_row2                 (load             ) [ 0000000000000101111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
px_col                  (load             ) [ 0000000000000101111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
tmp_22                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln631              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_real_addr_1       (getelementptr    ) [ 0000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_imag_addr_1       (getelementptr    ) [ 0000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln631_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_real_addr_2       (getelementptr    ) [ 0000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_imag_addr_2       (getelementptr    ) [ 0000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_real_load         (load             ) [ 0000000000000100111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
r_i_M_imag_load         (load             ) [ 0000000000000100111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
r_i_M_real_load_1       (load             ) [ 0000000000000100111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
r_i_M_imag_load_1       (load             ) [ 0000000000000100111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
specloopname_ln620      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln621 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln622      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret                (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag              (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_3            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_1            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_1            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_2            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_2            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_3            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real              (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mag_M_real              (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln633             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln634             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln635             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln636             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln637             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln638             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln639             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln640             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_91                (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln620                (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
br_ln643                (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
px_cnt19_0              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
icmp_ln643              (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
px_cnt                  (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
br_ln643                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln643      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000]
speclooptripcount_ln644 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_92                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real              (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
p_r_M_imag              (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
empty_93                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real_1            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
p_r_M_imag_1            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
empty_94                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real_3            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
p_r_M_imag_3            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
empty_95                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real_4            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
p_r_M_imag_4            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
empty_96                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rotations_V_M_real_1_97 (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
tmp_32                  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33                  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
trunc_ln674             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln674_cast         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
trunc_ln132             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln674_1_cast       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
select_ln132            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
br_ln662                (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_103               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln618                (br               ) [ 0000000100011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
indvar3                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000]
icmp_ln643_1            (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
br_ln643                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln666              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111110000000]
zext_ln669              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln669               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln669              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_real_addr_5       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000]
add_ln669_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln669_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_real_addr_6       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000]
r_i_M_imag_addr_5       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000]
r_i_M_imag_addr_6       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000]
q_i_M_real_addr_4       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000]
q_i_M_real_addr_5       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
q_i_M_imag_addr_4       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000]
q_i_M_imag_addr_5       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111100000]
p_t_real                (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111000000000]
p_t_imag                (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111000000000]
p_t_real_1              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000]
p_t_imag_1              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000]
p_t_real_2              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000]
p_t_imag_2              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000]
p_t_real_3              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000]
p_t_imag_3              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000]
add_ln643               (add              ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
tmp_i_i_i_i             (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101111100000000000000]
tmp_i_i_i_i_98          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101111100000000000000]
tmp_1_i_i_i_i           (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101111100000000000000]
tmp_2_i_i_i_i           (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101111100000000000000]
tmp_i_i1_i_i            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101111100000000000000]
tmp_i_i2_i_i            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101111100000000000000]
tmp_1_i_i4_i_i          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101111100000000000000]
tmp_2_i_i5_i_i          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101111100000000000000]
tmp_i_i_i_i1            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111110000000000000]
tmp_i_i_i_i1_100        (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111110000000000000]
tmp_1_i_i_i_i1          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111110000000000000]
tmp_2_i_i_i_i1          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111110000000000000]
tmp_i_i1_i_i1           (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111110000000000000]
tmp_i_i2_i_i1           (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111110000000000000]
tmp_1_i_i4_i_i1         (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111110000000000000]
tmp_2_i_i5_i_i1         (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111110000000000000]
tmp_i_i_i1_i            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000000000000]
tmp_i_i_i2_i            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000000000000]
tmp_1_i_i_i4_i          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000000000000]
tmp_2_i_i_i5_i          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000000000000]
tmp_i_i1_i11_i          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000000000000]
tmp_i_i2_i12_i          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000000000000]
tmp_1_i_i4_i14_i        (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000000000000]
tmp_2_i_i5_i15_i        (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000000000000]
tmp_i_i_i8_i            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111100000000000]
tmp_i_i_i9_i            (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111100000000000]
tmp_1_i_i_i11_i         (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111100000000000]
tmp_2_i_i_i12_i         (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111100000000000]
tmp_i_i1_i18_i          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111100000000000]
tmp_i_i2_i19_i          (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111100000000000]
tmp_1_i_i4_i21_i        (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111100000000000]
tmp_2_i_i5_i22_i        (fmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111100000000000]
p_r_M_real_2            (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000011111000000000]
p_r_M_imag_2            (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000011111000000000]
complex_M_real_writ     (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000011111000000000]
complex_M_imag_writ     (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000011111000000000]
p_r_M_real_6            (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000001111100000000]
p_r_M_imag_6            (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000001111100000000]
complex_M_real_writ_4   (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000001111100000000]
complex_M_imag_writ_5   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000001111100000000]
p_r_M_real_5            (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000111110000000]
p_r_M_imag_5            (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000111110000000]
complex_M_real_writ_2   (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000111110000000]
complex_M_imag_writ_3   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000111110000000]
p_r_M_real_7            (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000011111000000]
p_r_M_imag_7            (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000011111000000]
complex_M_real_writ_6   (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000011111000000]
complex_M_imag_writ_7   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000011111000000]
complex_M_real_writ_1   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_2   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phitmp_i                (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phitmp15_i              (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln666            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000100000000]
select_ln666_1          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000100000000]
store_ln669             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln669             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_5   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000011000000]
complex_M_imag_writ_6   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000011000000]
complex_M_real_writ_3   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_4   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln666_2          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000]
select_ln666_3          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000]
store_ln669             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln669             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_7   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100000]
complex_M_imag_writ_8   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100000]
store_ln674             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln674             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln662      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln663      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_99                (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln671      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln672      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln674             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln674             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_101               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln643                (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
empty_102               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln643                (br               ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
r21_0                   (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
icmp_ln680              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_1                     (add              ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
br_ln680                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln680      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
zext_ln685              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
tmp_21                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln683              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
br_ln683                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
ret_ln697               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar8                 (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
icmp_ln680_1            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
br_ln680                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln685_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln685               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln685_2            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
r_i_M_real_addr_4       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
r_i_M_imag_addr_4       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
tmp_28                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
q_i_M_real_addr_3       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
q_i_M_imag_addr_3       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
add_ln680               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln683      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln684      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_M_real_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_M_imag_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_real_load_2       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln685             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_i_M_imag_load_2       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln685             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_104               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln687      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln688      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln692              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln692               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln692_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Q_M_real_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Q_M_imag_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_5            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_6            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln155           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155               (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_7            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln692             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln692             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_105               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln680                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
empty_106               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln680                (br               ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Q_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="R_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="CONFIG_BATCH_CNTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_BATCH_CNTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="CONFIG_SEQUENCE_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="CONFIG_SEQUENCE_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="CONFIG_SEQUENCE_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_rot_LF_0_NF_OC_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str288"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str289"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str290"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str291"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str294"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_rot_LF_1_NF_OC_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str298"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str299"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_rot_LF_2_NF_OC_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str334"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str335"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str338"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_9"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_8"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_7"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_6"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str370"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str371"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rotations_OC_V_OC_M_5"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str373"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str374"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str375"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str376"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str377"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str378"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.floatP"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_givens<float>"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1004" name="q_i_M_real_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_i_M_real/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="q_i_M_imag_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_i_M_imag/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="r_i_M_real_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_i_M_real/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="r_i_M_imag_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_i_M_imag/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="to_rot_0_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="to_rot_0_V/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="to_rot_1_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="to_rot_1_V/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="to_rot_2_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="to_rot_2_V/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="rotations_V_M_real_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_real_s/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="rotations_V_M_real_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_real_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="rotations_V_M_real_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_real_2/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="rotations_V_M_real_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_real_3/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="rotations_V_M_real_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_real_4/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="rotations_V_M_imag_s_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_imag_s/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="rotations_V_M_imag_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_imag_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="rotations_V_M_imag_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_imag_2/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="rotations_V_M_imag_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_imag_3/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="rotations_V_M_imag_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotations_V_M_imag_4/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="write_ln594_write_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="5"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="write_ln594_write_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="5"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="write_ln594_write_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="5"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="write_ln594_write_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="5"/>
<pin id="426" dir="0" index="2" bw="32" slack="0"/>
<pin id="427" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="write_ln594_write_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="5"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="write_ln594_write_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="0" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="5"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="write_ln594_write_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="5"/>
<pin id="447" dir="0" index="2" bw="32" slack="0"/>
<pin id="448" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="write_ln594_write_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="5"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="write_ln594_write_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="5"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="write_ln594_write_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="5"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln594/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="write_ln633_write_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="0" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="87"/>
<pin id="475" dir="0" index="2" bw="32" slack="87"/>
<pin id="476" dir="0" index="3" bw="32" slack="0"/>
<pin id="477" dir="0" index="4" bw="32" slack="0"/>
<pin id="478" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln633/91 "/>
</bind>
</comp>

<comp id="480" class="1004" name="write_ln634_write_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="0" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="87"/>
<pin id="483" dir="0" index="2" bw="32" slack="87"/>
<pin id="484" dir="0" index="3" bw="32" slack="0"/>
<pin id="485" dir="0" index="4" bw="32" slack="0"/>
<pin id="486" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln634/91 "/>
</bind>
</comp>

<comp id="488" class="1004" name="write_ln635_write_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="0" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="87"/>
<pin id="491" dir="0" index="2" bw="32" slack="87"/>
<pin id="492" dir="0" index="3" bw="32" slack="0"/>
<pin id="493" dir="0" index="4" bw="32" slack="0"/>
<pin id="494" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln635/91 "/>
</bind>
</comp>

<comp id="496" class="1004" name="write_ln636_write_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="87"/>
<pin id="499" dir="0" index="2" bw="32" slack="87"/>
<pin id="500" dir="0" index="3" bw="32" slack="0"/>
<pin id="501" dir="0" index="4" bw="32" slack="0"/>
<pin id="502" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln636/91 "/>
</bind>
</comp>

<comp id="504" class="1004" name="write_ln637_write_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="0" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="87"/>
<pin id="507" dir="0" index="2" bw="32" slack="87"/>
<pin id="508" dir="0" index="3" bw="32" slack="0"/>
<pin id="509" dir="0" index="4" bw="32" slack="0"/>
<pin id="510" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln637/91 "/>
</bind>
</comp>

<comp id="513" class="1004" name="write_ln638_write_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="0" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="87"/>
<pin id="516" dir="0" index="2" bw="2" slack="0"/>
<pin id="517" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln638/91 "/>
</bind>
</comp>

<comp id="519" class="1004" name="write_ln639_write_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="0" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="87"/>
<pin id="522" dir="0" index="2" bw="2" slack="0"/>
<pin id="523" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln639/91 "/>
</bind>
</comp>

<comp id="525" class="1004" name="write_ln640_write_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="0" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="87"/>
<pin id="528" dir="0" index="2" bw="2" slack="0"/>
<pin id="529" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln640/91 "/>
</bind>
</comp>

<comp id="531" class="1004" name="empty_92_read_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="11"/>
<pin id="534" dir="0" index="2" bw="32" slack="11"/>
<pin id="535" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_92/93 "/>
</bind>
</comp>

<comp id="537" class="1004" name="empty_93_read_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="11"/>
<pin id="540" dir="0" index="2" bw="32" slack="11"/>
<pin id="541" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_93/93 "/>
</bind>
</comp>

<comp id="543" class="1004" name="empty_94_read_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="11"/>
<pin id="546" dir="0" index="2" bw="32" slack="11"/>
<pin id="547" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_94/93 "/>
</bind>
</comp>

<comp id="549" class="1004" name="empty_95_read_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="11"/>
<pin id="552" dir="0" index="2" bw="32" slack="11"/>
<pin id="553" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_95/93 "/>
</bind>
</comp>

<comp id="555" class="1004" name="empty_96_read_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="11"/>
<pin id="558" dir="0" index="2" bw="32" slack="11"/>
<pin id="559" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_96/93 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_32_read_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="11"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/93 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_33_read_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="11"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_33/93 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_34_read_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="11"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_34/93 "/>
</bind>
</comp>

<comp id="576" class="1004" name="q_i_M_real_addr_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="0"/>
<pin id="580" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_real_addr/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="q_i_M_imag_addr_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_access_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="0" slack="0"/>
<pin id="839" dir="0" index="4" bw="4" slack="1"/>
<pin id="840" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="841" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="3" bw="32" slack="1"/>
<pin id="842" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln579/3 store_ln608/8 store_ln606/8 p_t_real_2/94 p_t_real_3/94 store_ln674/111 store_ln674/112 tmp_M_real_5/115 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_access_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="0" slack="0"/>
<pin id="844" dir="0" index="4" bw="4" slack="1"/>
<pin id="845" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="846" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="3" bw="32" slack="1"/>
<pin id="847" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln579/3 store_ln608/8 store_ln606/8 p_t_imag_2/94 p_t_imag_3/94 store_ln674/111 store_ln674/112 tmp_M_imag_6/115 "/>
</bind>
</comp>

<comp id="602" class="1004" name="r_i_M_real_addr_gep_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="4" slack="0"/>
<pin id="606" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_real_addr/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="r_i_M_imag_addr_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="4" slack="0"/>
<pin id="612" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_imag_addr/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_access_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="0" slack="0"/>
<pin id="775" dir="0" index="4" bw="4" slack="1"/>
<pin id="776" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="777" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="3" bw="32" slack="0"/>
<pin id="778" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln580/5 store_ln613/9 r_i_M_real_load/14 r_i_M_real_load_1/14 p_t_real/94 p_t_real_1/94 store_ln669/109 store_ln669/111 r_i_M_real_load_2/115 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_access_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="0" slack="0"/>
<pin id="780" dir="0" index="4" bw="4" slack="1"/>
<pin id="781" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
<pin id="783" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln580/5 store_ln613/9 r_i_M_imag_load/14 r_i_M_imag_load_1/14 p_t_imag/94 p_t_imag_1/94 store_ln669/109 store_ln669/111 r_i_M_imag_load_2/115 "/>
</bind>
</comp>

<comp id="628" class="1004" name="q_i_M_real_addr_1_gep_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_real_addr_1/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="q_i_M_imag_addr_1_gep_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_imag_addr_1/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="q_i_M_real_addr_2_gep_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="6" slack="0"/>
<pin id="644" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_real_addr_2/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="q_i_M_imag_addr_2_gep_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_imag_addr_2/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="A_M_real_addr_gep_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_addr/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="A_M_imag_addr_gep_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="6" slack="0"/>
<pin id="666" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_addr/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_access_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="672" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="673" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_real_load/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_access_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_imag_load/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="r_i_M_real_addr_3_gep_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="6" slack="1"/>
<pin id="685" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_real_addr_3/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="r_i_M_imag_addr_3_gep_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="0" index="2" bw="6" slack="1"/>
<pin id="691" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_imag_addr_3/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="CONFIG_BATCH_CNTS_ad_gep_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="0" index="2" bw="3" slack="0"/>
<pin id="701" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="CONFIG_BATCH_CNTS_ad/11 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_access_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="0"/>
<pin id="706" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="707" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="708" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CONFIG_BATCH_CNTS_lo/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="CONFIG_SEQUENCE_0_ad_gep_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="0" index="2" bw="4" slack="0"/>
<pin id="714" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="CONFIG_SEQUENCE_0_ad/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="grp_access_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="721" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="px_row1/13 "/>
</bind>
</comp>

<comp id="723" class="1004" name="CONFIG_SEQUENCE_1_ad_gep_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="0" index="2" bw="4" slack="0"/>
<pin id="727" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="CONFIG_SEQUENCE_1_ad/13 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_access_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="733" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="734" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="px_row2/13 "/>
</bind>
</comp>

<comp id="736" class="1004" name="CONFIG_SEQUENCE_2_ad_gep_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="0" index="2" bw="4" slack="0"/>
<pin id="740" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="CONFIG_SEQUENCE_2_ad/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_access_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="746" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="px_col/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="r_i_M_real_addr_1_gep_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="4" slack="0"/>
<pin id="753" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_real_addr_1/14 "/>
</bind>
</comp>

<comp id="755" class="1004" name="r_i_M_imag_addr_1_gep_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="0" index="2" bw="4" slack="0"/>
<pin id="759" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_imag_addr_1/14 "/>
</bind>
</comp>

<comp id="763" class="1004" name="r_i_M_real_addr_2_gep_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="0" index="2" bw="4" slack="0"/>
<pin id="767" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_real_addr_2/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="r_i_M_imag_addr_2_gep_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="0" index="2" bw="4" slack="0"/>
<pin id="773" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_imag_addr_2/14 "/>
</bind>
</comp>

<comp id="785" class="1004" name="r_i_M_real_addr_5_gep_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_real_addr_5/94 "/>
</bind>
</comp>

<comp id="791" class="1004" name="r_i_M_real_addr_6_gep_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="0" index="2" bw="6" slack="0"/>
<pin id="795" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_real_addr_6/94 "/>
</bind>
</comp>

<comp id="797" class="1004" name="r_i_M_imag_addr_5_gep_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="6" slack="0"/>
<pin id="801" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_imag_addr_5/94 "/>
</bind>
</comp>

<comp id="803" class="1004" name="r_i_M_imag_addr_6_gep_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_imag_addr_6/94 "/>
</bind>
</comp>

<comp id="813" class="1004" name="q_i_M_real_addr_4_gep_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="0" index="2" bw="6" slack="0"/>
<pin id="817" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_real_addr_4/94 "/>
</bind>
</comp>

<comp id="819" class="1004" name="q_i_M_real_addr_5_gep_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="0" index="2" bw="6" slack="0"/>
<pin id="823" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_real_addr_5/94 "/>
</bind>
</comp>

<comp id="825" class="1004" name="q_i_M_imag_addr_4_gep_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_imag_addr_4/94 "/>
</bind>
</comp>

<comp id="831" class="1004" name="q_i_M_imag_addr_5_gep_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="0" index="2" bw="6" slack="0"/>
<pin id="835" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_imag_addr_5/94 "/>
</bind>
</comp>

<comp id="849" class="1004" name="r_i_M_real_addr_4_gep_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="0" index="2" bw="6" slack="0"/>
<pin id="853" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_real_addr_4/115 "/>
</bind>
</comp>

<comp id="855" class="1004" name="r_i_M_imag_addr_4_gep_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="0" index="2" bw="6" slack="0"/>
<pin id="859" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_i_M_imag_addr_4/115 "/>
</bind>
</comp>

<comp id="863" class="1004" name="q_i_M_real_addr_3_gep_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="0" index="2" bw="6" slack="0"/>
<pin id="867" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_real_addr_3/115 "/>
</bind>
</comp>

<comp id="869" class="1004" name="q_i_M_imag_addr_3_gep_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="0" index="2" bw="6" slack="0"/>
<pin id="873" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_i_M_imag_addr_3/115 "/>
</bind>
</comp>

<comp id="877" class="1004" name="R_M_real_addr_gep_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="0" index="2" bw="6" slack="1"/>
<pin id="881" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_M_real_addr/116 "/>
</bind>
</comp>

<comp id="884" class="1004" name="R_M_imag_addr_gep_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="0" index="2" bw="6" slack="1"/>
<pin id="888" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_M_imag_addr/116 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln685_access_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="895" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/116 "/>
</bind>
</comp>

<comp id="898" class="1004" name="store_ln685_access_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="902" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln685/116 "/>
</bind>
</comp>

<comp id="905" class="1004" name="Q_M_real_addr_gep_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="6" slack="0"/>
<pin id="909" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_M_real_addr/116 "/>
</bind>
</comp>

<comp id="912" class="1004" name="Q_M_imag_addr_gep_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="0" index="2" bw="6" slack="0"/>
<pin id="916" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_M_imag_addr/116 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln692_access_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="923" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln692/116 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln692_access_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="4" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="930" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln692/116 "/>
</bind>
</comp>

<comp id="932" class="1005" name="phi_ln579_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="2" slack="1"/>
<pin id="934" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln579 (phireg) "/>
</bind>
</comp>

<comp id="936" class="1004" name="phi_ln579_phi_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="939" dir="0" index="2" bw="2" slack="0"/>
<pin id="940" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="941" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln579/2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="phi_ln579_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="2" slack="1"/>
<pin id="946" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln579_1 (phireg) "/>
</bind>
</comp>

<comp id="948" class="1004" name="phi_ln579_1_phi_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="951" dir="0" index="2" bw="2" slack="0"/>
<pin id="952" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="953" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln579_1/3 "/>
</bind>
</comp>

<comp id="955" class="1005" name="phi_ln580_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="2" slack="1"/>
<pin id="957" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln580 (phireg) "/>
</bind>
</comp>

<comp id="959" class="1004" name="phi_ln580_phi_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="0"/>
<pin id="961" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="962" dir="0" index="2" bw="1" slack="1"/>
<pin id="963" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="964" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln580/4 "/>
</bind>
</comp>

<comp id="967" class="1005" name="phi_ln580_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="2" slack="1"/>
<pin id="969" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln580_1 (phireg) "/>
</bind>
</comp>

<comp id="971" class="1004" name="phi_ln580_1_phi_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="974" dir="0" index="2" bw="2" slack="0"/>
<pin id="975" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="976" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln580_1/5 "/>
</bind>
</comp>

<comp id="978" class="1005" name="phi_ln594_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="3" slack="1"/>
<pin id="980" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln594 (phireg) "/>
</bind>
</comp>

<comp id="982" class="1004" name="phi_ln594_phi_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="985" dir="0" index="2" bw="1" slack="1"/>
<pin id="986" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="987" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln594/6 "/>
</bind>
</comp>

<comp id="989" class="1005" name="r_0_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="3" slack="1"/>
<pin id="991" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="993" class="1004" name="r_0_phi_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="3" slack="0"/>
<pin id="995" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="996" dir="0" index="2" bw="1" slack="1"/>
<pin id="997" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="998" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/7 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="indvar_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="3" slack="1"/>
<pin id="1003" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="1005" class="1004" name="indvar_phi_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="3" slack="0"/>
<pin id="1007" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1008" dir="0" index="2" bw="1" slack="1"/>
<pin id="1009" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1010" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/8 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="seq_cnt_0_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="4" slack="1"/>
<pin id="1014" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="seq_cnt_0 (phireg) "/>
</bind>
</comp>

<comp id="1016" class="1004" name="seq_cnt_0_phi_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="4" slack="1"/>
<pin id="1018" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1019" dir="0" index="2" bw="1" slack="1"/>
<pin id="1020" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1021" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="seq_cnt_0/11 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="batch_num_0_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="1"/>
<pin id="1026" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="batch_num_0 (phireg) "/>
</bind>
</comp>

<comp id="1028" class="1004" name="batch_num_0_phi_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="3" slack="0"/>
<pin id="1030" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1031" dir="0" index="2" bw="1" slack="1"/>
<pin id="1032" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1033" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="batch_num_0/11 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="seq_cnt_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="1037" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="seq_cnt_1 (phireg) "/>
</bind>
</comp>

<comp id="1038" class="1004" name="seq_cnt_1_phi_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="2"/>
<pin id="1040" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1041" dir="0" index="2" bw="4" slack="0"/>
<pin id="1042" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1043" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="seq_cnt_1/13 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="px_cnt19_0_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="2" slack="1"/>
<pin id="1047" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="px_cnt19_0 (phireg) "/>
</bind>
</comp>

<comp id="1049" class="1004" name="px_cnt19_0_phi_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="2" slack="0"/>
<pin id="1051" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1052" dir="0" index="2" bw="1" slack="1"/>
<pin id="1053" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1054" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="px_cnt19_0/93 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="indvar3_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="3" slack="1"/>
<pin id="1058" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar3 (phireg) "/>
</bind>
</comp>

<comp id="1060" class="1004" name="indvar3_phi_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="1"/>
<pin id="1062" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1063" dir="0" index="2" bw="1" slack="1"/>
<pin id="1064" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1065" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar3/94 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="r21_0_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="3" slack="1"/>
<pin id="1070" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r21_0 (phireg) "/>
</bind>
</comp>

<comp id="1072" class="1004" name="r21_0_phi_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="3" slack="0"/>
<pin id="1074" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1075" dir="0" index="2" bw="1" slack="1"/>
<pin id="1076" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1077" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r21_0/114 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="indvar8_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="1"/>
<pin id="1081" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar8 (phireg) "/>
</bind>
</comp>

<comp id="1083" class="1004" name="indvar8_phi_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="3" slack="0"/>
<pin id="1085" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1086" dir="0" index="2" bw="1" slack="1"/>
<pin id="1087" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1088" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar8/115 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="grp_qrf_givens_float_s_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="288" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="4"/>
<pin id="1093" dir="0" index="2" bw="32" slack="0"/>
<pin id="1094" dir="0" index="3" bw="32" slack="0"/>
<pin id="1095" dir="0" index="4" bw="32" slack="0"/>
<pin id="1096" dir="0" index="5" bw="32" slack="0"/>
<pin id="1097" dir="1" index="6" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/15 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="grp_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="0" index="1" bw="32" slack="1"/>
<pin id="1106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_r_M_real_2/99 p_r_M_real_6/100 p_r_M_real_5/101 p_r_M_real_7/102 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="grp_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="0" index="1" bw="32" slack="1"/>
<pin id="1110" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_imag_2/99 p_r_M_imag_6/100 p_r_M_imag_5/101 p_r_M_imag_7/102 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="grp_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="0" index="1" bw="32" slack="1"/>
<pin id="1114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/99 complex_M_real_writ_4/100 complex_M_real_writ_2/101 complex_M_real_writ_6/102 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="grp_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="0" index="1" bw="32" slack="1"/>
<pin id="1118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ/99 complex_M_imag_writ_5/100 complex_M_imag_writ_3/101 complex_M_imag_writ_7/102 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="grp_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="0" index="1" bw="32" slack="1"/>
<pin id="1122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_real_writ_1/104 complex_M_real_writ_5/105 complex_M_real_writ_3/106 complex_M_real_writ_7/107 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="grp_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="0" index="1" bw="32" slack="1"/>
<pin id="1126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_2/104 complex_M_imag_writ_6/105 complex_M_imag_writ_4/106 complex_M_imag_writ_8/107 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="grp_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="2"/>
<pin id="1129" dir="0" index="1" bw="32" slack="0"/>
<pin id="1130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i_i/95 tmp_i_i_i_i1/96 tmp_i_i_i1_i/97 tmp_i_i_i8_i/98 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="grp_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="2"/>
<pin id="1134" dir="0" index="1" bw="32" slack="0"/>
<pin id="1135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i_i_98/95 tmp_i_i_i_i1_100/96 tmp_i_i_i2_i/97 tmp_i_i_i9_i/98 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="grp_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="2"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i_i_i/95 tmp_1_i_i_i_i1/96 tmp_1_i_i_i4_i/97 tmp_1_i_i_i11_i/98 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="grp_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="2"/>
<pin id="1144" dir="0" index="1" bw="32" slack="0"/>
<pin id="1145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i_i_i/95 tmp_2_i_i_i_i1/96 tmp_2_i_i_i5_i/97 tmp_2_i_i_i12_i/98 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="grp_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="2"/>
<pin id="1149" dir="0" index="1" bw="32" slack="0"/>
<pin id="1150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1_i_i/95 tmp_i_i1_i_i1/96 tmp_i_i1_i11_i/97 tmp_i_i1_i18_i/98 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="grp_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="2"/>
<pin id="1154" dir="0" index="1" bw="32" slack="0"/>
<pin id="1155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i2_i_i/95 tmp_i_i2_i_i1/96 tmp_i_i2_i12_i/97 tmp_i_i2_i19_i/98 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="grp_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="2"/>
<pin id="1159" dir="0" index="1" bw="32" slack="0"/>
<pin id="1160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i4_i_i/95 tmp_1_i_i4_i_i1/96 tmp_1_i_i4_i14_i/97 tmp_1_i_i4_i21_i/98 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="grp_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="2"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i5_i_i/95 tmp_2_i_i5_i_i1/96 tmp_2_i_i5_i15_i/97 tmp_2_i_i5_i22_i/98 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_real_load p_t_real "/>
</bind>
</comp>

<comp id="1175" class="1005" name="reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_imag_load p_t_imag "/>
</bind>
</comp>

<comp id="1183" class="1005" name="reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="1"/>
<pin id="1185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_real_load_1 p_t_real_1 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_imag_load_1 p_t_imag_1 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_5 complex_M_real_writ_7 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_6 complex_M_imag_writ_8 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="add_ln579_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="2" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln579/2 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="add_ln579_1_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="2" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln579_1/3 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_17_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="4" slack="0"/>
<pin id="1223" dir="0" index="1" bw="2" slack="1"/>
<pin id="1224" dir="0" index="2" bw="2" slack="0"/>
<pin id="1225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="zext_ln1027_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="4" slack="0"/>
<pin id="1231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="icmp_ln579_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="2" slack="0"/>
<pin id="1237" dir="0" index="1" bw="2" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln579/3 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="icmp_ln579_1_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="2" slack="1"/>
<pin id="1243" dir="0" index="1" bw="2" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln579_1/3 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="add_ln580_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="2" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln580/4 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="add_ln580_1_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="2" slack="0"/>
<pin id="1255" dir="0" index="1" bw="1" slack="0"/>
<pin id="1256" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln580_1/5 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="4" slack="0"/>
<pin id="1261" dir="0" index="1" bw="2" slack="1"/>
<pin id="1262" dir="0" index="2" bw="2" slack="0"/>
<pin id="1263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="zext_ln1027_1_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="4" slack="0"/>
<pin id="1269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/5 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="icmp_ln580_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="2" slack="0"/>
<pin id="1275" dir="0" index="1" bw="2" slack="0"/>
<pin id="1276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580/5 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="icmp_ln580_1_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="2" slack="1"/>
<pin id="1281" dir="0" index="1" bw="2" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580_1/5 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="add_ln594_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="3" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln594/6 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="icmp_ln594_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="3" slack="0"/>
<pin id="1293" dir="0" index="1" bw="3" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/6 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="icmp_ln600_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="3" slack="0"/>
<pin id="1299" dir="0" index="1" bw="3" slack="0"/>
<pin id="1300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln600/7 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="r_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="3" slack="0"/>
<pin id="1305" dir="0" index="1" bw="1" slack="0"/>
<pin id="1306" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="zext_ln613_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="3" slack="0"/>
<pin id="1311" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln613/7 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="tmp_19_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="5" slack="0"/>
<pin id="1315" dir="0" index="1" bw="3" slack="0"/>
<pin id="1316" dir="0" index="2" bw="1" slack="0"/>
<pin id="1317" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="zext_ln1067_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="5" slack="0"/>
<pin id="1323" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/7 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="add_ln1067_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="3" slack="0"/>
<pin id="1327" dir="0" index="1" bw="5" slack="0"/>
<pin id="1328" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067/7 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="zext_ln1067_1_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="6" slack="0"/>
<pin id="1333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_1/7 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="icmp_ln600_1_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="3" slack="0"/>
<pin id="1339" dir="0" index="1" bw="3" slack="0"/>
<pin id="1340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln600_1/8 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="icmp_ln605_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="3" slack="1"/>
<pin id="1345" dir="0" index="1" bw="3" slack="0"/>
<pin id="1346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln605/8 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="zext_ln1067_2_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="3" slack="0"/>
<pin id="1351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_2/8 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="add_ln1067_1_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="5" slack="1"/>
<pin id="1355" dir="0" index="1" bw="3" slack="0"/>
<pin id="1356" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067_1/8 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="zext_ln1067_3_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="6" slack="0"/>
<pin id="1360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_3/8 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="zext_ln613_1_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="3" slack="0"/>
<pin id="1366" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln613_1/8 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="add_ln613_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="5" slack="1"/>
<pin id="1370" dir="0" index="1" bw="3" slack="0"/>
<pin id="1371" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln613/8 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="zext_ln613_2_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="6" slack="0"/>
<pin id="1375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln613_2/8 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="add_ln600_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="3" slack="0"/>
<pin id="1381" dir="0" index="1" bw="1" slack="0"/>
<pin id="1382" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln600/8 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="icmp_ln618_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="3" slack="0"/>
<pin id="1387" dir="0" index="1" bw="3" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln618/11 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="batch_num_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="3" slack="0"/>
<pin id="1393" dir="0" index="1" bw="1" slack="0"/>
<pin id="1394" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="batch_num/11 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="zext_ln620_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="3" slack="0"/>
<pin id="1399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln620/11 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="icmp_ln628_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="3" slack="0"/>
<pin id="1404" dir="0" index="1" bw="3" slack="0"/>
<pin id="1405" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/11 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="smax_cast_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="2" slack="0"/>
<pin id="1410" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/12 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="seq_cnt_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="2" slack="0"/>
<pin id="1414" dir="0" index="1" bw="4" slack="1"/>
<pin id="1415" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="seq_cnt/12 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="empty_90_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="4" slack="1"/>
<pin id="1420" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_90/12 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="add_ln620_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="2" slack="0"/>
<pin id="1424" dir="0" index="1" bw="2" slack="0"/>
<pin id="1425" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln620/12 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="trunc_ln620_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="4" slack="0"/>
<pin id="1430" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln620/13 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="icmp_ln620_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="2" slack="0"/>
<pin id="1434" dir="0" index="1" bw="2" slack="1"/>
<pin id="1435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln620/13 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="zext_ln623_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="4" slack="0"/>
<pin id="1439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln623/13 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="add_ln626_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="4" slack="0"/>
<pin id="1446" dir="0" index="1" bw="1" slack="0"/>
<pin id="1447" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln626/13 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="tmp_22_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="4" slack="0"/>
<pin id="1452" dir="0" index="1" bw="2" slack="0"/>
<pin id="1453" dir="0" index="2" bw="2" slack="0"/>
<pin id="1454" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="zext_ln631_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="4" slack="0"/>
<pin id="1460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln631/14 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="tmp_23_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="4" slack="0"/>
<pin id="1466" dir="0" index="1" bw="2" slack="0"/>
<pin id="1467" dir="0" index="2" bw="2" slack="0"/>
<pin id="1468" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="zext_ln631_1_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="4" slack="0"/>
<pin id="1474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln631_1/14 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="tmp_20_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="2" slack="77"/>
<pin id="1480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/91 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="tmp_25_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="2" slack="77"/>
<pin id="1484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/91 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="tmp_27_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="2" slack="77"/>
<pin id="1488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/91 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="tmp_M_imag_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="288" slack="0"/>
<pin id="1492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_M_imag/91 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="tmp_M_real_3_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="288" slack="0"/>
<pin id="1497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_M_real_3/91 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="tmp_M_imag_1_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="288" slack="0"/>
<pin id="1502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_M_imag_1/91 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="tmp_M_real_1_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="288" slack="0"/>
<pin id="1507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_M_real_1/91 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="tmp_M_imag_2_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="288" slack="0"/>
<pin id="1512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_M_imag_2/91 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="tmp_M_real_2_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="288" slack="0"/>
<pin id="1517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_M_real_2/91 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="tmp_M_imag_3_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="288" slack="0"/>
<pin id="1522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_M_imag_3/91 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="tmp_M_real_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="288" slack="0"/>
<pin id="1527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_M_real/91 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="mag_M_real_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="288" slack="0"/>
<pin id="1532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mag_M_real/91 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="icmp_ln643_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="2" slack="0"/>
<pin id="1537" dir="0" index="1" bw="2" slack="3"/>
<pin id="1538" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln643/93 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="px_cnt_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="2" slack="0"/>
<pin id="1542" dir="0" index="1" bw="1" slack="0"/>
<pin id="1543" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="px_cnt/93 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="p_r_M_real_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="64" slack="0"/>
<pin id="1548" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real/93 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="p_r_M_imag_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="64" slack="0"/>
<pin id="1552" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag/93 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="p_r_M_real_1_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="64" slack="0"/>
<pin id="1556" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_1/93 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="p_r_M_imag_1_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="64" slack="0"/>
<pin id="1560" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_1/93 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="p_r_M_real_3_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="64" slack="0"/>
<pin id="1564" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_3/93 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="p_r_M_imag_3_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="64" slack="0"/>
<pin id="1568" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_3/93 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="p_r_M_real_4_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="64" slack="0"/>
<pin id="1572" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_4/93 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="p_r_M_imag_4_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="64" slack="0"/>
<pin id="1576" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_4/93 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="rotations_V_M_real_1_97_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="64" slack="0"/>
<pin id="1580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rotations_V_M_real_1_97/93 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="trunc_ln674_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="0"/>
<pin id="1584" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/93 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="sext_ln674_cast_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="6" slack="0"/>
<pin id="1588" dir="0" index="1" bw="4" slack="0"/>
<pin id="1589" dir="0" index="2" bw="1" slack="0"/>
<pin id="1590" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln674_cast/93 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="trunc_ln132_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="0"/>
<pin id="1596" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln132/93 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="sext_ln674_1_cast_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="6" slack="0"/>
<pin id="1600" dir="0" index="1" bw="4" slack="0"/>
<pin id="1601" dir="0" index="2" bw="1" slack="0"/>
<pin id="1602" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln674_1_cast/93 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="select_ln132_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="4"/>
<pin id="1608" dir="0" index="1" bw="32" slack="0"/>
<pin id="1609" dir="0" index="2" bw="32" slack="0"/>
<pin id="1610" dir="1" index="3" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132/93 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="icmp_ln643_1_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="3" slack="0"/>
<pin id="1615" dir="0" index="1" bw="3" slack="0"/>
<pin id="1616" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln643_1/94 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="zext_ln662_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="3" slack="0"/>
<pin id="1621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/94 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="icmp_ln666_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="0"/>
<pin id="1625" dir="0" index="1" bw="32" slack="1"/>
<pin id="1626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln666/94 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="zext_ln669_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="3" slack="0"/>
<pin id="1630" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln669/94 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="add_ln669_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="6" slack="1"/>
<pin id="1634" dir="0" index="1" bw="3" slack="0"/>
<pin id="1635" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln669/94 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="sext_ln669_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="6" slack="0"/>
<pin id="1639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln669/94 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="add_ln669_1_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="6" slack="1"/>
<pin id="1647" dir="0" index="1" bw="3" slack="0"/>
<pin id="1648" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln669_1/94 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="sext_ln669_1_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="6" slack="0"/>
<pin id="1652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln669_1/94 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="add_ln643_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="3" slack="3"/>
<pin id="1660" dir="0" index="1" bw="1" slack="0"/>
<pin id="1661" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643/97 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="phitmp_i_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="19"/>
<pin id="1666" dir="0" index="1" bw="32" slack="13"/>
<pin id="1667" dir="0" index="2" bw="32" slack="15"/>
<pin id="1668" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_i/108 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="phitmp15_i_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="19"/>
<pin id="1672" dir="0" index="1" bw="32" slack="13"/>
<pin id="1673" dir="0" index="2" bw="32" slack="0"/>
<pin id="1674" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp15_i/108 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="select_ln666_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="14"/>
<pin id="1679" dir="0" index="1" bw="32" slack="0"/>
<pin id="1680" dir="0" index="2" bw="32" slack="0"/>
<pin id="1681" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666/108 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="select_ln666_1_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="14"/>
<pin id="1686" dir="0" index="1" bw="32" slack="0"/>
<pin id="1687" dir="0" index="2" bw="32" slack="0"/>
<pin id="1688" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_1/108 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="select_ln666_2_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="1" slack="16"/>
<pin id="1693" dir="0" index="1" bw="32" slack="17"/>
<pin id="1694" dir="0" index="2" bw="32" slack="0"/>
<pin id="1695" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_2/110 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="select_ln666_3_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="1" slack="16"/>
<pin id="1699" dir="0" index="1" bw="32" slack="0"/>
<pin id="1700" dir="0" index="2" bw="32" slack="0"/>
<pin id="1701" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_3/110 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="icmp_ln680_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="3" slack="0"/>
<pin id="1706" dir="0" index="1" bw="3" slack="0"/>
<pin id="1707" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln680/114 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="r_1_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="3" slack="0"/>
<pin id="1712" dir="0" index="1" bw="1" slack="0"/>
<pin id="1713" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/114 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="zext_ln685_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="3" slack="0"/>
<pin id="1718" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln685/114 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="tmp_21_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="5" slack="0"/>
<pin id="1722" dir="0" index="1" bw="3" slack="0"/>
<pin id="1723" dir="0" index="2" bw="1" slack="0"/>
<pin id="1724" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/114 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="zext_ln683_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="5" slack="0"/>
<pin id="1730" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln683/114 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="icmp_ln680_1_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="3" slack="0"/>
<pin id="1734" dir="0" index="1" bw="3" slack="0"/>
<pin id="1735" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln680_1/115 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="zext_ln685_1_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="3" slack="0"/>
<pin id="1740" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln685_1/115 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="add_ln685_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="5" slack="1"/>
<pin id="1744" dir="0" index="1" bw="3" slack="0"/>
<pin id="1745" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln685/115 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="zext_ln685_2_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="6" slack="0"/>
<pin id="1749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln685_2/115 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="tmp_28_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="5" slack="0"/>
<pin id="1757" dir="0" index="1" bw="3" slack="0"/>
<pin id="1758" dir="0" index="2" bw="1" slack="0"/>
<pin id="1759" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/115 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="add_ln680_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="3" slack="0"/>
<pin id="1765" dir="0" index="1" bw="1" slack="0"/>
<pin id="1766" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln680/115 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="zext_ln692_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="5" slack="1"/>
<pin id="1771" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692/116 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="add_ln692_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="3" slack="2"/>
<pin id="1774" dir="0" index="1" bw="5" slack="0"/>
<pin id="1775" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/116 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="zext_ln692_1_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="6" slack="0"/>
<pin id="1779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692_1/116 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="bitcast_ln155_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="0"/>
<pin id="1785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155/116 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="xor_ln155_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="0"/>
<pin id="1789" dir="0" index="1" bw="32" slack="0"/>
<pin id="1790" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/116 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="tmp_M_imag_7_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="0"/>
<pin id="1795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_7/116 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="to_rot_0_V_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="32" slack="0"/>
<pin id="1800" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="to_rot_0_V "/>
</bind>
</comp>

<comp id="1804" class="1005" name="to_rot_1_V_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="32" slack="0"/>
<pin id="1806" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="to_rot_1_V "/>
</bind>
</comp>

<comp id="1810" class="1005" name="to_rot_2_V_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="32" slack="0"/>
<pin id="1812" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="to_rot_2_V "/>
</bind>
</comp>

<comp id="1816" class="1005" name="rotations_V_M_real_s_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="32" slack="0"/>
<pin id="1818" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_real_s "/>
</bind>
</comp>

<comp id="1823" class="1005" name="rotations_V_M_real_1_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="32" slack="0"/>
<pin id="1825" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_real_1 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="rotations_V_M_real_2_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="0"/>
<pin id="1832" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_real_2 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="rotations_V_M_real_3_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="32" slack="0"/>
<pin id="1839" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_real_3 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="rotations_V_M_real_4_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="32" slack="0"/>
<pin id="1846" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_real_4 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="rotations_V_M_imag_s_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="0"/>
<pin id="1853" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_imag_s "/>
</bind>
</comp>

<comp id="1858" class="1005" name="rotations_V_M_imag_1_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="32" slack="0"/>
<pin id="1860" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_imag_1 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="rotations_V_M_imag_2_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="32" slack="0"/>
<pin id="1867" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_imag_2 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="rotations_V_M_imag_3_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="0"/>
<pin id="1874" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_imag_3 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="rotations_V_M_imag_4_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="32" slack="0"/>
<pin id="1881" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="rotations_V_M_imag_4 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="add_ln579_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="2" slack="0"/>
<pin id="1888" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln579 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="add_ln579_1_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="2" slack="0"/>
<pin id="1893" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln579_1 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="add_ln580_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="2" slack="0"/>
<pin id="1904" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln580 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="add_ln580_1_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="2" slack="0"/>
<pin id="1909" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln580_1 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="add_ln594_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="3" slack="0"/>
<pin id="1920" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln594 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="icmp_ln600_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="1" slack="1"/>
<pin id="1928" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln600 "/>
</bind>
</comp>

<comp id="1930" class="1005" name="r_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="3" slack="0"/>
<pin id="1932" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1935" class="1005" name="zext_ln1067_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="6" slack="1"/>
<pin id="1937" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1067 "/>
</bind>
</comp>

<comp id="1941" class="1005" name="q_i_M_real_addr_1_reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="4" slack="1"/>
<pin id="1943" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_i_M_real_addr_1 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="q_i_M_imag_addr_1_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="4" slack="1"/>
<pin id="1948" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_i_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="1951" class="1005" name="icmp_ln600_1_reg_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="1" slack="1"/>
<pin id="1953" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln600_1 "/>
</bind>
</comp>

<comp id="1958" class="1005" name="zext_ln613_2_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="64" slack="1"/>
<pin id="1960" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln613_2 "/>
</bind>
</comp>

<comp id="1964" class="1005" name="A_M_real_addr_reg_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="4" slack="1"/>
<pin id="1966" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_real_addr "/>
</bind>
</comp>

<comp id="1969" class="1005" name="A_M_imag_addr_reg_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="4" slack="1"/>
<pin id="1971" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_imag_addr "/>
</bind>
</comp>

<comp id="1974" class="1005" name="add_ln600_reg_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="3" slack="0"/>
<pin id="1976" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln600 "/>
</bind>
</comp>

<comp id="1982" class="1005" name="batch_num_reg_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="3" slack="0"/>
<pin id="1984" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="batch_num "/>
</bind>
</comp>

<comp id="1987" class="1005" name="CONFIG_BATCH_CNTS_ad_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="3" slack="1"/>
<pin id="1989" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="CONFIG_BATCH_CNTS_ad "/>
</bind>
</comp>

<comp id="1992" class="1005" name="icmp_ln628_reg_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="1" slack="4"/>
<pin id="1994" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="CONFIG_BATCH_CNTS_lo_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="2" slack="3"/>
<pin id="2002" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="CONFIG_BATCH_CNTS_lo "/>
</bind>
</comp>

<comp id="2005" class="1005" name="seq_cnt_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="4" slack="1"/>
<pin id="2007" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="seq_cnt "/>
</bind>
</comp>

<comp id="2010" class="1005" name="add_ln620_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="2" slack="1"/>
<pin id="2012" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln620 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="icmp_ln620_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="1" slack="1"/>
<pin id="2017" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln620 "/>
</bind>
</comp>

<comp id="2019" class="1005" name="CONFIG_SEQUENCE_0_ad_reg_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="4" slack="1"/>
<pin id="2021" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="CONFIG_SEQUENCE_0_ad "/>
</bind>
</comp>

<comp id="2024" class="1005" name="CONFIG_SEQUENCE_1_ad_reg_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="4" slack="1"/>
<pin id="2026" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="CONFIG_SEQUENCE_1_ad "/>
</bind>
</comp>

<comp id="2029" class="1005" name="CONFIG_SEQUENCE_2_ad_reg_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="4" slack="1"/>
<pin id="2031" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="CONFIG_SEQUENCE_2_ad "/>
</bind>
</comp>

<comp id="2034" class="1005" name="add_ln626_reg_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="4" slack="0"/>
<pin id="2036" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln626 "/>
</bind>
</comp>

<comp id="2039" class="1005" name="px_row1_reg_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="2" slack="77"/>
<pin id="2041" dir="1" index="1" bw="2" slack="77"/>
</pin_list>
<bind>
<opset="px_row1 "/>
</bind>
</comp>

<comp id="2044" class="1005" name="px_row2_reg_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="2" slack="77"/>
<pin id="2046" dir="1" index="1" bw="2" slack="77"/>
</pin_list>
<bind>
<opset="px_row2 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="px_col_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="2" slack="77"/>
<pin id="2051" dir="1" index="1" bw="2" slack="77"/>
</pin_list>
<bind>
<opset="px_col "/>
</bind>
</comp>

<comp id="2054" class="1005" name="r_i_M_real_addr_1_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="4" slack="1"/>
<pin id="2056" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_real_addr_1 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="r_i_M_imag_addr_1_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="4" slack="1"/>
<pin id="2061" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="r_i_M_real_addr_2_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="4" slack="1"/>
<pin id="2066" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_real_addr_2 "/>
</bind>
</comp>

<comp id="2069" class="1005" name="r_i_M_imag_addr_2_reg_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="4" slack="1"/>
<pin id="2071" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="icmp_ln643_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="1" slack="1"/>
<pin id="2076" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln643 "/>
</bind>
</comp>

<comp id="2078" class="1005" name="px_cnt_reg_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="2" slack="0"/>
<pin id="2080" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="px_cnt "/>
</bind>
</comp>

<comp id="2083" class="1005" name="p_r_M_real_reg_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="32" slack="2"/>
<pin id="2085" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="2089" class="1005" name="p_r_M_imag_reg_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="32" slack="2"/>
<pin id="2091" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="2095" class="1005" name="p_r_M_real_1_reg_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="32" slack="2"/>
<pin id="2097" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 "/>
</bind>
</comp>

<comp id="2101" class="1005" name="p_r_M_imag_1_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="32" slack="2"/>
<pin id="2103" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="2107" class="1005" name="p_r_M_real_3_reg_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="32" slack="4"/>
<pin id="2109" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="p_r_M_imag_3_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="32" slack="4"/>
<pin id="2115" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 "/>
</bind>
</comp>

<comp id="2119" class="1005" name="p_r_M_real_4_reg_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="32" slack="4"/>
<pin id="2121" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="2125" class="1005" name="p_r_M_imag_4_reg_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="32" slack="4"/>
<pin id="2127" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

<comp id="2131" class="1005" name="rotations_V_M_real_1_97_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="32" slack="15"/>
<pin id="2133" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="rotations_V_M_real_1_97 "/>
</bind>
</comp>

<comp id="2136" class="1005" name="tmp_34_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="32" slack="1"/>
<pin id="2138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="2141" class="1005" name="sext_ln674_cast_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="6" slack="1"/>
<pin id="2143" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln674_cast "/>
</bind>
</comp>

<comp id="2146" class="1005" name="sext_ln674_1_cast_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="6" slack="1"/>
<pin id="2148" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln674_1_cast "/>
</bind>
</comp>

<comp id="2151" class="1005" name="select_ln132_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="32" slack="17"/>
<pin id="2153" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="select_ln132 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="icmp_ln643_1_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="1" slack="1"/>
<pin id="2158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln643_1 "/>
</bind>
</comp>

<comp id="2160" class="1005" name="icmp_ln666_reg_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="1" slack="1"/>
<pin id="2162" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln666 "/>
</bind>
</comp>

<comp id="2168" class="1005" name="r_i_M_real_addr_5_reg_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="4" slack="1"/>
<pin id="2170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_real_addr_5 "/>
</bind>
</comp>

<comp id="2173" class="1005" name="r_i_M_real_addr_6_reg_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="4" slack="1"/>
<pin id="2175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_real_addr_6 "/>
</bind>
</comp>

<comp id="2179" class="1005" name="r_i_M_imag_addr_5_reg_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="4" slack="1"/>
<pin id="2181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="2184" class="1005" name="r_i_M_imag_addr_6_reg_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="4" slack="1"/>
<pin id="2186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_imag_addr_6 "/>
</bind>
</comp>

<comp id="2190" class="1005" name="q_i_M_real_addr_4_reg_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="4" slack="1"/>
<pin id="2192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_i_M_real_addr_4 "/>
</bind>
</comp>

<comp id="2196" class="1005" name="q_i_M_real_addr_5_reg_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="4" slack="1"/>
<pin id="2198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_i_M_real_addr_5 "/>
</bind>
</comp>

<comp id="2201" class="1005" name="q_i_M_imag_addr_4_reg_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="4" slack="1"/>
<pin id="2203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_i_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="2207" class="1005" name="q_i_M_imag_addr_5_reg_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="4" slack="1"/>
<pin id="2209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_i_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="2212" class="1005" name="p_t_real_2_reg_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="32" slack="1"/>
<pin id="2214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_2 "/>
</bind>
</comp>

<comp id="2218" class="1005" name="p_t_imag_2_reg_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="32" slack="1"/>
<pin id="2220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_2 "/>
</bind>
</comp>

<comp id="2224" class="1005" name="p_t_real_3_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="32" slack="1"/>
<pin id="2226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_3 "/>
</bind>
</comp>

<comp id="2230" class="1005" name="p_t_imag_3_reg_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="32" slack="1"/>
<pin id="2232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_3 "/>
</bind>
</comp>

<comp id="2236" class="1005" name="add_ln643_reg_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="3" slack="1"/>
<pin id="2238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln643 "/>
</bind>
</comp>

<comp id="2241" class="1005" name="tmp_i_i_i_i_reg_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="32" slack="1"/>
<pin id="2243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i "/>
</bind>
</comp>

<comp id="2246" class="1005" name="tmp_i_i_i_i_98_reg_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="32" slack="1"/>
<pin id="2248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i_98 "/>
</bind>
</comp>

<comp id="2251" class="1005" name="tmp_1_i_i_i_i_reg_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="32" slack="1"/>
<pin id="2253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i_i "/>
</bind>
</comp>

<comp id="2256" class="1005" name="tmp_2_i_i_i_i_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="32" slack="1"/>
<pin id="2258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_i_i "/>
</bind>
</comp>

<comp id="2261" class="1005" name="tmp_i_i1_i_i_reg_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="32" slack="1"/>
<pin id="2263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_i_i "/>
</bind>
</comp>

<comp id="2266" class="1005" name="tmp_i_i2_i_i_reg_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="32" slack="1"/>
<pin id="2268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2_i_i "/>
</bind>
</comp>

<comp id="2271" class="1005" name="tmp_1_i_i4_i_i_reg_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="32" slack="1"/>
<pin id="2273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i4_i_i "/>
</bind>
</comp>

<comp id="2276" class="1005" name="tmp_2_i_i5_i_i_reg_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="32" slack="1"/>
<pin id="2278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i5_i_i "/>
</bind>
</comp>

<comp id="2281" class="1005" name="tmp_i_i_i_i1_reg_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="32" slack="1"/>
<pin id="2283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i1 "/>
</bind>
</comp>

<comp id="2286" class="1005" name="tmp_i_i_i_i1_100_reg_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="32" slack="1"/>
<pin id="2288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i1_100 "/>
</bind>
</comp>

<comp id="2291" class="1005" name="tmp_1_i_i_i_i1_reg_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="32" slack="1"/>
<pin id="2293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i_i1 "/>
</bind>
</comp>

<comp id="2296" class="1005" name="tmp_2_i_i_i_i1_reg_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="32" slack="1"/>
<pin id="2298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_i_i1 "/>
</bind>
</comp>

<comp id="2301" class="1005" name="tmp_i_i1_i_i1_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="32" slack="1"/>
<pin id="2303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_i_i1 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="tmp_i_i2_i_i1_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="32" slack="1"/>
<pin id="2308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2_i_i1 "/>
</bind>
</comp>

<comp id="2311" class="1005" name="tmp_1_i_i4_i_i1_reg_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="32" slack="1"/>
<pin id="2313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i4_i_i1 "/>
</bind>
</comp>

<comp id="2316" class="1005" name="tmp_2_i_i5_i_i1_reg_2316">
<pin_list>
<pin id="2317" dir="0" index="0" bw="32" slack="1"/>
<pin id="2318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i5_i_i1 "/>
</bind>
</comp>

<comp id="2321" class="1005" name="tmp_i_i_i1_i_reg_2321">
<pin_list>
<pin id="2322" dir="0" index="0" bw="32" slack="1"/>
<pin id="2323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i1_i "/>
</bind>
</comp>

<comp id="2326" class="1005" name="tmp_i_i_i2_i_reg_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="32" slack="1"/>
<pin id="2328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i2_i "/>
</bind>
</comp>

<comp id="2331" class="1005" name="tmp_1_i_i_i4_i_reg_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="32" slack="1"/>
<pin id="2333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i4_i "/>
</bind>
</comp>

<comp id="2336" class="1005" name="tmp_2_i_i_i5_i_reg_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="32" slack="1"/>
<pin id="2338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_i5_i "/>
</bind>
</comp>

<comp id="2341" class="1005" name="tmp_i_i1_i11_i_reg_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="32" slack="1"/>
<pin id="2343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_i11_i "/>
</bind>
</comp>

<comp id="2346" class="1005" name="tmp_i_i2_i12_i_reg_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="32" slack="1"/>
<pin id="2348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2_i12_i "/>
</bind>
</comp>

<comp id="2351" class="1005" name="tmp_1_i_i4_i14_i_reg_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="32" slack="1"/>
<pin id="2353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i4_i14_i "/>
</bind>
</comp>

<comp id="2356" class="1005" name="tmp_2_i_i5_i15_i_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="32" slack="1"/>
<pin id="2358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i5_i15_i "/>
</bind>
</comp>

<comp id="2361" class="1005" name="tmp_i_i_i8_i_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="32" slack="1"/>
<pin id="2363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i8_i "/>
</bind>
</comp>

<comp id="2366" class="1005" name="tmp_i_i_i9_i_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="32" slack="1"/>
<pin id="2368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i9_i "/>
</bind>
</comp>

<comp id="2371" class="1005" name="tmp_1_i_i_i11_i_reg_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="32" slack="1"/>
<pin id="2373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i11_i "/>
</bind>
</comp>

<comp id="2376" class="1005" name="tmp_2_i_i_i12_i_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="32" slack="1"/>
<pin id="2378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_i12_i "/>
</bind>
</comp>

<comp id="2381" class="1005" name="tmp_i_i1_i18_i_reg_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="32" slack="1"/>
<pin id="2383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_i18_i "/>
</bind>
</comp>

<comp id="2386" class="1005" name="tmp_i_i2_i19_i_reg_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="32" slack="1"/>
<pin id="2388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2_i19_i "/>
</bind>
</comp>

<comp id="2391" class="1005" name="tmp_1_i_i4_i21_i_reg_2391">
<pin_list>
<pin id="2392" dir="0" index="0" bw="32" slack="1"/>
<pin id="2393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i4_i21_i "/>
</bind>
</comp>

<comp id="2396" class="1005" name="tmp_2_i_i5_i22_i_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="32" slack="1"/>
<pin id="2398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i5_i22_i "/>
</bind>
</comp>

<comp id="2401" class="1005" name="p_r_M_real_2_reg_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="32" slack="1"/>
<pin id="2403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_2 "/>
</bind>
</comp>

<comp id="2406" class="1005" name="p_r_M_imag_2_reg_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="32" slack="1"/>
<pin id="2408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_2 "/>
</bind>
</comp>

<comp id="2411" class="1005" name="complex_M_real_writ_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="32" slack="1"/>
<pin id="2413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ "/>
</bind>
</comp>

<comp id="2416" class="1005" name="complex_M_imag_writ_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="32" slack="1"/>
<pin id="2418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="2421" class="1005" name="p_r_M_real_6_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="32" slack="1"/>
<pin id="2423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_6 "/>
</bind>
</comp>

<comp id="2426" class="1005" name="p_r_M_imag_6_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="32" slack="1"/>
<pin id="2428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_6 "/>
</bind>
</comp>

<comp id="2431" class="1005" name="complex_M_real_writ_4_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="32" slack="1"/>
<pin id="2433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_4 "/>
</bind>
</comp>

<comp id="2436" class="1005" name="complex_M_imag_writ_5_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="32" slack="1"/>
<pin id="2438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_5 "/>
</bind>
</comp>

<comp id="2441" class="1005" name="p_r_M_real_5_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="32" slack="1"/>
<pin id="2443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_5 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="p_r_M_imag_5_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="32" slack="1"/>
<pin id="2448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_5 "/>
</bind>
</comp>

<comp id="2451" class="1005" name="complex_M_real_writ_2_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="32" slack="1"/>
<pin id="2453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_2 "/>
</bind>
</comp>

<comp id="2456" class="1005" name="complex_M_imag_writ_3_reg_2456">
<pin_list>
<pin id="2457" dir="0" index="0" bw="32" slack="1"/>
<pin id="2458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_3 "/>
</bind>
</comp>

<comp id="2461" class="1005" name="p_r_M_real_7_reg_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="32" slack="1"/>
<pin id="2463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_7 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="p_r_M_imag_7_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="32" slack="1"/>
<pin id="2468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_7 "/>
</bind>
</comp>

<comp id="2471" class="1005" name="complex_M_real_writ_6_reg_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="32" slack="1"/>
<pin id="2473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_6 "/>
</bind>
</comp>

<comp id="2476" class="1005" name="complex_M_imag_writ_7_reg_2476">
<pin_list>
<pin id="2477" dir="0" index="0" bw="32" slack="1"/>
<pin id="2478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_7 "/>
</bind>
</comp>

<comp id="2481" class="1005" name="select_ln666_reg_2481">
<pin_list>
<pin id="2482" dir="0" index="0" bw="32" slack="1"/>
<pin id="2483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln666 "/>
</bind>
</comp>

<comp id="2486" class="1005" name="select_ln666_1_reg_2486">
<pin_list>
<pin id="2487" dir="0" index="0" bw="32" slack="1"/>
<pin id="2488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln666_1 "/>
</bind>
</comp>

<comp id="2491" class="1005" name="select_ln666_2_reg_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="32" slack="1"/>
<pin id="2493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln666_2 "/>
</bind>
</comp>

<comp id="2496" class="1005" name="select_ln666_3_reg_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="32" slack="1"/>
<pin id="2498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln666_3 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="icmp_ln680_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="1" slack="1"/>
<pin id="2503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln680 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="r_1_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="3" slack="0"/>
<pin id="2507" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="2510" class="1005" name="zext_ln685_reg_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="6" slack="2"/>
<pin id="2512" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln685 "/>
</bind>
</comp>

<comp id="2515" class="1005" name="zext_ln683_reg_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="6" slack="1"/>
<pin id="2517" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln683 "/>
</bind>
</comp>

<comp id="2520" class="1005" name="icmp_ln680_1_reg_2520">
<pin_list>
<pin id="2521" dir="0" index="0" bw="1" slack="1"/>
<pin id="2522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln680_1 "/>
</bind>
</comp>

<comp id="2524" class="1005" name="zext_ln685_2_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="64" slack="1"/>
<pin id="2526" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln685_2 "/>
</bind>
</comp>

<comp id="2530" class="1005" name="r_i_M_real_addr_4_reg_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="4" slack="1"/>
<pin id="2532" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_real_addr_4 "/>
</bind>
</comp>

<comp id="2535" class="1005" name="r_i_M_imag_addr_4_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="4" slack="1"/>
<pin id="2537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="tmp_28_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="5" slack="1"/>
<pin id="2542" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="2545" class="1005" name="q_i_M_real_addr_3_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="4" slack="1"/>
<pin id="2547" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_i_M_real_addr_3 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="q_i_M_imag_addr_3_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="4" slack="1"/>
<pin id="2552" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_i_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="2555" class="1005" name="add_ln680_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="3" slack="0"/>
<pin id="2557" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln680 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="337"><net_src comp="20" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="20" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="20" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="20" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="20" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="20" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="268" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="256" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="268" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="256" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="268" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="256" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="268" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="256" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="268" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="256" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="268" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="256" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="268" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="256" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="268" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="256" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="268" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="256" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="268" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="256" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="479"><net_src comp="308" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="487"><net_src comp="308" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="495"><net_src comp="308" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="503"><net_src comp="308" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="308" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="256" pin="0"/><net_sink comp="504" pin=4"/></net>

<net id="518"><net_src comp="310" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="524"><net_src comp="310" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="310" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="536"><net_src comp="314" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="314" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="314" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="554"><net_src comp="314" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="560"><net_src comp="314" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="316" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="316" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="316" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="254" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="254" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="256" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="576" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="600"><net_src comp="256" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="582" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="254" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="254" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="256" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="602" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="626"><net_src comp="256" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="627"><net_src comp="608" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="633"><net_src comp="254" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="254" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="254" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="254" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="653"><net_src comp="646" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="654"><net_src comp="290" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="660"><net_src comp="0" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="254" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="667"><net_src comp="2" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="254" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="674"><net_src comp="655" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="680"><net_src comp="662" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="686"><net_src comp="254" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="254" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="693"><net_src comp="669" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="694"><net_src comp="681" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="695"><net_src comp="675" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="696"><net_src comp="687" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="702"><net_src comp="12" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="254" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="709"><net_src comp="697" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="715"><net_src comp="14" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="254" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="728"><net_src comp="16" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="254" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="735"><net_src comp="723" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="741"><net_src comp="18" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="254" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="736" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="754"><net_src comp="254" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="254" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="749" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="762"><net_src comp="755" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="768"><net_src comp="254" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="254" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="763" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="784"><net_src comp="769" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="790"><net_src comp="254" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="254" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="254" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="254" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="809"><net_src comp="785" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="810"><net_src comp="797" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="811"><net_src comp="791" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="812"><net_src comp="803" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="818"><net_src comp="254" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="254" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="254" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="254" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="837"><net_src comp="813" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="838"><net_src comp="825" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="843"><net_src comp="819" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="848"><net_src comp="831" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="854"><net_src comp="254" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="254" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="861"><net_src comp="849" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="862"><net_src comp="855" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="868"><net_src comp="254" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="874"><net_src comp="254" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="875"><net_src comp="863" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="876"><net_src comp="869" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="882"><net_src comp="8" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="254" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="889"><net_src comp="10" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="254" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="896"><net_src comp="614" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="897"><net_src comp="877" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="903"><net_src comp="621" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="904"><net_src comp="884" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="910"><net_src comp="4" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="254" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="917"><net_src comp="6" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="254" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="924"><net_src comp="588" pin="7"/><net_sink comp="919" pin=1"/></net>

<net id="925"><net_src comp="905" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="931"><net_src comp="912" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="244" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="942"><net_src comp="932" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="936" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="947"><net_src comp="244" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="954"><net_src comp="944" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="958"><net_src comp="244" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="965"><net_src comp="955" pin="1"/><net_sink comp="959" pin=2"/></net>

<net id="966"><net_src comp="959" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="970"><net_src comp="244" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="967" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="981"><net_src comp="260" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="988"><net_src comp="978" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="992"><net_src comp="260" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="989" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="1000"><net_src comp="993" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="1004"><net_src comp="260" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1011"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=2"/></net>

<net id="1015"><net_src comp="296" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1022"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="1023"><net_src comp="1016" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1027"><net_src comp="260" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1034"><net_src comp="1024" pin="1"/><net_sink comp="1028" pin=2"/></net>

<net id="1044"><net_src comp="1012" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1048"><net_src comp="244" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1055"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=2"/></net>

<net id="1059"><net_src comp="260" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1066"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="1067"><net_src comp="1060" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1071"><net_src comp="260" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1078"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=2"/></net>

<net id="1082"><net_src comp="260" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1089"><net_src comp="1079" pin="1"/><net_sink comp="1083" pin=2"/></net>

<net id="1098"><net_src comp="304" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="614" pin="3"/><net_sink comp="1090" pin=2"/></net>

<net id="1100"><net_src comp="621" pin="3"/><net_sink comp="1090" pin=3"/></net>

<net id="1101"><net_src comp="614" pin="7"/><net_sink comp="1090" pin=4"/></net>

<net id="1102"><net_src comp="621" pin="7"/><net_sink comp="1090" pin=5"/></net>

<net id="1131"><net_src comp="614" pin="7"/><net_sink comp="1127" pin=1"/></net>

<net id="1136"><net_src comp="621" pin="7"/><net_sink comp="1132" pin=1"/></net>

<net id="1141"><net_src comp="614" pin="7"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="621" pin="7"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="614" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1156"><net_src comp="621" pin="3"/><net_sink comp="1152" pin=1"/></net>

<net id="1161"><net_src comp="614" pin="3"/><net_sink comp="1157" pin=1"/></net>

<net id="1166"><net_src comp="621" pin="3"/><net_sink comp="1162" pin=1"/></net>

<net id="1170"><net_src comp="614" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="1090" pin=2"/></net>

<net id="1172"><net_src comp="614" pin="7"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="1167" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1174"><net_src comp="1167" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1178"><net_src comp="621" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="1090" pin=3"/></net>

<net id="1180"><net_src comp="621" pin="7"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1182"><net_src comp="1175" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1186"><net_src comp="614" pin="7"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="1090" pin=4"/></net>

<net id="1188"><net_src comp="614" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="1183" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1190"><net_src comp="1183" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1194"><net_src comp="621" pin="7"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="1090" pin=5"/></net>

<net id="1196"><net_src comp="621" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="1191" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1198"><net_src comp="1191" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1202"><net_src comp="1119" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="588" pin=4"/></net>

<net id="1207"><net_src comp="1123" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="595" pin=4"/></net>

<net id="1213"><net_src comp="936" pin="4"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="246" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="948" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="246" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1226"><net_src comp="252" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1227"><net_src comp="932" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1228"><net_src comp="948" pin="4"/><net_sink comp="1221" pin=2"/></net>

<net id="1232"><net_src comp="1221" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1239"><net_src comp="948" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="258" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="932" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="258" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="959" pin="4"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="246" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="971" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="246" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1264"><net_src comp="252" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="955" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="971" pin="4"/><net_sink comp="1259" pin=2"/></net>

<net id="1270"><net_src comp="1259" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="1277"><net_src comp="971" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="258" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1283"><net_src comp="955" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="258" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="982" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="262" pin="0"/><net_sink comp="1285" pin=1"/></net>

<net id="1295"><net_src comp="982" pin="4"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="270" pin="0"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="993" pin="4"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="270" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1307"><net_src comp="993" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="262" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1312"><net_src comp="993" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1318"><net_src comp="280" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="993" pin="4"/><net_sink comp="1313" pin=1"/></net>

<net id="1320"><net_src comp="244" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1324"><net_src comp="1313" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1329"><net_src comp="1309" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1330"><net_src comp="1321" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="1334"><net_src comp="1325" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1341"><net_src comp="1005" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="270" pin="0"/><net_sink comp="1337" pin=1"/></net>

<net id="1347"><net_src comp="989" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="1005" pin="4"/><net_sink comp="1343" pin=1"/></net>

<net id="1352"><net_src comp="1005" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1357"><net_src comp="1349" pin="1"/><net_sink comp="1353" pin=1"/></net>

<net id="1361"><net_src comp="1353" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="1367"><net_src comp="1005" pin="4"/><net_sink comp="1364" pin=0"/></net>

<net id="1372"><net_src comp="1364" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="1376"><net_src comp="1368" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1383"><net_src comp="1005" pin="4"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="262" pin="0"/><net_sink comp="1379" pin=1"/></net>

<net id="1389"><net_src comp="1028" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="298" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1395"><net_src comp="1028" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="262" pin="0"/><net_sink comp="1391" pin=1"/></net>

<net id="1400"><net_src comp="1028" pin="4"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="1406"><net_src comp="1028" pin="4"/><net_sink comp="1402" pin=0"/></net>

<net id="1407"><net_src comp="270" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1411"><net_src comp="704" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1416"><net_src comp="1408" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="1012" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1421"><net_src comp="1012" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1426"><net_src comp="1418" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1427"><net_src comp="704" pin="3"/><net_sink comp="1422" pin=1"/></net>

<net id="1431"><net_src comp="1038" pin="4"/><net_sink comp="1428" pin=0"/></net>

<net id="1436"><net_src comp="1428" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1440"><net_src comp="1038" pin="4"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1443"><net_src comp="1437" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1448"><net_src comp="1038" pin="4"/><net_sink comp="1444" pin=0"/></net>

<net id="1449"><net_src comp="302" pin="0"/><net_sink comp="1444" pin=1"/></net>

<net id="1455"><net_src comp="252" pin="0"/><net_sink comp="1450" pin=0"/></net>

<net id="1456"><net_src comp="717" pin="3"/><net_sink comp="1450" pin=1"/></net>

<net id="1457"><net_src comp="743" pin="3"/><net_sink comp="1450" pin=2"/></net>

<net id="1461"><net_src comp="1450" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="1469"><net_src comp="252" pin="0"/><net_sink comp="1464" pin=0"/></net>

<net id="1470"><net_src comp="730" pin="3"/><net_sink comp="1464" pin=1"/></net>

<net id="1471"><net_src comp="743" pin="3"/><net_sink comp="1464" pin=2"/></net>

<net id="1475"><net_src comp="1464" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1481"><net_src comp="1478" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1485"><net_src comp="1482" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1489"><net_src comp="1486" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="1493"><net_src comp="1090" pin="6"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="496" pin=4"/></net>

<net id="1498"><net_src comp="1090" pin="6"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="496" pin=3"/></net>

<net id="1503"><net_src comp="1090" pin="6"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="488" pin=4"/></net>

<net id="1508"><net_src comp="1090" pin="6"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="488" pin=3"/></net>

<net id="1513"><net_src comp="1090" pin="6"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="1518"><net_src comp="1090" pin="6"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="480" pin=3"/></net>

<net id="1523"><net_src comp="1090" pin="6"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="472" pin=4"/></net>

<net id="1528"><net_src comp="1090" pin="6"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="472" pin=3"/></net>

<net id="1533"><net_src comp="1090" pin="6"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="504" pin=3"/></net>

<net id="1539"><net_src comp="1049" pin="4"/><net_sink comp="1535" pin=0"/></net>

<net id="1544"><net_src comp="1049" pin="4"/><net_sink comp="1540" pin=0"/></net>

<net id="1545"><net_src comp="246" pin="0"/><net_sink comp="1540" pin=1"/></net>

<net id="1549"><net_src comp="531" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1553"><net_src comp="531" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1557"><net_src comp="537" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="537" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1565"><net_src comp="543" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1569"><net_src comp="543" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1573"><net_src comp="549" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1577"><net_src comp="549" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1581"><net_src comp="555" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1585"><net_src comp="561" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1591"><net_src comp="318" pin="0"/><net_sink comp="1586" pin=0"/></net>

<net id="1592"><net_src comp="1582" pin="1"/><net_sink comp="1586" pin=1"/></net>

<net id="1593"><net_src comp="244" pin="0"/><net_sink comp="1586" pin=2"/></net>

<net id="1597"><net_src comp="566" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1603"><net_src comp="318" pin="0"/><net_sink comp="1598" pin=0"/></net>

<net id="1604"><net_src comp="1594" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="1605"><net_src comp="244" pin="0"/><net_sink comp="1598" pin=2"/></net>

<net id="1611"><net_src comp="1578" pin="1"/><net_sink comp="1606" pin=1"/></net>

<net id="1612"><net_src comp="256" pin="0"/><net_sink comp="1606" pin=2"/></net>

<net id="1617"><net_src comp="1060" pin="4"/><net_sink comp="1613" pin=0"/></net>

<net id="1618"><net_src comp="270" pin="0"/><net_sink comp="1613" pin=1"/></net>

<net id="1622"><net_src comp="1060" pin="4"/><net_sink comp="1619" pin=0"/></net>

<net id="1627"><net_src comp="1619" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1631"><net_src comp="1060" pin="4"/><net_sink comp="1628" pin=0"/></net>

<net id="1636"><net_src comp="1628" pin="1"/><net_sink comp="1632" pin=1"/></net>

<net id="1640"><net_src comp="1632" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="1643"><net_src comp="1637" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="1644"><net_src comp="1637" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1649"><net_src comp="1628" pin="1"/><net_sink comp="1645" pin=1"/></net>

<net id="1653"><net_src comp="1645" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="1655"><net_src comp="1650" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="1656"><net_src comp="1650" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="1657"><net_src comp="1650" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="1662"><net_src comp="1056" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1663"><net_src comp="262" pin="0"/><net_sink comp="1658" pin=1"/></net>

<net id="1669"><net_src comp="1167" pin="1"/><net_sink comp="1664" pin=1"/></net>

<net id="1675"><net_src comp="1175" pin="1"/><net_sink comp="1670" pin=1"/></net>

<net id="1676"><net_src comp="256" pin="0"/><net_sink comp="1670" pin=2"/></net>

<net id="1682"><net_src comp="1664" pin="3"/><net_sink comp="1677" pin=1"/></net>

<net id="1683"><net_src comp="1119" pin="2"/><net_sink comp="1677" pin=2"/></net>

<net id="1689"><net_src comp="1670" pin="3"/><net_sink comp="1684" pin=1"/></net>

<net id="1690"><net_src comp="1123" pin="2"/><net_sink comp="1684" pin=2"/></net>

<net id="1696"><net_src comp="1119" pin="2"/><net_sink comp="1691" pin=2"/></net>

<net id="1702"><net_src comp="256" pin="0"/><net_sink comp="1697" pin=1"/></net>

<net id="1703"><net_src comp="1123" pin="2"/><net_sink comp="1697" pin=2"/></net>

<net id="1708"><net_src comp="1072" pin="4"/><net_sink comp="1704" pin=0"/></net>

<net id="1709"><net_src comp="270" pin="0"/><net_sink comp="1704" pin=1"/></net>

<net id="1714"><net_src comp="1072" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1715"><net_src comp="262" pin="0"/><net_sink comp="1710" pin=1"/></net>

<net id="1719"><net_src comp="1072" pin="4"/><net_sink comp="1716" pin=0"/></net>

<net id="1725"><net_src comp="280" pin="0"/><net_sink comp="1720" pin=0"/></net>

<net id="1726"><net_src comp="1072" pin="4"/><net_sink comp="1720" pin=1"/></net>

<net id="1727"><net_src comp="244" pin="0"/><net_sink comp="1720" pin=2"/></net>

<net id="1731"><net_src comp="1720" pin="3"/><net_sink comp="1728" pin=0"/></net>

<net id="1736"><net_src comp="1083" pin="4"/><net_sink comp="1732" pin=0"/></net>

<net id="1737"><net_src comp="270" pin="0"/><net_sink comp="1732" pin=1"/></net>

<net id="1741"><net_src comp="1083" pin="4"/><net_sink comp="1738" pin=0"/></net>

<net id="1746"><net_src comp="1738" pin="1"/><net_sink comp="1742" pin=1"/></net>

<net id="1750"><net_src comp="1742" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="1752"><net_src comp="1747" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="1753"><net_src comp="1747" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="1754"><net_src comp="1747" pin="1"/><net_sink comp="869" pin=2"/></net>

<net id="1760"><net_src comp="280" pin="0"/><net_sink comp="1755" pin=0"/></net>

<net id="1761"><net_src comp="1083" pin="4"/><net_sink comp="1755" pin=1"/></net>

<net id="1762"><net_src comp="244" pin="0"/><net_sink comp="1755" pin=2"/></net>

<net id="1767"><net_src comp="1083" pin="4"/><net_sink comp="1763" pin=0"/></net>

<net id="1768"><net_src comp="262" pin="0"/><net_sink comp="1763" pin=1"/></net>

<net id="1776"><net_src comp="1769" pin="1"/><net_sink comp="1772" pin=1"/></net>

<net id="1780"><net_src comp="1772" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="1782"><net_src comp="1777" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="1786"><net_src comp="595" pin="7"/><net_sink comp="1783" pin=0"/></net>

<net id="1791"><net_src comp="1783" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1792"><net_src comp="332" pin="0"/><net_sink comp="1787" pin=1"/></net>

<net id="1796"><net_src comp="1787" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1801"><net_src comp="350" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1803"><net_src comp="1798" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1807"><net_src comp="354" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1809"><net_src comp="1804" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1813"><net_src comp="358" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1815"><net_src comp="1810" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1819"><net_src comp="362" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1821"><net_src comp="1816" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1822"><net_src comp="1816" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1826"><net_src comp="366" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1828"><net_src comp="1823" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1829"><net_src comp="1823" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1833"><net_src comp="370" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="1835"><net_src comp="1830" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1836"><net_src comp="1830" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1840"><net_src comp="374" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="1842"><net_src comp="1837" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1843"><net_src comp="1837" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1847"><net_src comp="378" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1849"><net_src comp="1844" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1850"><net_src comp="1844" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1854"><net_src comp="382" pin="1"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1856"><net_src comp="1851" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1857"><net_src comp="1851" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1861"><net_src comp="386" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1863"><net_src comp="1858" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1864"><net_src comp="1858" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1868"><net_src comp="390" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1870"><net_src comp="1865" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1871"><net_src comp="1865" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1875"><net_src comp="394" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1878"><net_src comp="1872" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1882"><net_src comp="398" pin="1"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1884"><net_src comp="1879" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1885"><net_src comp="1879" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="1889"><net_src comp="1209" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="1894"><net_src comp="1215" pin="2"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="948" pin=2"/></net>

<net id="1905"><net_src comp="1247" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1910"><net_src comp="1253" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="1921"><net_src comp="1285" pin="2"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1929"><net_src comp="1297" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1933"><net_src comp="1303" pin="2"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1938"><net_src comp="1321" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="1939"><net_src comp="1935" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1940"><net_src comp="1935" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1944"><net_src comp="628" pin="3"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1949"><net_src comp="634" pin="3"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1954"><net_src comp="1337" pin="2"/><net_sink comp="1951" pin=0"/></net>

<net id="1961"><net_src comp="1373" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="1963"><net_src comp="1958" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="1967"><net_src comp="655" pin="3"/><net_sink comp="1964" pin=0"/></net>

<net id="1968"><net_src comp="1964" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1972"><net_src comp="662" pin="3"/><net_sink comp="1969" pin=0"/></net>

<net id="1973"><net_src comp="1969" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1977"><net_src comp="1379" pin="2"/><net_sink comp="1974" pin=0"/></net>

<net id="1978"><net_src comp="1974" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1985"><net_src comp="1391" pin="2"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1990"><net_src comp="697" pin="3"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1995"><net_src comp="1402" pin="2"/><net_sink comp="1992" pin=0"/></net>

<net id="1996"><net_src comp="1992" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1997"><net_src comp="1992" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1998"><net_src comp="1992" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1999"><net_src comp="1992" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="2003"><net_src comp="704" pin="3"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="1535" pin=1"/></net>

<net id="2008"><net_src comp="1412" pin="2"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="2013"><net_src comp="1422" pin="2"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="1432" pin=1"/></net>

<net id="2018"><net_src comp="1432" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2022"><net_src comp="710" pin="3"/><net_sink comp="2019" pin=0"/></net>

<net id="2023"><net_src comp="2019" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="2027"><net_src comp="723" pin="3"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="2032"><net_src comp="736" pin="3"/><net_sink comp="2029" pin=0"/></net>

<net id="2033"><net_src comp="2029" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="2037"><net_src comp="1444" pin="2"/><net_sink comp="2034" pin=0"/></net>

<net id="2038"><net_src comp="2034" pin="1"/><net_sink comp="1038" pin=2"/></net>

<net id="2042"><net_src comp="717" pin="3"/><net_sink comp="2039" pin=0"/></net>

<net id="2043"><net_src comp="2039" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="2047"><net_src comp="730" pin="3"/><net_sink comp="2044" pin=0"/></net>

<net id="2048"><net_src comp="2044" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="2052"><net_src comp="743" pin="3"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="2057"><net_src comp="749" pin="3"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="2062"><net_src comp="755" pin="3"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="2067"><net_src comp="763" pin="3"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="2072"><net_src comp="769" pin="3"/><net_sink comp="2069" pin=0"/></net>

<net id="2073"><net_src comp="2069" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="2077"><net_src comp="1535" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2081"><net_src comp="1540" pin="2"/><net_sink comp="2078" pin=0"/></net>

<net id="2082"><net_src comp="2078" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="2086"><net_src comp="1546" pin="1"/><net_sink comp="2083" pin=0"/></net>

<net id="2087"><net_src comp="2083" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="2088"><net_src comp="2083" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="2092"><net_src comp="1550" pin="1"/><net_sink comp="2089" pin=0"/></net>

<net id="2093"><net_src comp="2089" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="2094"><net_src comp="2089" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="2098"><net_src comp="1554" pin="1"/><net_sink comp="2095" pin=0"/></net>

<net id="2099"><net_src comp="2095" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="2100"><net_src comp="2095" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="2104"><net_src comp="1558" pin="1"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="2106"><net_src comp="2101" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="2110"><net_src comp="1562" pin="1"/><net_sink comp="2107" pin=0"/></net>

<net id="2111"><net_src comp="2107" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="2112"><net_src comp="2107" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="2116"><net_src comp="1566" pin="1"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="2118"><net_src comp="2113" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="2122"><net_src comp="1570" pin="1"/><net_sink comp="2119" pin=0"/></net>

<net id="2123"><net_src comp="2119" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="2124"><net_src comp="2119" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="2128"><net_src comp="1574" pin="1"/><net_sink comp="2125" pin=0"/></net>

<net id="2129"><net_src comp="2125" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="2130"><net_src comp="2125" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="2134"><net_src comp="1578" pin="1"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="1664" pin=2"/></net>

<net id="2139"><net_src comp="571" pin="2"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="1623" pin=1"/></net>

<net id="2144"><net_src comp="1586" pin="3"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="2149"><net_src comp="1598" pin="3"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="2154"><net_src comp="1606" pin="3"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1691" pin=1"/></net>

<net id="2159"><net_src comp="1613" pin="2"/><net_sink comp="2156" pin=0"/></net>

<net id="2163"><net_src comp="1623" pin="2"/><net_sink comp="2160" pin=0"/></net>

<net id="2164"><net_src comp="2160" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="2165"><net_src comp="2160" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="2166"><net_src comp="2160" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="2167"><net_src comp="2160" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="2171"><net_src comp="785" pin="3"/><net_sink comp="2168" pin=0"/></net>

<net id="2172"><net_src comp="2168" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="2176"><net_src comp="791" pin="3"/><net_sink comp="2173" pin=0"/></net>

<net id="2177"><net_src comp="2173" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="2178"><net_src comp="2173" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="2182"><net_src comp="797" pin="3"/><net_sink comp="2179" pin=0"/></net>

<net id="2183"><net_src comp="2179" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="2187"><net_src comp="803" pin="3"/><net_sink comp="2184" pin=0"/></net>

<net id="2188"><net_src comp="2184" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="2189"><net_src comp="2184" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="2193"><net_src comp="813" pin="3"/><net_sink comp="2190" pin=0"/></net>

<net id="2194"><net_src comp="2190" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="2195"><net_src comp="2190" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="2199"><net_src comp="819" pin="3"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="2204"><net_src comp="825" pin="3"/><net_sink comp="2201" pin=0"/></net>

<net id="2205"><net_src comp="2201" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="2206"><net_src comp="2201" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="2210"><net_src comp="831" pin="3"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="2215"><net_src comp="588" pin="3"/><net_sink comp="2212" pin=0"/></net>

<net id="2216"><net_src comp="2212" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="2217"><net_src comp="2212" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="2221"><net_src comp="595" pin="3"/><net_sink comp="2218" pin=0"/></net>

<net id="2222"><net_src comp="2218" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="2223"><net_src comp="2218" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="2227"><net_src comp="588" pin="7"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="2229"><net_src comp="2224" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="2233"><net_src comp="595" pin="7"/><net_sink comp="2230" pin=0"/></net>

<net id="2234"><net_src comp="2230" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="2235"><net_src comp="2230" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="2239"><net_src comp="1658" pin="2"/><net_sink comp="2236" pin=0"/></net>

<net id="2240"><net_src comp="2236" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="2244"><net_src comp="1127" pin="2"/><net_sink comp="2241" pin=0"/></net>

<net id="2245"><net_src comp="2241" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2249"><net_src comp="1132" pin="2"/><net_sink comp="2246" pin=0"/></net>

<net id="2250"><net_src comp="2246" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="2254"><net_src comp="1137" pin="2"/><net_sink comp="2251" pin=0"/></net>

<net id="2255"><net_src comp="2251" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="2259"><net_src comp="1142" pin="2"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="2264"><net_src comp="1147" pin="2"/><net_sink comp="2261" pin=0"/></net>

<net id="2265"><net_src comp="2261" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="2269"><net_src comp="1152" pin="2"/><net_sink comp="2266" pin=0"/></net>

<net id="2270"><net_src comp="2266" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="2274"><net_src comp="1157" pin="2"/><net_sink comp="2271" pin=0"/></net>

<net id="2275"><net_src comp="2271" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="2279"><net_src comp="1162" pin="2"/><net_sink comp="2276" pin=0"/></net>

<net id="2280"><net_src comp="2276" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="2284"><net_src comp="1127" pin="2"/><net_sink comp="2281" pin=0"/></net>

<net id="2285"><net_src comp="2281" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2289"><net_src comp="1132" pin="2"/><net_sink comp="2286" pin=0"/></net>

<net id="2290"><net_src comp="2286" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="2294"><net_src comp="1137" pin="2"/><net_sink comp="2291" pin=0"/></net>

<net id="2295"><net_src comp="2291" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="2299"><net_src comp="1142" pin="2"/><net_sink comp="2296" pin=0"/></net>

<net id="2300"><net_src comp="2296" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="2304"><net_src comp="1147" pin="2"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="2309"><net_src comp="1152" pin="2"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="2314"><net_src comp="1157" pin="2"/><net_sink comp="2311" pin=0"/></net>

<net id="2315"><net_src comp="2311" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="2319"><net_src comp="1162" pin="2"/><net_sink comp="2316" pin=0"/></net>

<net id="2320"><net_src comp="2316" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="2324"><net_src comp="1127" pin="2"/><net_sink comp="2321" pin=0"/></net>

<net id="2325"><net_src comp="2321" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2329"><net_src comp="1132" pin="2"/><net_sink comp="2326" pin=0"/></net>

<net id="2330"><net_src comp="2326" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="2334"><net_src comp="1137" pin="2"/><net_sink comp="2331" pin=0"/></net>

<net id="2335"><net_src comp="2331" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="2339"><net_src comp="1142" pin="2"/><net_sink comp="2336" pin=0"/></net>

<net id="2340"><net_src comp="2336" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="2344"><net_src comp="1147" pin="2"/><net_sink comp="2341" pin=0"/></net>

<net id="2345"><net_src comp="2341" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="2349"><net_src comp="1152" pin="2"/><net_sink comp="2346" pin=0"/></net>

<net id="2350"><net_src comp="2346" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="2354"><net_src comp="1157" pin="2"/><net_sink comp="2351" pin=0"/></net>

<net id="2355"><net_src comp="2351" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="2359"><net_src comp="1162" pin="2"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="2364"><net_src comp="1127" pin="2"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2369"><net_src comp="1132" pin="2"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="2374"><net_src comp="1137" pin="2"/><net_sink comp="2371" pin=0"/></net>

<net id="2375"><net_src comp="2371" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="2379"><net_src comp="1142" pin="2"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="2384"><net_src comp="1147" pin="2"/><net_sink comp="2381" pin=0"/></net>

<net id="2385"><net_src comp="2381" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="2389"><net_src comp="1152" pin="2"/><net_sink comp="2386" pin=0"/></net>

<net id="2390"><net_src comp="2386" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="2394"><net_src comp="1157" pin="2"/><net_sink comp="2391" pin=0"/></net>

<net id="2395"><net_src comp="2391" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="2399"><net_src comp="1162" pin="2"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="2404"><net_src comp="1103" pin="2"/><net_sink comp="2401" pin=0"/></net>

<net id="2405"><net_src comp="2401" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="2409"><net_src comp="1107" pin="2"/><net_sink comp="2406" pin=0"/></net>

<net id="2410"><net_src comp="2406" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="2414"><net_src comp="1111" pin="2"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="2419"><net_src comp="1115" pin="2"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="2424"><net_src comp="1103" pin="2"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="2429"><net_src comp="1107" pin="2"/><net_sink comp="2426" pin=0"/></net>

<net id="2430"><net_src comp="2426" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="2434"><net_src comp="1111" pin="2"/><net_sink comp="2431" pin=0"/></net>

<net id="2435"><net_src comp="2431" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="2439"><net_src comp="1115" pin="2"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="2444"><net_src comp="1103" pin="2"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="2449"><net_src comp="1107" pin="2"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="2454"><net_src comp="1111" pin="2"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="2459"><net_src comp="1115" pin="2"/><net_sink comp="2456" pin=0"/></net>

<net id="2460"><net_src comp="2456" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="2464"><net_src comp="1103" pin="2"/><net_sink comp="2461" pin=0"/></net>

<net id="2465"><net_src comp="2461" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="2469"><net_src comp="1107" pin="2"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="2474"><net_src comp="1111" pin="2"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="2479"><net_src comp="1115" pin="2"/><net_sink comp="2476" pin=0"/></net>

<net id="2480"><net_src comp="2476" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="2484"><net_src comp="1677" pin="3"/><net_sink comp="2481" pin=0"/></net>

<net id="2485"><net_src comp="2481" pin="1"/><net_sink comp="614" pin=4"/></net>

<net id="2489"><net_src comp="1684" pin="3"/><net_sink comp="2486" pin=0"/></net>

<net id="2490"><net_src comp="2486" pin="1"/><net_sink comp="621" pin=4"/></net>

<net id="2494"><net_src comp="1691" pin="3"/><net_sink comp="2491" pin=0"/></net>

<net id="2495"><net_src comp="2491" pin="1"/><net_sink comp="614" pin=4"/></net>

<net id="2499"><net_src comp="1697" pin="3"/><net_sink comp="2496" pin=0"/></net>

<net id="2500"><net_src comp="2496" pin="1"/><net_sink comp="621" pin=4"/></net>

<net id="2504"><net_src comp="1704" pin="2"/><net_sink comp="2501" pin=0"/></net>

<net id="2508"><net_src comp="1710" pin="2"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="2513"><net_src comp="1716" pin="1"/><net_sink comp="2510" pin=0"/></net>

<net id="2514"><net_src comp="2510" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="2518"><net_src comp="1728" pin="1"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="1742" pin=0"/></net>

<net id="2523"><net_src comp="1732" pin="2"/><net_sink comp="2520" pin=0"/></net>

<net id="2527"><net_src comp="1747" pin="1"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="2529"><net_src comp="2524" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="2533"><net_src comp="849" pin="3"/><net_sink comp="2530" pin=0"/></net>

<net id="2534"><net_src comp="2530" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="2538"><net_src comp="855" pin="3"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="2543"><net_src comp="1755" pin="3"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="2548"><net_src comp="863" pin="3"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="2553"><net_src comp="869" pin="3"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="2558"><net_src comp="1763" pin="2"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="1083" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_M_real | {116 }
	Port: Q_M_imag | {116 }
	Port: R_M_real | {116 }
	Port: R_M_imag | {116 }
	Port: CONFIG_BATCH_CNTS | {}
	Port: CONFIG_SEQUENCE_0 | {}
	Port: CONFIG_SEQUENCE_1 | {}
	Port: CONFIG_SEQUENCE_2 | {}
 - Input state : 
	Port: qrf_alt : A_M_real | {8 9 }
	Port: qrf_alt : A_M_imag | {8 9 }
	Port: qrf_alt : CONFIG_BATCH_CNTS | {11 12 }
	Port: qrf_alt : CONFIG_SEQUENCE_0 | {13 14 }
	Port: qrf_alt : CONFIG_SEQUENCE_1 | {13 14 }
	Port: qrf_alt : CONFIG_SEQUENCE_2 | {13 14 }
  - Chain level:
	State 1
		empty : 1
		empty_62 : 1
		empty_63 : 1
		empty_64 : 1
		empty_65 : 1
		empty_66 : 1
		empty_67 : 1
		empty_68 : 1
		empty_69 : 1
		empty_70 : 1
		empty_71 : 1
		empty_72 : 1
		empty_73 : 1
		empty_74 : 1
		empty_75 : 1
		empty_76 : 1
		empty_77 : 1
		empty_78 : 1
		empty_79 : 1
		empty_80 : 1
		empty_81 : 1
		empty_82 : 1
		empty_83 : 1
		empty_84 : 1
		empty_85 : 1
		empty_86 : 1
	State 2
		add_ln579 : 1
	State 3
		add_ln579_1 : 1
		tmp_17 : 1
		zext_ln1027 : 2
		q_i_M_real_addr : 3
		q_i_M_imag_addr : 3
		store_ln579 : 4
		store_ln579 : 4
		icmp_ln579 : 1
		br_ln579 : 2
		br_ln579 : 1
	State 4
		add_ln580 : 1
	State 5
		add_ln580_1 : 1
		tmp : 1
		zext_ln1027_1 : 2
		r_i_M_real_addr : 3
		r_i_M_imag_addr : 3
		store_ln580 : 4
		store_ln580 : 4
		icmp_ln580 : 1
		br_ln580 : 2
		br_ln580 : 1
	State 6
		add_ln594 : 1
		switch_ln594 : 1
		icmp_ln594 : 1
		br_ln594 : 2
	State 7
		icmp_ln600 : 1
		r : 1
		br_ln600 : 2
		zext_ln613 : 1
		tmp_19 : 1
		zext_ln1067 : 2
		add_ln1067 : 3
		zext_ln1067_1 : 4
		q_i_M_real_addr_1 : 5
		q_i_M_imag_addr_1 : 5
	State 8
		icmp_ln600_1 : 1
		br_ln600 : 2
		icmp_ln605 : 1
		br_ln605 : 2
		zext_ln1067_2 : 1
		add_ln1067_1 : 2
		zext_ln1067_3 : 3
		q_i_M_real_addr_2 : 4
		q_i_M_imag_addr_2 : 4
		store_ln608 : 5
		store_ln608 : 5
		zext_ln613_1 : 1
		add_ln613 : 2
		zext_ln613_2 : 3
		A_M_real_addr : 4
		A_M_imag_addr : 4
		A_M_real_load : 5
		A_M_imag_load : 5
		add_ln600 : 1
	State 9
		store_ln613 : 1
		store_ln613 : 1
		empty_88 : 1
	State 10
	State 11
		icmp_ln618 : 1
		batch_num : 1
		br_ln618 : 2
		zext_ln620 : 1
		CONFIG_BATCH_CNTS_ad : 2
		CONFIG_BATCH_CNTS_lo : 3
		icmp_ln628 : 1
	State 12
		smax_cast : 1
		seq_cnt : 2
		add_ln620 : 1
	State 13
		trunc_ln620 : 1
		icmp_ln620 : 2
		br_ln620 : 3
		zext_ln623 : 1
		CONFIG_SEQUENCE_0_ad : 2
		px_row1 : 3
		CONFIG_SEQUENCE_1_ad : 2
		px_row2 : 3
		CONFIG_SEQUENCE_2_ad : 2
		px_col : 3
		add_ln626 : 1
	State 14
		tmp_22 : 1
		zext_ln631 : 2
		r_i_M_real_addr_1 : 3
		r_i_M_imag_addr_1 : 3
		r_i_M_real_load : 4
		r_i_M_imag_load : 4
		tmp_23 : 1
		zext_ln631_1 : 2
		r_i_M_real_addr_2 : 3
		r_i_M_imag_addr_2 : 3
		r_i_M_real_load_1 : 4
		r_i_M_imag_load_1 : 4
	State 15
		call_ret : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
		tmp_M_imag : 1
		tmp_M_real_3 : 1
		tmp_M_imag_1 : 1
		tmp_M_real_1 : 1
		tmp_M_imag_2 : 1
		tmp_M_real_2 : 1
		tmp_M_imag_3 : 1
		tmp_M_real : 1
		mag_M_real : 1
		write_ln633 : 2
		write_ln634 : 2
		write_ln635 : 2
		write_ln636 : 2
		write_ln637 : 2
		write_ln638 : 1
		write_ln639 : 1
		write_ln640 : 1
		empty_91 : 1
	State 92
	State 93
		icmp_ln643 : 1
		px_cnt : 1
		br_ln643 : 2
		sext_ln674_cast : 1
		sext_ln674_1_cast : 1
		select_ln132 : 1
	State 94
		icmp_ln643_1 : 1
		br_ln643 : 2
		zext_ln662 : 1
		icmp_ln666 : 2
		zext_ln669 : 1
		add_ln669 : 2
		sext_ln669 : 3
		r_i_M_real_addr_5 : 4
		add_ln669_1 : 2
		sext_ln669_1 : 3
		r_i_M_real_addr_6 : 4
		r_i_M_imag_addr_5 : 4
		r_i_M_imag_addr_6 : 4
		p_t_real : 5
		p_t_imag : 5
		p_t_real_1 : 5
		p_t_imag_1 : 5
		q_i_M_real_addr_4 : 4
		q_i_M_real_addr_5 : 4
		q_i_M_imag_addr_4 : 4
		q_i_M_imag_addr_5 : 4
		p_t_real_2 : 5
		p_t_imag_2 : 5
		p_t_real_3 : 5
		p_t_imag_3 : 5
	State 95
		tmp_i_i_i_i : 1
		tmp_i_i_i_i_98 : 1
		tmp_1_i_i_i_i : 1
		tmp_2_i_i_i_i : 1
		tmp_i_i1_i_i : 1
		tmp_i_i2_i_i : 1
		tmp_1_i_i4_i_i : 1
		tmp_2_i_i5_i_i : 1
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
		select_ln666 : 1
		select_ln666_1 : 1
	State 109
	State 110
		select_ln666_2 : 1
		select_ln666_3 : 1
	State 111
	State 112
		empty_99 : 1
		empty_101 : 1
	State 113
	State 114
		icmp_ln680 : 1
		r_1 : 1
		br_ln680 : 2
		zext_ln685 : 1
		tmp_21 : 1
		zext_ln683 : 2
	State 115
		icmp_ln680_1 : 1
		br_ln680 : 2
		zext_ln685_1 : 1
		add_ln685 : 2
		zext_ln685_2 : 3
		r_i_M_real_addr_4 : 4
		r_i_M_imag_addr_4 : 4
		r_i_M_real_load_2 : 5
		r_i_M_imag_load_2 : 5
		tmp_28 : 1
		q_i_M_real_addr_3 : 4
		q_i_M_imag_addr_3 : 4
		tmp_M_real_5 : 5
		tmp_M_imag_6 : 5
		add_ln680 : 1
	State 116
		store_ln685 : 1
		store_ln685 : 1
		empty_104 : 1
		add_ln692 : 1
		zext_ln692_1 : 2
		Q_M_real_addr : 3
		Q_M_imag_addr : 3
		bitcast_ln155 : 1
		xor_ln155 : 2
		tmp_M_imag_7 : 2
		store_ln692 : 4
		store_ln692 : 3
		empty_105 : 1
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |  grp_qrf_givens_float_s_fu_1090 |    61   | 55.1135 |  12581  |  20018  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           grp_fu_1127           |    3    |    0    |   143   |   321   |
|          |           grp_fu_1132           |    3    |    0    |   143   |   321   |
|          |           grp_fu_1137           |    3    |    0    |   143   |   321   |
|   fmul   |           grp_fu_1142           |    3    |    0    |   143   |   321   |
|          |           grp_fu_1147           |    3    |    0    |   143   |   321   |
|          |           grp_fu_1152           |    3    |    0    |   143   |   321   |
|          |           grp_fu_1157           |    3    |    0    |   143   |   321   |
|          |           grp_fu_1162           |    3    |    0    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           grp_fu_1103           |    2    |    0    |   205   |   390   |
|          |           grp_fu_1107           |    2    |    0    |   205   |   390   |
|   fadd   |           grp_fu_1111           |    2    |    0    |   205   |   390   |
|          |           grp_fu_1115           |    2    |    0    |   205   |   390   |
|          |           grp_fu_1119           |    2    |    0    |   205   |   390   |
|          |           grp_fu_1123           |    2    |    0    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        add_ln579_fu_1209        |    0    |    0    |    0    |    10   |
|          |       add_ln579_1_fu_1215       |    0    |    0    |    0    |    10   |
|          |        add_ln580_fu_1247        |    0    |    0    |    0    |    10   |
|          |       add_ln580_1_fu_1253       |    0    |    0    |    0    |    10   |
|          |        add_ln594_fu_1285        |    0    |    0    |    0    |    12   |
|          |            r_fu_1303            |    0    |    0    |    0    |    12   |
|          |        add_ln1067_fu_1325       |    0    |    0    |    0    |    15   |
|          |       add_ln1067_1_fu_1353      |    0    |    0    |    0    |    15   |
|          |        add_ln613_fu_1368        |    0    |    0    |    0    |    15   |
|          |        add_ln600_fu_1379        |    0    |    0    |    0    |    12   |
|    add   |        batch_num_fu_1391        |    0    |    0    |    0    |    12   |
|          |         seq_cnt_fu_1412         |    0    |    0    |    0    |    13   |
|          |        add_ln620_fu_1422        |    0    |    0    |    0    |    10   |
|          |        add_ln626_fu_1444        |    0    |    0    |    0    |    13   |
|          |          px_cnt_fu_1540         |    0    |    0    |    0    |    10   |
|          |        add_ln669_fu_1632        |    0    |    0    |    0    |    15   |
|          |       add_ln669_1_fu_1645       |    0    |    0    |    0    |    15   |
|          |        add_ln643_fu_1658        |    0    |    0    |    0    |    12   |
|          |           r_1_fu_1710           |    0    |    0    |    0    |    12   |
|          |        add_ln685_fu_1742        |    0    |    0    |    0    |    15   |
|          |        add_ln680_fu_1763        |    0    |    0    |    0    |    12   |
|          |        add_ln692_fu_1772        |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       select_ln132_fu_1606      |    0    |    0    |    0    |    32   |
|          |         phitmp_i_fu_1664        |    0    |    0    |    0    |    32   |
|          |        phitmp15_i_fu_1670       |    0    |    0    |    0    |    32   |
|  select  |       select_ln666_fu_1677      |    0    |    0    |    0    |    32   |
|          |      select_ln666_1_fu_1684     |    0    |    0    |    0    |    32   |
|          |      select_ln666_2_fu_1691     |    0    |    0    |    0    |    32   |
|          |      select_ln666_3_fu_1697     |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        icmp_ln579_fu_1235       |    0    |    0    |    0    |    8    |
|          |       icmp_ln579_1_fu_1241      |    0    |    0    |    0    |    8    |
|          |        icmp_ln580_fu_1273       |    0    |    0    |    0    |    8    |
|          |       icmp_ln580_1_fu_1279      |    0    |    0    |    0    |    8    |
|          |        icmp_ln594_fu_1291       |    0    |    0    |    0    |    9    |
|          |        icmp_ln600_fu_1297       |    0    |    0    |    0    |    9    |
|          |       icmp_ln600_1_fu_1337      |    0    |    0    |    0    |    9    |
|   icmp   |        icmp_ln605_fu_1343       |    0    |    0    |    0    |    9    |
|          |        icmp_ln618_fu_1385       |    0    |    0    |    0    |    9    |
|          |        icmp_ln628_fu_1402       |    0    |    0    |    0    |    9    |
|          |        icmp_ln620_fu_1432       |    0    |    0    |    0    |    8    |
|          |        icmp_ln643_fu_1535       |    0    |    0    |    0    |    8    |
|          |       icmp_ln643_1_fu_1613      |    0    |    0    |    0    |    9    |
|          |        icmp_ln666_fu_1623       |    0    |    0    |    0    |    18   |
|          |        icmp_ln680_fu_1704       |    0    |    0    |    0    |    9    |
|          |       icmp_ln680_1_fu_1732      |    0    |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|---------|
|    xor   |        xor_ln155_fu_1787        |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |     write_ln594_write_fu_402    |    0    |    0    |    0    |    0    |
|          |     write_ln594_write_fu_409    |    0    |    0    |    0    |    0    |
|          |     write_ln594_write_fu_416    |    0    |    0    |    0    |    0    |
|          |     write_ln594_write_fu_423    |    0    |    0    |    0    |    0    |
|          |     write_ln594_write_fu_430    |    0    |    0    |    0    |    0    |
|          |     write_ln594_write_fu_437    |    0    |    0    |    0    |    0    |
|          |     write_ln594_write_fu_444    |    0    |    0    |    0    |    0    |
|          |     write_ln594_write_fu_451    |    0    |    0    |    0    |    0    |
|   write  |     write_ln594_write_fu_458    |    0    |    0    |    0    |    0    |
|          |     write_ln594_write_fu_465    |    0    |    0    |    0    |    0    |
|          |     write_ln633_write_fu_472    |    0    |    0    |    0    |    0    |
|          |     write_ln634_write_fu_480    |    0    |    0    |    0    |    0    |
|          |     write_ln635_write_fu_488    |    0    |    0    |    0    |    0    |
|          |     write_ln636_write_fu_496    |    0    |    0    |    0    |    0    |
|          |     write_ln637_write_fu_504    |    0    |    0    |    0    |    0    |
|          |     write_ln638_write_fu_513    |    0    |    0    |    0    |    0    |
|          |     write_ln639_write_fu_519    |    0    |    0    |    0    |    0    |
|          |     write_ln640_write_fu_525    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       empty_92_read_fu_531      |    0    |    0    |    0    |    0    |
|          |       empty_93_read_fu_537      |    0    |    0    |    0    |    0    |
|          |       empty_94_read_fu_543      |    0    |    0    |    0    |    0    |
|   read   |       empty_95_read_fu_549      |    0    |    0    |    0    |    0    |
|          |       empty_96_read_fu_555      |    0    |    0    |    0    |    0    |
|          |        tmp_32_read_fu_561       |    0    |    0    |    0    |    0    |
|          |        tmp_33_read_fu_566       |    0    |    0    |    0    |    0    |
|          |        tmp_34_read_fu_571       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_17_fu_1221         |    0    |    0    |    0    |    0    |
|          |           tmp_fu_1259           |    0    |    0    |    0    |    0    |
|          |          tmp_19_fu_1313         |    0    |    0    |    0    |    0    |
|          |          tmp_22_fu_1450         |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_23_fu_1464         |    0    |    0    |    0    |    0    |
|          |     sext_ln674_cast_fu_1586     |    0    |    0    |    0    |    0    |
|          |    sext_ln674_1_cast_fu_1598    |    0    |    0    |    0    |    0    |
|          |          tmp_21_fu_1720         |    0    |    0    |    0    |    0    |
|          |          tmp_28_fu_1755         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |       zext_ln1027_fu_1229       |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_1_fu_1267      |    0    |    0    |    0    |    0    |
|          |        zext_ln613_fu_1309       |    0    |    0    |    0    |    0    |
|          |       zext_ln1067_fu_1321       |    0    |    0    |    0    |    0    |
|          |      zext_ln1067_1_fu_1331      |    0    |    0    |    0    |    0    |
|          |      zext_ln1067_2_fu_1349      |    0    |    0    |    0    |    0    |
|          |      zext_ln1067_3_fu_1358      |    0    |    0    |    0    |    0    |
|          |       zext_ln613_1_fu_1364      |    0    |    0    |    0    |    0    |
|          |       zext_ln613_2_fu_1373      |    0    |    0    |    0    |    0    |
|          |        zext_ln620_fu_1397       |    0    |    0    |    0    |    0    |
|          |        smax_cast_fu_1408        |    0    |    0    |    0    |    0    |
|          |        zext_ln623_fu_1437       |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln631_fu_1458       |    0    |    0    |    0    |    0    |
|          |       zext_ln631_1_fu_1472      |    0    |    0    |    0    |    0    |
|          |          tmp_20_fu_1478         |    0    |    0    |    0    |    0    |
|          |          tmp_25_fu_1482         |    0    |    0    |    0    |    0    |
|          |          tmp_27_fu_1486         |    0    |    0    |    0    |    0    |
|          |        zext_ln662_fu_1619       |    0    |    0    |    0    |    0    |
|          |        zext_ln669_fu_1628       |    0    |    0    |    0    |    0    |
|          |        zext_ln685_fu_1716       |    0    |    0    |    0    |    0    |
|          |        zext_ln683_fu_1728       |    0    |    0    |    0    |    0    |
|          |       zext_ln685_1_fu_1738      |    0    |    0    |    0    |    0    |
|          |       zext_ln685_2_fu_1747      |    0    |    0    |    0    |    0    |
|          |        zext_ln692_fu_1769       |    0    |    0    |    0    |    0    |
|          |       zext_ln692_1_fu_1777      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         empty_90_fu_1418        |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln620_fu_1428       |    0    |    0    |    0    |    0    |
|          |       trunc_ln674_fu_1582       |    0    |    0    |    0    |    0    |
|          |       trunc_ln132_fu_1594       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        tmp_M_imag_fu_1490       |    0    |    0    |    0    |    0    |
|          |       tmp_M_real_3_fu_1495      |    0    |    0    |    0    |    0    |
|          |       tmp_M_imag_1_fu_1500      |    0    |    0    |    0    |    0    |
|          |       tmp_M_real_1_fu_1505      |    0    |    0    |    0    |    0    |
|          |       tmp_M_imag_2_fu_1510      |    0    |    0    |    0    |    0    |
|          |       tmp_M_real_2_fu_1515      |    0    |    0    |    0    |    0    |
|          |       tmp_M_imag_3_fu_1520      |    0    |    0    |    0    |    0    |
|          |        tmp_M_real_fu_1525       |    0    |    0    |    0    |    0    |
|extractvalue|        mag_M_real_fu_1530       |    0    |    0    |    0    |    0    |
|          |        p_r_M_real_fu_1546       |    0    |    0    |    0    |    0    |
|          |        p_r_M_imag_fu_1550       |    0    |    0    |    0    |    0    |
|          |       p_r_M_real_1_fu_1554      |    0    |    0    |    0    |    0    |
|          |       p_r_M_imag_1_fu_1558      |    0    |    0    |    0    |    0    |
|          |       p_r_M_real_3_fu_1562      |    0    |    0    |    0    |    0    |
|          |       p_r_M_imag_3_fu_1566      |    0    |    0    |    0    |    0    |
|          |       p_r_M_real_4_fu_1570      |    0    |    0    |    0    |    0    |
|          |       p_r_M_imag_4_fu_1574      |    0    |    0    |    0    |    0    |
|          | rotations_V_M_real_1_97_fu_1578 |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   sext   |        sext_ln669_fu_1637       |    0    |    0    |    0    |    0    |
|          |       sext_ln669_1_fu_1650      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    97   | 55.1135 |  14955  |  25604  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|q_i_M_imag|    2   |    0   |    0   |    0   |
|q_i_M_real|    2   |    0   |    0   |    0   |
|r_i_M_imag|    2   |    0   |    0   |    0   |
|r_i_M_real|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    8   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|     A_M_imag_addr_reg_1969     |    4   |
|     A_M_real_addr_reg_1964     |    4   |
|  CONFIG_BATCH_CNTS_ad_reg_1987 |    3   |
|  CONFIG_BATCH_CNTS_lo_reg_2000 |    2   |
|  CONFIG_SEQUENCE_0_ad_reg_2019 |    4   |
|  CONFIG_SEQUENCE_1_ad_reg_2024 |    4   |
|  CONFIG_SEQUENCE_2_ad_reg_2029 |    4   |
|      add_ln579_1_reg_1891      |    2   |
|       add_ln579_reg_1886       |    2   |
|      add_ln580_1_reg_1907      |    2   |
|       add_ln580_reg_1902       |    2   |
|       add_ln594_reg_1918       |    3   |
|       add_ln600_reg_1974       |    3   |
|       add_ln620_reg_2010       |    2   |
|       add_ln626_reg_2034       |    4   |
|       add_ln643_reg_2236       |    3   |
|       add_ln680_reg_2555       |    3   |
|      batch_num_0_reg_1024      |    3   |
|       batch_num_reg_1982       |    3   |
| complex_M_imag_writ_3_reg_2456 |   32   |
| complex_M_imag_writ_5_reg_2436 |   32   |
| complex_M_imag_writ_7_reg_2476 |   32   |
|  complex_M_imag_writ_reg_2416  |   32   |
| complex_M_real_writ_2_reg_2451 |   32   |
| complex_M_real_writ_4_reg_2431 |   32   |
| complex_M_real_writ_6_reg_2471 |   32   |
|  complex_M_real_writ_reg_2411  |   32   |
|      icmp_ln600_1_reg_1951     |    1   |
|       icmp_ln600_reg_1926      |    1   |
|       icmp_ln620_reg_2015      |    1   |
|       icmp_ln628_reg_1992      |    1   |
|      icmp_ln643_1_reg_2156     |    1   |
|       icmp_ln643_reg_2074      |    1   |
|       icmp_ln666_reg_2160      |    1   |
|      icmp_ln680_1_reg_2520     |    1   |
|       icmp_ln680_reg_2501      |    1   |
|        indvar3_reg_1056        |    3   |
|        indvar8_reg_1079        |    3   |
|         indvar_reg_1001        |    3   |
|      p_r_M_imag_1_reg_2101     |   32   |
|      p_r_M_imag_2_reg_2406     |   32   |
|      p_r_M_imag_3_reg_2113     |   32   |
|      p_r_M_imag_4_reg_2125     |   32   |
|      p_r_M_imag_5_reg_2446     |   32   |
|      p_r_M_imag_6_reg_2426     |   32   |
|      p_r_M_imag_7_reg_2466     |   32   |
|       p_r_M_imag_reg_2089      |   32   |
|      p_r_M_real_1_reg_2095     |   32   |
|      p_r_M_real_2_reg_2401     |   32   |
|      p_r_M_real_3_reg_2107     |   32   |
|      p_r_M_real_4_reg_2119     |   32   |
|      p_r_M_real_5_reg_2441     |   32   |
|      p_r_M_real_6_reg_2421     |   32   |
|      p_r_M_real_7_reg_2461     |   32   |
|       p_r_M_real_reg_2083      |   32   |
|       p_t_imag_2_reg_2218      |   32   |
|       p_t_imag_3_reg_2230      |   32   |
|       p_t_real_2_reg_2212      |   32   |
|       p_t_real_3_reg_2224      |   32   |
|       phi_ln579_1_reg_944      |    2   |
|        phi_ln579_reg_932       |    2   |
|       phi_ln580_1_reg_967      |    2   |
|        phi_ln580_reg_955       |    2   |
|        phi_ln594_reg_978       |    3   |
|       px_cnt19_0_reg_1045      |    2   |
|         px_cnt_reg_2078        |    2   |
|         px_col_reg_2049        |    2   |
|        px_row1_reg_2039        |    2   |
|        px_row2_reg_2044        |    2   |
|   q_i_M_imag_addr_1_reg_1946   |    4   |
|   q_i_M_imag_addr_3_reg_2550   |    4   |
|   q_i_M_imag_addr_4_reg_2201   |    4   |
|   q_i_M_imag_addr_5_reg_2207   |    4   |
|   q_i_M_real_addr_1_reg_1941   |    4   |
|   q_i_M_real_addr_3_reg_2545   |    4   |
|   q_i_M_real_addr_4_reg_2190   |    4   |
|   q_i_M_real_addr_5_reg_2196   |    4   |
|         r21_0_reg_1068         |    3   |
|           r_0_reg_989          |    3   |
|          r_1_reg_2505          |    3   |
|   r_i_M_imag_addr_1_reg_2059   |    4   |
|   r_i_M_imag_addr_2_reg_2069   |    4   |
|   r_i_M_imag_addr_4_reg_2535   |    4   |
|   r_i_M_imag_addr_5_reg_2179   |    4   |
|   r_i_M_imag_addr_6_reg_2184   |    4   |
|   r_i_M_real_addr_1_reg_2054   |    4   |
|   r_i_M_real_addr_2_reg_2064   |    4   |
|   r_i_M_real_addr_4_reg_2530   |    4   |
|   r_i_M_real_addr_5_reg_2168   |    4   |
|   r_i_M_real_addr_6_reg_2173   |    4   |
|           r_reg_1930           |    3   |
|            reg_1167            |   32   |
|            reg_1175            |   32   |
|            reg_1183            |   32   |
|            reg_1191            |   32   |
|            reg_1199            |   32   |
|            reg_1204            |   32   |
|  rotations_V_M_imag_1_reg_1858 |   32   |
|  rotations_V_M_imag_2_reg_1865 |   32   |
|  rotations_V_M_imag_3_reg_1872 |   32   |
|  rotations_V_M_imag_4_reg_1879 |   32   |
|  rotations_V_M_imag_s_reg_1851 |   32   |
|rotations_V_M_real_1_97_reg_2131|   32   |
|  rotations_V_M_real_1_reg_1823 |   32   |
|  rotations_V_M_real_2_reg_1830 |   32   |
|  rotations_V_M_real_3_reg_1837 |   32   |
|  rotations_V_M_real_4_reg_1844 |   32   |
|  rotations_V_M_real_s_reg_1816 |   32   |
|      select_ln132_reg_2151     |   32   |
|     select_ln666_1_reg_2486    |   32   |
|     select_ln666_2_reg_2491    |   32   |
|     select_ln666_3_reg_2496    |   32   |
|      select_ln666_reg_2481     |   32   |
|       seq_cnt_0_reg_1012       |    4   |
|       seq_cnt_1_reg_1035       |    4   |
|        seq_cnt_reg_2005        |    4   |
|   sext_ln674_1_cast_reg_2146   |    6   |
|    sext_ln674_cast_reg_2141    |    6   |
|    tmp_1_i_i4_i14_i_reg_2351   |   32   |
|    tmp_1_i_i4_i21_i_reg_2391   |   32   |
|    tmp_1_i_i4_i_i1_reg_2311    |   32   |
|     tmp_1_i_i4_i_i_reg_2271    |   32   |
|    tmp_1_i_i_i11_i_reg_2371    |   32   |
|     tmp_1_i_i_i4_i_reg_2331    |   32   |
|     tmp_1_i_i_i_i1_reg_2291    |   32   |
|     tmp_1_i_i_i_i_reg_2251     |   32   |
|         tmp_28_reg_2540        |    5   |
|    tmp_2_i_i5_i15_i_reg_2356   |   32   |
|    tmp_2_i_i5_i22_i_reg_2396   |   32   |
|    tmp_2_i_i5_i_i1_reg_2316    |   32   |
|     tmp_2_i_i5_i_i_reg_2276    |   32   |
|    tmp_2_i_i_i12_i_reg_2376    |   32   |
|     tmp_2_i_i_i5_i_reg_2336    |   32   |
|     tmp_2_i_i_i_i1_reg_2296    |   32   |
|     tmp_2_i_i_i_i_reg_2256     |   32   |
|         tmp_34_reg_2136        |   32   |
|     tmp_i_i1_i11_i_reg_2341    |   32   |
|     tmp_i_i1_i18_i_reg_2381    |   32   |
|     tmp_i_i1_i_i1_reg_2301     |   32   |
|      tmp_i_i1_i_i_reg_2261     |   32   |
|     tmp_i_i2_i12_i_reg_2346    |   32   |
|     tmp_i_i2_i19_i_reg_2386    |   32   |
|     tmp_i_i2_i_i1_reg_2306     |   32   |
|      tmp_i_i2_i_i_reg_2266     |   32   |
|      tmp_i_i_i1_i_reg_2321     |   32   |
|      tmp_i_i_i2_i_reg_2326     |   32   |
|      tmp_i_i_i8_i_reg_2361     |   32   |
|      tmp_i_i_i9_i_reg_2366     |   32   |
|    tmp_i_i_i_i1_100_reg_2286   |   32   |
|      tmp_i_i_i_i1_reg_2281     |   32   |
|     tmp_i_i_i_i_98_reg_2246    |   32   |
|      tmp_i_i_i_i_reg_2241      |   32   |
|       to_rot_0_V_reg_1798      |   32   |
|       to_rot_1_V_reg_1804      |   32   |
|       to_rot_2_V_reg_1810      |   32   |
|      zext_ln1067_reg_1935      |    6   |
|      zext_ln613_2_reg_1958     |   64   |
|       zext_ln683_reg_2515      |    6   |
|      zext_ln685_2_reg_2524     |   64   |
|       zext_ln685_reg_2510      |    6   |
+--------------------------------+--------+
|              Total             |  3107  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_588       |  p0  |   5  |   4  |   20   ||    27   |
|        grp_access_fu_588       |  p1  |   2  |  32  |   64   |
|        grp_access_fu_588       |  p2  |   5  |   0  |    0   ||    27   |
|        grp_access_fu_595       |  p0  |   5  |   4  |   20   ||    27   |
|        grp_access_fu_595       |  p2  |   5  |   0  |    0   ||    27   |
|        grp_access_fu_614       |  p0  |   8  |   4  |   32   ||    41   |
|        grp_access_fu_614       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_614       |  p2  |   5  |   0  |    0   ||    27   |
|        grp_access_fu_614       |  p4  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_621       |  p0  |   8  |   4  |   32   ||    41   |
|        grp_access_fu_621       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_621       |  p2  |   5  |   0  |    0   ||    27   |
|        grp_access_fu_621       |  p4  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_669       |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_675       |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_704       |  p0  |   2  |   3  |    6   ||    9    |
|        grp_access_fu_717       |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_730       |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_743       |  p0  |   2  |   4  |    8   ||    9    |
|        phi_ln579_reg_932       |  p0  |   2  |   2  |    4   ||    9    |
|        phi_ln580_reg_955       |  p0  |   2  |   2  |    4   ||    9    |
|           r_0_reg_989          |  p0  |   2  |   3  |    6   ||    9    |
|       seq_cnt_0_reg_1012       |  p0  |   2  |   4  |    8   ||    9    |
|        indvar3_reg_1056        |  p0  |   2  |   3  |    6   ||    9    |
| grp_qrf_givens_float_s_fu_1090 |  p2  |   2  |  32  |   64   ||    9    |
| grp_qrf_givens_float_s_fu_1090 |  p3  |   2  |  32  |   64   ||    9    |
| grp_qrf_givens_float_s_fu_1090 |  p4  |   2  |  32  |   64   ||    9    |
| grp_qrf_givens_float_s_fu_1090 |  p5  |   2  |  32  |   64   ||    9    |
|           grp_fu_1103          |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_1103          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1107          |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_1107          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1111          |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_1111          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1115          |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_1115          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1119          |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_1119          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1123          |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_1123          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_1127          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1127          |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_1132          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1132          |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_1137          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1137          |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_1142          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1142          |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_1147          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1147          |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_1152          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1152          |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_1157          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1157          |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_1162          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_1162          |  p1  |   3  |  32  |   96   ||    15   |
|            reg_1167            |  p0  |   2  |  32  |   64   ||    9    |
|            reg_1175            |  p0  |   2  |  32  |   64   ||    9    |
|            reg_1183            |  p0  |   2  |  32  |   64   ||    9    |
|            reg_1191            |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  3714  || 108.892 ||   895   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   97   |   55   |  14955 |  25604 |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   108  |    -   |   895  |    -   |
|  Register |    -   |    -   |    -   |  3107  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   97   |   164  |  18062 |  26499 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
