Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Dec 10 15:26:18 2018
| Host         : Neuromancer running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./report/lenetSynthMatlab_fixpt_timing_routed.rpt
| Design       : lenetSynthMatlab_fixpt
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.518        0.000                      0                 3065        0.101        0.000                      0                 3065        3.750        0.000                       0                  1573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.518        0.000                      0                 3065        0.101        0.000                      0                 3065        3.750        0.000                       0                  1573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 grp_f_sum_fu_624/ixstart_reg_206_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_f_sum_fu_624/ixstart_5_reg_240_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 3.459ns (46.572%)  route 3.968ns (53.429%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1574, unset)         0.973     0.973    grp_f_sum_fu_624/ap_clk
    SLICE_X52Y64         FDRE                                         r  grp_f_sum_fu_624/ixstart_reg_206_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_f_sum_fu_624/ixstart_reg_206_reg[7]/Q
                         net (fo=7, routed)           0.760     2.189    grp_f_sum_fu_624/ixstart_reg_206_reg_n_5_[7]
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.845 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.845    grp_f_sum_fu_624/ixstart_5_reg_240_reg[10]_i_3_n_5
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.959 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.959    grp_f_sum_fu_624/ixstart_5_reg_240_reg[14]_i_3_n_5
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.073 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.073    grp_f_sum_fu_624/ixstart_5_reg_240_reg[18]_i_3_n_5
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.386 f  grp_f_sum_fu_624/ixstart_5_reg_240_reg[22]_i_3/O[3]
                         net (fo=3, routed)           0.826     4.211    grp_f_sum_fu_624/ixstart_11_fu_363_p2[22]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.306     4.517 r  grp_f_sum_fu_624/ixstart_5_reg_240[31]_i_33__0/O
                         net (fo=1, routed)           0.000     4.517    grp_f_sum_fu_624/ixstart_5_reg_240[31]_i_33__0_n_5
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.050 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.050    grp_f_sum_fu_624/ixstart_5_reg_240_reg[31]_i_16_n_5
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.207 f  grp_f_sum_fu_624/ixstart_5_reg_240_reg[31]_i_10__0/CO[1]
                         net (fo=6, routed)           1.095     6.302    grp_f_sum_fu_624/tmp_57_fu_369_p2
    SLICE_X48Y64         LUT5 (Prop_lut5_I4_O)        0.360     6.662 r  grp_f_sum_fu_624/ixstart_5_reg_240[31]_i_6__0/O
                         net (fo=29, routed)          0.796     7.458    grp_f_sum_fu_624/ixstart_5_reg_240[31]_i_6__0_n_5
    SLICE_X52Y64         LUT6 (Prop_lut6_I2_O)        0.326     7.784 r  grp_f_sum_fu_624/ixstart_5_reg_240[4]_i_2__0/O
                         net (fo=1, routed)           0.492     8.276    grp_f_sum_fu_624/ixstart_5_reg_240[4]_i_2__0_n_5
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.400 r  grp_f_sum_fu_624/ixstart_5_reg_240[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.400    grp_f_sum_fu_624/ixstart_5_reg_240[4]_i_1__0_n_5
    SLICE_X53Y64         FDRE                                         r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1574, unset)         0.924    10.924    grp_f_sum_fu_624/ap_clk
    SLICE_X53Y64         FDRE                                         r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)        0.029    10.918    grp_f_sum_fu_624/ixstart_5_reg_240_reg[4]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  2.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/dividend0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/dividend0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1574, unset)         0.410     0.410    grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/ap_clk
    SLICE_X59Y65         FDRE                                         r  grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/dividend0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/dividend0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/Q[0]
    SLICE_X58Y65         FDRE                                         r  grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/dividend0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1574, unset)         0.432     0.432    grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/ap_clk
    SLICE_X58Y65         FDRE                                         r  grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/dividend0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.075     0.507    grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/dividend0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y89  grp_d_sum_fu_636/ixstart_4_reg_186_reg[8]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y72  c_assign_1_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_32_32/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y72  c_assign_1_U/lenetSynthMatlab_vdy_ram_U/ram_reg_0_15_32_32/SP/CLK



