 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 13 15:22:06 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0103    0.0060     0.5060 f                   
  tdi (net)                      5                 0.0000     0.5060 f                   
  U560/ZN (INVD1BWP16P90CPD)             0.0070    0.0095 *   0.5155 r                   0.80
  n470 (net)                     1                 0.0000     0.5155 r                   
  U559/ZN (INVD1BWP16P90CPD)             0.4085    0.2552 *   0.7707 f                   0.80
  dbg_dat_si[0] (net)            1                 0.0000     0.7707 f                   
  dbg_dat_si[0] (out)                    0.4085    0.0068 *   0.7775 f                   
  data arrival time                                           0.7775                     

  clock clock (rise edge)                          1.5000     1.5000                     
  clock network delay (ideal)                      0.0000     1.5000                     
  clock uncertainty                               -0.0700     1.4300                     
  output external delay                           -0.5000     0.9300                     
  data required time                                          0.9300                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.9300                     
  data arrival time                                          -0.7775                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1525                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0053    0.0012     0.5012 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5012 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0250    0.0259 *   0.5271 r                   0.80
  n196 (net)                                    1                 0.0000     0.5271 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0100    0.0135 *   0.5406 f                   0.80
  n202 (net)                                    1                 0.0000     0.5406 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0149    0.0140 *   0.5546 r                   0.80
  n204 (net)                                    1                 0.0000     0.5546 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0249    0.0240 *   0.5787 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5787 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0249    0.0000 *   0.5787 f                   0.80
  data arrival time                                                          0.5787                     

  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  clock uncertainty                                              -0.0700     0.6800                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.6800 f                   
  library setup time                                             -0.0098     0.6702                     
  data required time                                                         0.6702                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6702                     
  data arrival time                                                         -0.5787                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0915                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)     0.0400    0.0000     0.7500 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD1BWP16P90CPD)       0.0089    0.0746     0.8246 r                   0.80
  n395 (net)                                    1                 0.0000     0.8246 r                   
  U564/ZN (INVD1BWP16P90CPD)                            0.0113    0.0118 *   0.8364 f                   0.80
  n474 (net)                                    1                 0.0000     0.8364 f                   
  U253/ZN (INVD3BWP16P90CPDULVT)                        0.0873    0.0547 *   0.8911 r                   0.80
  tdo (net)                                     1                 0.0000     0.8911 r                   
  tdo (out)                                             0.0873    0.0064 *   0.8976 r                   
  data arrival time                                                          0.8976                     

  clock clock (rise edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0700     1.4300                     
  output external delay                                          -0.5000     0.9300                     
  data required time                                                         0.9300                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.9300                     
  data arrival time                                                         -0.8976                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0324                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0209   0.0811   0.0811 f 0.80
  instruct_type[2] (net)                        7                 0.0000     0.0811 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0154    0.0165 *   0.0976 r                   0.80
  n147 (net)                                    2                 0.0000     0.0976 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0262    0.0277 *   0.1253 r                   0.80
  n195 (net)                                    3                 0.0000     0.1253 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0340    0.0319 *   0.1572 f                   0.80
  n235 (net)                                    5                 0.0000     0.1572 f                   
  U470/ZN (INVD1BWP16P90CPD)                            0.0137    0.0161 *   0.1733 r                   0.80
  n203 (net)                                    2                 0.0000     0.1733 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0100    0.0095 *   0.1828 f                   0.80
  n202 (net)                                    1                 0.0000     0.1828 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0149    0.0140 *   0.1969 r                   0.80
  n204 (net)                                    1                 0.0000     0.1969 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0249    0.0240 *   0.2209 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2209 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0249    0.0000 *   0.2209 f                   0.80
  data arrival time                                                          0.2209                     

  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  clock uncertainty                                              -0.0700     0.6800                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.6800 f                   
  library setup time                                             -0.0098     0.6702                     
  data required time                                                         0.6702                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6702                     
  data arrival time                                                         -0.2209                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.4492                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0074    0.0046     0.5046 f                   
  tdi (net)                      5                 0.0000     0.5046 f                   
  U560/ZN (INVD1BWP16P90CPD)             0.0057    0.0079 *   0.5125 r                   0.88
  n470 (net)                     1                 0.0000     0.5125 r                   
  U559/ZN (INVD1BWP16P90CPD)             0.2791    0.1839 *   0.6964 f                   0.88
  dbg_dat_si[0] (net)            1                 0.0000     0.6964 f                   
  dbg_dat_si[0] (out)                    0.2791    0.0022 *   0.6986 f                   
  data arrival time                                           0.6986                     

  clock clock (rise edge)                          1.5000     1.5000                     
  clock network delay (ideal)                      0.0000     1.5000                     
  clock uncertainty                               -0.0100     1.4900                     
  output external delay                           -0.5000     0.9900                     
  data required time                                          0.9900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.9900                     
  data arrival time                                          -0.6986                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.2914                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0039    0.0010     0.5010 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5010 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0187    0.0213 *   0.5222 r                   0.88
  n196 (net)                                    1                 0.0000     0.5222 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0074    0.0094 *   0.5316 f                   0.88
  n202 (net)                                    1                 0.0000     0.5316 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0108    0.0110 *   0.5426 r                   0.88
  n204 (net)                                    1                 0.0000     0.5426 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0158    0.0160 *   0.5586 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5586 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0158    0.0000 *   0.5586 f                   0.88
  data arrival time                                                          0.5586                     

  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  clock uncertainty                                              -0.0100     0.7400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.7400 f                   
  library setup time                                             -0.0031     0.7369                     
  data required time                                                         0.7369                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7369                     
  data arrival time                                                         -0.5586                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1783                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)     0.0600    0.0000     0.7500 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD1BWP16P90CPD)       0.0064    0.0630     0.8130 r                   0.88
  n395 (net)                                    1                 0.0000     0.8130 r                   
  U564/ZN (INVD1BWP16P90CPD)                            0.0076    0.0083 *   0.8213 f                   0.88
  n474 (net)                                    1                 0.0000     0.8213 f                   
  U253/ZN (INVD3BWP16P90CPDULVT)                        0.0713    0.0467 *   0.8679 r                   0.88
  tdo (net)                                     1                 0.0000     0.8679 r                   
  tdo (out)                                             0.0713    0.0020 *   0.8699 r                   
  data arrival time                                                          0.8699                     

  clock clock (rise edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0100     1.4900                     
  output external delay                                          -0.5000     0.9900                     
  data required time                                                         0.9900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.9900                     
  data arrival time                                                         -0.8699                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1201                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0152   0.0663   0.0663 f 0.88
  instruct_type[2] (net)                        7                 0.0000     0.0663 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0116    0.0136 *   0.0799 r                   0.88
  n147 (net)                                    2                 0.0000     0.0799 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0192    0.0212 *   0.1010 r                   0.88
  n195 (net)                                    3                 0.0000     0.1010 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0217    0.0216 *   0.1226 f                   0.88
  n235 (net)                                    5                 0.0000     0.1226 f                   
  U470/ZN (INVD1BWP16P90CPD)                            0.0098    0.0128 *   0.1354 r                   0.88
  n203 (net)                                    2                 0.0000     0.1354 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0074    0.0069 *   0.1423 f                   0.88
  n202 (net)                                    1                 0.0000     0.1423 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0108    0.0110 *   0.1533 r                   0.88
  n204 (net)                                    1                 0.0000     0.1533 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0158    0.0160 *   0.1693 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1693 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0158    0.0000 *   0.1693 f                   0.88
  data arrival time                                                          0.1693                     

  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  clock uncertainty                                              -0.0100     0.7400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.7400 f                   
  library setup time                                             -0.0031     0.7369                     
  data required time                                                         0.7369                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7369                     
  data arrival time                                                         -0.1693                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.5676                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0143    0.0083     0.5083 f                   
  tdi (net)                      5                 0.0000     0.5083 f                   
  U560/ZN (INVD1BWP16P90CPD)             0.0100    0.0138 *   0.5221 r                   0.72
  n470 (net)                     1                 0.0000     0.5221 r                   
  U559/ZN (INVD1BWP16P90CPD)             0.5675    0.3550 *   0.8771 f                   0.72
  dbg_dat_si[0] (net)            1                 0.0000     0.8771 f                   
  dbg_dat_si[0] (out)                    0.5675    0.0130 *   0.8902 f                   
  data arrival time                                           0.8902                     

  clock clock (rise edge)                          1.5000     1.5000                     
  clock network delay (ideal)                      0.0000     1.5000                     
  clock uncertainty                               -0.0100     1.4900                     
  output external delay                           -0.5000     0.9900                     
  data required time                                          0.9900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.9900                     
  data arrival time                                          -0.8902                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0998                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0075    0.0017     0.5017 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5017 f                   
  U471/ZN (AOI222D1BWP16P90CPD)                         0.0364    0.0381 *   0.5398 r                   0.72
  n196 (net)                                    1                 0.0000     0.5398 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0141    0.0214 *   0.5612 f                   0.72
  n202 (net)                                    1                 0.0000     0.5612 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0226    0.0217 *   0.5829 r                   0.72
  n204 (net)                                    1                 0.0000     0.5829 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0366    0.0381 *   0.6211 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.6211 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0366    0.0000 *   0.6211 f                   0.72
  data arrival time                                                          0.6211                     

  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  clock uncertainty                                              -0.0100     0.7400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.7400 f                   
  library setup time                                             -0.0104     0.7296                     
  data required time                                                         0.7296                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7296                     
  data arrival time                                                         -0.6211                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1085                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)     0.0700    0.0000     0.7500 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD1BWP16P90CPD)       0.0127    0.1227     0.8727 r                   0.72
  n395 (net)                                    1                 0.0000     0.8727 r                   
  U564/ZN (INVD1BWP16P90CPD)                            0.0165    0.0178 *   0.8905 f                   0.72
  n474 (net)                                    1                 0.0000     0.8905 f                   
  U253/ZN (INVD3BWP16P90CPDULVT)                        0.1065    0.0684 *   0.9590 r                   0.72
  tdo (net)                                     1                 0.0000     0.9590 r                   
  tdo (out)                                             0.1065    0.0125 *   0.9714 r                   
  data arrival time                                                          0.9714                     

  clock clock (rise edge)                                         1.5000     1.5000                     
  clock network delay (ideal)                                     0.0000     1.5000                     
  clock uncertainty                                              -0.0100     1.4900                     
  output external delay                                          -0.5000     0.9900                     
  data required time                                                         0.9900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.9900                     
  data arrival time                                                         -0.9714                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0186                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0286   0.1316   0.1316 f 0.72
  instruct_type[2] (net)                        7                 0.0000     0.1316 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0223    0.0246 *   0.1561 r                   0.72
  n147 (net)                                    2                 0.0000     0.1561 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0380    0.0427 *   0.1989 r                   0.72
  n195 (net)                                    3                 0.0000     0.1989 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0501    0.0488 *   0.2476 f                   0.72
  n235 (net)                                    5                 0.0000     0.2476 f                   
  U470/ZN (INVD1BWP16P90CPD)                            0.0200    0.0261 *   0.2737 r                   0.72
  n203 (net)                                    2                 0.0000     0.2737 r                   
  U472/ZN (NR2D1BWP16P90CPD)                            0.0141    0.0150 *   0.2887 f                   0.72
  n202 (net)                                    1                 0.0000     0.2887 f                   
  U477/ZN (AOI211D1BWP16P90CPD)                         0.0226    0.0217 *   0.3105 r                   0.72
  n204 (net)                                    1                 0.0000     0.3105 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0366    0.0381 *   0.3486 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3486 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)       0.0366    0.0000 *   0.3486 f                   0.72
  data arrival time                                                          0.3486                     

  clock clock (fall edge)                                         0.7500     0.7500                     
  clock network delay (ideal)                                     0.0000     0.7500                     
  clock uncertainty                                              -0.0100     0.7400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)               0.0000     0.7400 f                   
  library setup time                                             -0.0104     0.7296                     
  data required time                                                         0.7296                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7296                     
  data arrival time                                                         -0.3486                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3809                     


1
