%% CS854 RadixVM Presentation
%% Winter 2016

%%% BEGIN PREAMBLE
\documentclass[aspectratio=169]{beamer}
\usepackage{hyperref}
\usepackage{color}
\usepackage{multirow}

%% Smart underlining -- from cdi-macros.tex
\def\ul#1{$\underline{\smash{\hbox{#1}}}$}

% TikZ packages (for graphs)
\usepackage{tkz-graph}
\usepackage{tkz-berge}
\usepackage{gnuplot-lua-tikz}
\usetikzlibrary{snakes}
\usetikzlibrary{backgrounds}

%% Shortcuts

\newcommand{\tabitem}{~~\llap{\textbullet}~~}

\newcommand\vm{RadixVM}
\newcommand\refcache{Refcache}

\newcommand{\bi}{\begin{itemize}}
\newcommand{\ei}{\end{itemize}}

\newcommand{\bn}{\begin{enumerate}}
\newcommand{\en}{\end{enumerate}}

\newcommand{\bd}{\begin{description}}
\newcommand{\ed}{\end{description}}

\mode<presentation>
{
  \usetheme{Madrid}
  \useinnertheme{circles}
  \usecolortheme{beaver}
}
\usepackage[english]{babel}

\usepackage{times}
\usepackage[T1]{fontenc}
% Note that the encoding and the font should match. If T1 does not
% look nice, try deleting the line with the fontenc.

\title{RadixVM}
\subtitle{Scalable address spaces for multithreaded applications}

\author[Presented by Simon Pratt]{Austin T. Clements,\\M. Frans Kaashoek,\\Nickolai Zeldovich\\
  \vspace{2em}Presented by Simon Pratt}

\date{February 12, 2016}


%%% BEGIN DOCUMENT
\begin{document}

\frame[plain]{\titlepage}

\begin{frame}{Abstract}
  \begin{columns}[T]
    \begin{column}{0.3\textwidth}
    \end{column}
    \begin{column}{0.4\textwidth}
      RadixVM solves 2 problems:
      \bn
      \pause
    \item Multithreaded address space scaling
      \bn
      \pause
    \item (And reference counting)
      \en
      \pause
    \item Remote TLB shootdown
      \en
      \vspace{2em}
      \pause
      But first, some background...
    \end{column}
    \begin{column}{0.3\textwidth}
    \end{column}
  \end{columns}
\end{frame}

\newpage

\section{Background}

\begin{frame}{Background: \texttt{malloc} and \texttt{mmap}}
  \begin{columns}[T]
    \begin{column}{0.2\textwidth}
      \includegraphics[scale=0.05]{./figures/Address_space.png}
    \end{column}
    \begin{column}{0.8\textwidth}
      \bi
    \item \texttt{malloc} and \texttt{free}
      \bi
    \item User-level library function
    \item Allocates/frees space in virtual memory
    \item Often implemented using \texttt{mmap} and \texttt{munmap}
      \ei
      \pause
    \item \texttt{mmap} and \texttt{munmap}
      \bi
    \item System calls
    \item Actually allocates/frees space in virtual memory
      \ei
      \pause
    \item So what is virtual memory?
      \ei
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Background: Virtual Memory}
  \begin{columns}[T]
    \begin{column}{0.3\textwidth}
      \includegraphics[scale=0.2]{./figures/Virtual_memory.png}
    \end{column}
    \begin{column}{0.7\textwidth}
      \bi
    \item (on x86) Instructions operate on virtual addresses
      \pause
    \item Data may be stored:
      \bi
    \item In physical memory
    \item On disk
      \ei
      \ei
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Background: Virtual Memory}
  \begin{columns}[T]
    \begin{column}{0.5\textwidth}
      \vspace{-1em}
      \includegraphics[scale=0.2]{./figures/MMU.png}
    \end{column}
    \begin{column}{0.5\textwidth}
      \vspace{5em}
      \bi
    \item Hardware, memory management unit (MMU)
      \bi
    \item Performs the translation
    \item Keeps a cache (TLB) of\\virtual $\rightarrow$ physical mappings
    \item No entry in TLB $\rightarrow$ page fault
      \ei
      \pause
    \item Operating system
      \bi
    \item Maintains the mapping (per process)
    \item Handles page faults
      \ei
      \pause
    \item So how does the OS store this?
      \ei
    \end{column}
  \end{columns}
\end{frame}

% TODO:
% - Add more details in ABA problem
%   - memory locations important
%   - Heart of the issue:
%     A is freed before P_1 is done with it
% - Add more details to Refcache
%   - Count can be 0 at the end of an epoch, but then
%     go up again
% - Explain pagefault system call
%   - explain ``soft'' page fault
% - Add details on radix tree compression and expansion

% Questions:
% What exactly causes remote TLB invalidation?
% How do the 3 parts fit together?
%   Actually, mostly just:
%   Where does Refcache fit in?
%   Why do we need to solve reference counting for radixvm?
% Isn't Refcache supposed to fix lock-free structures?
%   Doesn't the radix tree have locks?
% Can Refcache have 2 false zeroes in a row?
%   Why not?

\begin{frame}{Background: Linux Virtual Memory}
  \begin{center}
    \includegraphics[scale=0.2]{./figures/Red-black_tree.png}
  \end{center}
    \bi
    \item Red-black tree
    \item Allows the kernel to search for memory area covering a virtual address
      \pause
    \item {\color{red}Problem: A single lock per address space!}
    \ei
\end{frame}

% 6.828 RadixVM lecture notes
% Abstract problem: unnecesary sharing!!!
% hence, per-core DS
% per-core locks are inexpensive
% One solution: no sharing
%   - Barrelfish (multikernel)
% Otherwise, we need stuff like RadixVM
% Lock-free is hard (ABA problem)
% Lock-free is not quire right:
%   When modifying an entry, need a lock(?)
% Anyway, need something like:
%   - reference counting, or
%   - garbage collection
% Parallel reference counting is hard
%   - locks?
%   - atomic increments?
% Refcache: epochs!
%   - every core has a cache of the ref count delta
%   - once an epoch, each core must flushes its deltas
% Challenges for parallelizing the VM:
%   1. Reference counts (Refcache)
%   2. Index structure (Radix tree)
%   3. ordering between map/unmaps (TLB shootdown)
% Goal:
%   - mem. ops. on non-overlapping regions should be perfectly parallelizable 

\begin{frame}{Problem 1: Multithreaded Address Space Scaling}
  \begin{center}
    \includegraphics[scale=0.2]{./figures/Red-black_tree.png}
  \end{center}
    \bi
  \item {\color{red}A single lock on this structure} $\rightarrow$ \texttt{mmap} within a single process is serialized
    \pause
    \item Aside: prwlock paper notes that Psearchy is \texttt{mmap}-intensive
    \ei
\end{frame}

\begin{frame}{Abstract}
  \begin{columns}[T]
    \begin{column}{0.3\textwidth}
    \end{column}
    \begin{column}{0.4\textwidth}
      RadixVM solves 2 problems:
      \bn
    \item {\color<2>{red}Multithreaded address space scaling}
      \bn
    \item (And reference counting)
      \en
    \item Remote TLB shootdown
      \en
    \end{column}
    \begin{column}{0.3\textwidth}
    \end{column}
  \end{columns}
\end{frame}

\section{Design}

\begin{frame}{Background: Radix Tree}
  \begin{columns}[T]
    \begin{column}{0.5\textwidth}
      \begin{center}
        \includegraphics[scale=0.6]{./figures/Patricia_trie.png}
      \end{center}
    \end{column}
    \begin{column}{0.5\textwidth}
      \bi
    \item A.K.A. prefix tree
      \pause
    \item Edges labeled
      \pause
    \item Concatenation of edge labels along root$\rightarrow$node path gives a string
      \pause
    \item In OSes, usually strings of bits
      \ei
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Design: RadixVM Data Structure}
  \begin{center}
  \includegraphics[scale=1.5]{./figures/radix.pdf}
  \end{center}
  \begin{columns}[T]
    \begin{column}{0.2\textwidth}
    \end{column}
    \begin{column}{0.6\textwidth}
      \bi
    \item Pretty much a page table
      \pause
    \item Each level indexed by up to 9 bits
      \pause
    \item Fixed-height $\rightarrow$ no balancing needed
      \pause
    \item Lazy expansion/collapsing
      \ei
    \end{column}
    \begin{column}{0.2\textwidth}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Design: RadixVM Data Structure}
  \begin{center}
  \includegraphics[scale=1.5]{./figures/radix.pdf}
  \end{center}
  \begin{columns}[T]
    \begin{column}{0.2\textwidth}
    \end{column}
    \begin{column}{0.6\textwidth}
      \bi
    \item Minimizes cache-line contention
      \pause
    \item Supports precise range locking
      \ei
    \end{column}
    \begin{column}{0.2\textwidth}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Problem 1.1: When to Free}
  \begin{center}
  \includegraphics[scale=1.5]{./figures/radix.pdf}
  \end{center}
  \begin{columns}[T]
    \begin{column}{0.2\textwidth}
    \end{column}
    \begin{column}{0.6\textwidth}
      \bi
    \item How do we know when we can free the underlying pages?
      \pause
    \item Reference counting!
      \ei
    \end{column}
    \begin{column}{0.2\textwidth}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Abstract}
  \begin{columns}[T]
    \begin{column}{0.3\textwidth}
    \end{column}
    \begin{column}{0.4\textwidth}
      RadixVM solves 2 problems:
      \bn
    \item Multithreaded address space scaling
      \bn
    \item (And {\color<2>{red}reference counting})
      \en
    \item Remote TLB shootdown
      \en
    \end{column}
    \begin{column}{0.3\textwidth}
    \end{column}
  \end{columns}
\end{frame}

%% \begin{frame}{Background: ABA Problem}
%%   \begin{columns}[T]
%%     \begin{column}{0.1\textwidth}
%%         \vspace{2cm}
%%         \begin{tikzpicture}[node distance=1cm,overlay]
%%           \tikzstyle{every node}=[draw]
%%           % nodes 
%%           \node<1-2> (A) {A};
%%           \node (head) [above of=A,node distance=2cm] {head};
%%           \node<1-3> (B) [right of=A] {B};
%%           \node (C) [right of=B] {C};
%%           \node (null) [right of=C] {null};
%%           \node<5-7> (A2) {A};
%%           \node<8-> (B2) [right of=A,red] {B};
%%           % edges
%%           \draw<1-2> [->,snake=snake] (head) to (A);
%%           \draw<3> [->,snake=snake] (head) to (B);
%%           \draw<4> [->,snake=snake] (head) to (C);
%%           \draw<5-7> [->,snake=snake] (head) to (A2);
%%           \draw<8-> [->,snake=snake] (head) to (B2);
%%           \draw<1-2> [->] (A) to (B);
%%           \draw<1-3> [->] (B) to (C);
%%           \draw<5-7> [->] (A2) to (C);
%%           \draw [->] (C) to (null);
%%         \end{tikzpicture}
%%     \end{column}
%%     \begin{column}{0.6\textwidth}
%%       \bi
%%     \item Process $P_1$ reads value at $A$ in order to pop $A$
%%       \pause
%%     \item $P_1$ is preempted
%%       \pause
%%     \item $P_2$ pops (and frees) $A$, sets head to $B$
%%       \pause
%%     \item $P_2$ pops $B$, sets head to $C$
%%       \pause
%%     \item $P_2$ pushes $A$, sets head to $A$
%%       \bi
%%     \item Important: this new $A$ has the same location as the old $A$
%%       \ei
%%       \pause
%%     \item $P_2$ is preempted
%%       \pause
%%     \item $P_1$ sees head still points to $A$, assumes nothing has changed
%%       \pause
%%     \item {\color{red}$P_1$ pops $A$, sets head to $B$}
%%       \ei
%%     \end{column}
%%   \end{columns}
%% \end{frame}

\begin{frame}{Background: Reference Counting}
  \begin{columns}[T]
    \begin{column}{0.1\textwidth}
        \vspace{2cm}
        \begin{tikzpicture}[node distance=1cm,overlay]
          \tikzstyle{every node}=[draw]
          % nodes
          \node<1-8> (M) {M};
          \node (T2) [below of=M] {$T_2$};
          \node (T1) [left of=T2] {$T_1$};
          \node (T3) [right of=T2] {$T_3$};
          % edges
          \draw<3-5> [->] (T1) to (M);
          \draw<4-6> [->] (T2) to (M);
          \draw<5-7> [->] (T3) to (M);
        \end{tikzpicture}
    \end{column}
    \begin{column}{0.6\textwidth}
      \bi
    \item 3 operations: inc, dec, zero?
      \pause
      \bn
    \item References: 0
      \pause
    \item inc $\rightarrow$ References: 1
      \pause
    \item inc $\rightarrow$ References: 2
      \pause
    \item inc $\rightarrow$ References: 3
      \pause
    \item dec $\rightarrow$ References: 2
      \pause
    \item dec $\rightarrow$ References: 1
      \pause
    \item dec $\rightarrow$ References: 0
      \pause
    \item zero? $\rightarrow$ Free M!
      \en
      \pause
    \item But: single counter $\rightarrow$ contention
      \ei
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Design: Refcache}
  \begin{center}
  \includegraphics[scale=0.9]{./figures/refcache.pdf}
  \end{center}
  \begin{columns}[T]
    \begin{column}{0.4\textwidth}
    \end{column}
    \begin{column}{0.6\textwidth}
      \bi
    \item Per-core lazy counting
      \bi
      \pause
    \item Each core stores a delta
      \pause
    \item Delta updated lazily (blue circles)
      \ei
      \pause
    \item Divides time into epochs
      \pause
    \item Ref. count zero for an entire epoch $\rightarrow$ free
      \ei
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Abstract}
  \begin{columns}[T]
    \begin{column}{0.3\textwidth}
    \end{column}
    \begin{column}{0.4\textwidth}
      RadixVM solves 2 problems:
      \bn
    \item Multithreaded address space scaling
      \bn
    \item (And reference counting)
      \en
    \item {\color<2>{red}Remote TLB shootdown}
      \en
    \end{column}
    \begin{column}{0.3\textwidth}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Problem 2: Remote TLB Shootdowns}
  \begin{columns}[T]
    \begin{column}{0.1\textwidth}
      \vspace{2cm}
      \begin{tikzpicture}[node distance=1.5cm,overlay]
        \tikzstyle{every node}=[draw]
        % nodes 
        \node (M) {$M$};
        \node (P2) [above of=M] {$CPU_2$};
        \node (P4) [below of=M] {$CPU_4$};
        \node (P1) [left of=P2,node distance=1.5cm] {$CPU_1$};
        \node (P3) [left of=P4,node distance=1.5cm] {$CPU_3$};
        % edges
        \draw<1-3> [->,snake=snake] (P1) to (M);
        \draw<1-6> [->,snake=snake] (P3) to (M);
        \draw<6-> [->,blue] (P1) to (P2);
        \draw<6-> [->,blue] (P1) to (P3);
        \draw<6-> [->,blue] (P1) to (P4);
      \end{tikzpicture}
    \end{column}
    \begin{column}{0.5\textwidth}
      \bi
    \item Processes on $CPU_1$ and $CPU_3$ share memory area $M$
      \pause
    \item A process on $CPU_1$ unmaps $M$
      \bi
      \pause
    \item Flush local TLB entry
      \pause
      \pause
    \item Flush remote TLB entries\\(of anyone sharing)
      \ei
      \pause
    \item Linux: sends a {\color{blue}message} to all $CPU$
      \pause
      \pause
    \item \color{red}{This is expensive!}
      \ei
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Design: Targeted TLB Shootdowns}
  \begin{columns}[T]
    \begin{column}{0.1\textwidth}
      \vspace{2cm}
      \begin{tikzpicture}[node distance=1.5cm,overlay]
        \tikzstyle{every node}=[draw]
        % nodes 
        \node (M) {$M$};
        \node (P2) [above of=M] {$CPU_2$};
        \node (P4) [below of=M] {$CPU_4$};
        \node (P1) [left of=P2,node distance=1.5cm] {$CPU_1$};
        \node (P3) [left of=P4,node distance=1.5cm] {$CPU_3$};
        % edges
        \draw<1-2> [->,snake=snake] (P1) to (M);
        \draw<1-2> [->,snake=snake] (P3) to (M);
        \draw<2-> [->,blue] (P1) to (P3);
      \end{tikzpicture}
    \end{column}
    \begin{column}{0.5\textwidth}
      \bi
    \item Store metadata on which cores may have address in TLB
      \pause
    \item Only {\color{blue}flush} TLBs on cores which may share that memory
      \pause
      \ei
    \end{column}
  \end{columns}
\end{frame}

\section{Evaluation}

\begin{frame}{Implementation}
  \begin{columns}[T]
    \begin{column}{0.1\textwidth}
      \vspace{2cm}
      \begin{tikzpicture}[node distance=1.5cm,overlay]
        \tikzstyle{every node}=[draw]
        % nodes 
        \node<3-> (sv6) {sv6};
        \node<4-> (xv6) [below of=sv6] {xv6};
        \node<5-> (v6) [below of=xv6] {v6};
        % edges
        \draw<4-> [->] (sv6) to (xv6); 
        \draw<5-> [->] (xv6) to (v6); 
      \end{tikzpicture}
    \end{column}
    \begin{column}{0.6\textwidth}
      \bi
    \item \emph{Not} implemented on Linux
      \bi
      \pause
    \item Too complicated
      \ei
      \vspace{1em}
      \pause
    \item Implemented on sv6 (C++)
      \bi
      \pause
    \item Based on xv6 (ANSI C)
      \bi
      \pause
    \item Based on v6 Unix (K\&R C)
      \ei
      \pause
    \item Academic OS
      \pause
    \item \url{https://github.com/aclements/sv6}
      \ei
      \ei
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Comparison}
  \begin{center}
    \bi
  \item Compared against:
    \bi
    \pause
  \item Default Linux
    \pause
  \item ``Bonsai''
    \ei
    \ei
  \end{center}
\end{frame}

\begin{frame}{Background: Bonsai}
  \begin{columns}[T]
    \begin{column}{0.6\textwidth}
      \begin{center}
        \includegraphics[scale=0.2]{./figures/Binary_tree_rotation.png}
      \end{center}
    \end{column}
    \begin{column}{0.4\textwidth}
      \bi
    \item Designed by the same authors
      \pause
    \item Uses an RCU-based balanced binary tree
      \pause
    \item Maintains bounded balance rather than strict balance\\
      (this means fewer rotations)
      \pause
    \item Rotations construct a new subtree rather than mutate the old one
      \ei
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Application: Metis}
  \begin{columns}[T]
    \begin{column}{0.5\textwidth}
      \bi
    \item MapReduce Library
      \pause
    \item Single-server
      \pause
    \item Multithreaded
      \pause
    \item Stresses concurrent \texttt{mmap}s and \texttt{pagefault}s, but not concurrent \texttt{munmap}s
      \ei
    \end{column}
    \begin{column}{0.5\textwidth}
      \pause
      \input{graph/wrmem.tex}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Microbenchmark: Local}
  \begin{columns}[T]
    \begin{column}{0.5\textwidth}
      \bi
    \item \texttt{mmap} a private 4KB region in shared address space
      \pause
    \item Write to every page in region
      \pause
    \item \texttt{munmap} region
      \ei
    \end{column}
    \begin{column}{0.5\textwidth}
      \pause
      \input{graph/local-tput.tex}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Microbenchmark: Pipeline}
  \begin{columns}[T]
    \begin{column}{0.5\textwidth}
      \bi
    \item Each thread \texttt{mmap} a region
      \pause
    \item Write to every page in region
      \pause
    \item Pass region to next thread
      \pause
    \item Write to every page in passed region
      \pause
    \item \texttt{munmap} region
      \ei
    \end{column}
    \begin{column}{0.5\textwidth}
      \pause
      \input{graph/pipeline-tput.tex}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Microbenchmark: Global}
  \begin{columns}[T]
    \begin{column}{0.5\textwidth}
      \bi
    \item Each thread \texttt{mmap} a 64KB region within a large region of memory
      \pause
    \item All threads access all pages in random order
      \ei
    \end{column}
    \begin{column}{0.5\textwidth}
      \pause
      \input{graph/global-tput.tex}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Question}
  \begin{columns}[T]
    \begin{column}{0.3\textwidth}
    \end{column}
    \begin{column}{0.4\textwidth}
      Do we really need all 3 pieces?
      \bi
    \item Radix trees
    \item Refcache
    \item Targeted TLB shootdown
      \ei
    \end{column}
    \begin{column}{0.3\textwidth}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Question: Do we need radix trees?}
  \begin{columns}[T]
    \begin{column}{0.5\textwidth}
      \begin{center}
        Skip lists\\
        \input{graph/skip.tex}
      \end{center}
    \end{column}
    \begin{column}{0.5\textwidth}
      \begin{center}
        \pause
        Radix trees\\
        \input{graph/radix.tex}
      \end{center}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Question: Do we need Refcache?}
  \begin{columns}[T]
    \begin{column}{0.2\textwidth}
    \end{column}
    \begin{column}{0.6\textwidth}
      \begin{center}
        Page sharing throughput\\
        \input{graph/counters.tex}\\
        \vspace{1em}
        SNZI: Scalable Non-Zero Indicators
    \end{center}
    \end{column}
    \begin{column}{0.2\textwidth}
    \end{column}
  \end{columns}
\end{frame}

\begin{frame}{Question: Do we need targeted TLB shootdown?}
  \begin{center}
    Local microbenchmark, per-core versus shared\\
    \input{graph/local-tlb.tex}
  \end{center}
\end{frame}

\begin{frame}{Question: Do we need targeted TLB shootdown?}
  \begin{center}
    Pipeline microbenchmark, per-core versus shared\\
    \input{graph/pipeline-tlb.tex}
  \end{center}
\end{frame}

\begin{frame}{Question: Do we need targeted TLB shootdown?}
  \begin{center}
    Global microbenchmark, per-core versus shared\\
    \input{graph/global-tlb.tex}
  \end{center}
\end{frame}

\begin{frame}{Issue: Memory Overhead}
  \begin{center}
    \begin{tabular}{ l | c | c c | c }
              &        & \multicolumn{2}{c|}{Linux} & Radix tree \\
              & RSS    & VMA tree & Page table      & (rel. to Linux) \\
      \hline
      Firefox & 352 MB & 117 KB   & 1.5 MB          & 3.9 MB (2.4$\times$) \\
      Chrome  & 152 MB & 124 KB   & 1.1 MB          & 2.4 MB (2.0$\times$) \\
      Apache  & 16 MB  & 44 KB    & 368 KB          & 616 KB (1.5$\times$) \\
      MySQL   & 84 MB  & 18 KB    & 348 KB          & 980 KB (2.7$\times$) \\
    \end{tabular}
    \vspace{1em}
    \bi
  \item RSS
    \bi
  \item Resident Set Size
  \item physical memory used by a process
    \ei
  \item VMA
    \bi
  \item Virtual Memory Areas
  \item stored in a red-black tree in Linux
    \ei
    \ei
  \end{center}
\end{frame}

\begin{frame}{Summary}
  \begin{columns}[T]
    \begin{column}{0.5\textwidth}
      \begin{center}
        Metis performance\\
        \input{graph/wrmem.tex}
      \end{center}
    \end{column}
    \begin{column}{0.5\textwidth}
      \bi
    \item {\color{green}Good}: Scales well on
      \bi
    \item Metis, real-world application
    \item Microbenchmarks
      \ei
    \item {\color{red}Bad}: Increased memory overhead
      \ei
    \begin{tabular}{ l | c | c | c }
              &        &         & Radix tree \\
              & RSS    & Linux   & (rel. to Linux) \\
      \hline
      Firefox & 352 MB & 1.5 MB  & 3.9 MB (2.4$\times$) \\
      Chrome  & 152 MB & 1.1 MB  & 2.4 MB (2.0$\times$) \\
      Apache  & 16 MB  & 368 KB  & 616 KB (1.5$\times$) \\
      MySQL   & 84 MB  & 348 KB  & 980 KB (2.7$\times$) \\
    \end{tabular}
    \end{column}
  \end{columns}
\end{frame}

% Structuring a talk is a difficult task and the following structure
% may not be suitable. Here are some rules that apply for this
% solution: 

% - Exactly two or three sections (other than the summary).
% - At *most* three subsections per section.
% - Talk about 30s to 2min per frame. So there should be between about
%   15 and 30 frames, all told.

% - A conference audience is likely to know very little of what you
%   are going to talk about. So *simplify*!
% - In a 20min talk, getting the main ideas across is hard
%   enough. Leave out details, even if it means being less precise than
%   you think necessary.
% - If you omit details that are vital to the proof/implementation,
%   just say so once. Everybody will be happy with that.

\begin{frame}[noframenumbering]{References}
  \bi
\item Clements, Austin T., M. Frans Kaashoek, and Nickolai Zeldovich. "RadixVM: Scalable address spaces for multithreaded applications." In \emph{Proceedings of the 8th ACM European Conference on Computer Systems}, pp. 211-224. ACM, 2013.
  \bi
\item Revised version: \url{https://pdos.csail.mit.edu/papers/radixvm:eurosys13-2014-08-05.pdf}
  \ei
\item 6.828 Lecture on RadixVM:\\
  \url{https://www.youtube.com/watch?v=qlg7jqBtR4c}
\item Clements, Austin T., M. Frans Kaashoek, and Nickolai Zeldovich. "Scalable address spaces using RCU balanced trees." \emph{ACM SIGPLAN Notices} 47, no. 4 (2012): 199-210.
  \bi
\item Available online: \url{https://pdos.csail.mit.edu/papers/rcuvm:asplos12.pdf}
  \ei
\item Linux VM info from:\\ \url{http://duartes.org/gustavo/blog/post/how-the-kernel-manages-your-memory/}
  \ei
\end{frame}

\begin{frame}[noframenumbering]{Attribution}
  \bi
  {\small
\item Refcache diagram, radix data structure diagram, and RadixVM charts used with permission by Austin Clements
\item Virtual memory diagram by Ehamberg (Own work) [CC BY-SA 3.0 (\url{http://creativecommons.org/licenses/by-sa/3.0})], via Wikimedia Commons
  \item MMU diagram by Mdjango, Andrew S. Tanenbaum (Own work) [CC BY-SA 3.0 (\url{http://creativecommons.org/licenses/by-sa/3.0})], via Wikimedia Commons
\item Address space diagram by Majenko (Own work) [CC BY-SA 4.0 (\url{http://creativecommons.org/licenses/by-sa/4.0})], via Wikimedia Commons
\item Patricia trie diagram by Saffles (Microsoft Visio) [CC BY-SA 3.0 (\url{http://creativecommons.org/licenses/by-sa/3.0})], via Wikimedia Commons
  \item Binary tree rotation diagram by Josell7 (Own work) [CC BY-SA 3.0 (\url{http://creativecommons.org/licenses/by-sa/3.0})], via Wikimedia Commons}
  \ei
\end{frame}

\begin{frame}[noframenumbering]{License}
  \bi
\item These slides are distributed under the creative commons
  Attribution-ShareAlike 4.0 International (CC BY-SA 4.0).
\item See http://creativecommons.org/licenses/by-sa/4.0/ for details.
  \ei
\end{frame}

\end{document}
