Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 18 14:39:33 2020
| Host         : DESKTOP-3K9CSVV running 64-bit major release  (build 9200)
| Command      : report_methodology -file mainBD_wrapper_methodology_drc_routed.rpt -pb mainBD_wrapper_methodology_drc_routed.pb -rpx mainBD_wrapper_methodology_drc_routed.rpx
| Design       : mainBD_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 12         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock mainBD_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate pin mainBD_i/clk_wiz_0/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock mainBD_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on UART16650_0_RXD relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on UARTLITE_0_rxd relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_io[0] relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_io[1] relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_io[2] relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_io[3] relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[0] relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[1] relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[2] relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[3] relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on UART16650_0_TXD relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on UARTLITE_0_txd relative to clock(s) mainBD_i/clk_wiz_0/inst/clk_in1
Related violations: <none>


