#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc3b400e8e0 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x7fc3b401eeb0_0 .var "Input", 0 0;
v0x7fc3b401ef40_0 .net "Output", 0 0, L_0x7fc3b401f310;  1 drivers
v0x7fc3b401efd0_0 .var "clk", 0 0;
E_0x7fc3b4007370 .event negedge, v0x7fc3b401ec20_0;
S_0x7fc3b400ea50 .scope module, "FSM" "fsm" 2 6, 3 1 0, S_0x7fc3b400e8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
L_0x7fc3b401f0a0 .functor NOT 1, v0x7fc3b401ea00_0, C4<0>, C4<0>, C4<0>;
L_0x7fc3b401f150 .functor OR 1, L_0x7fc3b401f0a0, v0x7fc3b401eaa0_0, C4<0>, C4<0>;
L_0x7fc3b401f240 .functor NOT 1, v0x7fc3b401eb80_0, C4<0>, C4<0>, C4<0>;
L_0x7fc3b401f310 .functor OR 1, L_0x7fc3b401f150, L_0x7fc3b401f240, C4<0>, C4<0>;
v0x7fc3b4006bd0_0 .net *"_ivl_0", 0 0, L_0x7fc3b401f0a0;  1 drivers
v0x7fc3b401e890_0 .net *"_ivl_2", 0 0, L_0x7fc3b401f150;  1 drivers
v0x7fc3b401e940_0 .net *"_ivl_4", 0 0, L_0x7fc3b401f240;  1 drivers
v0x7fc3b401ea00_0 .var "a", 0 0;
v0x7fc3b401eaa0_0 .var "b", 0 0;
v0x7fc3b401eb80_0 .var "c", 0 0;
v0x7fc3b401ec20_0 .net "clk", 0 0, v0x7fc3b401efd0_0;  1 drivers
v0x7fc3b401ecc0_0 .net "in", 0 0, v0x7fc3b401eeb0_0;  1 drivers
v0x7fc3b401ed60_0 .net "out", 0 0, L_0x7fc3b401f310;  alias, 1 drivers
E_0x7fc3b40045e0 .event posedge, v0x7fc3b401ec20_0;
    .scope S_0x7fc3b400ea50;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401ea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401eb80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fc3b400ea50;
T_1 ;
    %wait E_0x7fc3b40045e0;
    %load/vec4 v0x7fc3b401ecc0_0;
    %inv;
    %load/vec4 v0x7fc3b401eb80_0;
    %load/vec4 v0x7fc3b401ea00_0;
    %or;
    %and;
    %load/vec4 v0x7fc3b401ea00_0;
    %load/vec4 v0x7fc3b401eaa0_0;
    %load/vec4 v0x7fc3b401eb80_0;
    %or;
    %and;
    %or;
    %load/vec4 v0x7fc3b401eaa0_0;
    %load/vec4 v0x7fc3b401ecc0_0;
    %and;
    %or;
    %assign/vec4 v0x7fc3b401ea00_0, 0;
    %load/vec4 v0x7fc3b401ea00_0;
    %load/vec4 v0x7fc3b401eaa0_0;
    %and;
    %load/vec4 v0x7fc3b401ea00_0;
    %inv;
    %load/vec4 v0x7fc3b401eaa0_0;
    %inv;
    %and;
    %load/vec4 v0x7fc3b401ecc0_0;
    %and;
    %or;
    %load/vec4 v0x7fc3b401ea00_0;
    %load/vec4 v0x7fc3b401eb80_0;
    %inv;
    %and;
    %load/vec4 v0x7fc3b401ecc0_0;
    %and;
    %or;
    %assign/vec4 v0x7fc3b401eaa0_0, 0;
    %load/vec4 v0x7fc3b401eb80_0;
    %inv;
    %load/vec4 v0x7fc3b401ea00_0;
    %or;
    %load/vec4 v0x7fc3b401eaa0_0;
    %load/vec4 v0x7fc3b401ecc0_0;
    %and;
    %or;
    %load/vec4 v0x7fc3b401eaa0_0;
    %inv;
    %load/vec4 v0x7fc3b401eb80_0;
    %and;
    %load/vec4 v0x7fc3b401ecc0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x7fc3b401eb80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc3b400e8e0;
T_2 ;
    %wait E_0x7fc3b4007370;
    %vpi_func 2 9 "$time" 64 {0 0 0};
    %cmpi/u 0, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.0, 5;
    %vpi_call 2 10 "$display", "time=%d: Input = %b, Output = %b", $time, v0x7fc3b401eeb0_0, v0x7fc3b401ef40_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc3b400e8e0;
T_3 ;
    %delay 110, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fc3b400e8e0;
T_4 ;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401efd0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3b401efd0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401efd0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fc3b400e8e0;
T_5 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3b401eeb0_0, 0, 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A3Q2_fsm_top.v";
    "A3Q2_fsm.v";
