Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  9 17:20:08 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MainSys_timing_summary_routed.rpt -pb MainSys_timing_summary_routed.pb -rpx MainSys_timing_summary_routed.rpx -warn_on_violation
| Design       : MainSys
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     16          
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (613)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (17)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (613)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CFsw (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw1[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw1[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw1[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw1[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw2[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw2[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw2[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw2[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw3[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw3[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw3[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw3[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw4[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw4[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw4[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw4[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line41/state_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line42/an_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line42/an_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line42/an_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line42/an_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line42/digit_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.157        0.000                      0                  180        0.098        0.000                      0                  180        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.157        0.000                      0                  180        0.098        0.000                      0                  180        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.862ns (16.657%)  route 4.313ns (83.343%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.769    10.249    nolabel_line41/SR[0]
    SLICE_X34Y44         FDRE                                         r  nolabel_line41/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    nolabel_line41/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line41/state_reg[1]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line41/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.862ns (16.657%)  route 4.313ns (83.343%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.769    10.249    nolabel_line41/SR[0]
    SLICE_X34Y44         FDRE                                         r  nolabel_line41/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    nolabel_line41/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line41/state_reg[2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line41/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.862ns (16.657%)  route 4.313ns (83.343%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.769    10.249    nolabel_line41/SR[0]
    SLICE_X34Y44         FDRE                                         r  nolabel_line41/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    nolabel_line41/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line41/state_reg[3]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line41/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.862ns (16.657%)  route 4.313ns (83.343%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.769    10.249    nolabel_line41/SR[0]
    SLICE_X34Y44         FDRE                                         r  nolabel_line41/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    nolabel_line41/CLK
    SLICE_X34Y44         FDRE                                         r  nolabel_line41/state_reg[4]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line41/state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.862ns (16.691%)  route 4.303ns (83.309%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.759    10.238    nolabel_line41/SR[0]
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    nolabel_line41/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[10]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line41/state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.862ns (16.691%)  route 4.303ns (83.309%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.759    10.238    nolabel_line41/SR[0]
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    nolabel_line41/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[11]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line41/state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.862ns (16.691%)  route 4.303ns (83.309%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.759    10.238    nolabel_line41/SR[0]
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    nolabel_line41/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[12]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.406    nolabel_line41/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.862ns (16.688%)  route 4.304ns (83.312%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.760    10.239    nolabel_line41/SR[0]
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    nolabel_line41/CLK
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[13]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.407    nolabel_line41/state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.862ns (16.688%)  route 4.304ns (83.312%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.760    10.239    nolabel_line41/SR[0]
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    nolabel_line41/CLK
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[14]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.407    nolabel_line41/state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 nolabel_line41/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.862ns (16.688%)  route 4.304ns (83.312%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.553     5.074    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line41/state_reg[26]/Q
                         net (fo=2, routed)           1.047     6.639    nolabel_line41/state[26]
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.763 r  nolabel_line41/state[27]_i_4/O
                         net (fo=1, routed)           0.940     7.704    nolabel_line41/state[27]_i_4_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.828 r  nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.383    nolabel_line41_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.479 r  state_reg[27]_i_1/O
                         net (fo=44, routed)          1.760    10.239    nolabel_line41/SR[0]
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    nolabel_line41/CLK
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[15]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.407    nolabel_line41/state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line41/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    nolabel_line41/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line41/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line41/state_reg[23]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line41/state[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line41/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line41/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  nolabel_line41/state0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.945    nolabel_line41/state0_carry__5_n_7
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.829     1.957    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line41/state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line41/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    nolabel_line41/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line41/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line41/state_reg[23]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line41/state[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line41/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line41/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  nolabel_line41/state0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.958    nolabel_line41/state0_carry__5_n_5
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.829     1.957    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line41/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line41/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    nolabel_line41/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line41/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line41/state_reg[23]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line41/state[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line41/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line41/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  nolabel_line41/state0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.981    nolabel_line41/state0_carry__5_n_6
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.829     1.957    nolabel_line41/CLK
    SLICE_X34Y50         FDRE                                         r  nolabel_line41/state_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line41/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line42/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.467    nolabel_line42/CLK
    SLICE_X60Y28         FDRE                                         r  nolabel_line42/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  nolabel_line42/timer_reg[7]/Q
                         net (fo=2, routed)           0.125     1.757    nolabel_line42/timer[7]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  nolabel_line42/timer0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.867    nolabel_line42/timer0_carry__0_n_5
    SLICE_X60Y28         FDRE                                         r  nolabel_line42/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.852     1.979    nolabel_line42/CLK
    SLICE_X60Y28         FDRE                                         r  nolabel_line42/timer_reg[7]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134     1.601    nolabel_line42/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line41/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    nolabel_line41/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line41/state_reg[11]/Q
                         net (fo=2, routed)           0.125     1.735    nolabel_line41/state[11]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  nolabel_line41/state0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.845    nolabel_line41/state0_carry__1_n_5
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.831     1.958    nolabel_line41/CLK
    SLICE_X34Y46         FDRE                                         r  nolabel_line41/state_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line41/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line41/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    nolabel_line41/CLK
    SLICE_X34Y48         FDRE                                         r  nolabel_line41/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line41/state_reg[19]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line41/state[19]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  nolabel_line41/state0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.846    nolabel_line41/state0_carry__3_n_5
    SLICE_X34Y48         FDRE                                         r  nolabel_line41/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.832     1.959    nolabel_line41/CLK
    SLICE_X34Y48         FDRE                                         r  nolabel_line41/state_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    nolabel_line41/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line41/state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    nolabel_line41/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line41/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line41/state_reg[23]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line41/state[23]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  nolabel_line41/state0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.846    nolabel_line41/state0_carry__4_n_5
    SLICE_X34Y49         FDRE                                         r  nolabel_line41/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.832     1.959    nolabel_line41/CLK
    SLICE_X34Y49         FDRE                                         r  nolabel_line41/state_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    nolabel_line41/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line41/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    nolabel_line41/CLK
    SLICE_X34Y45         FDRE                                         r  nolabel_line41/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line41/state_reg[7]/Q
                         net (fo=2, routed)           0.125     1.735    nolabel_line41/state[7]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  nolabel_line41/state0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    nolabel_line41/state0_carry__0_n_5
    SLICE_X34Y45         FDRE                                         r  nolabel_line41/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.831     1.958    nolabel_line41/CLK
    SLICE_X34Y45         FDRE                                         r  nolabel_line41/state_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line41/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line42/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    nolabel_line42/CLK
    SLICE_X60Y29         FDRE                                         r  nolabel_line42/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line42/timer_reg[11]/Q
                         net (fo=2, routed)           0.125     1.758    nolabel_line42/timer[11]
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  nolabel_line42/timer0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.868    nolabel_line42/timer0_carry__1_n_5
    SLICE_X60Y29         FDRE                                         r  nolabel_line42/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    nolabel_line42/CLK
    SLICE_X60Y29         FDRE                                         r  nolabel_line42/timer_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line42/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line41/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    nolabel_line41/CLK
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line41/state_reg[15]/Q
                         net (fo=2, routed)           0.127     1.737    nolabel_line41/state[15]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  nolabel_line41/state0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.847    nolabel_line41/state0_carry__2_n_5
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.832     1.959    nolabel_line41/CLK
    SLICE_X34Y47         FDRE                                         r  nolabel_line41/state_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    nolabel_line41/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   nolabel_line41/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line41/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line41/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line41/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line41/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line41/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line41/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line41/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   nolabel_line41/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line41/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line41/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line41/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line41/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line41/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line41/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line41/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line41/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line41/state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CFsw
                            (input port)
  Destination:            status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.531ns  (logic 5.073ns (40.480%)  route 7.459ns (59.520%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CFsw (IN)
                         net (fo=0)                   0.000     0.000    CFsw
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  CFsw_IBUF_inst/O
                         net (fo=8, routed)           4.399     5.840    nolabel_line44/CFsw_IBUF
    SLICE_X64Y32         LUT5 (Prop_lut5_I4_O)        0.124     5.964 r  nolabel_line44/status_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.060     9.024    status_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.531 r  status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.531    status[2]
    N3                                                                r  status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2[3]
                            (input port)
  Destination:            status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.451ns  (logic 5.101ns (40.969%)  route 7.350ns (59.031%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw2[3] (IN)
                         net (fo=0)                   0.000     0.000    sw2[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw2_IBUF[3]_inst/O
                         net (fo=8, routed)           3.665     5.124    nolabel_line44/sw2_IBUF[3]
    SLICE_X61Y21         LUT5 (Prop_lut5_I3_O)        0.124     5.248 r  nolabel_line44/status_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.685     8.933    status_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.451 r  status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.451    status[1]
    P3                                                                r  status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CFsw
                            (input port)
  Destination:            status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.018ns  (logic 5.081ns (42.275%)  route 6.938ns (57.725%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CFsw (IN)
                         net (fo=0)                   0.000     0.000    CFsw
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  CFsw_IBUF_inst/O
                         net (fo=8, routed)           4.427     5.868    nolabel_line44/CFsw_IBUF
    SLICE_X64Y32         LUT5 (Prop_lut5_I2_O)        0.124     5.992 r  nolabel_line44/status_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.510     8.503    status_OBUF[3]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.018 r  status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.018    status[3]
    P1                                                                r  status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1[1]
                            (input port)
  Destination:            status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.819ns  (logic 5.089ns (47.039%)  route 5.730ns (52.961%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw1[1] (IN)
                         net (fo=0)                   0.000     0.000    sw1[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw1_IBUF[1]_inst/O
                         net (fo=8, routed)           3.489     4.950    nolabel_line44/sw1_IBUF[1]
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124     5.074 r  nolabel_line44/status_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.241     7.315    status_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.819 r  status_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.819    status[0]
    U3                                                                r  status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.145ns  (logic 3.986ns (48.933%)  route 4.159ns (51.067%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[1]_lopt_replica/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line43/cd_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.159     4.615    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.145 r  cd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.145    cd[1]
    E19                                                               r  cd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CFsw
                            (input port)
  Destination:            nolabel_line44/truth_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 1.689ns (21.785%)  route 6.065ns (78.215%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  CFsw (IN)
                         net (fo=0)                   0.000     0.000    CFsw
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  CFsw_IBUF_inst/O
                         net (fo=8, routed)           4.399     5.840    nolabel_line44/CFsw_IBUF
    SLICE_X64Y32         LUT5 (Prop_lut5_I4_O)        0.124     5.964 r  nolabel_line44/status_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.685     6.649    nolabel_line44/status_OBUF[2]
    SLICE_X64Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.773 r  nolabel_line44/truth_reg_i_1/O
                         net (fo=2, routed)           0.981     7.754    nolabel_line44/truthvalue
    SLICE_X64Y32         LDCE                                         r  nolabel_line44/truth_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 3.965ns (53.257%)  route 3.480ns (46.743%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[4]_lopt_replica/C
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line43/cd_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.480     3.936    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.444 r  cd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.444    cd[4]
    W18                                                               r  cd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 3.957ns (53.246%)  route 3.475ns (46.754%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[2]_lopt_replica/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line43/cd_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.475     3.931    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.431 r  cd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.431    cd[2]
    U19                                                               r  cd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 3.965ns (53.365%)  route 3.465ns (46.635%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[3]_lopt_replica/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line43/cd_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.465     3.921    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.430 r  cd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.430    cd[3]
    V19                                                               r  cd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 3.961ns (53.348%)  route 3.464ns (46.652%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[0]_lopt_replica/C
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line43/cd_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.464     3.920    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.424 r  cd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.424    cd[0]
    U16                                                               r  cd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line43/cd_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/cd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[4]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/cd_reg[4]/Q
                         net (fo=2, routed)           0.115     0.256    nolabel_line43/Q[4]
    SLICE_X58Y18         FDRE                                         r  nolabel_line43/cd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/cd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[2]/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/cd_reg[2]/Q
                         net (fo=2, routed)           0.116     0.257    nolabel_line43/Q[2]
    SLICE_X59Y18         FDRE                                         r  nolabel_line43/cd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/cd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[3]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/cd_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    nolabel_line43/Q[3]
    SLICE_X59Y18         FDRE                                         r  nolabel_line43/cd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/cd_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[4]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/cd_reg[4]/Q
                         net (fo=2, routed)           0.175     0.316    nolabel_line43/Q[4]
    SLICE_X58Y18         FDRE                                         r  nolabel_line43/cd_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/cd_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[2]/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/cd_reg[2]/Q
                         net (fo=2, routed)           0.176     0.317    nolabel_line43/Q[2]
    SLICE_X59Y18         FDRE                                         r  nolabel_line43/cd_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/p_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/p_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE                         0.000     0.000 r  nolabel_line43/p_reg[0]/C
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/p_reg[0]/Q
                         net (fo=3, routed)           0.184     0.325    nolabel_line43/p[0]
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.042     0.367 r  nolabel_line43/p[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    nolabel_line43/p[1]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  nolabel_line43/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/p_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/p_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE                         0.000     0.000 r  nolabel_line43/p_reg[0]/C
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/p_reg[0]/Q
                         net (fo=3, routed)           0.184     0.325    nolabel_line43/p[0]
    SLICE_X58Y20         LUT3 (Prop_lut3_I2_O)        0.045     0.370 r  nolabel_line43/p[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    nolabel_line43/p[0]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  nolabel_line43/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/life_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line45/life_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.846%)  route 0.187ns (50.154%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  nolabel_line45/life_reg[1]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line45/life_reg[1]/Q
                         net (fo=3, routed)           0.187     0.328    nolabel_line45/life_OBUF[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.045     0.373 r  nolabel_line45/life[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    nolabel_line45/life[0]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  nolabel_line45/life_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line45/life_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line45/life_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.429%)  route 0.198ns (51.571%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  nolabel_line45/life_reg[1]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line45/life_reg[1]/Q
                         net (fo=3, routed)           0.198     0.339    nolabel_line45/life_OBUF[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.045     0.384 r  nolabel_line45/life[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    nolabel_line45/life[1]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  nolabel_line45/life_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/cd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/cd_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.141ns (36.331%)  route 0.247ns (63.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE                         0.000     0.000 r  nolabel_line43/cd_reg[3]/C
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/cd_reg[3]/Q
                         net (fo=2, routed)           0.247     0.388    nolabel_line43/Q[3]
    SLICE_X58Y18         FDRE                                         r  nolabel_line43/cd_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line42/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.101ns  (logic 0.606ns (28.849%)  route 1.495ns (71.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.141    nolabel_line42/CLK
    SLICE_X62Y23         FDRE                                         r  nolabel_line42/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line42/digit_reg[1]/Q
                         net (fo=7, routed)           0.666     6.263    nolabel_line42/digit_reg[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.150     6.413 r  nolabel_line42/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.828     7.242    nolabel_line42/an_reg[2]_i_1_n_0
    SLICE_X63Y24         LDCE                                         r  nolabel_line42/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.870ns  (logic 0.580ns (31.009%)  route 1.290ns (68.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.141    nolabel_line42/CLK
    SLICE_X62Y23         FDRE                                         r  nolabel_line42/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line42/digit_reg[1]/Q
                         net (fo=7, routed)           0.666     6.263    nolabel_line42/digit_reg[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.387 r  nolabel_line42/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.624     7.012    nolabel_line42/an_reg[1]_i_1_n_0
    SLICE_X63Y24         LDCE                                         r  nolabel_line42/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.785ns  (logic 0.608ns (34.068%)  route 1.177ns (65.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.141    nolabel_line42/CLK
    SLICE_X62Y23         FDRE                                         r  nolabel_line42/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line42/digit_reg[1]/Q
                         net (fo=7, routed)           0.671     6.268    nolabel_line42/digit_reg[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.152     6.420 r  nolabel_line42/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.506     6.926    nolabel_line42/an_reg[0]_i_1_n_0
    SLICE_X63Y24         LDCE                                         r  nolabel_line42/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.638ns  (logic 0.580ns (35.400%)  route 1.058ns (64.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.620     5.141    nolabel_line42/CLK
    SLICE_X62Y23         FDRE                                         r  nolabel_line42/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  nolabel_line42/digit_reg[1]/Q
                         net (fo=7, routed)           0.671     6.268    nolabel_line42/digit_reg[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  nolabel_line42/an_reg[3]_i_1/O
                         net (fo=1, routed)           0.387     6.780    nolabel_line42/an_reg[3]_i_1_n_0
    SLICE_X63Y24         LDCE                                         r  nolabel_line42/an_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line42/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.186ns (35.201%)  route 0.342ns (64.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    nolabel_line42/CLK
    SLICE_X62Y23         FDRE                                         r  nolabel_line42/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  nolabel_line42/digit_reg[0]/Q
                         net (fo=7, routed)           0.175     1.782    nolabel_line42/digit_reg[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  nolabel_line42/an_reg[3]_i_1/O
                         net (fo=1, routed)           0.167     1.995    nolabel_line42/an_reg[3]_i_1_n_0
    SLICE_X63Y24         LDCE                                         r  nolabel_line42/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.190ns (34.886%)  route 0.355ns (65.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    nolabel_line42/CLK
    SLICE_X62Y23         FDRE                                         r  nolabel_line42/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line42/digit_reg[0]/Q
                         net (fo=7, routed)           0.175     1.782    nolabel_line42/digit_reg[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.049     1.831 r  nolabel_line42/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.180     2.011    nolabel_line42/an_reg[0]_i_1_n_0
    SLICE_X63Y24         LDCE                                         r  nolabel_line42/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.186ns (31.774%)  route 0.399ns (68.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    nolabel_line42/CLK
    SLICE_X62Y23         FDRE                                         r  nolabel_line42/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  nolabel_line42/digit_reg[0]/Q
                         net (fo=7, routed)           0.174     1.781    nolabel_line42/digit_reg[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.826 r  nolabel_line42/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.225     2.052    nolabel_line42/an_reg[1]_i_1_n_0
    SLICE_X63Y24         LDCE                                         r  nolabel_line42/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line42/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.189ns (25.014%)  route 0.567ns (74.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    nolabel_line42/CLK
    SLICE_X62Y23         FDRE                                         r  nolabel_line42/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line42/digit_reg[0]/Q
                         net (fo=7, routed)           0.174     1.781    nolabel_line42/digit_reg[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.048     1.829 r  nolabel_line42/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.392     2.222    nolabel_line42/an_reg[2]_i_1_n_0
    SLICE_X63Y24         LDCE                                         r  nolabel_line42/an_reg[2]/D
  -------------------------------------------------------------------    -------------------





