Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Sep 24 23:38:23 2018
| Host         : DESKTOP-2ECK0P9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.710        0.000                      0                  145        0.105        0.000                      0                  145        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.710        0.000                      0                   81        0.105        0.000                      0                   81        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.317        0.000                      0                   64        0.327        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.588ns (48.325%)  route 1.698ns (51.675%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.649    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.379     5.028 r  disp/pulse_generator/count_reg[13]/Q
                         net (fo=2, routed)           0.828     5.855    disp/pulse_generator/count_reg[13]
    SLICE_X4Y101         LUT5 (Prop_lut5_I2_O)        0.105     5.960 f  disp/pulse_generator/FSM_sequential_PS[2]_i_4/O
                         net (fo=24, routed)          0.870     6.830    disp/pulse_generator/FSM_sequential_PS[2]_i_4_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.105     6.935 r  disp/pulse_generator/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     6.935    disp/pulse_generator/count[0]_i_6__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.375 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.473 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.571 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.572    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  disp/pulse_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.670    disp/pulse_generator/count_reg[12]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.935 r  disp/pulse_generator/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.935    disp/pulse_generator/count_reg[16]_i_1__0_n_6
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[17]/C
                         clock pessimism              0.240    14.621    
                         clock uncertainty           -0.035    14.586    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.059    14.645    disp/pulse_generator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.583ns (48.246%)  route 1.698ns (51.754%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.649    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.379     5.028 r  disp/pulse_generator/count_reg[13]/Q
                         net (fo=2, routed)           0.828     5.855    disp/pulse_generator/count_reg[13]
    SLICE_X4Y101         LUT5 (Prop_lut5_I2_O)        0.105     5.960 f  disp/pulse_generator/FSM_sequential_PS[2]_i_4/O
                         net (fo=24, routed)          0.870     6.830    disp/pulse_generator/FSM_sequential_PS[2]_i_4_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.105     6.935 r  disp/pulse_generator/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     6.935    disp/pulse_generator/count[0]_i_6__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.375 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.473 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.571 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.572    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  disp/pulse_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.670    disp/pulse_generator/count_reg[12]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.930 r  disp/pulse_generator/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.930    disp/pulse_generator/count_reg[16]_i_1__0_n_4
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[19]/C
                         clock pessimism              0.240    14.621    
                         clock uncertainty           -0.035    14.586    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.059    14.645    disp/pulse_generator/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.523ns (47.282%)  route 1.698ns (52.718%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.649    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.379     5.028 r  disp/pulse_generator/count_reg[13]/Q
                         net (fo=2, routed)           0.828     5.855    disp/pulse_generator/count_reg[13]
    SLICE_X4Y101         LUT5 (Prop_lut5_I2_O)        0.105     5.960 f  disp/pulse_generator/FSM_sequential_PS[2]_i_4/O
                         net (fo=24, routed)          0.870     6.830    disp/pulse_generator/FSM_sequential_PS[2]_i_4_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.105     6.935 r  disp/pulse_generator/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     6.935    disp/pulse_generator/count[0]_i_6__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.375 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.473 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.571 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.572    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  disp/pulse_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.670    disp/pulse_generator/count_reg[12]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.870 r  disp/pulse_generator/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.870    disp/pulse_generator/count_reg[16]_i_1__0_n_5
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[18]/C
                         clock pessimism              0.240    14.621    
                         clock uncertainty           -0.035    14.586    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.059    14.645    disp/pulse_generator/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 1.504ns (46.969%)  route 1.698ns (53.031%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.649    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.379     5.028 r  disp/pulse_generator/count_reg[13]/Q
                         net (fo=2, routed)           0.828     5.855    disp/pulse_generator/count_reg[13]
    SLICE_X4Y101         LUT5 (Prop_lut5_I2_O)        0.105     5.960 f  disp/pulse_generator/FSM_sequential_PS[2]_i_4/O
                         net (fo=24, routed)          0.870     6.830    disp/pulse_generator/FSM_sequential_PS[2]_i_4_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.105     6.935 r  disp/pulse_generator/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     6.935    disp/pulse_generator/count[0]_i_6__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.375 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.473 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.571 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.572    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.670 r  disp/pulse_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.670    disp/pulse_generator/count_reg[12]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.851 r  disp/pulse_generator/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.851    disp/pulse_generator/count_reg[16]_i_1__0_n_7
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[16]/C
                         clock pessimism              0.240    14.621    
                         clock uncertainty           -0.035    14.586    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.059    14.645    disp/pulse_generator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.382ns (44.885%)  route 1.697ns (55.115%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.379     5.047 f  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.819     5.866    disp/pulse_generator/count_reg[10]
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.105     5.971 f  disp/pulse_generator/FSM_sequential_PS[2]_i_5/O
                         net (fo=24, routed)          0.878     6.849    disp/pulse_generator/FSM_sequential_PS[2]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I2_O)        0.105     6.954 r  disp/pulse_generator/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     6.954    disp/pulse_generator/count[0]_i_3__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.286 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.384    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.482 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.482    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.747 r  disp/pulse_generator/count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     7.747    disp/pulse_generator/count_reg[12]_i_1__1_n_6
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.059    14.563    disp/pulse_generator/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 1.377ns (44.795%)  route 1.697ns (55.205%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.379     5.047 f  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.819     5.866    disp/pulse_generator/count_reg[10]
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.105     5.971 f  disp/pulse_generator/FSM_sequential_PS[2]_i_5/O
                         net (fo=24, routed)          0.878     6.849    disp/pulse_generator/FSM_sequential_PS[2]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I2_O)        0.105     6.954 r  disp/pulse_generator/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     6.954    disp/pulse_generator/count[0]_i_3__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.286 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.384    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.482 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.482    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.742 r  disp/pulse_generator/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     7.742    disp/pulse_generator/count_reg[12]_i_1__1_n_4
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[15]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.059    14.563    disp/pulse_generator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 1.392ns (45.057%)  route 1.697ns (54.943%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.649    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.379     5.028 r  disp/pulse_generator/count_reg[13]/Q
                         net (fo=2, routed)           0.828     5.855    disp/pulse_generator/count_reg[13]
    SLICE_X4Y101         LUT5 (Prop_lut5_I2_O)        0.105     5.960 f  disp/pulse_generator/FSM_sequential_PS[2]_i_4/O
                         net (fo=24, routed)          0.870     6.830    disp/pulse_generator/FSM_sequential_PS[2]_i_4_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.105     6.935 r  disp/pulse_generator/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     6.935    disp/pulse_generator/count[0]_i_6__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.375 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.473 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.738 r  disp/pulse_generator/count_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     7.738    disp/pulse_generator/count_reg[8]_i_1__1_n_6
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.347    14.399    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[9]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.035    14.522    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)        0.059    14.581    disp/pulse_generator/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 1.387ns (44.968%)  route 1.697ns (55.032%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.649    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.379     5.028 r  disp/pulse_generator/count_reg[13]/Q
                         net (fo=2, routed)           0.828     5.855    disp/pulse_generator/count_reg[13]
    SLICE_X4Y101         LUT5 (Prop_lut5_I2_O)        0.105     5.960 f  disp/pulse_generator/FSM_sequential_PS[2]_i_4/O
                         net (fo=24, routed)          0.870     6.830    disp/pulse_generator/FSM_sequential_PS[2]_i_4_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.105     6.935 r  disp/pulse_generator/count[0]_i_6__1/O
                         net (fo=1, routed)           0.000     6.935    disp/pulse_generator/count[0]_i_6__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.375 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.473 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.733 r  disp/pulse_generator/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     7.733    disp/pulse_generator/count_reg[8]_i_1__1_n_4
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.347    14.399    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[11]/C
                         clock pessimism              0.159    14.557    
                         clock uncertainty           -0.035    14.522    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)        0.059    14.581    disp/pulse_generator/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.317ns (43.696%)  route 1.697ns (56.304%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.379     5.047 f  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.819     5.866    disp/pulse_generator/count_reg[10]
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.105     5.971 f  disp/pulse_generator/FSM_sequential_PS[2]_i_5/O
                         net (fo=24, routed)          0.878     6.849    disp/pulse_generator/FSM_sequential_PS[2]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I2_O)        0.105     6.954 r  disp/pulse_generator/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     6.954    disp/pulse_generator/count[0]_i_3__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.286 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.384    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.482 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.482    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.682 r  disp/pulse_generator/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     7.682    disp/pulse_generator/count_reg[12]_i_1__1_n_5
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[14]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.059    14.563    disp/pulse_generator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.298ns (43.339%)  route 1.697ns (56.661%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.379     5.047 f  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.819     5.866    disp/pulse_generator/count_reg[10]
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.105     5.971 f  disp/pulse_generator/FSM_sequential_PS[2]_i_5/O
                         net (fo=24, routed)          0.878     6.849    disp/pulse_generator/FSM_sequential_PS[2]_i_5_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I2_O)        0.105     6.954 r  disp/pulse_generator/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     6.954    disp/pulse_generator/count[0]_i_3__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.286 r  disp/pulse_generator/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.286    disp/pulse_generator/count_reg[0]_i_1__0_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  disp/pulse_generator/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.384    disp/pulse_generator/count_reg[4]_i_1__1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.482 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.482    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.663 r  disp/pulse_generator/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     7.663    disp/pulse_generator/count_reg[12]_i_1__1_n_7
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[12]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.059    14.563    disp/pulse_generator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  6.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.823%)  route 0.119ns (25.177%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.783    disp/pulse_generator/count_reg[10]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  disp/pulse_generator/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.828    disp/pulse_generator/count[8]_i_3__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.943 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.944    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  disp/pulse_generator/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.998    disp/pulse_generator/count_reg[12]_i_1__1_n_7
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    disp/pulse_generator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.393%)  route 0.119ns (24.607%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.783    disp/pulse_generator/count_reg[10]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  disp/pulse_generator/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.828    disp/pulse_generator/count[8]_i_3__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.943 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.944    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  disp/pulse_generator/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.009    disp/pulse_generator/count_reg[12]_i_1__1_n_5
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    disp/pulse_generator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.599%)  route 0.119ns (23.401%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.783    disp/pulse_generator/count_reg[10]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  disp/pulse_generator/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.828    disp/pulse_generator/count[8]_i_3__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.943 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.944    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  disp/pulse_generator/count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.034    disp/pulse_generator/count_reg[12]_i_1__1_n_6
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    disp/pulse_generator/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.599%)  route 0.119ns (23.401%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.783    disp/pulse_generator/count_reg[10]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  disp/pulse_generator/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.828    disp/pulse_generator/count[8]_i_3__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.943 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.944    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  disp/pulse_generator/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.034    disp/pulse_generator/count_reg[12]_i_1__1_n_4
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    disp/pulse_generator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.735%)  route 0.119ns (23.265%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.783    disp/pulse_generator/count_reg[10]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  disp/pulse_generator/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.828    disp/pulse_generator/count[8]_i_3__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.943 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.944    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  disp/pulse_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.983    disp/pulse_generator/count_reg[12]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  disp/pulse_generator/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.037    disp/pulse_generator/count_reg[16]_i_1__0_n_7
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    disp/pulse_generator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Db/PS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PED/Q1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.470%)  route 0.085ns (37.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    Db/CLK
    SLICE_X4Y97          FDCE                                         r  Db/PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Db/PS_reg[2]/Q
                         net (fo=4, routed)           0.085     1.749    PED/Q[0]
    SLICE_X4Y97          FDCE                                         r  PED/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    PED/CLK
    SLICE_X4Y97          FDCE                                         r  PED/Q1_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDCE (Hold_fdce_C_D)         0.075     1.598    PED/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.223%)  route 0.119ns (22.777%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.783    disp/pulse_generator/count_reg[10]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  disp/pulse_generator/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.828    disp/pulse_generator/count[8]_i_3__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.943 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.944    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  disp/pulse_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.983    disp/pulse_generator/count_reg[12]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  disp/pulse_generator/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.048    disp/pulse_generator/count_reg[16]_i_1__0_n_5
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    disp/pulse_generator/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.260%)  route 0.119ns (21.740%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.783    disp/pulse_generator/count_reg[10]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  disp/pulse_generator/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.828    disp/pulse_generator/count[8]_i_3__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.943 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.944    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  disp/pulse_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.983    disp/pulse_generator/count_reg[12]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  disp/pulse_generator/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.073    disp/pulse_generator/count_reg[16]_i_1__0_n_6
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    disp/pulse_generator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 disp/pulse_generator/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.260%)  route 0.119ns (21.740%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    disp/pulse_generator/CLK
    SLICE_X5Y99          FDCE                                         r  disp/pulse_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  disp/pulse_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.119     1.783    disp/pulse_generator/count_reg[10]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  disp/pulse_generator/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.828    disp/pulse_generator/count[8]_i_3__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.943 r  disp/pulse_generator/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.944    disp/pulse_generator/count_reg[8]_i_1__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  disp/pulse_generator/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.983    disp/pulse_generator/count_reg[12]_i_1__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.073 r  disp/pulse_generator/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.073    disp/pulse_generator/count_reg[16]_i_1__0_n_4
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    disp/pulse_generator/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.293ns (81.679%)  route 0.066ns (18.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    counter/CLK
    SLICE_X2Y97          FDCE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  counter/count_reg[4]/Q
                         net (fo=3, routed)           0.066     1.754    counter/count_reg[4]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.883 r  counter/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.883    counter/count_reg[4]_i_1__0_n_6
    SLICE_X2Y97          FDCE                                         r  counter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    counter/CLK
    SLICE_X2Y97          FDCE                                         r  counter/count_reg[5]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.134     1.658    counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     AISO/Q1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     AISO/Q2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     Db/PS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     Db/PS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     Db/PS_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     Db/pg1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     Db/pg1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     Db/pg1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     Db/pg1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     AISO/Q1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     AISO/Q2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     Db/pg1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     Db/pg1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     Db/pg1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     Db/pg1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     Db/pg1/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     Db/pg1/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     Db/pg1/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     Db/pg1/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     AISO/Q1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     AISO/Q2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     Db/PS_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     Db/PS_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     Db/PS_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     Db/pg1/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     Db/pg1/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     Db/pg1/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     Db/pg1/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     Db/pg1/count_reg[14]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/p_con/FSM_sequential_PS_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.379ns (31.986%)  route 0.806ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.806     5.856    disp/p_con/rst_sync
    SLICE_X4Y101         FDCE                                         f  disp/p_con/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/p_con/CLK
    SLICE_X4Y101         FDCE                                         r  disp/p_con/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/p_con/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/p_con/FSM_sequential_PS_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.379ns (31.986%)  route 0.806ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.806     5.856    disp/p_con/rst_sync
    SLICE_X4Y101         FDCE                                         f  disp/p_con/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/p_con/CLK
    SLICE_X4Y101         FDCE                                         r  disp/p_con/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X4Y101         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/p_con/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.379ns (32.087%)  route 0.802ns (67.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.802     5.853    disp/pulse_generator/rst_sync
    SLICE_X5Y101         FDCE                                         f  disp/pulse_generator/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[16]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y101         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/pulse_generator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.379ns (32.087%)  route 0.802ns (67.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.802     5.853    disp/pulse_generator/rst_sync
    SLICE_X5Y101         FDCE                                         f  disp/pulse_generator/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[17]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y101         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/pulse_generator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.379ns (32.087%)  route 0.802ns (67.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.802     5.853    disp/pulse_generator/rst_sync
    SLICE_X5Y101         FDCE                                         f  disp/pulse_generator/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[18]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y101         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/pulse_generator/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.379ns (32.087%)  route 0.802ns (67.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.802     5.853    disp/pulse_generator/rst_sync
    SLICE_X5Y101         FDCE                                         f  disp/pulse_generator/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[19]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y101         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/pulse_generator/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.379ns (35.351%)  route 0.693ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.693     5.744    disp/pulse_generator/rst_sync
    SLICE_X5Y100         FDCE                                         f  disp/pulse_generator/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[12]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/pulse_generator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.379ns (35.351%)  route 0.693ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.693     5.744    disp/pulse_generator/rst_sync
    SLICE_X5Y100         FDCE                                         f  disp/pulse_generator/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/pulse_generator/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.379ns (35.351%)  route 0.693ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.693     5.744    disp/pulse_generator/rst_sync
    SLICE_X5Y100         FDCE                                         f  disp/pulse_generator/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[14]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/pulse_generator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.379ns (35.351%)  route 0.693ns (64.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.379     5.050 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.693     5.744    disp/pulse_generator/rst_sync
    SLICE_X5Y100         FDCE                                         f  disp/pulse_generator/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.329    14.381    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[15]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.331    14.173    disp/pulse_generator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  8.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.250%)  route 0.358ns (71.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.358     2.023    disp/pulse_generator/rst_sync
    SLICE_X5Y100         FDCE                                         f  disp/pulse_generator/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/pulse_generator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.250%)  route 0.358ns (71.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.358     2.023    disp/pulse_generator/rst_sync
    SLICE_X5Y100         FDCE                                         f  disp/pulse_generator/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/pulse_generator/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.250%)  route 0.358ns (71.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.358     2.023    disp/pulse_generator/rst_sync
    SLICE_X5Y100         FDCE                                         f  disp/pulse_generator/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/pulse_generator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.250%)  route 0.358ns (71.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.358     2.023    disp/pulse_generator/rst_sync
    SLICE_X5Y100         FDCE                                         f  disp/pulse_generator/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y100         FDCE                                         r  disp/pulse_generator/count_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/pulse_generator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.495%)  route 0.391ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.391     2.056    disp/pulse_generator/rst_sync
    SLICE_X5Y101         FDCE                                         f  disp/pulse_generator/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/pulse_generator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.495%)  route 0.391ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.391     2.056    disp/pulse_generator/rst_sync
    SLICE_X5Y101         FDCE                                         f  disp/pulse_generator/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/pulse_generator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.495%)  route 0.391ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.391     2.056    disp/pulse_generator/rst_sync
    SLICE_X5Y101         FDCE                                         f  disp/pulse_generator/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/pulse_generator/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/pulse_generator/count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.495%)  route 0.391ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.391     2.056    disp/pulse_generator/rst_sync
    SLICE_X5Y101         FDCE                                         f  disp/pulse_generator/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/pulse_generator/CLK
    SLICE_X5Y101         FDCE                                         r  disp/pulse_generator/count_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/pulse_generator/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/p_con/FSM_sequential_PS_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.311%)  route 0.395ns (73.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.395     2.060    disp/p_con/rst_sync
    SLICE_X4Y101         FDCE                                         f  disp/p_con/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/p_con/CLK
    SLICE_X4Y101         FDCE                                         r  disp/p_con/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/p_con/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 AISO/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/p_con/FSM_sequential_PS_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.311%)  route 0.395ns (73.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    AISO/CLK
    SLICE_X3Y98          FDCE                                         r  AISO/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  AISO/Q2_reg/Q
                         net (fo=64, routed)          0.395     2.060    disp/p_con/rst_sync
    SLICE_X4Y101         FDCE                                         f  disp/p_con/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.868     2.034    disp/p_con/CLK
    SLICE_X4Y101         FDCE                                         r  disp/p_con/FSM_sequential_PS_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.696    disp/p_con/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.364    





