# Loading project sumavg
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/dispatcher.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_pkg
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.dispatcher_ctrl_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/dispatcher.vhdl(46): (vcom-1195) Cannot find expanded name "work.dispatcher_ctrl_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/dispatcher.vhdl(46): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dispatcher_dp_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/dispatcher.vhdl(47): (vcom-1195) Cannot find expanded name "work.dispatcher_dp_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/dispatcher.vhdl(47): Unknown expanded name.
# ** Note: C:/Users/Giulio/Desktop/sumavg/code/dispatcher.vhdl(49): VHDL Compiler exiting
# End time: 12:26:27 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/dispatcherCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity dispatcher_ctrl
# -- Compiling architecture behav of dispatcher_ctrl
# End time: 12:26:27 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of dispatcherCU.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/dispatcherDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity dispatcher_dp
# -- Compiling architecture s of dispatcher_dp
# End time: 12:26:27 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of dispatcherDP.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memaccess.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_pkg
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.memaccess_ctrl_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/memaccess.vhdl(38): (vcom-1195) Cannot find expanded name "work.memaccess_ctrl_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/memaccess.vhdl(38): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.memaccess_dp_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/memaccess.vhdl(39): (vcom-1195) Cannot find expanded name "work.memaccess_dp_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/memaccess.vhdl(39): Unknown expanded name.
# ** Note: C:/Users/Giulio/Desktop/sumavg/code/memaccess.vhdl(41): VHDL Compiler exiting
# End time: 12:26:27 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memaccessCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memaccess_ctrl
# -- Compiling architecture behav of memaccess_ctrl
# End time: 12:26:27 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of memaccessCU.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memaccessDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memaccess_dp
# -- Compiling architecture s of memaccess_dp
# End time: 12:26:27 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of memaccessDP.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memmux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_pkg
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.memmux_ctrl_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/memmux.vhdl(44): (vcom-1195) Cannot find expanded name "work.memmux_ctrl_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/memmux.vhdl(44): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.memmux_dp_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/memmux.vhdl(45): (vcom-1195) Cannot find expanded name "work.memmux_dp_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/memmux.vhdl(45): Unknown expanded name.
# ** Note: C:/Users/Giulio/Desktop/sumavg/code/memmux.vhdl(47): VHDL Compiler exiting
# End time: 12:26:27 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memmuxCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_ctrl_pkg
# -- Compiling entity memmux_ctrl
# -- Compiling architecture behav of memmux_ctrl
# End time: 12:26:27 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of memmuxCU.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:27 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memmuxDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memmux_dp
# -- Compiling architecture s of memmux_dp
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of memmuxDP.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/sumavg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_pkg
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sumavg_ctrl_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/sumavg.vhdl(41): (vcom-1195) Cannot find expanded name "work.sumavg_ctrl_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/sumavg.vhdl(41): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sumavg_dp_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/sumavg.vhdl(42): (vcom-1195) Cannot find expanded name "work.sumavg_dp_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/sumavg.vhdl(42): Unknown expanded name.
# ** Note: C:/Users/Giulio/Desktop/sumavg/code/sumavg.vhdl(44): VHDL Compiler exiting
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/sumavgCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity sumavg_ctrl
# -- Compiling architecture behav of sumavg_ctrl
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sumavgCU.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/sumavgDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_dp_pkg
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.divider_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/sumavgDP.vhdl(57): (vcom-1195) Cannot find expanded name "work.divider_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/sumavgDP.vhdl(57): Unknown expanded name.
# ** Note: C:/Users/Giulio/Desktop/sumavg/code/sumavgDP.vhdl(60): VHDL Compiler exiting
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/divider.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package divider_pkg
# ** Error: (vcom-11) Could not find work.divider_ctrl_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/divider.vhdl(34): (vcom-1195) Cannot find expanded name "work.divider_ctrl_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/divider.vhdl(34): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.divider_dp_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/divider.vhdl(35): (vcom-1195) Cannot find expanded name "work.divider_dp_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/divider.vhdl(35): Unknown expanded name.
# ** Note: C:/Users/Giulio/Desktop/sumavg/code/divider.vhdl(37): VHDL Compiler exiting
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/dividerCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package divider_ctrl_pkg
# -- Compiling entity divider_ctrl
# -- Compiling architecture s of divider_ctrl
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of dividerCU.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/dividerDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package divider_dp_pkg
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity divider_dp
# -- Compiling architecture s of divider_dp
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of dividerDP.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture s of memory
# ** Warning: C:/Users/Giulio/Desktop/sumavg/code/memory.vhdl(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of memory.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/tester.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package tester_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity tester
# -- Compiling architecture behav of tester
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tester.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.system_pkg.
# ** Error (suppressible): C:/Users/Giulio/Desktop/sumavg/code/testbench.vhdl(8): (vcom-1195) Cannot find expanded name "work.system_pkg".
# ** Error: C:/Users/Giulio/Desktop/sumavg/code/testbench.vhdl(8): Unknown expanded name.
# -- Loading package tester_pkg
# ** Note: C:/Users/Giulio/Desktop/sumavg/code/testbench.vhdl(12): VHDL Compiler exiting
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/system.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package system_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity system
# -- Compiling architecture rtl of system
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of system.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/dispatcher.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_pkg
# -- Loading package NUMERIC_STD
# -- Loading package dispatcher_ctrl_pkg
# -- Loading package dispatcher_dp_pkg
# -- Compiling entity dispatcher
# -- Compiling architecture s of dispatcher
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of dispatcher.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memaccess.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_pkg
# -- Loading package NUMERIC_STD
# -- Loading package memaccess_ctrl_pkg
# -- Loading package memaccess_dp_pkg
# -- Compiling entity memaccess
# -- Compiling architecture s of memaccess
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of memaccess.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/memmux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_pkg
# -- Loading package NUMERIC_STD
# -- Loading package memmux_ctrl_pkg
# -- Loading package memmux_dp_pkg
# -- Compiling entity memmux
# -- Compiling architecture s of memmux
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of memmux.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/sumavg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_pkg
# -- Loading package NUMERIC_STD
# -- Loading package sumavg_ctrl_pkg
# -- Loading package sumavg_dp_pkg
# -- Compiling entity sumavg
# -- Compiling architecture struct of sumavg
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sumavg.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/sumavgDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_dp_pkg
# -- Loading package NUMERIC_STD
# -- Loading package divider_pkg
# -- Compiling entity sumavg_dp
# -- Compiling architecture s of sumavg_dp
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sumavgDP.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/divider.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package divider_pkg
# -- Loading package divider_ctrl_pkg
# -- Loading package divider_dp_pkg
# -- Compiling entity divider
# -- Compiling architecture s of divider
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of divider.vhdl was successful.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -explicit -vopt C:/Users/Giulio/Desktop/sumavg/code/testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package system_pkg
# -- Loading package tester_pkg
# -- Compiling entity systemTB
# -- Compiling architecture behav of systemTB
# End time: 12:26:28 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of testbench.vhdl was successful.
# All compile dependencies have been resolved.
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:28 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/dispatcher.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_pkg
# -- Loading package NUMERIC_STD
# -- Loading package dispatcher_ctrl_pkg
# -- Loading package dispatcher_dp_pkg
# -- Compiling entity dispatcher
# -- Compiling architecture s of dispatcher
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/dispatcherCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity dispatcher_ctrl
# -- Compiling architecture behav of dispatcher_ctrl
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/dispatcherDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity dispatcher_dp
# -- Compiling architecture s of dispatcher_dp
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/memaccess.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_pkg
# -- Loading package NUMERIC_STD
# -- Loading package memaccess_ctrl_pkg
# -- Loading package memaccess_dp_pkg
# -- Compiling entity memaccess
# -- Compiling architecture s of memaccess
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/memaccessCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memaccess_ctrl
# -- Compiling architecture behav of memaccess_ctrl
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/memaccessDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memaccess_dp
# -- Compiling architecture s of memaccess_dp
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/memmux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_pkg
# -- Loading package NUMERIC_STD
# -- Loading package memmux_ctrl_pkg
# -- Loading package memmux_dp_pkg
# -- Compiling entity memmux
# -- Compiling architecture s of memmux
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/memmuxCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_ctrl_pkg
# -- Compiling entity memmux_ctrl
# -- Compiling architecture behav of memmux_ctrl
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/memmuxDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memmux_dp
# -- Compiling architecture s of memmux_dp
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/sumavg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_pkg
# -- Loading package NUMERIC_STD
# -- Loading package sumavg_ctrl_pkg
# -- Loading package sumavg_dp_pkg
# -- Compiling entity sumavg
# -- Compiling architecture struct of sumavg
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/sumavgCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity sumavg_ctrl
# -- Compiling architecture behav of sumavg_ctrl
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/sumavgDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_dp_pkg
# -- Loading package NUMERIC_STD
# -- Loading package divider_pkg
# -- Compiling entity sumavg_dp
# -- Compiling architecture s of sumavg_dp
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/divider.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package divider_pkg
# -- Loading package divider_ctrl_pkg
# -- Loading package divider_dp_pkg
# -- Compiling entity divider
# -- Compiling architecture s of divider
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/dividerCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package divider_ctrl_pkg
# -- Compiling entity divider_ctrl
# -- Compiling architecture s of divider_ctrl
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/dividerDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package divider_dp_pkg
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity divider_dp
# -- Compiling architecture s of divider_dp
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/memory.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture s of memory
# ** Warning: ../code/memory.vhdl(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/tester.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package tester_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity tester
# -- Compiling architecture behav of tester
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package system_pkg
# -- Loading package tester_pkg
# -- Compiling entity systemTB
# -- Compiling architecture behav of systemTB
# End time: 12:26:29 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:29 on Apr 29,2024
# vcom -work work -2002 -vopt ../code/system.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package system_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity system
# -- Compiling architecture rtl of system
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/dispatcher.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_pkg
# -- Loading package NUMERIC_STD
# -- Loading package dispatcher_ctrl_pkg
# -- Loading package dispatcher_dp_pkg
# -- Compiling entity dispatcher
# -- Compiling architecture s of dispatcher
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/dispatcherCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity dispatcher_ctrl
# -- Compiling architecture behav of dispatcher_ctrl
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/dispatcherDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dispatcher_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity dispatcher_dp
# -- Compiling architecture s of dispatcher_dp
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/memaccess.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_pkg
# -- Loading package NUMERIC_STD
# -- Loading package memaccess_ctrl_pkg
# -- Loading package memaccess_dp_pkg
# -- Compiling entity memaccess
# -- Compiling architecture s of memaccess
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/memaccessCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memaccess_ctrl
# -- Compiling architecture behav of memaccess_ctrl
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/memaccessDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memaccess_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memaccess_dp
# -- Compiling architecture s of memaccess_dp
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/memmux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_pkg
# -- Loading package NUMERIC_STD
# -- Loading package memmux_ctrl_pkg
# -- Loading package memmux_dp_pkg
# -- Compiling entity memmux
# -- Compiling architecture s of memmux
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/memmuxCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_ctrl_pkg
# -- Compiling entity memmux_ctrl
# -- Compiling architecture behav of memmux_ctrl
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/memmuxDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memmux_dp_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity memmux_dp
# -- Compiling architecture s of memmux_dp
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/sumavg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_pkg
# -- Loading package NUMERIC_STD
# -- Loading package sumavg_ctrl_pkg
# -- Loading package sumavg_dp_pkg
# -- Compiling entity sumavg
# -- Compiling architecture struct of sumavg
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/sumavgCU.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_ctrl_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity sumavg_ctrl
# -- Compiling architecture behav of sumavg_ctrl
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/sumavgDP.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sumavg_dp_pkg
# -- Loading package NUMERIC_STD
# -- Loading package divider_pkg
# -- Compiling entity sumavg_dp
# -- Compiling architecture s of sumavg_dp
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:26:30 on Apr 29,2024
# vcom -work work -2002 -vopt "+cover" ../code/system.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package system_pkg
# -- Loading package NUMERIC_STD
# -- Compiling entity system
# -- Compiling architecture rtl of system
# End time: 12:26:30 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -suppress 1127 -coverage systemtb 
# Start time: 12:26:30 on Apr 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13) Recompile work.systemtb because work.system_pkg has changed.
# ** Warning: (vopt-12) Recompile work.systemtb(behav) after work.systemtb is recompiled.
# ** Warning: (vopt-13) Recompile work.systemtb(behav) because work.system_pkg has changed.
# ** Warning: (vopt-12) Recompile work.dispatcher(s) after work.dispatcher is recompiled.
# ** Warning: (vopt-13) Recompile work.dispatcher(s) because work.dispatcher_ctrl_pkg, work.dispatcher_dp_pkg have changed.
# ** Warning: (vopt-12) Recompile work.memaccess(s) after work.memaccess is recompiled.
# ** Warning: (vopt-13) Recompile work.memaccess(s) because work.memaccess_ctrl_pkg, work.memaccess_dp_pkg have changed.
# ** Warning: (vopt-12) Recompile work.sumavg(struct) after work.sumavg is recompiled.
# ** Warning: (vopt-13) Recompile work.sumavg(struct) because work.sumavg_ctrl_pkg, work.sumavg_dp_pkg have changed.
# ** Warning: (vopt-12) Recompile work.divider(s) after work.divider is recompiled.
# ** Warning: (vopt-13) Recompile work.divider(s) because work.divider_ctrl_pkg, work.divider_dp_pkg have changed.
# ** Warning: (vopt-12) Recompile work.memmux(s) after work.memmux is recompiled.
# ** Warning: (vopt-13) Recompile work.memmux(s) because work.memmux_ctrl_pkg, work.memmux_dp_pkg have changed.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memmux_ctrl(behav)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "dispatcher_ctrl(behav)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "sumavg_ctrl(behav)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memaccess_ctrl(behav)".
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.system_pkg
# Loading work.tester_pkg
# Loading work.systemtb(behav)#1
# Loading work.dispatcher_ctrl_pkg
# Loading work.dispatcher_dp_pkg
# Loading work.memaccess_ctrl_pkg
# Loading work.memaccess_dp_pkg
# Loading work.sumavg_ctrl_pkg
# Loading work.sumavg_dp_pkg
# Loading work.divider_pkg
# Loading work.memmux_ctrl_pkg
# Loading work.memmux_dp_pkg
# Loading work.system(rtl)#1
# Loading work.divider_ctrl_pkg
# Loading work.divider_dp_pkg
# Loading ieee.math_real(body)
# Loading work.divider(s)#1
# Loading work.memory(s)#1
# 1
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /systemtb/SYS/DEV/DP
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1180 ns  Iteration: 2  Instance: /systemtb/SYS/DEV/DP
# Model Technology ModelSim SE-64 vcover 10.7 Coverage Utility 2017.12 Dec  7 2017
# Start time: 12:26:32 on Apr 29,2024
# vcover stats sumavg.ucdb 
# SUMMARY FOR FILE "sumavg.ucdb":
# Coverage Summary BY INSTANCES: Number of Instances 19
#     Enabled Coverage            Active      Hits    Misses    Weight   Percent
#     ----------------            ------      ----    ------    ------ ---------
#     Stmts                          147       137        10         1     93.19
#     Branches                       226       213        13         1     94.24
#     FEC Condition Terms             93        75        18         1     80.64
#     FEC Expression Terms             2         2         0         1    100.00
#     FSMs                                                           1     84.72
#         States                      21        21         0         1    100.00
#         Transitions                 36        25        11         1     69.44
#     Toggle Bins                   2232      1102      1130         1     49.37
# Total coverage: 83.69%
#  
# End time: 12:26:32 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcover 10.7 Coverage Utility 2017.12 Dec  7 2017
# Start time: 12:26:32 on Apr 29,2024
# vcover report -toggles -all sumavg.ucdb 
# Coverage Report by instance with details
# 
# Coverage Report Toggles BY INSTANCES
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                   2232      1102      1130     49.37
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for ALL instances --
# 
#                                               Node      1H->0L      0L->1H                          "Coverage"
#                                               ---------------------------------------------------------------
#                                  /systemtb/SYS/CLK           1           1                              100.00 
#                                /systemtb/SYS/rst_n           0           1                               50.00 
#                        /systemtb/SYS/sig_dev_abort           0           0                                0.00 
#                         /systemtb/SYS/sig_dev_done           1           1                              100.00 
#                       /systemtb/SYS/sig_dev_len(0)           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_len(1)           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_len(2)           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_len(3)           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_len(4)           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_len(5)           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_len(6)           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_len(7)           0           0                                0.00 
#                  /systemtb/SYS/sig_dev_mem_addr(0)           1           1                              100.00 
#                  /systemtb/SYS/sig_dev_mem_addr(1)           1           1                              100.00 
#                  /systemtb/SYS/sig_dev_mem_addr(2)           1           1                              100.00 
#                  /systemtb/SYS/sig_dev_mem_addr(3)           1           1                              100.00 
#                  /systemtb/SYS/sig_dev_mem_addr(4)           1           1                              100.00 
#                  /systemtb/SYS/sig_dev_mem_addr(5)           0           0                                0.00 
#                  /systemtb/SYS/sig_dev_mem_addr(6)           0           0                                0.00 
#                  /systemtb/SYS/sig_dev_mem_addr(7)           0           0                                0.00 
#                  /systemtb/SYS/sig_dev_mem_addr(8)           0           0                                0.00 
#                  /systemtb/SYS/sig_dev_mem_addr(9)           0           0                                0.00 
#                 /systemtb/SYS/sig_dev_mem_addr(10)           0           0                                0.00 
#                 /systemtb/SYS/sig_dev_mem_addr(11)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(0)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(1)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(2)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(3)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(4)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(5)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(6)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(7)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(8)           0           0                                0.00 
#                /systemtb/SYS/sig_dev_mem_datain(9)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(10)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(11)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(12)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(13)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(14)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(15)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(16)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(17)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(18)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(19)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(20)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(21)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(22)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(23)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(24)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(25)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(26)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(27)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(28)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(29)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(30)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_datain(31)           0           0                                0.00 
#               /systemtb/SYS/sig_dev_mem_dataout(0)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(1)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(2)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(3)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(4)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(5)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(6)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(7)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(8)           1           1                              100.00 
#               /systemtb/SYS/sig_dev_mem_dataout(9)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(10)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(11)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(12)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(13)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(14)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(15)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(16)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(17)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(18)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(19)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(20)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(21)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(22)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(23)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(24)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(25)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(26)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(27)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(28)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(29)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(30)           1           1                              100.00 
#              /systemtb/SYS/sig_dev_mem_dataout(31)           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_mem_en           1           1                              100.00 
#                    /systemtb/SYS/sig_dev_mem_ready           0           0                                0.00 
#                       /systemtb/SYS/sig_dev_mem_we           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(0)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(1)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(2)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(3)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(4)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(5)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(6)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(7)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(8)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr1(9)           0           0                                0.00 
#                     /systemtb/SYS/sig_dev_ptr1(10)           0           0                                0.00 
#                     /systemtb/SYS/sig_dev_ptr1(11)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(0)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(1)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(2)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(3)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(4)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(5)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(6)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(7)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(8)           0           0                                0.00 
#                      /systemtb/SYS/sig_dev_ptr2(9)           0           0                                0.00 
#                     /systemtb/SYS/sig_dev_ptr2(10)           0           0                                0.00 
#                     /systemtb/SYS/sig_dev_ptr2(11)           0           0                                0.00 
#                    /systemtb/SYS/sig_dev_result(0)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(1)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(2)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(3)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(4)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(5)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(6)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(7)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(8)           1           0                               50.00 
#                    /systemtb/SYS/sig_dev_result(9)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(10)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(11)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(12)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(13)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(14)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(15)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(16)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(17)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(18)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(19)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(20)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(21)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(22)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(23)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(24)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(25)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(26)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(27)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(28)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(29)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(30)           1           0                               50.00 
#                   /systemtb/SYS/sig_dev_result(31)           1           0                               50.00 
#                        /systemtb/SYS/sig_dev_start           1           1                              100.00 
#                   /systemtb/SYS/sig_ma_din_addr(0)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(1)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(2)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(3)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(4)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(5)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(6)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(7)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(8)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_din_addr(9)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(10)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(11)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(12)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(13)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(14)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(15)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(16)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(17)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(18)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(19)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(20)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(21)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(22)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(23)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(24)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(25)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(26)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(27)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(28)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(29)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(30)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_din_addr(31)           0           0                                0.00 
#                          /systemtb/SYS/sig_ma_done           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(0)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(1)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(2)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(3)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(4)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(5)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(6)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(7)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(8)           1           1                              100.00 
#                       /systemtb/SYS/sig_ma_dout(9)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(10)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(11)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(12)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(13)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(14)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(15)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(16)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(17)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(18)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(19)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(20)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(21)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(22)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(23)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(24)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(25)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(26)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(27)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(28)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(29)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(30)           1           1                              100.00 
#                      /systemtb/SYS/sig_ma_dout(31)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_mem_addr(0)           1           1                              100.00 
#                   /systemtb/SYS/sig_ma_mem_addr(1)           1           1                              100.00 
#                   /systemtb/SYS/sig_ma_mem_addr(2)           1           1                              100.00 
#                   /systemtb/SYS/sig_ma_mem_addr(3)           1           1                              100.00 
#                   /systemtb/SYS/sig_ma_mem_addr(4)           0           1                               50.00 
#                   /systemtb/SYS/sig_ma_mem_addr(5)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_mem_addr(6)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_mem_addr(7)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_mem_addr(8)           0           0                                0.00 
#                   /systemtb/SYS/sig_ma_mem_addr(9)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_mem_addr(10)           0           0                                0.00 
#                  /systemtb/SYS/sig_ma_mem_addr(11)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(0)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(1)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(2)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(3)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(4)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(5)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(6)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(7)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(8)           0           0                                0.00 
#                 /systemtb/SYS/sig_ma_mem_datain(9)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(10)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(11)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(12)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(13)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(14)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(15)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(16)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(17)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(18)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(19)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(20)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(21)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(22)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(23)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(24)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(25)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(26)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(27)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(28)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(29)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(30)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_datain(31)           0           0                                0.00 
#                /systemtb/SYS/sig_ma_mem_dataout(0)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(1)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(2)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(3)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(4)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(5)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(6)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(7)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(8)           1           1                              100.00 
#                /systemtb/SYS/sig_ma_mem_dataout(9)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(10)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(11)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(12)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(13)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(14)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(15)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(16)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(17)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(18)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(19)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(20)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(21)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(22)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(23)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(24)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(25)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(26)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(27)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(28)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(29)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(30)           1           1                              100.00 
#               /systemtb/SYS/sig_ma_mem_dataout(31)           0           0                                0.00 
#                        /systemtb/SYS/sig_ma_mem_en           1           1                              100.00 
#                     /systemtb/SYS/sig_ma_mem_ready           0           0                                0.00 
#                        /systemtb/SYS/sig_ma_mem_we           1           1                              100.00 
#                          /systemtb/SYS/sig_ma_read           0           0                                0.00 
#                      /systemtb/SYS/sig_ma_set_addr           1           1                              100.00 
#                         /systemtb/SYS/sig_ma_write           1           1                              100.00 
#                      /systemtb/SYS/sig_mem_addr(0)           1           1                              100.00 
#                      /systemtb/SYS/sig_mem_addr(1)           1           1                              100.00 
#                      /systemtb/SYS/sig_mem_addr(2)           1           1                              100.00 
#                      /systemtb/SYS/sig_mem_addr(3)           1           1                              100.00 
#                      /systemtb/SYS/sig_mem_addr(4)           1           1                              100.00 
#                      /systemtb/SYS/sig_mem_addr(5)           0           0                                0.00 
#                      /systemtb/SYS/sig_mem_addr(6)           0           0                                0.00 
#                      /systemtb/SYS/sig_mem_addr(7)           0           0                                0.00 
#                      /systemtb/SYS/sig_mem_addr(8)           0           0                                0.00 
#                      /systemtb/SYS/sig_mem_addr(9)           0           0                                0.00 
#                     /systemtb/SYS/sig_mem_addr(10)           0           0                                0.00 
#                     /systemtb/SYS/sig_mem_addr(11)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(0)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(1)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(2)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(3)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(4)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(5)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(6)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(7)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(8)           0           0                                0.00 
#                    /systemtb/SYS/sig_mem_datain(9)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(10)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(11)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(12)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(13)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(14)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(15)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(16)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(17)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(18)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(19)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(20)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(21)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(22)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(23)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(24)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(25)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(26)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(27)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(28)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(29)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(30)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_datain(31)           0           0                                0.00 
#                   /systemtb/SYS/sig_mem_dataout(0)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(1)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(2)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(3)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(4)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(5)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(6)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(7)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(8)           1           1                              100.00 
#                   /systemtb/SYS/sig_mem_dataout(9)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(10)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(11)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(12)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(13)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(14)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(15)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(16)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(17)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(18)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(19)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(20)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(21)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(22)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(23)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(24)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(25)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(26)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(27)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(28)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(29)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(30)           1           1                              100.00 
#                  /systemtb/SYS/sig_mem_dataout(31)           0           0                                0.00 
#                           /systemtb/SYS/sig_mem_en           1           1                              100.00 
#                        /systemtb/SYS/sig_mem_ready           0           0                                0.00 
#                           /systemtb/SYS/sig_mem_we           1           1                              100.00 
#                            /systemtb/SYS/sys_abort           0           0                                0.00 
#                             /systemtb/SYS/sys_done           1           1                              100.00 
#                         /systemtb/SYS/sys_input(0)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(1)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(2)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(3)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(4)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(5)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(6)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(7)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(8)           0           0                                0.00 
#                         /systemtb/SYS/sys_input(9)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(10)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(11)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(12)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(13)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(14)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(15)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(16)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(17)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(18)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(19)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(20)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(21)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(22)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(23)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(24)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(25)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(26)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(27)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(28)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(29)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(30)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(31)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(32)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(33)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(34)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(35)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(36)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(37)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(38)           0           0                                0.00 
#                        /systemtb/SYS/sys_input(39)           0           0                                0.00 
#                        /systemtb/SYS/sys_output(0)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(1)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(2)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(3)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(4)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(5)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(6)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(7)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(8)           1           0                               50.00 
#                        /systemtb/SYS/sys_output(9)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(10)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(11)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(12)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(13)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(14)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(15)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(16)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(17)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(18)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(19)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(20)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(21)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(22)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(23)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(24)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(25)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(26)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(27)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(28)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(29)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(30)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(31)           1           0                               50.00 
#                       /systemtb/SYS/sys_output(32)           0           0                                0.00 
#                       /systemtb/SYS/sys_output(33)           0           0                                0.00 
#                       /systemtb/SYS/sys_output(34)           0           0                                0.00 
#                       /systemtb/SYS/sys_output(35)           0           0                                0.00 
#                       /systemtb/SYS/sys_output(36)           0           0                                0.00 
#                       /systemtb/SYS/sys_output(37)           0           0                                0.00 
#                       /systemtb/SYS/sys_output(38)           0           0                                0.00 
#                       /systemtb/SYS/sys_output(39)           0           0                                0.00 
#                            /systemtb/SYS/sys_start           1           1                              100.00 
#                      /systemtb/SYS/DIS/input_hi(0)           0           0                                0.00 
#                      /systemtb/SYS/DIS/input_hi(1)           0           0                                0.00 
#                      /systemtb/SYS/DIS/input_hi(2)           0           0                                0.00 
#                      /systemtb/SYS/DIS/input_hi(3)           0           0                                0.00 
#                      /systemtb/SYS/DIS/input_hi(4)           0           0                                0.00 
#                      /systemtb/SYS/DIS/input_hi(5)           0           0                                0.00 
#                      /systemtb/SYS/DIS/input_hi(6)           0           0                                0.00 
#                      /systemtb/SYS/DIS/input_hi(7)           0           0                                0.00 
#                   /systemtb/SYS/DIS/load_R_dataout           1           1                              100.00 
#                    /systemtb/SYS/DIS/sel_R_dataout           1           1                              100.00 
#                      /systemtb/SYS/DIS/set_dev_len           1           1                              100.00 
#                     /systemtb/SYS/DIS/set_dev_ptr1           1           1                              100.00 
#                     /systemtb/SYS/DIS/set_dev_ptr2           1           1                              100.00 
#                  /systemtb/SYS/DIS/set_ma_din_addr           1           1                              100.00 
#                       /systemtb/SYS/DIS/set_output           0           0                                0.00 
#                   /systemtb/SYS/DIS/CTRL/nextstate               ENUM type       Value       Count 
#                                                                       INIT          20      100.00 
#                                                                    WAIT_MA           0        0.00 
#                                                                   WAIT_DEV          11      100.00 
#                       /systemtb/SYS/DIS/CTRL/state               ENUM type       Value       Count 
#                                                                       INIT           8      100.00 
#                                                                    WAIT_MA           8      100.00 
#                                                                   WAIT_DEV           1      100.00 
#                   /systemtb/SYS/DIS/DP/input_lo(0)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(1)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(2)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(3)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(4)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(5)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(6)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(7)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(8)           0           0                                0.00 
#                   /systemtb/SYS/DIS/DP/input_lo(9)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(10)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(11)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(12)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(13)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(14)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(15)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(16)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(17)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(18)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(19)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(20)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(21)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(22)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(23)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(24)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(25)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(26)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(27)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(28)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(29)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(30)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/input_lo(31)           0           0                                0.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(0)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(1)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(2)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(3)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(4)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(5)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(6)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(7)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(8)           1           0                               50.00 
#                  /systemtb/SYS/DIS/DP/R_dataout(9)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(10)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(11)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(12)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(13)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(14)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(15)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(16)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(17)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(18)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(19)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(20)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(21)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(22)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(23)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(24)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(25)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(26)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(27)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(28)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(29)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(30)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(31)           1           0                               50.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(32)           0           0                                0.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(33)           0           0                                0.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(34)           0           0                                0.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(35)           0           0                                0.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(36)           0           0                                0.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(37)           0           0                                0.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(38)           0           0                                0.00 
#                 /systemtb/SYS/DIS/DP/R_dataout(39)           0           0                                0.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(0)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(1)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(2)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(3)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(4)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(5)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(6)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(7)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(8)           1           1                              100.00 
#               /systemtb/SYS/DIS/DP/R_dataout_in(9)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(10)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(11)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(12)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(13)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(14)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(15)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(16)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(17)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(18)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(19)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(20)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(21)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(22)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(23)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(24)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(25)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(26)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(27)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(28)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(29)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(30)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(31)           1           1                              100.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(32)           0           0                                0.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(33)           0           0                                0.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(34)           0           0                                0.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(35)           0           0                                0.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(36)           0           0                                0.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(37)           0           0                                0.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(38)           0           0                                0.00 
#              /systemtb/SYS/DIS/DP/R_dataout_in(39)           0           0                                0.00 
#                    /systemtb/SYS/MA/load_R_address           1           1                              100.00 
#                     /systemtb/SYS/MA/sel_R_address           1           1                              100.00 
#                    /systemtb/SYS/MA/set_mem_datain           1           1                              100.00 
#                   /systemtb/SYS/MA/set_mem_dataout           1           1                              100.00 
#                    /systemtb/SYS/MA/CTRL/nextstate               ENUM type       Value       Count 
#                                                                       INIT           1      100.00 
#                                                                    WAITMEM           1      100.00 
#                        /systemtb/SYS/MA/CTRL/state               ENUM type       Value       Count 
#                                                                       INIT           1      100.00 
#                                                                    WAITMEM           1      100.00 
#                      /systemtb/SYS/MA/DP/adder1(0)           1           1                              100.00 
#                      /systemtb/SYS/MA/DP/adder1(1)           1           1                              100.00 
#                      /systemtb/SYS/MA/DP/adder1(2)           1           1                              100.00 
#                      /systemtb/SYS/MA/DP/adder1(3)           1           1                              100.00 
#                      /systemtb/SYS/MA/DP/adder1(4)           0           1                               50.00 
#                      /systemtb/SYS/MA/DP/adder1(5)           0           0                                0.00 
#                      /systemtb/SYS/MA/DP/adder1(6)           0           0                                0.00 
#                      /systemtb/SYS/MA/DP/adder1(7)           0           0                                0.00 
#                      /systemtb/SYS/MA/DP/adder1(8)           0           0                                0.00 
#                      /systemtb/SYS/MA/DP/adder1(9)           0           0                                0.00 
#                     /systemtb/SYS/MA/DP/adder1(10)           0           0                                0.00 
#                     /systemtb/SYS/MA/DP/adder1(11)           0           0                                0.00 
#                   /systemtb/SYS/MA/DP/R_address(0)           1           1                              100.00 
#                   /systemtb/SYS/MA/DP/R_address(1)           1           1                              100.00 
#                   /systemtb/SYS/MA/DP/R_address(2)           1           1                              100.00 
#                   /systemtb/SYS/MA/DP/R_address(3)           1           1                              100.00 
#                   /systemtb/SYS/MA/DP/R_address(4)           0           1                               50.00 
#                   /systemtb/SYS/MA/DP/R_address(5)           0           0                                0.00 
#                   /systemtb/SYS/MA/DP/R_address(6)           0           0                                0.00 
#                   /systemtb/SYS/MA/DP/R_address(7)           0           0                                0.00 
#                   /systemtb/SYS/MA/DP/R_address(8)           0           0                                0.00 
#                   /systemtb/SYS/MA/DP/R_address(9)           0           0                                0.00 
#                  /systemtb/SYS/MA/DP/R_address(10)           0           0                                0.00 
#                  /systemtb/SYS/MA/DP/R_address(11)           0           0                                0.00 
#                /systemtb/SYS/MA/DP/R_address_in(0)           0           1                               50.00 
#                /systemtb/SYS/MA/DP/R_address_in(1)           0           1                               50.00 
#                /systemtb/SYS/MA/DP/R_address_in(2)           1           1                              100.00 
#                /systemtb/SYS/MA/DP/R_address_in(3)           1           1                              100.00 
#                /systemtb/SYS/MA/DP/R_address_in(4)           0           1                               50.00 
#                /systemtb/SYS/MA/DP/R_address_in(5)           1           0                               50.00 
#                /systemtb/SYS/MA/DP/R_address_in(6)           1           0                               50.00 
#                /systemtb/SYS/MA/DP/R_address_in(7)           1           0                               50.00 
#                /systemtb/SYS/MA/DP/R_address_in(8)           1           0                               50.00 
#                /systemtb/SYS/MA/DP/R_address_in(9)           1           0                               50.00 
#               /systemtb/SYS/MA/DP/R_address_in(10)           1           0                               50.00 
#               /systemtb/SYS/MA/DP/R_address_in(11)           1           0                               50.00 
#                        /systemtb/SYS/DEV/div_abort           0           0                                0.00 
#                        /systemtb/SYS/DEV/div_ready           1           1                              100.00 
#                        /systemtb/SYS/DEV/div_start           1           1                              100.00 
#                   /systemtb/SYS/DEV/last_iteration           1           1                              100.00 
#                         /systemtb/SYS/DEV/len_zero           1           1                              100.00 
#                         /systemtb/SYS/DEV/load_CNT           1           1                              100.00 
#                           /systemtb/SYS/DEV/load_L           1           1                              100.00 
#                       /systemtb/SYS/DEV/load_R_acc           1           1                              100.00 
#                        /systemtb/SYS/DEV/load_R_D1           1           1                              100.00 
#                        /systemtb/SYS/DEV/load_R_D2           1           1                              100.00 
#                         /systemtb/SYS/DEV/load_R_X           1           1                              100.00 
#                         /systemtb/SYS/DEV/load_R_Y           1           1                              100.00 
#                      /systemtb/SYS/DEV/load_result           1           1                              100.00 
#                         /systemtb/SYS/DEV/overflow           1           1                              100.00 
#                          /systemtb/SYS/DEV/sel_CNT           1           1                              100.00 
#                     /systemtb/SYS/DEV/sel_mem_addr           1           1                              100.00 
#                        /systemtb/SYS/DEV/sel_R_acc           1           1                              100.00 
#                          /systemtb/SYS/DEV/sel_R_X           1           1                              100.00 
#                          /systemtb/SYS/DEV/sel_R_Y           1           1                              100.00 
#                     /systemtb/SYS/DEV/set_mem_addr           1           1                              100.00 
#                         /systemtb/SYS/DEV/set_zero           1           1                              100.00 
#                   /systemtb/SYS/DEV/CTRL/nextstate               ENUM type       Value       Count 
#                                                                     S_INIT           3      100.00 
#                                                                   S_READ_1          14      100.00 
#                                                                  S_FETCH_1           5      100.00 
#                                                                   S_READ_2           5      100.00 
#                                                                  S_FETCH_2           5      100.00 
#                                                                    S_ACC_1           5      100.00 
#                                                         S_CHECK_OVERFLOW_1           5      100.00 
#                                                                    S_ACC_2           5      100.00 
#                                                         S_CHECK_OVERFLOW_2           5      100.00 
#                                                                 S_OVERFLOW           0        0.00 
#                                                                S_DIV_START           2      100.00 
#                                                                 S_ERR_ZERO           0        0.00 
#                                                                 S_DIV_WAIT           1      100.00 
#                                                                  S_DIV_END           2      100.00 
#                       /systemtb/SYS/DEV/CTRL/state               ENUM type       Value       Count 
#                                                                     S_INIT           2      100.00 
#                                                                   S_READ_1           5      100.00 
#                                                                  S_FETCH_1           5      100.00 
#                                                                   S_READ_2           5      100.00 
#                                                                  S_FETCH_2           5      100.00 
#                                                                    S_ACC_1           5      100.00 
#                                                         S_CHECK_OVERFLOW_1           5      100.00 
#                                                                    S_ACC_2           5      100.00 
#                                                         S_CHECK_OVERFLOW_2           5      100.00 
#                                                                 S_OVERFLOW           1      100.00 
#                                                                S_DIV_START           1      100.00 
#                                                                 S_ERR_ZERO           1      100.00 
#                                                                 S_DIV_WAIT           1      100.00 
#                                                                  S_DIV_END           1      100.00 
#                        /systemtb/SYS/DEV/DP/CNT(0)           1           1                              100.00 
#                        /systemtb/SYS/DEV/DP/CNT(1)           1           1                              100.00 
#                        /systemtb/SYS/DEV/DP/CNT(2)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/CNT(3)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/CNT(4)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/CNT(5)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/CNT(6)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/CNT(7)           0           0                                0.00 
#               /systemtb/SYS/DEV/DP/div_operand1(0)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(1)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(2)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(3)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(4)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(5)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(6)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(7)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(8)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand1(9)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(10)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(11)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(12)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(13)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(14)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(15)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(16)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(17)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(18)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(19)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(20)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(21)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(22)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(23)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(24)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(25)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(26)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(27)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_operand1(28)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand1(29)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand1(30)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand1(31)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand2(0)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand2(1)           1           1                              100.00 
#               /systemtb/SYS/DEV/DP/div_operand2(2)           0           0                                0.00 
#               /systemtb/SYS/DEV/DP/div_operand2(3)           0           0                                0.00 
#               /systemtb/SYS/DEV/DP/div_operand2(4)           0           0                                0.00 
#               /systemtb/SYS/DEV/DP/div_operand2(5)           0           0                                0.00 
#               /systemtb/SYS/DEV/DP/div_operand2(6)           0           0                                0.00 
#               /systemtb/SYS/DEV/DP/div_operand2(7)           0           0                                0.00 
#               /systemtb/SYS/DEV/DP/div_operand2(8)           0           0                                0.00 
#               /systemtb/SYS/DEV/DP/div_operand2(9)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(10)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(11)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(12)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(13)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(14)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(15)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(16)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(17)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(18)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(19)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(20)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(21)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(22)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(23)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(24)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(25)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(26)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(27)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(28)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(29)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(30)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_operand2(31)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(0)           1           1                              100.00 
#              /systemtb/SYS/DEV/DP/div_remainder(1)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(2)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(3)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(4)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(5)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(6)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(7)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(8)           0           0                                0.00 
#              /systemtb/SYS/DEV/DP/div_remainder(9)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(10)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(11)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(12)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(13)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(14)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(15)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(16)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(17)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(18)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(19)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(20)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(21)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(22)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(23)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(24)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(25)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(26)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(27)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(28)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(29)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(30)           0           0                                0.00 
#             /systemtb/SYS/DEV/DP/div_remainder(31)           0           0                                0.00 
#                 /systemtb/SYS/DEV/DP/div_result(0)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(1)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(2)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(3)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(4)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(5)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(6)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(7)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(8)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/div_result(9)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(10)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(11)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(12)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(13)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(14)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(15)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(16)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(17)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(18)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(19)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(20)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(21)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(22)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(23)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(24)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(25)           1           1                              100.00 
#                /systemtb/SYS/DEV/DP/div_result(26)           0           1                               50.00 
#                /systemtb/SYS/DEV/DP/div_result(27)           0           0                                0.00 
#                /systemtb/SYS/DEV/DP/div_result(28)           0           0                                0.00 
#                /systemtb/SYS/DEV/DP/div_result(29)           0           0                                0.00 
#                /systemtb/SYS/DEV/DP/div_result(30)           0           0                                0.00 
#                /systemtb/SYS/DEV/DP/div_result(31)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_CNT(0)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/in_CNT(1)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/in_CNT(2)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/in_CNT(3)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_CNT(4)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_CNT(5)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_CNT(6)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_CNT(7)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(0)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(1)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(2)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(3)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(4)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(5)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(6)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(7)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(8)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_acc(9)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(10)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(11)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(12)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(13)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(14)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(15)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(16)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(17)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(18)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(19)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(20)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(21)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(22)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(23)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(24)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(25)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(26)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(27)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(28)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(29)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(30)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_R_acc(31)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(0)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(1)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(2)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(3)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(4)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(5)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(6)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(7)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(8)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D1(9)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(10)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(11)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(12)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(13)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(14)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(15)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(16)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(17)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(18)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(19)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(20)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(21)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(22)           0           1                               50.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(23)           0           1                               50.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(24)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(25)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(26)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(27)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(28)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(29)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(30)           0           0                                0.00 
#                   /systemtb/SYS/DEV/DP/in_R_D1(31)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(0)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(1)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(2)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(3)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(4)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(5)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(6)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(7)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(8)           1           1                              100.00 
#                    /systemtb/SYS/DEV/DP/in_R_D2(9)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(10)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(11)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(12)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(13)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(14)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(15)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(16)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(17)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(18)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(19)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(20)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(21)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(22)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(23)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(24)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(25)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(26)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(27)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(28)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(29)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(30)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/in_R_D2(31)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(0)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(1)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(2)           0           1                               50.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(3)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(4)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(5)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(6)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(7)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(8)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_X(9)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_X(10)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_X(11)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(0)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(1)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(2)           0           1                               50.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(3)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(4)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(5)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(6)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(7)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(8)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/in_R_Y(9)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_Y(10)           0           0                                0.00 
#                    /systemtb/SYS/DEV/DP/in_R_Y(11)           0           0                                0.00 
#                  /systemtb/SYS/DEV/DP/in_result(0)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(1)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(2)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(3)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(4)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(5)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(6)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(7)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(8)           1           1                              100.00 
#                  /systemtb/SYS/DEV/DP/in_result(9)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(10)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(11)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(12)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(13)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(14)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(15)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(16)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(17)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(18)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(19)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(20)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(21)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(22)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(23)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(24)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(25)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(26)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(27)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(28)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(29)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(30)           1           1                              100.00 
#                 /systemtb/SYS/DEV/DP/in_result(31)           1           1                              100.00 
#                          /systemtb/SYS/DEV/DP/L(0)           1           1                              100.00 
#                          /systemtb/SYS/DEV/DP/L(1)           1           1                              100.00 
#                          /systemtb/SYS/DEV/DP/L(2)           0           0                                0.00 
#                          /systemtb/SYS/DEV/DP/L(3)           0           0                                0.00 
#                          /systemtb/SYS/DEV/DP/L(4)           0           0                                0.00 
#                          /systemtb/SYS/DEV/DP/L(5)           0           0                                0.00 
#                          /systemtb/SYS/DEV/DP/L(6)           0           0                                0.00 
#                          /systemtb/SYS/DEV/DP/L(7)           0           0                                0.00 
#                          /systemtb/SYS/DEV/DP/L(8)           0           0                                0.00 
#                          /systemtb/SYS/DEV/DP/L(9)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(10)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(11)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(12)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(13)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(14)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(15)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(16)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(17)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(18)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(19)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(20)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(21)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(22)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(23)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(24)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(25)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(26)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(27)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(28)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(29)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(30)           0           0                                0.00 
#                         /systemtb/SYS/DEV/DP/L(31)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/new_input           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(0)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(1)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(2)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(3)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(4)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(5)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(6)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(7)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(8)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_acc(9)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(10)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(11)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(12)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(13)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(14)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(15)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(16)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(17)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(18)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(19)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(20)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(21)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(22)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(23)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(24)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(25)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(26)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(27)           1           1                              100.00 
#                     /systemtb/SYS/DEV/DP/R_acc(28)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/R_acc(29)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/R_acc(30)           0           0                                0.00 
#                     /systemtb/SYS/DEV/DP/R_acc(31)           1           1                              100.00 
#                   /systemtb/SYS/DEV/DP/R_acc_carry           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D1(0)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(1)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(2)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(3)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(4)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(5)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(6)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(7)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(8)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D1(9)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(10)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(11)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(12)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(13)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(14)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(15)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(16)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(17)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(18)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(19)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(20)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(21)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(22)           0           1                               50.00 
#                      /systemtb/SYS/DEV/DP/R_D1(23)           0           1                               50.00 
#                      /systemtb/SYS/DEV/DP/R_D1(24)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(25)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(26)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D1(27)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(28)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(29)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(30)           0           0                                0.00 
#                      /systemtb/SYS/DEV/DP/R_D1(31)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_D2(0)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(1)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(2)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(3)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(4)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(5)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(6)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(7)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(8)           1           1                              100.00 
#                       /systemtb/SYS/DEV/DP/R_D2(9)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(10)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(11)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(12)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(13)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(14)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(15)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(16)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(17)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(18)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(19)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(20)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(21)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(22)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(23)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(24)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(25)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(26)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(27)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(28)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(29)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(30)           1           1                              100.00 
#                      /systemtb/SYS/DEV/DP/R_D2(31)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_X(0)           1           1                              100.00 
#                        /systemtb/SYS/DEV/DP/R_X(1)           1           1                              100.00 
#                        /systemtb/SYS/DEV/DP/R_X(2)           1           1                              100.00 
#                        /systemtb/SYS/DEV/DP/R_X(3)           0           1                               50.00 
#                        /systemtb/SYS/DEV/DP/R_X(4)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_X(5)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_X(6)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_X(7)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_X(8)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_X(9)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_X(10)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_X(11)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_Y(0)           1           1                              100.00 
#                        /systemtb/SYS/DEV/DP/R_Y(1)           1           1                              100.00 
#                        /systemtb/SYS/DEV/DP/R_Y(2)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_Y(3)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_Y(4)           0           1                               50.00 
#                        /systemtb/SYS/DEV/DP/R_Y(5)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_Y(6)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_Y(7)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_Y(8)           0           0                                0.00 
#                        /systemtb/SYS/DEV/DP/R_Y(9)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_Y(10)           0           0                                0.00 
#                       /systemtb/SYS/DEV/DP/R_Y(11)           0           0                                0.00 
#                  /systemtb/SYS/MMUX/CTRL/nextstate               ENUM type       Value       Count 
#                                                                       INIT           1      100.00 
#                                                                   WAIT_MEM           1      100.00 
#                      /systemtb/SYS/MMUX/CTRL/state               ENUM type       Value       Count 
#                                                                       INIT           1      100.00 
#                                                                   WAIT_MEM           1      100.00 
# 
# Total Node Count     =       1137 
# Toggled Node Count   =        511 
# Untoggled Node Count =        626 
# 
# Toggle Coverage      =      49.37% (1102 of 2232 bins)
# 
# End time: 12:26:32 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcover 10.7 Coverage Utility 2017.12 Dec  7 2017
# Start time: 12:26:32 on Apr 29,2024
# vcover report -code bcefst -byfile -details sumavg.ucdb 
# Coverage Report by file with details
# 
# =================================================================================
# === File: ../code/dispatcher.vhdl
# =================================================================================
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    446       138       308     30.94
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/dispatcher.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          62                               input(9)           0           0                                0.00 
#          62                               input(8)           0           0                                0.00 
#          62                               input(7)           0           0                                0.00 
#          62                               input(6)           0           0                                0.00 
#          62                               input(5)           0           0                                0.00 
#          62                               input(4)           0           0                                0.00 
#          62                              input(39)           0           0                                0.00 
#          62                              input(38)           0           0                                0.00 
#          62                              input(37)           0           0                                0.00 
#          62                              input(36)           0           0                                0.00 
#          62                              input(35)           0           0                                0.00 
#          62                              input(34)           0           0                                0.00 
#          62                              input(33)           0           0                                0.00 
#          62                              input(32)           0           0                                0.00 
#          62                              input(31)           0           0                                0.00 
#          62                              input(30)           0           0                                0.00 
#          62                               input(3)           0           0                                0.00 
#          62                              input(29)           0           0                                0.00 
#          62                              input(28)           0           0                                0.00 
#          62                              input(27)           0           0                                0.00 
#          62                              input(26)           0           0                                0.00 
#          62                              input(25)           0           0                                0.00 
#          62                              input(24)           0           0                                0.00 
#          62                              input(23)           0           0                                0.00 
#          62                              input(22)           0           0                                0.00 
#          62                              input(21)           0           0                                0.00 
#          62                              input(20)           0           0                                0.00 
#          62                               input(2)           0           0                                0.00 
#          62                              input(19)           0           0                                0.00 
#          62                              input(18)           0           0                                0.00 
#          62                              input(17)           0           0                                0.00 
#          62                              input(16)           0           0                                0.00 
#          62                              input(15)           0           0                                0.00 
#          62                              input(14)           0           0                                0.00 
#          62                              input(13)           0           0                                0.00 
#          62                              input(12)           0           0                                0.00 
#          62                              input(11)           0           0                                0.00 
#          62                              input(10)           0           0                                0.00 
#          62                               input(1)           0           0                                0.00 
#          62                               input(0)           0           0                                0.00 
#          63                              output(9)           1           0                               50.00 
#          63                              output(8)           1           0                               50.00 
#          63                              output(7)           1           0                               50.00 
#          63                              output(6)           1           0                               50.00 
#          63                              output(5)           1           0                               50.00 
#          63                              output(4)           1           0                               50.00 
#          63                             output(39)           0           0                                0.00 
#          63                             output(38)           0           0                                0.00 
#          63                             output(37)           0           0                                0.00 
#          63                             output(36)           0           0                                0.00 
#          63                             output(35)           0           0                                0.00 
#          63                             output(34)           0           0                                0.00 
#          63                             output(33)           0           0                                0.00 
#          63                             output(32)           0           0                                0.00 
#          63                             output(31)           1           0                               50.00 
#          63                             output(30)           1           0                               50.00 
#          63                              output(3)           1           0                               50.00 
#          63                             output(29)           1           0                               50.00 
#          63                             output(28)           1           0                               50.00 
#          63                             output(27)           1           0                               50.00 
#          63                             output(26)           1           0                               50.00 
#          63                             output(25)           1           0                               50.00 
#          63                             output(24)           1           0                               50.00 
#          63                             output(23)           1           0                               50.00 
#          63                             output(22)           1           0                               50.00 
#          63                             output(21)           1           0                               50.00 
#          63                             output(20)           1           0                               50.00 
#          63                              output(2)           1           0                               50.00 
#          63                             output(19)           1           0                               50.00 
#          63                             output(18)           1           0                               50.00 
#          63                             output(17)           1           0                               50.00 
#          63                             output(16)           1           0                               50.00 
#          63                             output(15)           1           0                               50.00 
#          63                             output(14)           1           0                               50.00 
#          63                             output(13)           1           0                               50.00 
#          63                             output(12)           1           0                               50.00 
#          63                             output(11)           1           0                               50.00 
#          63                             output(10)           1           0                               50.00 
#          63                              output(1)           1           0                               50.00 
#          63                              output(0)           1           0                               50.00 
#          68                         ma_din_addr(9)           0           0                                0.00 
#          68                         ma_din_addr(8)           0           0                                0.00 
#          68                         ma_din_addr(7)           0           0                                0.00 
#          68                         ma_din_addr(6)           0           0                                0.00 
#          68                         ma_din_addr(5)           0           0                                0.00 
#          68                         ma_din_addr(4)           0           0                                0.00 
#          68                        ma_din_addr(31)           0           0                                0.00 
#          68                        ma_din_addr(30)           0           0                                0.00 
#          68                         ma_din_addr(3)           0           0                                0.00 
#          68                        ma_din_addr(29)           0           0                                0.00 
#          68                        ma_din_addr(28)           0           0                                0.00 
#          68                        ma_din_addr(27)           0           0                                0.00 
#          68                        ma_din_addr(26)           0           0                                0.00 
#          68                        ma_din_addr(25)           0           0                                0.00 
#          68                        ma_din_addr(24)           0           0                                0.00 
#          68                        ma_din_addr(23)           0           0                                0.00 
#          68                        ma_din_addr(22)           0           0                                0.00 
#          68                        ma_din_addr(21)           0           0                                0.00 
#          68                        ma_din_addr(20)           0           0                                0.00 
#          68                         ma_din_addr(2)           0           0                                0.00 
#          68                        ma_din_addr(19)           0           0                                0.00 
#          68                        ma_din_addr(18)           0           0                                0.00 
#          68                        ma_din_addr(17)           0           0                                0.00 
#          68                        ma_din_addr(16)           0           0                                0.00 
#          68                        ma_din_addr(15)           0           0                                0.00 
#          68                        ma_din_addr(14)           0           0                                0.00 
#          68                        ma_din_addr(13)           0           0                                0.00 
#          68                        ma_din_addr(12)           0           0                                0.00 
#          68                        ma_din_addr(11)           0           0                                0.00 
#          68                        ma_din_addr(10)           0           0                                0.00 
#          68                         ma_din_addr(1)           0           0                                0.00 
#          68                         ma_din_addr(0)           0           0                                0.00 
#          70                            ma_dout(31)           0           0                                0.00 
#          73                            dev_ptr1(9)           0           0                                0.00 
#          73                            dev_ptr1(8)           0           0                                0.00 
#          73                            dev_ptr1(7)           0           0                                0.00 
#          73                            dev_ptr1(6)           0           0                                0.00 
#          73                            dev_ptr1(5)           0           0                                0.00 
#          73                            dev_ptr1(4)           0           0                                0.00 
#          73                            dev_ptr1(3)           0           0                                0.00 
#          73                            dev_ptr1(2)           0           0                                0.00 
#          73                           dev_ptr1(11)           0           0                                0.00 
#          73                           dev_ptr1(10)           0           0                                0.00 
#          73                            dev_ptr1(1)           0           0                                0.00 
#          73                            dev_ptr1(0)           0           0                                0.00 
#          74                            dev_ptr2(9)           0           0                                0.00 
#          74                            dev_ptr2(8)           0           0                                0.00 
#          74                            dev_ptr2(7)           0           0                                0.00 
#          74                            dev_ptr2(6)           0           0                                0.00 
#          74                            dev_ptr2(5)           0           0                                0.00 
#          74                            dev_ptr2(4)           0           0                                0.00 
#          74                            dev_ptr2(3)           0           0                                0.00 
#          74                            dev_ptr2(2)           0           0                                0.00 
#          74                           dev_ptr2(11)           0           0                                0.00 
#          74                           dev_ptr2(10)           0           0                                0.00 
#          74                            dev_ptr2(1)           0           0                                0.00 
#          74                            dev_ptr2(0)           0           0                                0.00 
#          75                             dev_len(7)           0           0                                0.00 
#          75                             dev_len(6)           0           0                                0.00 
#          75                             dev_len(5)           0           0                                0.00 
#          75                             dev_len(4)           0           0                                0.00 
#          75                             dev_len(3)           0           0                                0.00 
#          75                             dev_len(2)           0           0                                0.00 
#          75                             dev_len(1)           0           0                                0.00 
#          75                             dev_len(0)           0           0                                0.00 
#          77                          dev_result(9)           1           0                               50.00 
#          77                          dev_result(8)           1           0                               50.00 
#          77                          dev_result(7)           1           0                               50.00 
#          77                          dev_result(6)           1           0                               50.00 
#          77                          dev_result(5)           1           0                               50.00 
#          77                          dev_result(4)           1           0                               50.00 
#          77                         dev_result(31)           1           0                               50.00 
#          77                         dev_result(30)           1           0                               50.00 
#          77                          dev_result(3)           1           0                               50.00 
#          77                         dev_result(29)           1           0                               50.00 
#          77                         dev_result(28)           1           0                               50.00 
#          77                         dev_result(27)           1           0                               50.00 
#          77                         dev_result(26)           1           0                               50.00 
#          77                         dev_result(25)           1           0                               50.00 
#          77                         dev_result(24)           1           0                               50.00 
#          77                         dev_result(23)           1           0                               50.00 
#          77                         dev_result(22)           1           0                               50.00 
#          77                         dev_result(21)           1           0                               50.00 
#          77                         dev_result(20)           1           0                               50.00 
#          77                          dev_result(2)           1           0                               50.00 
#          77                         dev_result(19)           1           0                               50.00 
#          77                         dev_result(18)           1           0                               50.00 
#          77                         dev_result(17)           1           0                               50.00 
#          77                         dev_result(16)           1           0                               50.00 
#          77                         dev_result(15)           1           0                               50.00 
#          77                         dev_result(14)           1           0                               50.00 
#          77                         dev_result(13)           1           0                               50.00 
#          77                         dev_result(12)           1           0                               50.00 
#          77                         dev_result(11)           1           0                               50.00 
#          77                         dev_result(10)           1           0                               50.00 
#          77                          dev_result(1)           1           0                               50.00 
#          77                          dev_result(0)           1           0                               50.00 
#          88                            input_hi(7)           0           0                                0.00 
#          88                            input_hi(6)           0           0                                0.00 
#          88                            input_hi(5)           0           0                                0.00 
#          88                            input_hi(4)           0           0                                0.00 
#          88                            input_hi(3)           0           0                                0.00 
#          88                            input_hi(2)           0           0                                0.00 
#          88                            input_hi(1)           0           0                                0.00 
#          88                            input_hi(0)           0           0                                0.00 
#          89                             set_output           0           0                                0.00 
# 
# Total Node Count     =        223 
# Toggled Node Count   =         37 
# Untoggled Node Count =        186 
# 
# Toggle Coverage      =      30.94% (138 of 446 bins)
# 
# =================================================================================
# === File: ../code/dispatcherCU.vhdl
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           21        20         1     95.23
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../code/dispatcherCU.vhdl --
# 
#     1                                                ------------------------------------------------
#     2                                                library ieee;
#     3                                                use ieee.std_logic_1164.all;
#     4                                                
#     5                                                package dispatcher_ctrl_pkg is
#     6                                                component dispatcher_ctrl is
#     7                                                    generic (
#     8                                                       K_BITS                               : integer := 8
#     9                                                	);
#     10                                                   port (
#     11                                                       CLK, rst_n                          : in std_logic;
#     12                                                           -- inputs
#     13                                                       abort                               : in std_logic;
#     14                                                       start                               : in std_logic;
#     15                                                       ma_done                             : in std_logic;
#     16                                                       dev_done                            : in std_logic;
#     17                                                           -- status signal from dp
#     18                                                       input_hi 	                    : in std_logic_vector(K_BITS-1 DOWNTO 0);
#     19                                                           -- control outputs
#     20                                                       done                                : out std_logic;
#     21                                                       load_R_dataout                      : out std_logic;
#     22                                                       sel_R_dataout	                    : out std_logic;
#     23                                                       set_ma_din_addr                     : out std_logic;
#     24                                                       set_dev_ptr1                        : out std_logic;
#     25                                                       set_dev_ptr2                        : out std_logic;
#     26                                                       set_dev_len                         : out std_logic;
#     27                                                       ma_set_addr                         : out std_logic;
#     28                                                       ma_read                             : out std_logic;
#     29                                                       ma_write                            : out std_logic;
#     30                                                       dev_abort                           : out std_logic;
#     31                                                       dev_start                           : out std_logic
#     32                                                   );
#     33                                               	end component;
#     34                                               end dispatcher_ctrl_pkg;
#     35                                               ------------------------------------------------
#     36                                               
#     37                                               
#     38                                               ------------------------------------------------
#     39                                               library ieee;
#     40                                               use ieee.std_logic_1164.all;
#     41                                               use ieee.numeric_std.all;
#     42                                               
#     43                                               entity dispatcher_ctrl is
#     44                                                   generic (
#     45                                                      K_BITS                               : integer := 8
#     46                                               	);
#     47                                                   port (
#     48                                                       CLK, rst_n                          : in std_logic;
#     49                                                           -- inputs
#     50                                                       abort                               : in std_logic;
#     51                                                       start                               : in std_logic;
#     52                                                       ma_done                             : in std_logic;
#     53                                                       dev_done                            : in std_logic;
#     54                                                           -- status signal from dp
#     55                                                       input_hi                            : in std_logic_vector(K_BITS-1 DOWNTO 0);
#     56                                                           -- control outputs
#     57                                                       done                                : out std_logic;
#     58                                                       load_R_dataout                      : out std_logic;
#     59                                                       sel_R_dataout	                    : out std_logic;
#     60                                                       set_ma_din_addr                     : out std_logic;
#     61                                                       set_dev_ptr1                        : out std_logic;
#     62                                                       set_dev_ptr2                        : out std_logic;
#     63                                                       set_dev_len                         : out std_logic;
#     64                                                       ma_set_addr                         : out std_logic;
#     65                                                       ma_read                             : out std_logic;
#     66                                                       ma_write                            : out std_logic;
#     67                                                       dev_abort                           : out std_logic;
#     68                                                       dev_start                           : out std_logic
#     69                                                   );
#     70                                               end dispatcher_ctrl;
#     71                                               
#     72                                               
#     73                                               architecture behav of dispatcher_ctrl is
#     74                                                   type statetype is (INIT, WAIT_MA, WAIT_DEV);
#     75                                                   signal state, nextstate : statetype;
#     76                                               
#     77                                               
#     78                                               begin    
#     79                                                   -- ctrl unit: next state
#     80              1                         78         process (input_hi, state, start, ma_done, dev_done)
#     81                                                   begin
#     82                                                       case state is
#     83                                                           
#     84                                                          when INIT =>
#     85                                                              if start = '1' then
#     86                                                                 if input_hi = "00000000" or input_hi = "00000001" or input_hi = "00000010" then
#     87              1                          8                          nextstate <= WAIT_MA;
#     88                                                                 else 
#     89              1                         14                          nextstate <= WAIT_DEV;
#     90                                                                 end if;
#     91                                                              else
#     92              1                         14                       nextstate <= INIT;
#     93                                                              end if;
#     94                                               
#     95                                                           when WAIT_MA =>
#     96                                                               if ma_done = '1' then
#     97              1                         18                         nextstate <= INIT;
#     98                                                               else
#     99              1                         12                         nextstate <= WAIT_MA;
#     100                                                              end if;
#     101                                              
#     102                                                          when WAIT_DEV =>
#     103                                                              if dev_done = '1' then
#     104             1                          6                         nextstate  <= INIT;
#     105                                                              else
#     106             1                          6                         nextstate <= WAIT_DEV;
#     107                                                              end if;
#     108                                                      
#     109                                                          when others =>
#     110             1                    ***0***                     nextstate <= INIT;
#     111                                              
#     112                                                      end case;
#     113                                                  end process;
#     114                                              
#     115             1                        333     state <= INIT when rst_n = '0' else nextstate when rising_edge(CLK);
#     116                                              
#     117                                              -- control outputs	    
#     118             1                         23     done                        <= '1'          when state = INIT else '0';
#     119             1                         69     ma_set_addr                 <= '1'          when state = INIT and start = '1' and input_hi = "00000000" else '0';
#     120             1                         69     ma_read                     <= '1'          when state = INIT and start = '1' and input_hi = "00000001" else '0';
#     121             1                         69     ma_write                    <= '1'          when state = INIT and start = '1' and input_hi = "00000010" else '0';
#     122                                              dev_start                   <= '1'          when state = INIT and start = '1' and input_hi /= "00000000" 
#     123                                                                                                                          and input_hi /= "00000001" 
#     124             1                         69                                                                                 and input_hi /= "00000010" else '0';
#     125                                              load_R_dataout              <= '1'          when (state = WAIT_MA and ma_done = '1') or
#     126             1                         42                                                     (state = WAIT_DEV and dev_done = '1') else '0';
#     127             1                         30     sel_R_dataout		    <= '1'          when (state = WAIT_DEV and dev_done = '1') else '0';	
#     128                                              set_ma_din_addr             <= '1'          when (state = INIT and start = '1' and input_hi = "00000000") or 
#     129             1                         69                                                 (state = INIT and start = '1' and input_hi = "00000010") else '0';
#     130                                              set_dev_ptr1                <= '1'          when state = INIT and start = '1' and input_hi /= "00000000" 
#     131                                                                                                                          and input_hi /= "00000001" 
#     132             1                         69                                                                                 and input_hi /= "00000010" else '0';
#     133                                              set_dev_ptr2                <= '1'          when state = INIT and start = '1' and input_hi /= "00000000" 
#     134                                                                                                                          and input_hi /= "00000001" 
#     135             1                         69                                                                                 and input_hi /= "00000010" else '0';                                                                    
#     136                                              set_dev_len                 <= '1'          when state = INIT and start = '1' and input_hi /= "00000000" 
#     137                                                                                                                          and input_hi /= "00000001" 
#     138             1                         69                                                                                 and input_hi /= "00000010" else '0';
#     139                                              
#     140                                              end behav;
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        37        35         2     94.59
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../code/dispatcherCU.vhdl --
# 
# ------------------------------------CASE Branch------------------------------------
#     82                                        78     Count coming in to CASE
#     84              1                         36                when INIT =>
#     95              1                         30                 when WAIT_MA =>
#     102             1                         12                 when WAIT_DEV =>
#     109             1                    ***0***                 when others =>
# Branch totals: 3 hits of 4 branches = 75.00%
# 
# ------------------------------------IF Branch------------------------------------
#     85                                        36     Count coming in to IF
#     85              1                         22                    if start = '1' then
#     91              1                         14                    else
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     86                                        22     Count coming in to IF
#     86              1                          8                       if input_hi = "00000000" or input_hi = "00000001" or input_hi = "00000010" then
#     88              1                         14                       else 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     96                                        30     Count coming in to IF
#     96              1                         18                     if ma_done = '1' then
#     98              1                         12                     else
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     103                                       12     Count coming in to IF
#     103             1                          6                     if dev_done = '1' then
#     105             1                          6                     else
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     115                                      333     Count coming in to IF
#     115             1                         10     state <= INIT when rst_n = '0' else nextstate when rising_edge(CLK);
#     115             2                        137     
#                                              186     All False Count
# Branch totals: 3 hits of 3 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     118                                       23     Count coming in to IF
#     118             1                         12     done                        <= '1'          when state = INIT else '0';
#     118             2                         11     done                        <= '1'          when state = INIT else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     119                                       69     Count coming in to IF
#     119             1                          2     ma_set_addr                 <= '1'          when state = INIT and start = '1' and input_hi = "00000000" else '0';
#     119             2                         67     ma_set_addr                 <= '1'          when state = INIT and start = '1' and input_hi = "00000000" else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     120                                       69     Count coming in to IF
#     120             1                    ***0***     ma_read                     <= '1'          when state = INIT and start = '1' and input_hi = "00000001" else '0';
#     120             2                         69     ma_read                     <= '1'          when state = INIT and start = '1' and input_hi = "00000001" else '0';
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     121                                       69     Count coming in to IF
#     121             1                          6     ma_write                    <= '1'          when state = INIT and start = '1' and input_hi = "00000010" else '0';
#     121             2                         63     ma_write                    <= '1'          when state = INIT and start = '1' and input_hi = "00000010" else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     124                                       69     Count coming in to IF
#     124             1                         14                                                                                 and input_hi /= "00000010" else '0';
#     124             2                         55                                                                                 and input_hi /= "00000010" else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     126                                       42     Count coming in to IF
#     126             1                         20                                                     (state = WAIT_DEV and dev_done = '1') else '0';
#     126             2                         22                                                     (state = WAIT_DEV and dev_done = '1') else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     127                                       30     Count coming in to IF
#     127             1                          6     sel_R_dataout		    <= '1'          when (state = WAIT_DEV and dev_done = '1') else '0';	
#     127             2                         24     sel_R_dataout		    <= '1'          when (state = WAIT_DEV and dev_done = '1') else '0';	
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     129                                       69     Count coming in to IF
#     129             1                          8                                                 (state = INIT and start = '1' and input_hi = "00000010") else '0';
#     129             2                         61                                                 (state = INIT and start = '1' and input_hi = "00000010") else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     132                                       69     Count coming in to IF
#     132             1                         14                                                                                 and input_hi /= "00000010" else '0';
#     132             2                         55                                                                                 and input_hi /= "00000010" else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     135                                       69     Count coming in to IF
#     135             1                         14                                                                                 and input_hi /= "00000010" else '0';                                                                    
#     135             2                         55                                                                                 and input_hi /= "00000010" else '0';                                                                    
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     138                                       69     Count coming in to IF
#     138             1                         14                                                                                 and input_hi /= "00000010" else '0';
#     138             2                         55                                                                                 and input_hi /= "00000010" else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms             42        34         8     80.95
# 
# ================================Condition Details================================
# 
# Condition Coverage for file ../code/dispatcherCU.vhdl --
# 
# ----------------Focused Condition View-------------------
# Line       86 Item    1  (((input_hi = "00000000") or (input_hi = "00000001")) or (input_hi = "00000010"))
# Condition totals: 2 of 3 input terms covered = 66.66%
# 
#                Input Term   Covered  Reason for no coverage   Hint
#               -----------  --------  -----------------------  --------------
#   (input_hi = "00000000")         Y
#   (input_hi = "00000001")         N  '_1' not hit             Hit '_1'
#   (input_hi = "00000010")         Y
# 
#      Rows:       Hits  FEC Target                 Non-masking condition(s)      
#  ---------  ---------  --------------------       -------------------------     
#   Row   1:          1  (input_hi = "00000000")_0  not (input_hi = "00000010") && not (input_hi = "00000001")
#   Row   2:          1  (input_hi = "00000000")_1  -                             
#   Row   3:          1  (input_hi = "00000001")_0  not (input_hi = "00000010") && not (input_hi = "00000000")
#   Row   4:    ***0***  (input_hi = "00000001")_1  not (input_hi = "00000000")   
#   Row   5:          1  (input_hi = "00000010")_0  not ((input_hi = "00000000") or (input_hi = "00000001"))
#   Row   6:          1  (input_hi = "00000010")_1  not ((input_hi = "00000000") or (input_hi = "00000001"))
# 
# ----------------Focused Condition View-------------------
# Line       119 Item    1  (((state = INIT) and (start = '1')) and (input_hi = "00000000"))
# Condition totals: 3 of 3 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       120 Item    1  (((state = INIT) and (start = '1')) and (input_hi = "00000001"))
# Condition totals: 0 of 3 input terms covered = 0.00%
# 
#                Input Term   Covered  Reason for no coverage   Hint
#               -----------  --------  -----------------------  --------------
#            (state = INIT)         N  '_1' not hit             Hit '_1'
#             (start = '1')         N  '_1' not hit             Hit '_1'
#   (input_hi = "00000001")         N  '_1' not hit             Hit '_1'
# 
#      Rows:       Hits  FEC Target                 Non-masking condition(s)      
#  ---------  ---------  --------------------       -------------------------     
#   Row   1:          1  (state = INIT)_0           -                             
#   Row   2:    ***0***  (state = INIT)_1           (input_hi = "00000001") && (start = '1')
#   Row   3:          1  (start = '1')_0            (state = INIT)                
#   Row   4:    ***0***  (start = '1')_1            (input_hi = "00000001") && (state = INIT)
#   Row   5:          1  (input_hi = "00000001")_0  ((state = INIT) and (start = '1'))
#   Row   6:    ***0***  (input_hi = "00000001")_1  ((state = INIT) and (start = '1'))
# 
# ----------------Focused Condition View-------------------
# Line       121 Item    1  (((state = INIT) and (start = '1')) and (input_hi = "00000010"))
# Condition totals: 3 of 3 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       124 Item    1  (((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001")) and (input_hi /= "00000010"))
# Condition totals: 4 of 5 input terms covered = 80.00%
# 
#                 Input Term   Covered  Reason for no coverage   Hint
#                -----------  --------  -----------------------  --------------
#             (state = INIT)         Y
#              (start = '1')         Y
#   (input_hi /= "00000000")         Y
#   (input_hi /= "00000001")         N  '_0' not hit             Hit '_0'
#   (input_hi /= "00000010")         Y
# 
#      Rows:       Hits  FEC Target                  Non-masking condition(s)      
#  ---------  ---------  --------------------        -------------------------     
#   Row   1:          1  (state = INIT)_0            -                             
#   Row   2:          1  (state = INIT)_1            (input_hi /= "00000010") && (input_hi /= "00000001") && (input_hi /= "00000000") && (start = '1')
#   Row   3:          1  (start = '1')_0             (state = INIT)                
#   Row   4:          1  (start = '1')_1             (input_hi /= "00000010") && (input_hi /= "00000001") && (input_hi /= "00000000") && (state = INIT)
#   Row   5:          1  (input_hi /= "00000000")_0  ((state = INIT) and (start = '1'))
#   Row   6:          1  (input_hi /= "00000000")_1  (input_hi /= "00000010") && (input_hi /= "00000001") && ((state = INIT) and (start = '1'))
#   Row   7:    ***0***  (input_hi /= "00000001")_0  (((state = INIT) and (start = '1')) and (input_hi /= "00000000"))
#   Row   8:          1  (input_hi /= "00000001")_1  (input_hi /= "00000010") && (((state = INIT) and (start = '1')) and (input_hi /= "00000000"))
#   Row   9:          1  (input_hi /= "00000010")_0  ((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001"))
#  Row   10:          1  (input_hi /= "00000010")_1  ((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001"))
# 
# ----------------Focused Condition View-------------------
# Line       126 Item    1  (((state = WAIT_MA) and (ma_done = '1')) or ((state = WAIT_DEV) and (dev_done = '1')))
# Condition totals: 4 of 4 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       127 Item    1  ((state = WAIT_DEV) and (dev_done = '1'))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       129 Item    1  ((((state = INIT) and (start = '1')) and (input_hi = "00000000")) or (((state = INIT) and (start = '1')) and (input_hi = "00000010")))
# Condition totals: 4 of 4 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       132 Item    1  (((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001")) and (input_hi /= "00000010"))
# Condition totals: 4 of 5 input terms covered = 80.00%
# 
#                 Input Term   Covered  Reason for no coverage   Hint
#                -----------  --------  -----------------------  --------------
#             (state = INIT)         Y
#              (start = '1')         Y
#   (input_hi /= "00000000")         Y
#   (input_hi /= "00000001")         N  '_0' not hit             Hit '_0'
#   (input_hi /= "00000010")         Y
# 
#      Rows:       Hits  FEC Target                  Non-masking condition(s)      
#  ---------  ---------  --------------------        -------------------------     
#   Row   1:          1  (state = INIT)_0            -                             
#   Row   2:          1  (state = INIT)_1            (input_hi /= "00000010") && (input_hi /= "00000001") && (input_hi /= "00000000") && (start = '1')
#   Row   3:          1  (start = '1')_0             (state = INIT)                
#   Row   4:          1  (start = '1')_1             (input_hi /= "00000010") && (input_hi /= "00000001") && (input_hi /= "00000000") && (state = INIT)
#   Row   5:          1  (input_hi /= "00000000")_0  ((state = INIT) and (start = '1'))
#   Row   6:          1  (input_hi /= "00000000")_1  (input_hi /= "00000010") && (input_hi /= "00000001") && ((state = INIT) and (start = '1'))
#   Row   7:    ***0***  (input_hi /= "00000001")_0  (((state = INIT) and (start = '1')) and (input_hi /= "00000000"))
#   Row   8:          1  (input_hi /= "00000001")_1  (input_hi /= "00000010") && (((state = INIT) and (start = '1')) and (input_hi /= "00000000"))
#   Row   9:          1  (input_hi /= "00000010")_0  ((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001"))
#  Row   10:          1  (input_hi /= "00000010")_1  ((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001"))
# 
# ----------------Focused Condition View-------------------
# Line       135 Item    1  (((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001")) and (input_hi /= "00000010"))
# Condition totals: 4 of 5 input terms covered = 80.00%
# 
#                 Input Term   Covered  Reason for no coverage   Hint
#                -----------  --------  -----------------------  --------------
#             (state = INIT)         Y
#              (start = '1')         Y
#   (input_hi /= "00000000")         Y
#   (input_hi /= "00000001")         N  '_0' not hit             Hit '_0'
#   (input_hi /= "00000010")         Y
# 
#      Rows:       Hits  FEC Target                  Non-masking condition(s)      
#  ---------  ---------  --------------------        -------------------------     
#   Row   1:          1  (state = INIT)_0            -                             
#   Row   2:          1  (state = INIT)_1            (input_hi /= "00000010") && (input_hi /= "00000001") && (input_hi /= "00000000") && (start = '1')
#   Row   3:          1  (start = '1')_0             (state = INIT)                
#   Row   4:          1  (start = '1')_1             (input_hi /= "00000010") && (input_hi /= "00000001") && (input_hi /= "00000000") && (state = INIT)
#   Row   5:          1  (input_hi /= "00000000")_0  ((state = INIT) and (start = '1'))
#   Row   6:          1  (input_hi /= "00000000")_1  (input_hi /= "00000010") && (input_hi /= "00000001") && ((state = INIT) and (start = '1'))
#   Row   7:    ***0***  (input_hi /= "00000001")_0  (((state = INIT) and (start = '1')) and (input_hi /= "00000000"))
#   Row   8:          1  (input_hi /= "00000001")_1  (input_hi /= "00000010") && (((state = INIT) and (start = '1')) and (input_hi /= "00000000"))
#   Row   9:          1  (input_hi /= "00000010")_0  ((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001"))
#  Row   10:          1  (input_hi /= "00000010")_1  ((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001"))
# 
# ----------------Focused Condition View-------------------
# Line       138 Item    1  (((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001")) and (input_hi /= "00000010"))
# Condition totals: 4 of 5 input terms covered = 80.00%
# 
#                 Input Term   Covered  Reason for no coverage   Hint
#                -----------  --------  -----------------------  --------------
#             (state = INIT)         Y
#              (start = '1')         Y
#   (input_hi /= "00000000")         Y
#   (input_hi /= "00000001")         N  '_0' not hit             Hit '_0'
#   (input_hi /= "00000010")         Y
# 
#      Rows:       Hits  FEC Target                  Non-masking condition(s)      
#  ---------  ---------  --------------------        -------------------------     
#   Row   1:          1  (state = INIT)_0            -                             
#   Row   2:          1  (state = INIT)_1            (input_hi /= "00000010") && (input_hi /= "00000001") && (input_hi /= "00000000") && (start = '1')
#   Row   3:          1  (start = '1')_0             (state = INIT)                
#   Row   4:          1  (start = '1')_1             (input_hi /= "00000010") && (input_hi /= "00000001") && (input_hi /= "00000000") && (state = INIT)
#   Row   5:          1  (input_hi /= "00000000")_0  ((state = INIT) and (start = '1'))
#   Row   6:          1  (input_hi /= "00000000")_1  (input_hi /= "00000010") && (input_hi /= "00000001") && ((state = INIT) and (start = '1'))
#   Row   7:    ***0***  (input_hi /= "00000001")_0  (((state = INIT) and (start = '1')) and (input_hi /= "00000000"))
#   Row   8:          1  (input_hi /= "00000001")_1  (input_hi /= "00000010") && (((state = INIT) and (start = '1')) and (input_hi /= "00000000"))
#   Row   9:          1  (input_hi /= "00000010")_0  ((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001"))
#  Row   10:          1  (input_hi /= "00000010")_1  ((((state = INIT) and (start = '1')) and (input_hi /= "00000000")) and (input_hi /= "00000001"))
# 
# 
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                      100.00
#         States                       3         3         0    100.00
#         Transitions                  4         4         0    100.00
# 
# ================================FSM Details================================
# 
# FSM Coverage for file ../code/dispatcherCU.vhdl --
# 
# FSM_ID: state
#     Current State Object : state
#     ----------------------
#     State Value MapInfo :
#     ---------------------
# Line          State Name               Value
# ----          ----------               -----
#   84                INIT                   0
#  102            WAIT_DEV                   2
#   95             WAIT_MA                   1
#     Covered States :
#     ----------------
#                    State           Hit_count
#                    -----           ---------
#                     INIT                  53
#                 WAIT_DEV                  80
#                  WAIT_MA                  14
#     Covered Transitions :
#     ---------------------
# Line            Trans_ID           Hit_count          Transition          
# ----            --------           ---------          ----------          
#   87                   0                   8          INIT -> WAIT_MA     
#   89                   1                   3          INIT -> WAIT_DEV    
#  104                   2                   3          WAIT_DEV -> INIT    
#   97                   3                   8          WAIT_MA -> INIT     
# 
# 
#     Summary                     Active      Hits    Misses % Covered
#     -------                     ------      ----    ------ ---------
#         States                       3         3         0    100.00
#         Transitions                  4         4         0    100.00
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                     22         5        17     22.72
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/dispatcherCU.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          55                            input_hi(7)           0           0                                0.00 
#          55                            input_hi(6)           0           0                                0.00 
#          55                            input_hi(5)           0           0                                0.00 
#          55                            input_hi(4)           0           0                                0.00 
#          55                            input_hi(3)           0           0                                0.00 
#          55                            input_hi(2)           0           0                                0.00 
#          55                            input_hi(1)           0           0                                0.00 
#          55                            input_hi(0)           0           0                                0.00 
#          75                                  state               ENUM type       Value       Count 
#          75                              nextstate               ENUM type       Value       Count 
#                                                                    WAIT_MA           0        0.00 
# 
# Total Node Count     =         14 
# Toggled Node Count   =          5 
# Untoggled Node Count =          9 
# 
# Toggle Coverage      =      22.72% (5 of 22 bins)
# 
# =================================================================================
# === File: ../code/dispatcherDP.vhdl
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           10        10         0    100.00
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../code/dispatcherDP.vhdl --
# 
#     1                                                ------------------------------------------------
#     2                                                library ieee;
#     3                                                use ieee.std_logic_1164.all;
#     4                                                
#     5                                                package dispatcher_dp_pkg is
#     6                                                component dispatcher_dp is
#     7                                                    generic (
#     8                                                        N_BITS                              : integer := 40;
#     9                                                        W_BITS                              : integer := 32;
#     10                                                       A_BITS                              : integer := 12;
#     11                                                       K_BITS                              : integer := 8
#     12                                                   );
#     13                                                   port (
#     14                                                           CLK, rst_n                      : in std_logic;
#     15                                                           -- data inputs
#     16                                                           input                           : in std_logic_vector(N_BITS-1 DOWNTO 0);
#     17                                                           -- data outputs
#     18                                                           output                          : out std_logic_vector(N_BITS-1 DOWNTO 0);
#     19                                                           ma_din_addr                     : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     20                                                           dev_ptr1                        : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     21                                                           dev_ptr2                        : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     22                                                           dev_len                         : out std_logic_vector(K_BITS-1 DOWNTO 0);
#     23                                                           -- control signals
#     24                                                           load_R_dataout                  : in std_logic;
#     25                                                           sel_R_dataout                   : in std_logic;
#     26                                                           set_ma_din_addr                 : in std_logic;
#     27                                                           set_dev_ptr1                    : in std_logic;
#     28                                                           set_dev_ptr2                    : in std_logic;
#     29                                                           set_dev_len                     : in std_logic;
#     30                                                           set_output                      : in std_logic;
#     31                                                           -- status signals
#     32                                                           input_hi                        : out std_logic_vector(K_BITS-1 DOWNTO 0);	   
#     33                                                           ma_dout                         : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     34                                                           dev_result                      : in std_logic_vector(W_BITS-1 DOWNTO 0)
#     35                                                       );
#     36                                               	end component;
#     37                                               end dispatcher_dp_pkg;
#     38                                               ------------------------------------------------
#     39                                               
#     40                                               
#     41                                               ------------------------------------------------
#     42                                               library ieee;
#     43                                               use ieee.std_logic_1164.all;
#     44                                               use ieee.numeric_std.all;
#     45                                               
#     46                                               entity dispatcher_dp is
#     47                                                   generic (
#     48                                                               N_BITS                      : integer := 40;
#     49                                                               W_BITS                      : integer := 32;
#     50                                                               A_BITS                      : integer := 12;
#     51                                                               K_BITS			              : integer := 8
#     52                                               	 );
#     53                                                   port (
#     54                                                           CLK, rst_n                      : in std_logic;
#     55                                                           -- data inputs
#     56                                                           input                           : in std_logic_vector(N_BITS-1 DOWNTO 0);
#     57                                                           -- data outputs
#     58                                                           output                          : out std_logic_vector(N_BITS-1 DOWNTO 0);
#     59                                                           ma_din_addr                     : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     60                                                           dev_ptr1                        : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     61                                                           dev_ptr2                        : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     62                                                           dev_len                         : out std_logic_vector(K_BITS-1 DOWNTO 0);
#     63                                                           -- control signals
#     64                                                           load_R_dataout                  : in std_logic;
#     65                                                           sel_R_dataout                   : in std_logic;
#     66                                                           set_ma_din_addr                 : in std_logic;
#     67                                                           set_dev_ptr1                    : in std_logic;
#     68                                                           set_dev_ptr2                    : in std_logic;
#     69                                                           set_dev_len                     : in std_logic;
#     70                                                           set_output                      : in std_logic;
#     71                                                           -- status signals
#     72                                                           input_hi                        : out std_logic_vector(K_BITS-1 DOWNTO 0);
#     73                                                           ma_dout                         : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     74                                                           dev_result                      : in std_logic_vector(W_BITS-1 DOWNTO 0)
#     75                                                       );
#     76                                               end dispatcher_dp;
#     77                                               
#     78                                               
#     79                                               architecture s of dispatcher_dp is
#     80                                                   signal R_dataout, R_dataout_in          : std_logic_vector(N_BITS-1 DOWNTO 0);
#     81                                                   signal input_lo                         : std_logic_vector(W_BITS-1 DOWNTO 0);
#     82                                               
#     83                                               begin
#     84                                                  
#     85                                                   regs: process(rst_n, CLK)
#     86                                                   begin
#     87                                               	if rst_n = '0' then
#     88              1                          2     	    R_dataout <= (others => '0');
#     89                                               	elsif rising_edge(CLK) then
#     90                                               	    if load_R_dataout = '1' then
#     91              1                         11     		R_dataout <= R_dataout_in;
#     92                                               	    end if;
#     93                                               	end if;
#     94                                                   end process regs;
#     95                                               
#     96                                                   -- MUX for R_dataout
#     97              1                         29         R_dataout_in <= "00000000" & ma_dout when sel_R_dataout = '0' else "00000000" & dev_result;
#     98                                               
#     99                                                   -- status signals
#     100             1                         24         input_hi <= input(N_BITS-1 DOWNTO W_BITS);
#     101             1                         24         input_lo <= input(W_BITS-1 DOWNTO 0);
#     102                                              
#     103                                                  -- data outputs                         
#     104             1                         41         ma_din_addr         <= input_lo                     when set_ma_din_addr = '1' else (others => '-');
#     105             1                         43         dev_ptr1            <= input(11 DOWNTO 0)           when set_dev_ptr1 = '1' else (others => '-');          
#     106             1                         43         dev_ptr2            <= input(23 DOWNTO 12)          when set_dev_ptr2 = '1' else (others => '-');
#     107             1                         43         dev_len             <= input(31 DOWNTO 24)          when set_dev_len = '1' else (others => '-');
#     108             1                          7         output              <= R_dataout;
#     109                                              end s;
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        14        14         0    100.00
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../code/dispatcherDP.vhdl --
# 
# ------------------------------------IF Branch------------------------------------
#     87                                        45     Count coming in to IF
#     87              1                          2     	if rst_n = '0' then
#     89              1                         43     	elsif rising_edge(CLK) then
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     90                                        43     Count coming in to IF
#     90              1                         11     	    if load_R_dataout = '1' then
#                                               32     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     97                                        29     Count coming in to IF
#     97              1                         22         R_dataout_in <= "00000000" & ma_dout when sel_R_dataout = '0' else "00000000" & dev_result;
#     97              2                          7         R_dataout_in <= "00000000" & ma_dout when sel_R_dataout = '0' else "00000000" & dev_result;
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     104                                       41     Count coming in to IF
#     104             1                          8         ma_din_addr         <= input_lo                     when set_ma_din_addr = '1' else (others => '-');
#     104             2                         33         ma_din_addr         <= input_lo                     when set_ma_din_addr = '1' else (others => '-');
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     105                                       43     Count coming in to IF
#     105             1                         11         dev_ptr1            <= input(11 DOWNTO 0)           when set_dev_ptr1 = '1' else (others => '-');          
#     105             2                         32         dev_ptr1            <= input(11 DOWNTO 0)           when set_dev_ptr1 = '1' else (others => '-');          
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     106                                       43     Count coming in to IF
#     106             1                         11         dev_ptr2            <= input(23 DOWNTO 12)          when set_dev_ptr2 = '1' else (others => '-');
#     106             2                         32         dev_ptr2            <= input(23 DOWNTO 12)          when set_dev_ptr2 = '1' else (others => '-');
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     107                                       43     Count coming in to IF
#     107             1                         11         dev_len             <= input(31 DOWNTO 24)          when set_dev_len = '1' else (others => '-');
#     107             2                         32         dev_len             <= input(31 DOWNTO 24)          when set_dev_len = '1' else (others => '-');
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    656       222       434     33.84
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/dispatcherDP.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          56                               input(9)           0           0                                0.00 
#          56                               input(8)           0           0                                0.00 
#          56                               input(7)           0           0                                0.00 
#          56                               input(6)           0           0                                0.00 
#          56                               input(5)           0           0                                0.00 
#          56                               input(4)           0           0                                0.00 
#          56                              input(39)           0           0                                0.00 
#          56                              input(38)           0           0                                0.00 
#          56                              input(37)           0           0                                0.00 
#          56                              input(36)           0           0                                0.00 
#          56                              input(35)           0           0                                0.00 
#          56                              input(34)           0           0                                0.00 
#          56                              input(33)           0           0                                0.00 
#          56                              input(32)           0           0                                0.00 
#          56                              input(31)           0           0                                0.00 
#          56                              input(30)           0           0                                0.00 
#          56                               input(3)           0           0                                0.00 
#          56                              input(29)           0           0                                0.00 
#          56                              input(28)           0           0                                0.00 
#          56                              input(27)           0           0                                0.00 
#          56                              input(26)           0           0                                0.00 
#          56                              input(25)           0           0                                0.00 
#          56                              input(24)           0           0                                0.00 
#          56                              input(23)           0           0                                0.00 
#          56                              input(22)           0           0                                0.00 
#          56                              input(21)           0           0                                0.00 
#          56                              input(20)           0           0                                0.00 
#          56                               input(2)           0           0                                0.00 
#          56                              input(19)           0           0                                0.00 
#          56                              input(18)           0           0                                0.00 
#          56                              input(17)           0           0                                0.00 
#          56                              input(16)           0           0                                0.00 
#          56                              input(15)           0           0                                0.00 
#          56                              input(14)           0           0                                0.00 
#          56                              input(13)           0           0                                0.00 
#          56                              input(12)           0           0                                0.00 
#          56                              input(11)           0           0                                0.00 
#          56                              input(10)           0           0                                0.00 
#          56                               input(1)           0           0                                0.00 
#          56                               input(0)           0           0                                0.00 
#          58                              output(9)           1           0                               50.00 
#          58                              output(8)           1           0                               50.00 
#          58                              output(7)           1           0                               50.00 
#          58                              output(6)           1           0                               50.00 
#          58                              output(5)           1           0                               50.00 
#          58                              output(4)           1           0                               50.00 
#          58                             output(39)           0           0                                0.00 
#          58                             output(38)           0           0                                0.00 
#          58                             output(37)           0           0                                0.00 
#          58                             output(36)           0           0                                0.00 
#          58                             output(35)           0           0                                0.00 
#          58                             output(34)           0           0                                0.00 
#          58                             output(33)           0           0                                0.00 
#          58                             output(32)           0           0                                0.00 
#          58                             output(31)           1           0                               50.00 
#          58                             output(30)           1           0                               50.00 
#          58                              output(3)           1           0                               50.00 
#          58                             output(29)           1           0                               50.00 
#          58                             output(28)           1           0                               50.00 
#          58                             output(27)           1           0                               50.00 
#          58                             output(26)           1           0                               50.00 
#          58                             output(25)           1           0                               50.00 
#          58                             output(24)           1           0                               50.00 
#          58                             output(23)           1           0                               50.00 
#          58                             output(22)           1           0                               50.00 
#          58                             output(21)           1           0                               50.00 
#          58                             output(20)           1           0                               50.00 
#          58                              output(2)           1           0                               50.00 
#          58                             output(19)           1           0                               50.00 
#          58                             output(18)           1           0                               50.00 
#          58                             output(17)           1           0                               50.00 
#          58                             output(16)           1           0                               50.00 
#          58                             output(15)           1           0                               50.00 
#          58                             output(14)           1           0                               50.00 
#          58                             output(13)           1           0                               50.00 
#          58                             output(12)           1           0                               50.00 
#          58                             output(11)           1           0                               50.00 
#          58                             output(10)           1           0                               50.00 
#          58                              output(1)           1           0                               50.00 
#          58                              output(0)           1           0                               50.00 
#          59                         ma_din_addr(9)           0           0                                0.00 
#          59                         ma_din_addr(8)           0           0                                0.00 
#          59                         ma_din_addr(7)           0           0                                0.00 
#          59                         ma_din_addr(6)           0           0                                0.00 
#          59                         ma_din_addr(5)           0           0                                0.00 
#          59                         ma_din_addr(4)           0           0                                0.00 
#          59                        ma_din_addr(31)           0           0                                0.00 
#          59                        ma_din_addr(30)           0           0                                0.00 
#          59                         ma_din_addr(3)           0           0                                0.00 
#          59                        ma_din_addr(29)           0           0                                0.00 
#          59                        ma_din_addr(28)           0           0                                0.00 
#          59                        ma_din_addr(27)           0           0                                0.00 
#          59                        ma_din_addr(26)           0           0                                0.00 
#          59                        ma_din_addr(25)           0           0                                0.00 
#          59                        ma_din_addr(24)           0           0                                0.00 
#          59                        ma_din_addr(23)           0           0                                0.00 
#          59                        ma_din_addr(22)           0           0                                0.00 
#          59                        ma_din_addr(21)           0           0                                0.00 
#          59                        ma_din_addr(20)           0           0                                0.00 
#          59                         ma_din_addr(2)           0           0                                0.00 
#          59                        ma_din_addr(19)           0           0                                0.00 
#          59                        ma_din_addr(18)           0           0                                0.00 
#          59                        ma_din_addr(17)           0           0                                0.00 
#          59                        ma_din_addr(16)           0           0                                0.00 
#          59                        ma_din_addr(15)           0           0                                0.00 
#          59                        ma_din_addr(14)           0           0                                0.00 
#          59                        ma_din_addr(13)           0           0                                0.00 
#          59                        ma_din_addr(12)           0           0                                0.00 
#          59                        ma_din_addr(11)           0           0                                0.00 
#          59                        ma_din_addr(10)           0           0                                0.00 
#          59                         ma_din_addr(1)           0           0                                0.00 
#          59                         ma_din_addr(0)           0           0                                0.00 
#          60                            dev_ptr1(9)           0           0                                0.00 
#          60                            dev_ptr1(8)           0           0                                0.00 
#          60                            dev_ptr1(7)           0           0                                0.00 
#          60                            dev_ptr1(6)           0           0                                0.00 
#          60                            dev_ptr1(5)           0           0                                0.00 
#          60                            dev_ptr1(4)           0           0                                0.00 
#          60                            dev_ptr1(3)           0           0                                0.00 
#          60                            dev_ptr1(2)           0           0                                0.00 
#          60                           dev_ptr1(11)           0           0                                0.00 
#          60                           dev_ptr1(10)           0           0                                0.00 
#          60                            dev_ptr1(1)           0           0                                0.00 
#          60                            dev_ptr1(0)           0           0                                0.00 
#          61                            dev_ptr2(9)           0           0                                0.00 
#          61                            dev_ptr2(8)           0           0                                0.00 
#          61                            dev_ptr2(7)           0           0                                0.00 
#          61                            dev_ptr2(6)           0           0                                0.00 
#          61                            dev_ptr2(5)           0           0                                0.00 
#          61                            dev_ptr2(4)           0           0                                0.00 
#          61                            dev_ptr2(3)           0           0                                0.00 
#          61                            dev_ptr2(2)           0           0                                0.00 
#          61                           dev_ptr2(11)           0           0                                0.00 
#          61                           dev_ptr2(10)           0           0                                0.00 
#          61                            dev_ptr2(1)           0           0                                0.00 
#          61                            dev_ptr2(0)           0           0                                0.00 
#          62                             dev_len(7)           0           0                                0.00 
#          62                             dev_len(6)           0           0                                0.00 
#          62                             dev_len(5)           0           0                                0.00 
#          62                             dev_len(4)           0           0                                0.00 
#          62                             dev_len(3)           0           0                                0.00 
#          62                             dev_len(2)           0           0                                0.00 
#          62                             dev_len(1)           0           0                                0.00 
#          62                             dev_len(0)           0           0                                0.00 
#          72                            input_hi(7)           0           0                                0.00 
#          72                            input_hi(6)           0           0                                0.00 
#          72                            input_hi(5)           0           0                                0.00 
#          72                            input_hi(4)           0           0                                0.00 
#          72                            input_hi(3)           0           0                                0.00 
#          72                            input_hi(2)           0           0                                0.00 
#          72                            input_hi(1)           0           0                                0.00 
#          72                            input_hi(0)           0           0                                0.00 
#          73                            ma_dout(31)           0           0                                0.00 
#          74                          dev_result(9)           1           0                               50.00 
#          74                          dev_result(8)           1           0                               50.00 
#          74                          dev_result(7)           1           0                               50.00 
#          74                          dev_result(6)           1           0                               50.00 
#          74                          dev_result(5)           1           0                               50.00 
#          74                          dev_result(4)           1           0                               50.00 
#          74                         dev_result(31)           1           0                               50.00 
#          74                         dev_result(30)           1           0                               50.00 
#          74                          dev_result(3)           1           0                               50.00 
#          74                         dev_result(29)           1           0                               50.00 
#          74                         dev_result(28)           1           0                               50.00 
#          74                         dev_result(27)           1           0                               50.00 
#          74                         dev_result(26)           1           0                               50.00 
#          74                         dev_result(25)           1           0                               50.00 
#          74                         dev_result(24)           1           0                               50.00 
#          74                         dev_result(23)           1           0                               50.00 
#          74                         dev_result(22)           1           0                               50.00 
#          74                         dev_result(21)           1           0                               50.00 
#          74                         dev_result(20)           1           0                               50.00 
#          74                          dev_result(2)           1           0                               50.00 
#          74                         dev_result(19)           1           0                               50.00 
#          74                         dev_result(18)           1           0                               50.00 
#          74                         dev_result(17)           1           0                               50.00 
#          74                         dev_result(16)           1           0                               50.00 
#          74                         dev_result(15)           1           0                               50.00 
#          74                         dev_result(14)           1           0                               50.00 
#          74                         dev_result(13)           1           0                               50.00 
#          74                         dev_result(12)           1           0                               50.00 
#          74                         dev_result(11)           1           0                               50.00 
#          74                         dev_result(10)           1           0                               50.00 
#          74                          dev_result(1)           1           0                               50.00 
#          74                          dev_result(0)           1           0                               50.00 
#          80                       R_dataout_in(39)           0           0                                0.00 
#          80                       R_dataout_in(38)           0           0                                0.00 
#          80                       R_dataout_in(37)           0           0                                0.00 
#          80                       R_dataout_in(36)           0           0                                0.00 
#          80                       R_dataout_in(35)           0           0                                0.00 
#          80                       R_dataout_in(34)           0           0                                0.00 
#          80                       R_dataout_in(33)           0           0                                0.00 
#          80                       R_dataout_in(32)           0           0                                0.00 
#          80                           R_dataout(9)           1           0                               50.00 
#          80                           R_dataout(8)           1           0                               50.00 
#          80                           R_dataout(7)           1           0                               50.00 
#          80                           R_dataout(6)           1           0                               50.00 
#          80                           R_dataout(5)           1           0                               50.00 
#          80                           R_dataout(4)           1           0                               50.00 
#          80                          R_dataout(39)           0           0                                0.00 
#          80                          R_dataout(38)           0           0                                0.00 
#          80                          R_dataout(37)           0           0                                0.00 
#          80                          R_dataout(36)           0           0                                0.00 
#          80                          R_dataout(35)           0           0                                0.00 
#          80                          R_dataout(34)           0           0                                0.00 
#          80                          R_dataout(33)           0           0                                0.00 
#          80                          R_dataout(32)           0           0                                0.00 
#          80                          R_dataout(31)           1           0                               50.00 
#          80                          R_dataout(30)           1           0                               50.00 
#          80                           R_dataout(3)           1           0                               50.00 
#          80                          R_dataout(29)           1           0                               50.00 
#          80                          R_dataout(28)           1           0                               50.00 
#          80                          R_dataout(27)           1           0                               50.00 
#          80                          R_dataout(26)           1           0                               50.00 
#          80                          R_dataout(25)           1           0                               50.00 
#          80                          R_dataout(24)           1           0                               50.00 
#          80                          R_dataout(23)           1           0                               50.00 
#          80                          R_dataout(22)           1           0                               50.00 
#          80                          R_dataout(21)           1           0                               50.00 
#          80                          R_dataout(20)           1           0                               50.00 
#          80                           R_dataout(2)           1           0                               50.00 
#          80                          R_dataout(19)           1           0                               50.00 
#          80                          R_dataout(18)           1           0                               50.00 
#          80                          R_dataout(17)           1           0                               50.00 
#          80                          R_dataout(16)           1           0                               50.00 
#          80                          R_dataout(15)           1           0                               50.00 
#          80                          R_dataout(14)           1           0                               50.00 
#          80                          R_dataout(13)           1           0                               50.00 
#          80                          R_dataout(12)           1           0                               50.00 
#          80                          R_dataout(11)           1           0                               50.00 
#          80                          R_dataout(10)           1           0                               50.00 
#          80                           R_dataout(1)           1           0                               50.00 
#          80                           R_dataout(0)           1           0                               50.00 
#          81                            input_lo(9)           0           0                                0.00 
#          81                            input_lo(8)           0           0                                0.00 
#          81                            input_lo(7)           0           0                                0.00 
#          81                            input_lo(6)           0           0                                0.00 
#          81                            input_lo(5)           0           0                                0.00 
#          81                            input_lo(4)           0           0                                0.00 
#          81                           input_lo(31)           0           0                                0.00 
#          81                           input_lo(30)           0           0                                0.00 
#          81                            input_lo(3)           0           0                                0.00 
#          81                           input_lo(29)           0           0                                0.00 
#          81                           input_lo(28)           0           0                                0.00 
#          81                           input_lo(27)           0           0                                0.00 
#          81                           input_lo(26)           0           0                                0.00 
#          81                           input_lo(25)           0           0                                0.00 
#          81                           input_lo(24)           0           0                                0.00 
#          81                           input_lo(23)           0           0                                0.00 
#          81                           input_lo(22)           0           0                                0.00 
#          81                           input_lo(21)           0           0                                0.00 
#          81                           input_lo(20)           0           0                                0.00 
#          81                            input_lo(2)           0           0                                0.00 
#          81                           input_lo(19)           0           0                                0.00 
#          81                           input_lo(18)           0           0                                0.00 
#          81                           input_lo(17)           0           0                                0.00 
#          81                           input_lo(16)           0           0                                0.00 
#          81                           input_lo(15)           0           0                                0.00 
#          81                           input_lo(14)           0           0                                0.00 
#          81                           input_lo(13)           0           0                                0.00 
#          81                           input_lo(12)           0           0                                0.00 
#          81                           input_lo(11)           0           0                                0.00 
#          81                           input_lo(10)           0           0                                0.00 
#          81                            input_lo(1)           0           0                                0.00 
#          81                            input_lo(0)           0           0                                0.00 
# 
# Total Node Count     =        328 
# Toggled Node Count   =         63 
# Untoggled Node Count =        265 
# 
# Toggle Coverage      =      33.84% (222 of 656 bins)
# 
# =================================================================================
# === File: ../code/memaccess.vhdl
# =================================================================================
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    288       141       147     48.95
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/memaccess.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          53                            din_addr(9)           0           0                                0.00 
#          53                            din_addr(8)           0           0                                0.00 
#          53                            din_addr(7)           0           0                                0.00 
#          53                            din_addr(6)           0           0                                0.00 
#          53                            din_addr(5)           0           0                                0.00 
#          53                            din_addr(4)           0           0                                0.00 
#          53                           din_addr(31)           0           0                                0.00 
#          53                           din_addr(30)           0           0                                0.00 
#          53                            din_addr(3)           0           0                                0.00 
#          53                           din_addr(29)           0           0                                0.00 
#          53                           din_addr(28)           0           0                                0.00 
#          53                           din_addr(27)           0           0                                0.00 
#          53                           din_addr(26)           0           0                                0.00 
#          53                           din_addr(25)           0           0                                0.00 
#          53                           din_addr(24)           0           0                                0.00 
#          53                           din_addr(23)           0           0                                0.00 
#          53                           din_addr(22)           0           0                                0.00 
#          53                           din_addr(21)           0           0                                0.00 
#          53                           din_addr(20)           0           0                                0.00 
#          53                            din_addr(2)           0           0                                0.00 
#          53                           din_addr(19)           0           0                                0.00 
#          53                           din_addr(18)           0           0                                0.00 
#          53                           din_addr(17)           0           0                                0.00 
#          53                           din_addr(16)           0           0                                0.00 
#          53                           din_addr(15)           0           0                                0.00 
#          53                           din_addr(14)           0           0                                0.00 
#          53                           din_addr(13)           0           0                                0.00 
#          53                           din_addr(12)           0           0                                0.00 
#          53                           din_addr(11)           0           0                                0.00 
#          53                           din_addr(10)           0           0                                0.00 
#          53                            din_addr(1)           0           0                                0.00 
#          53                            din_addr(0)           0           0                                0.00 
#          55                               dout(31)           0           0                                0.00 
#          59                            mem_addr(9)           0           0                                0.00 
#          59                            mem_addr(8)           0           0                                0.00 
#          59                            mem_addr(7)           0           0                                0.00 
#          59                            mem_addr(6)           0           0                                0.00 
#          59                            mem_addr(5)           0           0                                0.00 
#          59                            mem_addr(4)           0           1                               50.00 
#          59                           mem_addr(11)           0           0                                0.00 
#          59                           mem_addr(10)           0           0                                0.00 
#          60                          mem_datain(9)           0           0                                0.00 
#          60                          mem_datain(8)           0           0                                0.00 
#          60                          mem_datain(7)           0           0                                0.00 
#          60                          mem_datain(6)           0           0                                0.00 
#          60                          mem_datain(5)           0           0                                0.00 
#          60                          mem_datain(4)           0           0                                0.00 
#          60                         mem_datain(31)           0           0                                0.00 
#          60                         mem_datain(30)           0           0                                0.00 
#          60                          mem_datain(3)           0           0                                0.00 
#          60                         mem_datain(29)           0           0                                0.00 
#          60                         mem_datain(28)           0           0                                0.00 
#          60                         mem_datain(27)           0           0                                0.00 
#          60                         mem_datain(26)           0           0                                0.00 
#          60                         mem_datain(25)           0           0                                0.00 
#          60                         mem_datain(24)           0           0                                0.00 
#          60                         mem_datain(23)           0           0                                0.00 
#          60                         mem_datain(22)           0           0                                0.00 
#          60                         mem_datain(21)           0           0                                0.00 
#          60                         mem_datain(20)           0           0                                0.00 
#          60                          mem_datain(2)           0           0                                0.00 
#          60                         mem_datain(19)           0           0                                0.00 
#          60                         mem_datain(18)           0           0                                0.00 
#          60                         mem_datain(17)           0           0                                0.00 
#          60                         mem_datain(16)           0           0                                0.00 
#          60                         mem_datain(15)           0           0                                0.00 
#          60                         mem_datain(14)           0           0                                0.00 
#          60                         mem_datain(13)           0           0                                0.00 
#          60                         mem_datain(12)           0           0                                0.00 
#          60                         mem_datain(11)           0           0                                0.00 
#          60                         mem_datain(10)           0           0                                0.00 
#          60                          mem_datain(1)           0           0                                0.00 
#          60                          mem_datain(0)           0           0                                0.00 
#          61                        mem_dataout(31)           0           0                                0.00 
# 
# Total Node Count     =        144 
# Toggled Node Count   =         70 
# Untoggled Node Count =         74 
# 
# Toggle Coverage      =      48.95% (141 of 288 bins)
# 
# =================================================================================
# === File: ../code/memaccessCU.vhdl
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           16        13         3     81.25
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../code/memaccessCU.vhdl --
# 
#     1                                                ------------------------------------------------
#     2                                                library ieee;
#     3                                                use ieee.std_logic_1164.all;
#     4                                                
#     5                                                package memaccess_ctrl_pkg is
#     6                                                component memaccess_ctrl is
#     7                                                    port (
#     8                                                        CLK, rst_n                      : in std_logic;
#     9                                                            -- inputs
#     10                                                       set_addr                        : in std_logic;
#     11                                                       read                            : in std_logic;
#     12                                                       write                           : in std_logic;
#     13                                                       mem_ready                       : in std_logic;
#     14                                                           -- control outputs
#     15                                                       load_R_address                  : out std_logic;
#     16                                                       sel_R_address	                : out std_logic;
#     17                                                       set_mem_datain                  : out std_logic;
#     18                                                       set_mem_dataout                 : out std_logic;
#     19                                                       done                            : out std_logic;
#     20                                                       mem_en                          : out std_logic;
#     21                                                       mem_we                          : out std_logic
#     22                                                   );
#     23                                                   end component;
#     24                                               end memaccess_ctrl_pkg;
#     25                                               ------------------------------------------------
#     26                                               
#     27                                               
#     28                                               ------------------------------------------------
#     29                                               library ieee;
#     30                                               use ieee.std_logic_1164.all;
#     31                                               use ieee.numeric_std.all;
#     32                                               
#     33                                               entity memaccess_ctrl is
#     34                                                   port (
#     35                                                       CLK, rst_n                      : in std_logic;
#     36                                                           -- inputs
#     37                                                       set_addr                        : in std_logic;
#     38                                                       read                            : in std_logic;
#     39                                                       write                           : in std_logic;
#     40                                                       mem_ready                       : in std_logic;
#     41                                                           -- control outputs
#     42                                                       load_R_address                  : out std_logic;
#     43                                                       sel_R_address	                : out std_logic;
#     44                                                       set_mem_datain                  : out std_logic;
#     45                                                       set_mem_dataout                 : out std_logic;
#     46                                                       done                            : out std_logic;
#     47                                                       mem_en                          : out std_logic;
#     48                                                       mem_we                          : out std_logic
#     49                                                   );
#     50                                               end memaccess_ctrl;
#     51                                               
#     52                                               
#     53                                               architecture behav of memaccess_ctrl is
#     54                                                   type statetype is (INIT, WAITMEM);
#     55                                                   signal state, nextstate : statetype;
#     56                                                
#     57                                               begin
#     58                                                   -- ctrl unit: next state
#     59              1                         31         process (state, set_addr, read, write, mem_ready)
#     60                                                   begin
#     61                                                       case state is
#     62                                                           
#     63                                                           when INIT =>
#     64                                                               if set_addr = '1' then
#     65              1                          2                         nextstate <= INIT;
#     66                                                               else 
#     67                                                                   if read = '1' then
#     68              1                    ***0***                             nextstate <= WAITMEM;
#     69                                                                   else 
#     70                                                                       if write = '1' then
#     71              1                          6                                 nextstate <= WAITMEM;
#     72                                                                       else
#     73              1                         11                                 nextstate <= INIT;
#     74                                                                       end if;
#     75                                                                   end if;
#     76                                                               end if;
#     77                                               
#     78                                                           when WAITMEM =>
#     79                                                               if mem_ready = '1' then
#     80              1                         12                         nextstate <= INIT;
#     81                                                               else
#     82              1                    ***0***                         nextstate <= WAITMEM;
#     83                                                               end if;
#     84                                                       
#     85                                                           when others =>
#     86              1                    ***0***                     nextstate <= INIT;
#     87                                               
#     88                                                       end case;
#     89                                                   end process;
#     90                                               
#     91              1                        297     state <= INIT when rst_n = '0' else nextstate when rising_edge(CLK);
#     92                                               
#     93                                               -- OUTPUTS
#     94                                               load_R_address              <= '1'          when (state = INIT and set_addr = '1') or
#     95              1                         19                                                 (state = WAITMEM and mem_ready = '1') else '0';
#     96              1                         14     sel_R_address               <= '1'          when (state = WAITMEM and mem_ready = '1') else '0';	
#     97              1                         30     set_mem_datain              <= '1'          when state = INIT and set_addr = '0' and read = '0' and write = '1' else '0';
#     98              1                         13     set_mem_dataout             <= '1'          when state = INIT else '0';	    
#     99              1                         26     mem_en                      <= '1'          when state = INIT and (read = '1' or write = '1') else '0';
#     100             1                         26     mem_we                      <= '1'          when state = INIT and write = '1' else '0';
#     101             1                         13     done                        <= '1'          when state = INIT else '0'; 
#     102                                              end behav;
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        28        25         3     89.28
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../code/memaccessCU.vhdl --
# 
# ------------------------------------CASE Branch------------------------------------
#     61                                        31     Count coming in to CASE
#     63              1                         19                 when INIT =>
#     78              1                         12                 when WAITMEM =>
#     85              1                    ***0***                 when others =>
# Branch totals: 2 hits of 3 branches = 66.66%
# 
# ------------------------------------IF Branch------------------------------------
#     64                                        19     Count coming in to IF
#     64              1                          2                     if set_addr = '1' then
#     66              1                         17                     else 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     67                                        17     Count coming in to IF
#     67              1                    ***0***                         if read = '1' then
#     69              1                         17                         else 
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     70                                        17     Count coming in to IF
#     70              1                          6                             if write = '1' then
#     72              1                         11                             else
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     79                                        12     Count coming in to IF
#     79              1                         12                     if mem_ready = '1' then
#     81              1                    ***0***                     else
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     91                                       297     Count coming in to IF
#     91              1                         10     state <= INIT when rst_n = '0' else nextstate when rising_edge(CLK);
#     91              2                        137     
#                                              150     All False Count
# Branch totals: 3 hits of 3 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     95                                        19     Count coming in to IF
#     95              1                          8                                                 (state = WAITMEM and mem_ready = '1') else '0';
#     95              2                         11                                                 (state = WAITMEM and mem_ready = '1') else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     96                                        14     Count coming in to IF
#     96              1                          6     sel_R_address               <= '1'          when (state = WAITMEM and mem_ready = '1') else '0';	
#     96              2                          8     sel_R_address               <= '1'          when (state = WAITMEM and mem_ready = '1') else '0';	
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     97                                        30     Count coming in to IF
#     97              1                          6     set_mem_datain              <= '1'          when state = INIT and set_addr = '0' and read = '0' and write = '1' else '0';
#     97              2                         24     set_mem_datain              <= '1'          when state = INIT and set_addr = '0' and read = '0' and write = '1' else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     98                                        13     Count coming in to IF
#     98              1                          7     set_mem_dataout             <= '1'          when state = INIT else '0';	    
#     98              2                          6     set_mem_dataout             <= '1'          when state = INIT else '0';	    
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     99                                        26     Count coming in to IF
#     99              1                          6     mem_en                      <= '1'          when state = INIT and (read = '1' or write = '1') else '0';
#     99              2                         20     mem_en                      <= '1'          when state = INIT and (read = '1' or write = '1') else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     100                                       26     Count coming in to IF
#     100             1                          6     mem_we                      <= '1'          when state = INIT and write = '1' else '0';
#     100             2                         20     mem_we                      <= '1'          when state = INIT and write = '1' else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     101                                       13     Count coming in to IF
#     101             1                          7     done                        <= '1'          when state = INIT else '0'; 
#     101             2                          6     done                        <= '1'          when state = INIT else '0'; 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms             15        10         5     66.66
# 
# ================================Condition Details================================
# 
# Condition Coverage for file ../code/memaccessCU.vhdl --
# 
# ----------------Focused Condition View-------------------
# Line       95 Item    1  (((state = INIT) and (set_addr = '1')) or ((state = WAITMEM) and (mem_ready = '1')))
# Condition totals: 2 of 4 input terms covered = 50.00%
# 
#          Input Term   Covered  Reason for no coverage   Hint
#         -----------  --------  -----------------------  --------------
#      (state = INIT)         N  '_0' not hit             Hit '_0'
#    (set_addr = '1')         Y
#   (state = WAITMEM)         Y
#   (mem_ready = '1')         N  '_0' not hit             Hit '_0'
# 
#      Rows:       Hits  FEC Target            Non-masking condition(s)      
#  ---------  ---------  --------------------  -------------------------     
#   Row   1:    ***0***  (state = INIT)_0      not ((state = WAITMEM) and (mem_ready = '1'))
#   Row   2:          1  (state = INIT)_1      (set_addr = '1')              
#   Row   3:          1  (set_addr = '1')_0    not ((state = WAITMEM) and (mem_ready = '1')) && (state = INIT)
#   Row   4:          1  (set_addr = '1')_1    (state = INIT)                
#   Row   5:          1  (state = WAITMEM)_0   not ((state = INIT) and (set_addr = '1'))
#   Row   6:          1  (state = WAITMEM)_1   not ((state = INIT) and (set_addr = '1')) && (mem_ready = '1')
#   Row   7:    ***0***  (mem_ready = '1')_0   not ((state = INIT) and (set_addr = '1')) && (state = WAITMEM)
#   Row   8:          1  (mem_ready = '1')_1   not ((state = INIT) and (set_addr = '1')) && (state = WAITMEM)
# 
# ----------------Focused Condition View-------------------
# Line       96 Item    1  ((state = WAITMEM) and (mem_ready = '1'))
# Condition totals: 1 of 2 input terms covered = 50.00%
# 
#          Input Term   Covered  Reason for no coverage   Hint
#         -----------  --------  -----------------------  --------------
#   (state = WAITMEM)         Y
#   (mem_ready = '1')         N  '_0' not hit             Hit '_0'
# 
#      Rows:       Hits  FEC Target            Non-masking condition(s)      
#  ---------  ---------  --------------------  -------------------------     
#   Row   1:          1  (state = WAITMEM)_0   -                             
#   Row   2:          1  (state = WAITMEM)_1   (mem_ready = '1')             
#   Row   3:    ***0***  (mem_ready = '1')_0   (state = WAITMEM)             
#   Row   4:          1  (mem_ready = '1')_1   (state = WAITMEM)             
# 
# ----------------Focused Condition View-------------------
# Line       97 Item    1  ((((state = INIT) and (set_addr = '0')) and (read = '0')) and (write = '1'))
# Condition totals: 3 of 4 input terms covered = 75.00%
# 
#         Input Term   Covered  Reason for no coverage   Hint
#        -----------  --------  -----------------------  --------------
#     (state = INIT)         Y
#   (set_addr = '0')         Y
#       (read = '0')         N  '_0' not hit             Hit '_0'
#      (write = '1')         Y
# 
#      Rows:       Hits  FEC Target            Non-masking condition(s)      
#  ---------  ---------  --------------------  -------------------------     
#   Row   1:          1  (state = INIT)_0      -                             
#   Row   2:          1  (state = INIT)_1      (write = '1') && (read = '0') && (set_addr = '0')
#   Row   3:          1  (set_addr = '0')_0    (state = INIT)                
#   Row   4:          1  (set_addr = '0')_1    (write = '1') && (read = '0') && (state = INIT)
#   Row   5:    ***0***  (read = '0')_0        ((state = INIT) and (set_addr = '0'))
#   Row   6:          1  (read = '0')_1        (write = '1') && ((state = INIT) and (set_addr = '0'))
#   Row   7:          1  (write = '1')_0       (((state = INIT) and (set_addr = '0')) and (read = '0'))
#   Row   8:          1  (write = '1')_1       (((state = INIT) and (set_addr = '0')) and (read = '0'))
# 
# ----------------Focused Condition View-------------------
# Line       99 Item    1  ((state = INIT) and ((read = '1') or (write = '1')))
# Condition totals: 2 of 3 input terms covered = 66.66%
# 
#       Input Term   Covered  Reason for no coverage   Hint
#      -----------  --------  -----------------------  --------------
#   (state = INIT)         Y
#     (read = '1')         N  '_1' not hit             Hit '_1'
#    (write = '1')         Y
# 
#      Rows:       Hits  FEC Target            Non-masking condition(s)      
#  ---------  ---------  --------------------  -------------------------     
#   Row   1:          1  (state = INIT)_0      -                             
#   Row   2:          1  (state = INIT)_1      ((read = '1') or (write = '1'))
#   Row   3:          1  (read = '1')_0        (state = INIT) && not (write = '1')
#   Row   4:    ***0***  (read = '1')_1        (state = INIT)                
#   Row   5:          1  (write = '1')_0       (state = INIT) && not (read = '1')
#   Row   6:          1  (write = '1')_1       (state = INIT) && not (read = '1')
# 
# ----------------Focused Condition View-------------------
# Line       100 Item    1  ((state = INIT) and (write = '1'))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# 
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                      100.00
#         States                       2         2         0    100.00
#         Transitions                  2         2         0    100.00
# 
# ================================FSM Details================================
# 
# FSM Coverage for file ../code/memaccessCU.vhdl --
# 
# FSM_ID: state
#     Current State Object : state
#     ----------------------
#     State Value MapInfo :
#     ---------------------
# Line          State Name               Value
# ----          ----------               -----
#   63                INIT                   0
#   78             WAITMEM                   1
#     Covered States :
#     ----------------
#                    State           Hit_count
#                    -----           ---------
#                     INIT                 141
#                  WAITMEM                   6
#     Covered Transitions :
#     ---------------------
# Line            Trans_ID           Hit_count          Transition          
# ----            --------           ---------          ----------          
#   68                   0                   6          INIT -> WAITMEM     
#   80                   1                   6          WAITMEM -> INIT     
# 
# 
#     Summary                     Active      Hits    Misses % Covered
#     -------                     ------      ----    ------ ---------
#         States                       2         2         0    100.00
#         Transitions                  2         2         0    100.00
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      4         4         0    100.00
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/memaccessCU.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          55                                  state               ENUM type       Value       Count 
#          55                              nextstate               ENUM type       Value       Count 
# 
# Total Node Count     =          4 
# Toggled Node Count   =          4 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =     100.00% (4 of 4 bins)
# 
# =================================================================================
# === File: ../code/memaccessDP.vhdl
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            7         7         0    100.00
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../code/memaccessDP.vhdl --
# 
#     1                                                ------------------------------------------------
#     2                                                library ieee;
#     3                                                use ieee.std_logic_1164.all;
#     4                                                
#     5                                                package memaccess_dp_pkg is
#     6                                                component memaccess_dp is
#     7                                                   generic (
#     8                                                      W_BITS                                : integer := 32;
#     9                                                      A_BITS                                : integer := 12
#     10                                                  );
#     11                                                  port (
#     12                                                     CLK, rst_n                            : in std_logic;
#     13                                                        -- data inputs
#     14                                                     mem_dataout                           : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     15                                                     din_addr                              : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     16                                                        -- data outputs
#     17                                                     mem_addr                              : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     18                                                     mem_datain                            : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     19                                                     dout                                  : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     20                                                        -- control signals from CU
#     21                                                     load_R_address                        : in std_logic;
#     22                                                     sel_R_address                         : in std_logic;
#     23                                                     set_mem_datain                        : in std_logic;
#     24                                                     set_mem_dataout                       : in std_logic
#     25                                                  );
#     26                                                  end component;
#     27                                               end memaccess_dp_pkg;
#     28                                               ------------------------------------------------
#     29                                               
#     30                                               
#     31                                               ------------------------------------------------
#     32                                               library ieee;
#     33                                               use ieee.std_logic_1164.all;
#     34                                               use ieee.numeric_std.all;
#     35                                               
#     36                                               
#     37                                               entity memaccess_dp is
#     38                                                  generic (
#     39                                                     W_BITS                                : integer := 32;
#     40                                                     A_BITS                                : integer := 12
#     41                                                  );
#     42                                                  port (
#     43                                                     CLK, rst_n                            : in std_logic;
#     44                                                        -- data inputs
#     45                                                     mem_dataout                           : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     46                                                     din_addr                              : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     47                                                        -- data outputs
#     48                                                     mem_addr                              : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     49                                                     mem_datain                            : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     50                                                     dout                                  : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     51                                                        -- control signals from CU
#     52                                                     load_R_address                        : in std_logic;
#     53                                                     sel_R_address                         : in std_logic;
#     54                                                     set_mem_datain                        : in std_logic;
#     55                                                     set_mem_dataout                       : in std_logic
#     56                                                  );
#     57                                               end memaccess_dp;
#     58                                               
#     59                                               
#     60                                               architecture s of memaccess_dp is
#     61                                                   signal R_address, R_address_in              : std_logic_vector(A_BITS-1 DOWNTO 0);
#     62                                                   signal adder1  			                    : std_logic_vector(R_address'range);
#     63                                               
#     64                                               begin
#     65                                                   -- register
#     66                                                   --R_address <= (others => '0') when rst_n='0' else
#     67                                                       --R_address_in when rising_edge(CLK) and load_R_address='1';
#     68                                               
#     69                                                   regs: process(rst_n, CLK)
#     70                                                   begin
#     71                                               	if rst_n = '0' then
#     72              1                          2     	    R_address <= (others => '0');
#     73                                               	elsif rising_edge(CLK) then
#     74                                               	    if load_R_address = '1' then
#     75              1                          8     		R_address <= R_address_in;
#     76                                               	    end if;
#     77                                               	end if;
#     78                                                   end process regs;
#     79                                               
#     80                                                   -- MUX for R_address
#     81                                                   with sel_R_address select
#     82              1                         33             R_address_in <= adder1 when '1' ,
#     83                                               	    din_addr(A_BITS-1 DOWNTO 0) when others;
#     84                                               
#     85                                                   -- ADDER
#     86              1                         10         adder1 <= std_logic_vector(unsigned(R_address) + 1);
#     87                                               
#     88                                               
#     89                                                   -- data outputs
#     90              1                         10         mem_addr            <= R_address;
#     91              1                         24         mem_datain          <= din_addr             when set_mem_datain = '1' else (others => '-');
#     92              1                         24         dout                <= mem_dataout          when set_mem_dataout = '1' else (others => '-');
#     93                                               end s;
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        10        10         0    100.00
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../code/memaccessDP.vhdl --
# 
# ------------------------------------IF Branch------------------------------------
#     71                                        25     Count coming in to IF
#     71              1                          2     	if rst_n = '0' then
#     73              1                         23     	elsif rising_edge(CLK) then
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     74                                        23     Count coming in to IF
#     74              1                          8     	    if load_R_address = '1' then
#                                               15     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------CASE Branch------------------------------------
#     81                                        33     Count coming in to CASE
#     82              1                         12             R_address_in <= adder1 when '1' ,
#     83              1                         21     	    din_addr(A_BITS-1 DOWNTO 0) when others;
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     91                                        24     Count coming in to IF
#     91              1                          6         mem_datain          <= din_addr             when set_mem_datain = '1' else (others => '-');
#     91              2                         18         mem_datain          <= din_addr             when set_mem_datain = '1' else (others => '-');
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     92                                        24     Count coming in to IF
#     92              1                         17         dout                <= mem_dataout          when set_mem_dataout = '1' else (others => '-');
#     92              2                          7         dout                <= mem_dataout          when set_mem_dataout = '1' else (others => '-');
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    352       165       187     46.87
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/memaccessDP.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          45                        mem_dataout(31)           0           0                                0.00 
#          46                            din_addr(9)           0           0                                0.00 
#          46                            din_addr(8)           0           0                                0.00 
#          46                            din_addr(7)           0           0                                0.00 
#          46                            din_addr(6)           0           0                                0.00 
#          46                            din_addr(5)           0           0                                0.00 
#          46                            din_addr(4)           0           0                                0.00 
#          46                           din_addr(31)           0           0                                0.00 
#          46                           din_addr(30)           0           0                                0.00 
#          46                            din_addr(3)           0           0                                0.00 
#          46                           din_addr(29)           0           0                                0.00 
#          46                           din_addr(28)           0           0                                0.00 
#          46                           din_addr(27)           0           0                                0.00 
#          46                           din_addr(26)           0           0                                0.00 
#          46                           din_addr(25)           0           0                                0.00 
#          46                           din_addr(24)           0           0                                0.00 
#          46                           din_addr(23)           0           0                                0.00 
#          46                           din_addr(22)           0           0                                0.00 
#          46                           din_addr(21)           0           0                                0.00 
#          46                           din_addr(20)           0           0                                0.00 
#          46                            din_addr(2)           0           0                                0.00 
#          46                           din_addr(19)           0           0                                0.00 
#          46                           din_addr(18)           0           0                                0.00 
#          46                           din_addr(17)           0           0                                0.00 
#          46                           din_addr(16)           0           0                                0.00 
#          46                           din_addr(15)           0           0                                0.00 
#          46                           din_addr(14)           0           0                                0.00 
#          46                           din_addr(13)           0           0                                0.00 
#          46                           din_addr(12)           0           0                                0.00 
#          46                           din_addr(11)           0           0                                0.00 
#          46                           din_addr(10)           0           0                                0.00 
#          46                            din_addr(1)           0           0                                0.00 
#          46                            din_addr(0)           0           0                                0.00 
#          48                            mem_addr(9)           0           0                                0.00 
#          48                            mem_addr(8)           0           0                                0.00 
#          48                            mem_addr(7)           0           0                                0.00 
#          48                            mem_addr(6)           0           0                                0.00 
#          48                            mem_addr(5)           0           0                                0.00 
#          48                            mem_addr(4)           0           1                               50.00 
#          48                           mem_addr(11)           0           0                                0.00 
#          48                           mem_addr(10)           0           0                                0.00 
#          49                          mem_datain(9)           0           0                                0.00 
#          49                          mem_datain(8)           0           0                                0.00 
#          49                          mem_datain(7)           0           0                                0.00 
#          49                          mem_datain(6)           0           0                                0.00 
#          49                          mem_datain(5)           0           0                                0.00 
#          49                          mem_datain(4)           0           0                                0.00 
#          49                         mem_datain(31)           0           0                                0.00 
#          49                         mem_datain(30)           0           0                                0.00 
#          49                          mem_datain(3)           0           0                                0.00 
#          49                         mem_datain(29)           0           0                                0.00 
#          49                         mem_datain(28)           0           0                                0.00 
#          49                         mem_datain(27)           0           0                                0.00 
#          49                         mem_datain(26)           0           0                                0.00 
#          49                         mem_datain(25)           0           0                                0.00 
#          49                         mem_datain(24)           0           0                                0.00 
#          49                         mem_datain(23)           0           0                                0.00 
#          49                         mem_datain(22)           0           0                                0.00 
#          49                         mem_datain(21)           0           0                                0.00 
#          49                         mem_datain(20)           0           0                                0.00 
#          49                          mem_datain(2)           0           0                                0.00 
#          49                         mem_datain(19)           0           0                                0.00 
#          49                         mem_datain(18)           0           0                                0.00 
#          49                         mem_datain(17)           0           0                                0.00 
#          49                         mem_datain(16)           0           0                                0.00 
#          49                         mem_datain(15)           0           0                                0.00 
#          49                         mem_datain(14)           0           0                                0.00 
#          49                         mem_datain(13)           0           0                                0.00 
#          49                         mem_datain(12)           0           0                                0.00 
#          49                         mem_datain(11)           0           0                                0.00 
#          49                         mem_datain(10)           0           0                                0.00 
#          49                          mem_datain(1)           0           0                                0.00 
#          49                          mem_datain(0)           0           0                                0.00 
#          50                               dout(31)           0           0                                0.00 
#          61                        R_address_in(9)           1           0                               50.00 
#          61                        R_address_in(8)           1           0                               50.00 
#          61                        R_address_in(7)           1           0                               50.00 
#          61                        R_address_in(6)           1           0                               50.00 
#          61                        R_address_in(5)           1           0                               50.00 
#          61                        R_address_in(4)           0           1                               50.00 
#          61                       R_address_in(11)           1           0                               50.00 
#          61                       R_address_in(10)           1           0                               50.00 
#          61                        R_address_in(1)           0           1                               50.00 
#          61                        R_address_in(0)           0           1                               50.00 
#          61                           R_address(9)           0           0                                0.00 
#          61                           R_address(8)           0           0                                0.00 
#          61                           R_address(7)           0           0                                0.00 
#          61                           R_address(6)           0           0                                0.00 
#          61                           R_address(5)           0           0                                0.00 
#          61                           R_address(4)           0           1                               50.00 
#          61                          R_address(11)           0           0                                0.00 
#          61                          R_address(10)           0           0                                0.00 
#          62                              adder1(9)           0           0                                0.00 
#          62                              adder1(8)           0           0                                0.00 
#          62                              adder1(7)           0           0                                0.00 
#          62                              adder1(6)           0           0                                0.00 
#          62                              adder1(5)           0           0                                0.00 
#          62                              adder1(4)           0           1                               50.00 
#          62                             adder1(11)           0           0                                0.00 
#          62                             adder1(10)           0           0                                0.00 
# 
# Total Node Count     =        176 
# Toggled Node Count   =         76 
# Untoggled Node Count =        100 
# 
# Toggle Coverage      =      46.87% (165 of 352 bins)
# 
# =================================================================================
# === File: ../code/memmux.vhdl
# =================================================================================
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    456       215       241     47.14
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/memmux.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          58                         ma_mem_addr(9)           0           0                                0.00 
#          58                         ma_mem_addr(8)           0           0                                0.00 
#          58                         ma_mem_addr(7)           0           0                                0.00 
#          58                         ma_mem_addr(6)           0           0                                0.00 
#          58                         ma_mem_addr(5)           0           0                                0.00 
#          58                         ma_mem_addr(4)           0           1                               50.00 
#          58                        ma_mem_addr(11)           0           0                                0.00 
#          58                        ma_mem_addr(10)           0           0                                0.00 
#          59                       ma_mem_datain(9)           0           0                                0.00 
#          59                       ma_mem_datain(8)           0           0                                0.00 
#          59                       ma_mem_datain(7)           0           0                                0.00 
#          59                       ma_mem_datain(6)           0           0                                0.00 
#          59                       ma_mem_datain(5)           0           0                                0.00 
#          59                       ma_mem_datain(4)           0           0                                0.00 
#          59                      ma_mem_datain(31)           0           0                                0.00 
#          59                      ma_mem_datain(30)           0           0                                0.00 
#          59                       ma_mem_datain(3)           0           0                                0.00 
#          59                      ma_mem_datain(29)           0           0                                0.00 
#          59                      ma_mem_datain(28)           0           0                                0.00 
#          59                      ma_mem_datain(27)           0           0                                0.00 
#          59                      ma_mem_datain(26)           0           0                                0.00 
#          59                      ma_mem_datain(25)           0           0                                0.00 
#          59                      ma_mem_datain(24)           0           0                                0.00 
#          59                      ma_mem_datain(23)           0           0                                0.00 
#          59                      ma_mem_datain(22)           0           0                                0.00 
#          59                      ma_mem_datain(21)           0           0                                0.00 
#          59                      ma_mem_datain(20)           0           0                                0.00 
#          59                       ma_mem_datain(2)           0           0                                0.00 
#          59                      ma_mem_datain(19)           0           0                                0.00 
#          59                      ma_mem_datain(18)           0           0                                0.00 
#          59                      ma_mem_datain(17)           0           0                                0.00 
#          59                      ma_mem_datain(16)           0           0                                0.00 
#          59                      ma_mem_datain(15)           0           0                                0.00 
#          59                      ma_mem_datain(14)           0           0                                0.00 
#          59                      ma_mem_datain(13)           0           0                                0.00 
#          59                      ma_mem_datain(12)           0           0                                0.00 
#          59                      ma_mem_datain(11)           0           0                                0.00 
#          59                      ma_mem_datain(10)           0           0                                0.00 
#          59                       ma_mem_datain(1)           0           0                                0.00 
#          59                       ma_mem_datain(0)           0           0                                0.00 
#          60                     ma_mem_dataout(31)           0           0                                0.00 
#          64                        dev_mem_addr(9)           0           0                                0.00 
#          64                        dev_mem_addr(8)           0           0                                0.00 
#          64                        dev_mem_addr(7)           0           0                                0.00 
#          64                        dev_mem_addr(6)           0           0                                0.00 
#          64                        dev_mem_addr(5)           0           0                                0.00 
#          64                       dev_mem_addr(11)           0           0                                0.00 
#          64                       dev_mem_addr(10)           0           0                                0.00 
#          65                      dev_mem_datain(9)           0           0                                0.00 
#          65                      dev_mem_datain(8)           0           0                                0.00 
#          65                      dev_mem_datain(7)           0           0                                0.00 
#          65                      dev_mem_datain(6)           0           0                                0.00 
#          65                      dev_mem_datain(5)           0           0                                0.00 
#          65                      dev_mem_datain(4)           0           0                                0.00 
#          65                     dev_mem_datain(31)           0           0                                0.00 
#          65                     dev_mem_datain(30)           0           0                                0.00 
#          65                      dev_mem_datain(3)           0           0                                0.00 
#          65                     dev_mem_datain(29)           0           0                                0.00 
#          65                     dev_mem_datain(28)           0           0                                0.00 
#          65                     dev_mem_datain(27)           0           0                                0.00 
#          65                     dev_mem_datain(26)           0           0                                0.00 
#          65                     dev_mem_datain(25)           0           0                                0.00 
#          65                     dev_mem_datain(24)           0           0                                0.00 
#          65                     dev_mem_datain(23)           0           0                                0.00 
#          65                     dev_mem_datain(22)           0           0                                0.00 
#          65                     dev_mem_datain(21)           0           0                                0.00 
#          65                     dev_mem_datain(20)           0           0                                0.00 
#          65                      dev_mem_datain(2)           0           0                                0.00 
#          65                     dev_mem_datain(19)           0           0                                0.00 
#          65                     dev_mem_datain(18)           0           0                                0.00 
#          65                     dev_mem_datain(17)           0           0                                0.00 
#          65                     dev_mem_datain(16)           0           0                                0.00 
#          65                     dev_mem_datain(15)           0           0                                0.00 
#          65                     dev_mem_datain(14)           0           0                                0.00 
#          65                     dev_mem_datain(13)           0           0                                0.00 
#          65                     dev_mem_datain(12)           0           0                                0.00 
#          65                     dev_mem_datain(11)           0           0                                0.00 
#          65                     dev_mem_datain(10)           0           0                                0.00 
#          65                      dev_mem_datain(1)           0           0                                0.00 
#          65                      dev_mem_datain(0)           0           0                                0.00 
#          66                    dev_mem_dataout(31)           0           0                                0.00 
#          71                            mem_addr(9)           0           0                                0.00 
#          71                            mem_addr(8)           0           0                                0.00 
#          71                            mem_addr(7)           0           0                                0.00 
#          71                            mem_addr(6)           0           0                                0.00 
#          71                            mem_addr(5)           0           0                                0.00 
#          71                           mem_addr(11)           0           0                                0.00 
#          71                           mem_addr(10)           0           0                                0.00 
#          72                          mem_datain(9)           0           0                                0.00 
#          72                          mem_datain(8)           0           0                                0.00 
#          72                          mem_datain(7)           0           0                                0.00 
#          72                          mem_datain(6)           0           0                                0.00 
#          72                          mem_datain(5)           0           0                                0.00 
#          72                          mem_datain(4)           0           0                                0.00 
#          72                         mem_datain(31)           0           0                                0.00 
#          72                         mem_datain(30)           0           0                                0.00 
#          72                          mem_datain(3)           0           0                                0.00 
#          72                         mem_datain(29)           0           0                                0.00 
#          72                         mem_datain(28)           0           0                                0.00 
#          72                         mem_datain(27)           0           0                                0.00 
#          72                         mem_datain(26)           0           0                                0.00 
#          72                         mem_datain(25)           0           0                                0.00 
#          72                         mem_datain(24)           0           0                                0.00 
#          72                         mem_datain(23)           0           0                                0.00 
#          72                         mem_datain(22)           0           0                                0.00 
#          72                         mem_datain(21)           0           0                                0.00 
#          72                         mem_datain(20)           0           0                                0.00 
#          72                          mem_datain(2)           0           0                                0.00 
#          72                         mem_datain(19)           0           0                                0.00 
#          72                         mem_datain(18)           0           0                                0.00 
#          72                         mem_datain(17)           0           0                                0.00 
#          72                         mem_datain(16)           0           0                                0.00 
#          72                         mem_datain(15)           0           0                                0.00 
#          72                         mem_datain(14)           0           0                                0.00 
#          72                         mem_datain(13)           0           0                                0.00 
#          72                         mem_datain(12)           0           0                                0.00 
#          72                         mem_datain(11)           0           0                                0.00 
#          72                         mem_datain(10)           0           0                                0.00 
#          72                          mem_datain(1)           0           0                                0.00 
#          72                          mem_datain(0)           0           0                                0.00 
#          73                        mem_dataout(31)           0           0                                0.00 
# 
# Total Node Count     =        228 
# Toggled Node Count   =        107 
# Untoggled Node Count =        121 
# 
# Toggle Coverage      =      47.14% (215 of 456 bins)
# 
# =================================================================================
# === File: ../code/memmuxCU.vhdl
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            7         5         2     71.42
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../code/memmuxCU.vhdl --
# 
#     1                                                ------------------------------------------------
#     2                                                library ieee;
#     3                                                use ieee.std_logic_1164.all;
#     4                                                
#     5                                                package memmux_ctrl_pkg is
#     6                                                component memmux_ctrl is
#     7                                                    port (
#     8                                                        CLK, rst_n                  : in std_logic;
#     9                                                        dev_mem_en	   	    : in std_logic;
#     10                                                       ma_mem_en                   : in std_logic;
#     11                                                       mem_ready                   : in std_logic
#     12                                                   );
#     13                                               	end component;
#     14                                               end memmux_ctrl_pkg;
#     15                                               ------------------------------------------------
#     16                                               
#     17                                               
#     18                                               ------------------------------------------------
#     19                                               library ieee;
#     20                                               use ieee.std_logic_1164.all;
#     21                                               
#     22                                               --interface
#     23                                               entity memmux_ctrl is
#     24                                                   port (
#     25                                                       CLK, rst_n                  : in std_logic;
#     26                                                       dev_mem_en                  : in std_logic;
#     27                                                       ma_mem_en                   : in std_logic;
#     28                                                       mem_ready                   : in std_logic
#     29                                                   );
#     30                                               end memmux_ctrl;
#     31                                               
#     32                                               
#     33                                               architecture behav of memmux_ctrl is
#     34                                                   type statetype is (INIT, WAIT_MEM);
#     35                                                   signal state, nextstate : statetype;
#     36                                               
#     37                                                
#     38                                               begin
#     39                                                   -- ctrl unit: next state
#     40              1                         66         process (state, ma_mem_en, dev_mem_en, mem_ready) -- sensitivity list
#     41                                                   begin
#     42                                                       case state is
#     43                                                           
#     44                                                           when INIT =>
#     45                                                               if ma_mem_en = '1' or dev_mem_en = '1' then
#     46              1                         16                         nextstate <= WAIT_MEM;
#     47                                                               else 
#     48              1                         18                         nextstate <= INIT;
#     49                                                               end if;
#     50                                               
#     51                                                           when WAIT_MEM =>
#     52                                                               if mem_ready = '1' then
#     53                                                                   if ma_mem_en = '1' or dev_mem_en = '1' then
#     54              1                         16                             nextstate <= INIT;
#     55                                                                   end if;
#     56                                                               else
#     57              1                    ***0***                         nextstate <= WAIT_MEM;
#     58                                                               end if;
#     59                                                       
#     60                                                           when others =>
#     61              1                    ***0***                     nextstate <= INIT;
#     62                                               
#     63                                                       end case;
#     64                                                   end process;
#     65                                               
#     66              1                        317     state <= INIT when rst_n = '0' else nextstate when rising_edge(CLK);
#     67                                               
#     68                                               end behav;
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        12        10         2     83.33
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../code/memmuxCU.vhdl --
# 
# ------------------------------------CASE Branch------------------------------------
#     42                                        66     Count coming in to CASE
#     44              1                         34                 when INIT =>
#     51              1                         32                 when WAIT_MEM =>
#     60              1                    ***0***                 when others =>
# Branch totals: 2 hits of 3 branches = 66.66%
# 
# ------------------------------------IF Branch------------------------------------
#     45                                        34     Count coming in to IF
#     45              1                         16                     if ma_mem_en = '1' or dev_mem_en = '1' then
#     47              1                         18                     else 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     52                                        32     Count coming in to IF
#     52              1                         32                     if mem_ready = '1' then
#     56              1                    ***0***                     else
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     53                                        32     Count coming in to IF
#     53              1                         16                         if ma_mem_en = '1' or dev_mem_en = '1' then
#                                               16     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     66                                       317     Count coming in to IF
#     66              1                         10     state <= INIT when rst_n = '0' else nextstate when rising_edge(CLK);
#     66              2                        137     
#                                              170     All False Count
# Branch totals: 3 hits of 3 branches = 100.00%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              4         4         0    100.00
# 
# ================================Condition Details================================
# 
# Condition Coverage for file ../code/memmuxCU.vhdl --
# 
# ----------------Focused Condition View-------------------
# Line       45 Item    1  ((ma_mem_en = '1') or (dev_mem_en = '1'))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       53 Item    1  ((ma_mem_en = '1') or (dev_mem_en = '1'))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# 
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                      100.00
#         States                       2         2         0    100.00
#         Transitions                  2         2         0    100.00
# 
# ================================FSM Details================================
# 
# FSM Coverage for file ../code/memmuxCU.vhdl --
# 
# FSM_ID: state
#     Current State Object : state
#     ----------------------
#     State Value MapInfo :
#     ---------------------
# Line          State Name               Value
# ----          ----------               -----
#   44                INIT                   0
#   51            WAIT_MEM                   1
#     Covered States :
#     ----------------
#                    State           Hit_count
#                    -----           ---------
#                     INIT                 131
#                 WAIT_MEM                  16
#     Covered Transitions :
#     ---------------------
# Line            Trans_ID           Hit_count          Transition          
# ----            --------           ---------          ----------          
#   46                   0                  16          INIT -> WAIT_MEM    
#   54                   1                  16          WAIT_MEM -> INIT    
# 
# 
#     Summary                     Active      Hits    Misses % Covered
#     -------                     ------      ----    ------ ---------
#         States                       2         2         0    100.00
#         Transitions                  2         2         0    100.00
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                      4         4         0    100.00
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/memmuxCU.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          35                                  state               ENUM type       Value       Count 
#          35                              nextstate               ENUM type       Value       Count 
# 
# Total Node Count     =          4 
# Toggled Node Count   =          4 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =     100.00% (4 of 4 bins)
# 
# =================================================================================
# === File: ../code/memmuxDP.vhdl
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            8         8         0    100.00
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../code/memmuxDP.vhdl --
# 
#     1                                                ------------------------------------------------
#     2                                                library ieee;
#     3                                                use ieee.std_logic_1164.all;
#     4                                                
#     5                                                package memmux_dp_pkg is
#     6                                                component memmux_dp is
#     7                                                    generic (
#     8                                                        N_BITS                                          : integer := 40;
#     9                                                        W_BITS			                                : integer := 32;
#     10                                                       A_BITS 			                                : integer := 12;
#     11                                                       K_BITS			                                : integer := 8
#     12                                                   );
#     13                                                   port (
#     14                                                       CLK                                         : in std_logic;
#     15                                                       rst_n                                       : in std_logic;
#     16                                                       dev_mem_datain                              : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     17                                                       dev_mem_addr                                : in std_logic_vector(A_BITS-1 DOWNTO 0);
#     18                                                       dev_mem_dataout                             : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     19                                                       ma_mem_datain                               : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     20                                               	ma_mem_addr                                 : in std_logic_vector(A_BITS-1 DOWNTO 0);
#     21                                                       mem_dataout                                 : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     22                                                       dev_mem_we                                  : in std_logic;
#     23                                                       dev_mem_en                                  : in std_logic;
#     24                                                       dev_mem_ready                               : out std_logic;
#     25                                                       ma_mem_en                                   : in std_logic;
#     26                                                       ma_mem_we                                   : in std_logic;
#     27                                                       mem_en                                      : out std_logic;
#     28                                                       mem_we                                      : out std_logic;
#     29                                                       mem_ready                                   : in std_logic;
#     30                                                       ma_mem_ready                                : out std_logic;
#     31                                               	ma_mem_dataout                              : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     32                                                       mem_addr                                    : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     33                                                       mem_datain                                  : out std_logic_vector(W_BITS-1 DOWNTO 0)
#     34                                                   );
#     35                                                   end component;
#     36                                               end memmux_dp_pkg;
#     37                                               ------------------------------------------------
#     38                                               library ieee;
#     39                                               use ieee.std_logic_1164.all;
#     40                                               use ieee.numeric_std.all;
#     41                                               
#     42                                               -- interface
#     43                                               entity memmux_dp is
#     44                                                   generic (
#     45                                                       N_BITS                                      : integer := 40;
#     46                                                       W_BITS			                    : integer := 32;
#     47                                                       A_BITS 			                    : integer := 12;
#     48                                                       K_BITS			                    : integer := 8
#     49                                                   );
#     50                                                   port (
#     51                                                       CLK                                         : in std_logic;
#     52                                                       rst_n                                       : in std_logic;
#     53                                                       dev_mem_datain                              : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     54                                                       dev_mem_addr                                : in std_logic_vector(A_BITS-1 DOWNTO 0);
#     55                                                       dev_mem_dataout                             : out std_logic_vector(W_BITS-1 DOWNTO 0);    
#     56                                                       ma_mem_datain                               : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     57                                                       ma_mem_addr                                 : in std_logic_vector(A_BITS-1 DOWNTO 0);
#     58                                                       mem_dataout                                 : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     59                                                       dev_mem_we                                  : in std_logic;
#     60                                                       dev_mem_en                                  : in std_logic;
#     61                                                       dev_mem_ready                               : out std_logic;
#     62                                                       ma_mem_en                                   : in std_logic;
#     63                                                       ma_mem_we                                   : in std_logic;
#     64                                                       mem_en                                      : out std_logic;
#     65                                                       mem_we                                      : out std_logic;
#     66                                                       mem_ready                                   : in std_logic;
#     67                                               	ma_mem_ready                                : out std_logic;
#     68                                                    	ma_mem_dataout                              : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     69                                                       mem_addr                                    : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     70                                                       mem_datain                                  : out std_logic_vector(W_BITS-1 DOWNTO 0)
#     71                                                   );
#     72                                               end memmux_dp;
#     73                                               
#     74                                               
#     75                                               architecture s of memmux_dp is
#     76                                               
#     77                                               begin
#     78                                                   -- MUX
#     79                                                   with ma_mem_en select
#     80              1                         14             mem_we      <= dev_mem_we when '0',
#     81                                                                       ma_mem_we when others;
#     82                                               
#     83                                                   with ma_mem_en select
#     84              1                         42             mem_addr    <= dev_mem_addr when '0',
#     85                                                                       ma_mem_addr when others;
#     86                                               
#     87                                                   with ma_mem_en select
#     88              1                         26             mem_datain  <= dev_mem_datain when '0',
#     89                                                                       ma_mem_datain when others;
#     90                                               
#     91              1                         34         mem_en          <= '1'          when ma_mem_en = '1' or dev_mem_en = '1' else '0';  
#     92                                                   
#     93              1                         12         ma_mem_dataout  <= mem_dataout;
#     94              1                          2         ma_mem_ready    <= mem_ready;
#     95              1                         12         dev_mem_dataout <= mem_dataout;
#     96              1                          2         dev_mem_ready   <= mem_ready;
#     97                                               end s;
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                         8         8         0    100.00
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../code/memmuxDP.vhdl --
# 
# ------------------------------------CASE Branch------------------------------------
#     79                                        14     Count coming in to CASE
#     80              1                          7             mem_we      <= dev_mem_we when '0',
#     81              1                          7                             ma_mem_we when others;
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------CASE Branch------------------------------------
#     83                                        42     Count coming in to CASE
#     84              1                         35             mem_addr    <= dev_mem_addr when '0',
#     85              1                          7                             ma_mem_addr when others;
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------CASE Branch------------------------------------
#     87                                        26     Count coming in to CASE
#     88              1                         13             mem_datain  <= dev_mem_datain when '0',
#     89              1                         13                             ma_mem_datain when others;
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     91                                        34     Count coming in to IF
#     91              1                         16         mem_en          <= '1'          when ma_mem_en = '1' or dev_mem_en = '1' else '0';  
#     91              2                         18         mem_en          <= '1'          when ma_mem_en = '1' or dev_mem_en = '1' else '0';  
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              2         2         0    100.00
# 
# ================================Condition Details================================
# 
# Condition Coverage for file ../code/memmuxDP.vhdl --
# 
# ----------------Focused Condition View-------------------
# Line       91 Item    1  ((ma_mem_en = '1') or (dev_mem_en = '1'))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# 
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    456       215       241     47.14
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/memmuxDP.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          53                      dev_mem_datain(9)           0           0                                0.00 
#          53                      dev_mem_datain(8)           0           0                                0.00 
#          53                      dev_mem_datain(7)           0           0                                0.00 
#          53                      dev_mem_datain(6)           0           0                                0.00 
#          53                      dev_mem_datain(5)           0           0                                0.00 
#          53                      dev_mem_datain(4)           0           0                                0.00 
#          53                     dev_mem_datain(31)           0           0                                0.00 
#          53                     dev_mem_datain(30)           0           0                                0.00 
#          53                      dev_mem_datain(3)           0           0                                0.00 
#          53                     dev_mem_datain(29)           0           0                                0.00 
#          53                     dev_mem_datain(28)           0           0                                0.00 
#          53                     dev_mem_datain(27)           0           0                                0.00 
#          53                     dev_mem_datain(26)           0           0                                0.00 
#          53                     dev_mem_datain(25)           0           0                                0.00 
#          53                     dev_mem_datain(24)           0           0                                0.00 
#          53                     dev_mem_datain(23)           0           0                                0.00 
#          53                     dev_mem_datain(22)           0           0                                0.00 
#          53                     dev_mem_datain(21)           0           0                                0.00 
#          53                     dev_mem_datain(20)           0           0                                0.00 
#          53                      dev_mem_datain(2)           0           0                                0.00 
#          53                     dev_mem_datain(19)           0           0                                0.00 
#          53                     dev_mem_datain(18)           0           0                                0.00 
#          53                     dev_mem_datain(17)           0           0                                0.00 
#          53                     dev_mem_datain(16)           0           0                                0.00 
#          53                     dev_mem_datain(15)           0           0                                0.00 
#          53                     dev_mem_datain(14)           0           0                                0.00 
#          53                     dev_mem_datain(13)           0           0                                0.00 
#          53                     dev_mem_datain(12)           0           0                                0.00 
#          53                     dev_mem_datain(11)           0           0                                0.00 
#          53                     dev_mem_datain(10)           0           0                                0.00 
#          53                      dev_mem_datain(1)           0           0                                0.00 
#          53                      dev_mem_datain(0)           0           0                                0.00 
#          54                        dev_mem_addr(9)           0           0                                0.00 
#          54                        dev_mem_addr(8)           0           0                                0.00 
#          54                        dev_mem_addr(7)           0           0                                0.00 
#          54                        dev_mem_addr(6)           0           0                                0.00 
#          54                        dev_mem_addr(5)           0           0                                0.00 
#          54                       dev_mem_addr(11)           0           0                                0.00 
#          54                       dev_mem_addr(10)           0           0                                0.00 
#          55                    dev_mem_dataout(31)           0           0                                0.00 
#          56                       ma_mem_datain(9)           0           0                                0.00 
#          56                       ma_mem_datain(8)           0           0                                0.00 
#          56                       ma_mem_datain(7)           0           0                                0.00 
#          56                       ma_mem_datain(6)           0           0                                0.00 
#          56                       ma_mem_datain(5)           0           0                                0.00 
#          56                       ma_mem_datain(4)           0           0                                0.00 
#          56                      ma_mem_datain(31)           0           0                                0.00 
#          56                      ma_mem_datain(30)           0           0                                0.00 
#          56                       ma_mem_datain(3)           0           0                                0.00 
#          56                      ma_mem_datain(29)           0           0                                0.00 
#          56                      ma_mem_datain(28)           0           0                                0.00 
#          56                      ma_mem_datain(27)           0           0                                0.00 
#          56                      ma_mem_datain(26)           0           0                                0.00 
#          56                      ma_mem_datain(25)           0           0                                0.00 
#          56                      ma_mem_datain(24)           0           0                                0.00 
#          56                      ma_mem_datain(23)           0           0                                0.00 
#          56                      ma_mem_datain(22)           0           0                                0.00 
#          56                      ma_mem_datain(21)           0           0                                0.00 
#          56                      ma_mem_datain(20)           0           0                                0.00 
#          56                       ma_mem_datain(2)           0           0                                0.00 
#          56                      ma_mem_datain(19)           0           0                                0.00 
#          56                      ma_mem_datain(18)           0           0                                0.00 
#          56                      ma_mem_datain(17)           0           0                                0.00 
#          56                      ma_mem_datain(16)           0           0                                0.00 
#          56                      ma_mem_datain(15)           0           0                                0.00 
#          56                      ma_mem_datain(14)           0           0                                0.00 
#          56                      ma_mem_datain(13)           0           0                                0.00 
#          56                      ma_mem_datain(12)           0           0                                0.00 
#          56                      ma_mem_datain(11)           0           0                                0.00 
#          56                      ma_mem_datain(10)           0           0                                0.00 
#          56                       ma_mem_datain(1)           0           0                                0.00 
#          56                       ma_mem_datain(0)           0           0                                0.00 
#          57                         ma_mem_addr(9)           0           0                                0.00 
#          57                         ma_mem_addr(8)           0           0                                0.00 
#          57                         ma_mem_addr(7)           0           0                                0.00 
#          57                         ma_mem_addr(6)           0           0                                0.00 
#          57                         ma_mem_addr(5)           0           0                                0.00 
#          57                         ma_mem_addr(4)           0           1                               50.00 
#          57                        ma_mem_addr(11)           0           0                                0.00 
#          57                        ma_mem_addr(10)           0           0                                0.00 
#          58                        mem_dataout(31)           0           0                                0.00 
#          68                     ma_mem_dataout(31)           0           0                                0.00 
#          69                            mem_addr(9)           0           0                                0.00 
#          69                            mem_addr(8)           0           0                                0.00 
#          69                            mem_addr(7)           0           0                                0.00 
#          69                            mem_addr(6)           0           0                                0.00 
#          69                            mem_addr(5)           0           0                                0.00 
#          69                           mem_addr(11)           0           0                                0.00 
#          69                           mem_addr(10)           0           0                                0.00 
#          70                          mem_datain(9)           0           0                                0.00 
#          70                          mem_datain(8)           0           0                                0.00 
#          70                          mem_datain(7)           0           0                                0.00 
#          70                          mem_datain(6)           0           0                                0.00 
#          70                          mem_datain(5)           0           0                                0.00 
#          70                          mem_datain(4)           0           0                                0.00 
#          70                         mem_datain(31)           0           0                                0.00 
#          70                         mem_datain(30)           0           0                                0.00 
#          70                          mem_datain(3)           0           0                                0.00 
#          70                         mem_datain(29)           0           0                                0.00 
#          70                         mem_datain(28)           0           0                                0.00 
#          70                         mem_datain(27)           0           0                                0.00 
#          70                         mem_datain(26)           0           0                                0.00 
#          70                         mem_datain(25)           0           0                                0.00 
#          70                         mem_datain(24)           0           0                                0.00 
#          70                         mem_datain(23)           0           0                                0.00 
#          70                         mem_datain(22)           0           0                                0.00 
#          70                         mem_datain(21)           0           0                                0.00 
#          70                         mem_datain(20)           0           0                                0.00 
#          70                          mem_datain(2)           0           0                                0.00 
#          70                         mem_datain(19)           0           0                                0.00 
#          70                         mem_datain(18)           0           0                                0.00 
#          70                         mem_datain(17)           0           0                                0.00 
#          70                         mem_datain(16)           0           0                                0.00 
#          70                         mem_datain(15)           0           0                                0.00 
#          70                         mem_datain(14)           0           0                                0.00 
#          70                         mem_datain(13)           0           0                                0.00 
#          70                         mem_datain(12)           0           0                                0.00 
#          70                         mem_datain(11)           0           0                                0.00 
#          70                         mem_datain(10)           0           0                                0.00 
#          70                          mem_datain(1)           0           0                                0.00 
#          70                          mem_datain(0)           0           0                                0.00 
# 
# Total Node Count     =        228 
# Toggled Node Count   =        107 
# Untoggled Node Count =        121 
# 
# Toggle Coverage      =      47.14% (215 of 456 bins)
# 
# =================================================================================
# === File: ../code/sumavg.vhdl
# =================================================================================
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    322       144       178     44.72
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/sumavg.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          55                                ptr1(9)           0           0                                0.00 
#          55                                ptr1(8)           0           0                                0.00 
#          55                                ptr1(7)           0           0                                0.00 
#          55                                ptr1(6)           0           0                                0.00 
#          55                                ptr1(5)           0           0                                0.00 
#          55                                ptr1(4)           0           0                                0.00 
#          55                                ptr1(3)           0           0                                0.00 
#          55                                ptr1(2)           0           0                                0.00 
#          55                               ptr1(11)           0           0                                0.00 
#          55                               ptr1(10)           0           0                                0.00 
#          55                                ptr1(1)           0           0                                0.00 
#          55                                ptr1(0)           0           0                                0.00 
#          56                                ptr2(9)           0           0                                0.00 
#          56                                ptr2(8)           0           0                                0.00 
#          56                                ptr2(7)           0           0                                0.00 
#          56                                ptr2(6)           0           0                                0.00 
#          56                                ptr2(5)           0           0                                0.00 
#          56                                ptr2(4)           0           0                                0.00 
#          56                                ptr2(3)           0           0                                0.00 
#          56                                ptr2(2)           0           0                                0.00 
#          56                               ptr2(11)           0           0                                0.00 
#          56                               ptr2(10)           0           0                                0.00 
#          56                                ptr2(1)           0           0                                0.00 
#          56                                ptr2(0)           0           0                                0.00 
#          57                                 len(7)           0           0                                0.00 
#          57                                 len(6)           0           0                                0.00 
#          57                                 len(5)           0           0                                0.00 
#          57                                 len(4)           0           0                                0.00 
#          57                                 len(3)           0           0                                0.00 
#          57                                 len(2)           0           0                                0.00 
#          57                                 len(1)           0           0                                0.00 
#          57                                 len(0)           0           0                                0.00 
#          58                              result(9)           1           0                               50.00 
#          58                              result(8)           1           0                               50.00 
#          58                              result(7)           1           0                               50.00 
#          58                              result(6)           1           0                               50.00 
#          58                              result(5)           1           0                               50.00 
#          58                              result(4)           1           0                               50.00 
#          58                             result(31)           1           0                               50.00 
#          58                             result(30)           1           0                               50.00 
#          58                              result(3)           1           0                               50.00 
#          58                             result(29)           1           0                               50.00 
#          58                             result(28)           1           0                               50.00 
#          58                             result(27)           1           0                               50.00 
#          58                             result(26)           1           0                               50.00 
#          58                             result(25)           1           0                               50.00 
#          58                             result(24)           1           0                               50.00 
#          58                             result(23)           1           0                               50.00 
#          58                             result(22)           1           0                               50.00 
#          58                             result(21)           1           0                               50.00 
#          58                             result(20)           1           0                               50.00 
#          58                              result(2)           1           0                               50.00 
#          58                             result(19)           1           0                               50.00 
#          58                             result(18)           1           0                               50.00 
#          58                             result(17)           1           0                               50.00 
#          58                             result(16)           1           0                               50.00 
#          58                             result(15)           1           0                               50.00 
#          58                             result(14)           1           0                               50.00 
#          58                             result(13)           1           0                               50.00 
#          58                             result(12)           1           0                               50.00 
#          58                             result(11)           1           0                               50.00 
#          58                             result(10)           1           0                               50.00 
#          58                              result(1)           1           0                               50.00 
#          58                              result(0)           1           0                               50.00 
#          62                            mem_addr(9)           0           0                                0.00 
#          62                            mem_addr(8)           0           0                                0.00 
#          62                            mem_addr(7)           0           0                                0.00 
#          62                            mem_addr(6)           0           0                                0.00 
#          62                            mem_addr(5)           0           0                                0.00 
#          62                           mem_addr(11)           0           0                                0.00 
#          62                           mem_addr(10)           0           0                                0.00 
#          63                          mem_datain(9)           0           0                                0.00 
#          63                          mem_datain(8)           0           0                                0.00 
#          63                          mem_datain(7)           0           0                                0.00 
#          63                          mem_datain(6)           0           0                                0.00 
#          63                          mem_datain(5)           0           0                                0.00 
#          63                          mem_datain(4)           0           0                                0.00 
#          63                         mem_datain(31)           0           0                                0.00 
#          63                         mem_datain(30)           0           0                                0.00 
#          63                          mem_datain(3)           0           0                                0.00 
#          63                         mem_datain(29)           0           0                                0.00 
#          63                         mem_datain(28)           0           0                                0.00 
#          63                         mem_datain(27)           0           0                                0.00 
#          63                         mem_datain(26)           0           0                                0.00 
#          63                         mem_datain(25)           0           0                                0.00 
#          63                         mem_datain(24)           0           0                                0.00 
#          63                         mem_datain(23)           0           0                                0.00 
#          63                         mem_datain(22)           0           0                                0.00 
#          63                         mem_datain(21)           0           0                                0.00 
#          63                         mem_datain(20)           0           0                                0.00 
#          63                          mem_datain(2)           0           0                                0.00 
#          63                         mem_datain(19)           0           0                                0.00 
#          63                         mem_datain(18)           0           0                                0.00 
#          63                         mem_datain(17)           0           0                                0.00 
#          63                         mem_datain(16)           0           0                                0.00 
#          63                         mem_datain(15)           0           0                                0.00 
#          63                         mem_datain(14)           0           0                                0.00 
#          63                         mem_datain(13)           0           0                                0.00 
#          63                         mem_datain(12)           0           0                                0.00 
#          63                         mem_datain(11)           0           0                                0.00 
#          63                         mem_datain(10)           0           0                                0.00 
#          63                          mem_datain(1)           0           0                                0.00 
#          63                          mem_datain(0)           0           0                                0.00 
#          64                        mem_dataout(31)           0           0                                0.00 
#          85                              div_abort           0           0                                0.00 
# 
# Total Node Count     =        161 
# Toggled Node Count   =         56 
# Untoggled Node Count =        105 
# 
# Toggle Coverage      =      44.72% (144 of 322 bins)
# 
# =================================================================================
# === File: ../code/sumavgCU.vhdl
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           45        41         4     91.11
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../code/sumavgCU.vhdl --
# 
#     1                                                -----------------------------------------------------------------------------
#     2                                                library ieee;
#     3                                                use ieee.std_logic_1164.all;
#     4                                                
#     5                                                package sumavg_ctrl_pkg is
#     6                                                component sumavg_ctrl is
#     7                                                   generic (
#     8                                                      W_BITS                                    : integer := 32;
#     9                                                      A_BITS                                    : integer := 12;
#     10                                                     K_BITS                                    : integer := 8							
#     11                                                  );
#     12                                                  port (
#     13                                                     CLK                                       : in std_logic;
#     14                                                     rst_n                                     : in std_logic;
#     15                                                        -- inputs
#     16                                                     abort                                     : in std_logic;
#     17                                                     start                                     : in std_logic;
#     18                                                     last_iteration                            : in std_logic; -- status signal from dp
#     19                                                        -- ctrl signals
#     20                                                     load_R_X                                  : out std_logic;
#     21                                                     load_R_Y                                  : out std_logic;
#     22                                                     load_R_D1                                 : out std_logic;
#     23                                                     load_R_D2                                 : out std_logic;
#     24                                                     load_R_acc                                : out std_logic;
#     25                                                     load_CNT                                  : out std_logic;
#     26                                                     load_L                                    : out std_logic;
#     27                                                     sel_R_X                                   : out std_logic;
#     28                                                     sel_R_Y                                   : out std_logic;
#     29                                                     sel_R_acc                                 : out std_logic;
#     30                                                     sel_CNT                                   : out std_logic;
#     31                                                     set_mem_addr                              : out std_logic;  
#     32                                                     sel_mem_addr                              : out std_logic; 
#     33                                                     load_result                               : out std_logic;
#     34                                                     set_zero                                  : out std_logic;
#     35                                                        -- div
#     36                                                     div_abort                                 : out std_logic;
#     37                                                     div_start                                 : out std_logic;
#     38                                                     div_ready                                 : in std_logic;
#     39                                                     done                                      : out std_logic;
#     40                                                        -- mem
#     41                                                     mem_en                                    : out std_logic;
#     42                                                     mem_we                                    : out std_logic;
#     43                                                     mem_ready                                 : in std_logic;
#     44                                                        -- status
#     45                                                     len_zero                                  : in std_logic;
#     46                                                     overflow                                  : in std_logic
#     47                                                  );
#     48                                               end component;
#     49                                               end sumavg_ctrl_pkg;
#     50                                               -----------------------------------------------------------------------------
#     51                                               
#     52                                               
#     53                                               -----------------------------------------------------------------------------
#     54                                               library ieee;
#     55                                               use ieee.std_logic_1164.all;
#     56                                               use ieee.numeric_std.all;
#     57                                               
#     58                                               entity sumavg_ctrl is
#     59                                                  generic (
#     60                                                     W_BITS                                    : integer := 32;
#     61                                                     A_BITS                                    : integer := 12;
#     62                                                     K_BITS                                    : integer := 8							
#     63                                                  );
#     64                                                  port (
#     65                                                     CLK                                       : in std_logic;
#     66                                                     rst_n                                     : in std_logic;
#     67                                                        -- inputs
#     68                                                     abort                                     : in std_logic;
#     69                                                     start                                     : in std_logic;
#     70                                                     last_iteration                            : in std_logic; -- status signal from dp
#     71                                                        -- ctrl signals
#     72                                                     load_R_X                                  : out std_logic;
#     73                                                     load_R_Y                                  : out std_logic;
#     74                                                     load_R_D1                                 : out std_logic;
#     75                                                     load_R_D2                                 : out std_logic;
#     76                                                     load_R_acc                                : out std_logic;
#     77                                                     load_CNT                                  : out std_logic;
#     78                                                     load_L                                    : out std_logic;
#     79                                                     sel_R_X                                   : out std_logic;
#     80                                                     sel_R_Y                                   : out std_logic;
#     81                                                     sel_R_acc                                 : out std_logic;
#     82                                                     sel_CNT                                   : out std_logic;
#     83                                                     set_mem_addr                              : out std_logic;  
#     84                                                     sel_mem_addr                              : out std_logic; 
#     85                                                     load_result                               : out std_logic;
#     86                                                     set_zero                                  : out std_logic; 
#     87                                                        -- div
#     88                                                     div_abort                                 : out std_logic;
#     89                                                     div_start                                 : out std_logic;
#     90                                                     div_ready                                 : in std_logic;
#     91                                                     done                                      : out std_logic;
#     92                                                        -- mem
#     93                                                     mem_en                                    : out std_logic;
#     94                                                     mem_we                                    : out std_logic;
#     95                                                     mem_ready                                 : in std_logic;
#     96                                                        -- status
#     97                                                     len_zero                                  : in std_logic;
#     98                                                     overflow                                  : in std_logic
#     99                                                  );
#     100                                              end sumavg_ctrl;
#     101                                              
#     102                                              architecture behav of sumavg_ctrl is
#     103                                              	type statetype is (S_INIT, S_READ_1, S_FETCH_1, S_READ_2, S_FETCH_2, S_ACC_1, S_CHECK_OVERFLOW_1, S_ACC_2, S_CHECK_OVERFLOW_2, S_OVERFLOW, S_DIV_START, S_ERR_ZERO, S_DIV_WAIT, S_DIV_END);
#     104                                              	signal state, nextstate : statetype;
#     105                                                
#     106                                              begin
#     107                                              
#     108                                                 -- ctrl unit: next state
#     109             1                         90        process (state, abort, start, mem_ready, last_iteration, overflow, len_zero, div_ready)
#     110                                                 begin
#     111                                                    case state is
#     112                                                       when S_INIT =>
#     113                                                          if start = '1' then
#     114                                                             if len_zero = '1' then
#     115             1                          1                       nextstate <= S_ERR_ZERO;
#     116                                                             else 
#     117             1                         11                       nextstate <= S_READ_1;
#     118                                                             end if;
#     119                                                          else
#     120             1                         21                    nextstate <= S_INIT;
#     121                                                          end if;
#     122                                              
#     123                                                       when S_ERR_ZERO =>
#     124             1                          3                 nextstate <= S_INIT;
#     125                                              
#     126                                                       when S_READ_1 =>
#     127             1                          9                     nextstate <= S_FETCH_1;
#     128                                              
#     129                                                       when S_FETCH_1 =>
#     130                                                          if mem_ready = '1' then
#     131             1                          6                    nextstate  <= S_READ_2;
#     132                                                          else
#     133             1                    ***0***                    nextstate <= S_FETCH_1;
#     134                                                          end if;
#     135                                              
#     136                                                       when S_READ_2 =>
#     137             1                          5                 nextstate <= S_FETCH_2;
#     138                                              
#     139                                                       when S_FETCH_2 =>
#     140                                                          if mem_ready = '1' then
#     141             1                          5                    nextstate  <= S_ACC_1;
#     142                                                          else
#     143             1                    ***0***                    nextstate <= S_FETCH_2;
#     144                                                          end if;
#     145                                              
#     146                                                       when S_ACC_1 =>
#     147             1                          5                 nextstate <= S_CHECK_OVERFLOW_1;
#     148                                                          
#     149                                                       when S_CHECK_OVERFLOW_1 =>
#     150                                                          if overflow = '1' then
#     151             1                    ***0***                    nextstate <= S_OVERFLOW;
#     152                                                          else
#     153             1                          5                    nextstate <= S_ACC_2;
#     154                                                          end if;
#     155                                              
#     156                                                       when S_OVERFLOW =>
#     157             1                          2                 nextstate <= S_INIT;
#     158                                                  
#     159                                                       when S_ACC_2 =>
#     160             1                          5                 nextstate <= S_CHECK_OVERFLOW_2;
#     161                                              
#     162                                                       when S_CHECK_OVERFLOW_2 =>
#     163                                                          if overflow = '1' then
#     164             1                          1                    nextstate <= S_OVERFLOW;
#     165                                                          elsif last_iteration = '1' then
#     166             1                          2                    nextstate <= S_DIV_START;
#     167                                                          else
#     168             1                          3                    nextstate <= S_READ_1;
#     169                                                          end if;
#     170                                              
#     171                                                       when S_DIV_START =>
#     172             1                          2                 nextstate <= S_DIV_WAIT;
#     173                                              
#     174                                                       when S_DIV_WAIT => 
#     175                                                          if div_ready = '1' then
#     176             1                          2                    nextstate <= S_DIV_END;
#     177                                                          else
#     178             1                          1                    nextstate <= S_DIV_WAIT;
#     179                                                          end if;
#     180                                              
#     181                                                       when S_DIV_END =>
#     182             1                          1                 nextstate <= S_INIT;
#     183                                              
#     184                                                       if abort = '1' then
#     185             1                    ***0***                 nextstate <= S_INIT;
#     186                                                       end if;
#     187                                              
#     188                                                    end case;
#     189                                                 end process;
#     190                                              
#     191             1                        353     state <= S_INIT when rst_n = '0' else nextstate when rising_edge(CLK);
#     192                                              
#     193                                              -- control signals
#     194             1                          1     mem_we                    <= '0';
#     195             1                         49     mem_en                    <= '1'            when state = S_READ_1 or state = S_READ_2 else '0';		    
#     196             1                         49     done                      <= '1'            when state = S_INIT else '0';
#     197                                              load_R_X                  <= '1'            when (state = S_INIT and start = '1') or
#     198             1                         73                                                      (state = S_FETCH_1 and mem_ready = '1') else '0';
#     199                                              load_R_Y                  <= '1'            when (state = S_INIT and start = '1') or
#     200             1                         73                                                      (state = S_FETCH_2 and mem_ready = '1') else '0';
#     201             1                         50     load_R_D1                 <= '1'            when (state = S_FETCH_1 and mem_ready = '1') else '0'; 
#     202             1                         50     load_R_D2                 <= '1'            when (state = S_FETCH_2 and mem_ready = '1') else '0';
#     203             1                         49     load_R_acc                <= '1'            when (state = S_ACC_1) or (state = S_ACC_2) else '0';           
#     204                                              load_CNT                  <= '1'            when (state = S_INIT and start = '1') or
#     205             1                         72                                                      (state = S_CHECK_OVERFLOW_2) else '0';
#     206             1                         72     load_L                    <= '1'            when (state = S_INIT and start = '1') else '0';
#     207             1                         49     sel_R_X                   <= '1'            when (state = S_FETCH_1) else '0';
#     208             1                         49     sel_R_Y                   <= '1'            when (state = S_FETCH_2) else '0';
#     209             1                         49     sel_CNT                   <= '0'            when (state = S_INIT) else '1';
#     210             1                         49     sel_R_acc                 <= '0'            when (state = S_ACC_1) else '1';
#     211             1                         49     load_result               <= '1'            when (state = S_DIV_END) or (state = S_OVERFLOW) or (state = S_ERR_ZERO) else '0';
#     212             1                         49     set_mem_addr              <= '1'            when (state = S_READ_1) or (state = S_READ_2) else '0';
#     213             1                         49     sel_mem_addr              <= '0'            when (state = S_READ_1) else '1';
#     214             1                         49     div_start                 <= '1'            when (state = S_DIV_START) else '0';
#     215             1                         49     set_zero                  <= '1'            when (state = S_ERR_ZERO) else '0';
#     216             1                          1     div_abort                 <= '0';
#     217                                              
#     218                                              end behav;
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        70        66         4     94.28
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../code/sumavgCU.vhdl --
# 
# ------------------------------------CASE Branch------------------------------------
#     111                                       90     Count coming in to CASE
#     112             1                         33              when S_INIT =>
#     123             1                          3              when S_ERR_ZERO =>
#     126             1                          9              when S_READ_1 =>
#     129             1                          6              when S_FETCH_1 =>
#     136             1                          5              when S_READ_2 =>
#     139             1                          5              when S_FETCH_2 =>
#     146             1                          5              when S_ACC_1 =>
#     149             1                          5              when S_CHECK_OVERFLOW_1 =>
#     156             1                          2              when S_OVERFLOW =>
#     159             1                          5              when S_ACC_2 =>
#     162             1                          6              when S_CHECK_OVERFLOW_2 =>
#     171             1                          2              when S_DIV_START =>
#     174             1                          3              when S_DIV_WAIT => 
#     181             1                          1              when S_DIV_END =>
# Branch totals: 14 hits of 14 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     113                                       33     Count coming in to IF
#     113             1                         12                 if start = '1' then
#     119             1                         21                 else
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     114                                       12     Count coming in to IF
#     114             1                          1                    if len_zero = '1' then
#     116             1                         11                    else 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     130                                        6     Count coming in to IF
#     130             1                          6                 if mem_ready = '1' then
#     132             1                    ***0***                 else
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     140                                        5     Count coming in to IF
#     140             1                          5                 if mem_ready = '1' then
#     142             1                    ***0***                 else
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     150                                        5     Count coming in to IF
#     150             1                    ***0***                 if overflow = '1' then
#     152             1                          5                 else
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     163                                        6     Count coming in to IF
#     163             1                          1                 if overflow = '1' then
#     165             1                          2                 elsif last_iteration = '1' then
#     167             1                          3                 else
# Branch totals: 3 hits of 3 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     175                                        3     Count coming in to IF
#     175             1                          2                 if div_ready = '1' then
#     177             1                          1                 else
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     184                                        1     Count coming in to IF
#     184             1                    ***0***              if abort = '1' then
#                                                1     All False Count
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     191                                      353     Count coming in to IF
#     191             1                         10     state <= S_INIT when rst_n = '0' else nextstate when rising_edge(CLK);
#     191             2                        137     
#                                              206     All False Count
# Branch totals: 3 hits of 3 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     195                                       49     Count coming in to IF
#     195             1                         10     mem_en                    <= '1'            when state = S_READ_1 or state = S_READ_2 else '0';		    
#     195             2                         39     mem_en                    <= '1'            when state = S_READ_1 or state = S_READ_2 else '0';		    
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     196                                       49     Count coming in to IF
#     196             1                          4     done                      <= '1'            when state = S_INIT else '0';
#     196             2                         45     done                      <= '1'            when state = S_INIT else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     198                                       73     Count coming in to IF
#     198             1                         16                                                      (state = S_FETCH_1 and mem_ready = '1') else '0';
#     198             2                         57                                                      (state = S_FETCH_1 and mem_ready = '1') else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     200                                       73     Count coming in to IF
#     200             1                         16                                                      (state = S_FETCH_2 and mem_ready = '1') else '0';
#     200             2                         57                                                      (state = S_FETCH_2 and mem_ready = '1') else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     201                                       50     Count coming in to IF
#     201             1                          5     load_R_D1                 <= '1'            when (state = S_FETCH_1 and mem_ready = '1') else '0'; 
#     201             2                         45     load_R_D1                 <= '1'            when (state = S_FETCH_1 and mem_ready = '1') else '0'; 
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     202                                       50     Count coming in to IF
#     202             1                          5     load_R_D2                 <= '1'            when (state = S_FETCH_2 and mem_ready = '1') else '0';
#     202             2                         45     load_R_D2                 <= '1'            when (state = S_FETCH_2 and mem_ready = '1') else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     203                                       49     Count coming in to IF
#     203             1                         10     load_R_acc                <= '1'            when (state = S_ACC_1) or (state = S_ACC_2) else '0';           
#     203             2                         39     load_R_acc                <= '1'            when (state = S_ACC_1) or (state = S_ACC_2) else '0';           
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     205                                       72     Count coming in to IF
#     205             1                         16                                                      (state = S_CHECK_OVERFLOW_2) else '0';
#     205             2                         56                                                      (state = S_CHECK_OVERFLOW_2) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     206                                       72     Count coming in to IF
#     206             1                         11     load_L                    <= '1'            when (state = S_INIT and start = '1') else '0';
#     206             2                         61     load_L                    <= '1'            when (state = S_INIT and start = '1') else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     207                                       49     Count coming in to IF
#     207             1                          5     sel_R_X                   <= '1'            when (state = S_FETCH_1) else '0';
#     207             2                         44     sel_R_X                   <= '1'            when (state = S_FETCH_1) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     208                                       49     Count coming in to IF
#     208             1                          5     sel_R_Y                   <= '1'            when (state = S_FETCH_2) else '0';
#     208             2                         44     sel_R_Y                   <= '1'            when (state = S_FETCH_2) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     209                                       49     Count coming in to IF
#     209             1                          4     sel_CNT                   <= '0'            when (state = S_INIT) else '1';
#     209             2                         45     sel_CNT                   <= '0'            when (state = S_INIT) else '1';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     210                                       49     Count coming in to IF
#     210             1                          5     sel_R_acc                 <= '0'            when (state = S_ACC_1) else '1';
#     210             2                         44     sel_R_acc                 <= '0'            when (state = S_ACC_1) else '1';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     211                                       49     Count coming in to IF
#     211             1                          3     load_result               <= '1'            when (state = S_DIV_END) or (state = S_OVERFLOW) or (state = S_ERR_ZERO) else '0';
#     211             2                         46     load_result               <= '1'            when (state = S_DIV_END) or (state = S_OVERFLOW) or (state = S_ERR_ZERO) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     212                                       49     Count coming in to IF
#     212             1                         10     set_mem_addr              <= '1'            when (state = S_READ_1) or (state = S_READ_2) else '0';
#     212             2                         39     set_mem_addr              <= '1'            when (state = S_READ_1) or (state = S_READ_2) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     213                                       49     Count coming in to IF
#     213             1                          5     sel_mem_addr              <= '0'            when (state = S_READ_1) else '1';
#     213             2                         44     sel_mem_addr              <= '0'            when (state = S_READ_1) else '1';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     214                                       49     Count coming in to IF
#     214             1                          1     div_start                 <= '1'            when (state = S_DIV_START) else '0';
#     214             2                         48     div_start                 <= '1'            when (state = S_DIV_START) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     215                                       49     Count coming in to IF
#     215             1                          1     set_zero                  <= '1'            when (state = S_ERR_ZERO) else '0';
#     215             2                         48     set_zero                  <= '1'            when (state = S_ERR_ZERO) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms             26        22         4     84.61
# 
# ================================Condition Details================================
# 
# Condition Coverage for file ../code/sumavgCU.vhdl --
# 
# ----------------Focused Condition View-------------------
# Line       195 Item    1  ((state = S_READ_1) or (state = S_READ_2))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       198 Item    1  (((state = S_INIT) and (start = '1')) or ((state = S_FETCH_1) and (mem_ready = '1')))
# Condition totals: 3 of 4 input terms covered = 75.00%
# 
#            Input Term   Covered  Reason for no coverage   Hint
#           -----------  --------  -----------------------  --------------
#      (state = S_INIT)         Y
#         (start = '1')         Y
#   (state = S_FETCH_1)         Y
#     (mem_ready = '1')         N  '_0' not hit             Hit '_0'
# 
#      Rows:       Hits  FEC Target             Non-masking condition(s)      
#  ---------  ---------  --------------------   -------------------------     
#   Row   1:          1  (state = S_INIT)_0     not ((state = S_FETCH_1) and (mem_ready = '1'))
#   Row   2:          1  (state = S_INIT)_1     (start = '1')                 
#   Row   3:          1  (start = '1')_0        not ((state = S_FETCH_1) and (mem_ready = '1')) && (state = S_INIT)
#   Row   4:          1  (start = '1')_1        (state = S_INIT)              
#   Row   5:          1  (state = S_FETCH_1)_0  not ((state = S_INIT) and (start = '1'))
#   Row   6:          1  (state = S_FETCH_1)_1  not ((state = S_INIT) and (start = '1')) && (mem_ready = '1')
#   Row   7:    ***0***  (mem_ready = '1')_0    not ((state = S_INIT) and (start = '1')) && (state = S_FETCH_1)
#   Row   8:          1  (mem_ready = '1')_1    not ((state = S_INIT) and (start = '1')) && (state = S_FETCH_1)
# 
# ----------------Focused Condition View-------------------
# Line       200 Item    1  (((state = S_INIT) and (start = '1')) or ((state = S_FETCH_2) and (mem_ready = '1')))
# Condition totals: 3 of 4 input terms covered = 75.00%
# 
#            Input Term   Covered  Reason for no coverage   Hint
#           -----------  --------  -----------------------  --------------
#      (state = S_INIT)         Y
#         (start = '1')         Y
#   (state = S_FETCH_2)         Y
#     (mem_ready = '1')         N  '_0' not hit             Hit '_0'
# 
#      Rows:       Hits  FEC Target             Non-masking condition(s)      
#  ---------  ---------  --------------------   -------------------------     
#   Row   1:          1  (state = S_INIT)_0     not ((state = S_FETCH_2) and (mem_ready = '1'))
#   Row   2:          1  (state = S_INIT)_1     (start = '1')                 
#   Row   3:          1  (start = '1')_0        not ((state = S_FETCH_2) and (mem_ready = '1')) && (state = S_INIT)
#   Row   4:          1  (start = '1')_1        (state = S_INIT)              
#   Row   5:          1  (state = S_FETCH_2)_0  not ((state = S_INIT) and (start = '1'))
#   Row   6:          1  (state = S_FETCH_2)_1  not ((state = S_INIT) and (start = '1')) && (mem_ready = '1')
#   Row   7:    ***0***  (mem_ready = '1')_0    not ((state = S_INIT) and (start = '1')) && (state = S_FETCH_2)
#   Row   8:          1  (mem_ready = '1')_1    not ((state = S_INIT) and (start = '1')) && (state = S_FETCH_2)
# 
# ----------------Focused Condition View-------------------
# Line       201 Item    1  ((state = S_FETCH_1) and (mem_ready = '1'))
# Condition totals: 1 of 2 input terms covered = 50.00%
# 
#            Input Term   Covered  Reason for no coverage   Hint
#           -----------  --------  -----------------------  --------------
#   (state = S_FETCH_1)         Y
#     (mem_ready = '1')         N  '_0' not hit             Hit '_0'
# 
#      Rows:       Hits  FEC Target             Non-masking condition(s)      
#  ---------  ---------  --------------------   -------------------------     
#   Row   1:          1  (state = S_FETCH_1)_0  -                             
#   Row   2:          1  (state = S_FETCH_1)_1  (mem_ready = '1')             
#   Row   3:    ***0***  (mem_ready = '1')_0    (state = S_FETCH_1)           
#   Row   4:          1  (mem_ready = '1')_1    (state = S_FETCH_1)           
# 
# ----------------Focused Condition View-------------------
# Line       202 Item    1  ((state = S_FETCH_2) and (mem_ready = '1'))
# Condition totals: 1 of 2 input terms covered = 50.00%
# 
#            Input Term   Covered  Reason for no coverage   Hint
#           -----------  --------  -----------------------  --------------
#   (state = S_FETCH_2)         Y
#     (mem_ready = '1')         N  '_0' not hit             Hit '_0'
# 
#      Rows:       Hits  FEC Target             Non-masking condition(s)      
#  ---------  ---------  --------------------   -------------------------     
#   Row   1:          1  (state = S_FETCH_2)_0  -                             
#   Row   2:          1  (state = S_FETCH_2)_1  (mem_ready = '1')             
#   Row   3:    ***0***  (mem_ready = '1')_0    (state = S_FETCH_2)           
#   Row   4:          1  (mem_ready = '1')_1    (state = S_FETCH_2)           
# 
# ----------------Focused Condition View-------------------
# Line       203 Item    1  ((state = S_ACC_1) or (state = S_ACC_2))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       205 Item    1  (((state = S_INIT) and (start = '1')) or (state = S_CHECK_OVERFLOW_2))
# Condition totals: 3 of 3 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       206 Item    1  ((state = S_INIT) and (start = '1'))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       211 Item    1  (((state = S_DIV_END) or (state = S_OVERFLOW)) or (state = S_ERR_ZERO))
# Condition totals: 3 of 3 input terms covered = 100.00%
# 
# ----------------Focused Condition View-------------------
# Line       212 Item    1  ((state = S_READ_1) or (state = S_READ_2))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# 
# FSM Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FSMs                                                       80.35
#         States                      14        14         0    100.00
#         Transitions                 28        17        11     60.71
# 
# ================================FSM Details================================
# 
# FSM Coverage for file ../code/sumavgCU.vhdl --
# 
# FSM_ID: state
#     Current State Object : state
#     ----------------------
#     State Value MapInfo :
#     ---------------------
# Line          State Name               Value
# ----          ----------               -----
#  112              S_INIT                   0
#  126            S_READ_1                   1
#  123          S_ERR_ZERO                  11
#  129           S_FETCH_1                   2
#  136            S_READ_2                   3
#  139           S_FETCH_2                   4
#  146             S_ACC_1                   5
#  149  S_CHECK_OVERFLOW_1                   6
#  159             S_ACC_2                   7
#  156          S_OVERFLOW                   9
#  162  S_CHECK_OVERFLOW_2                   8
#  171         S_DIV_START                  10
#  174          S_DIV_WAIT                  12
#  181           S_DIV_END                  13
#     Covered States :
#     ----------------
#                    State           Hit_count
#                    -----           ---------
#                   S_INIT                  70
#                 S_READ_1                   5
#               S_ERR_ZERO                   1
#                S_FETCH_1                   5
#                 S_READ_2                   5
#                S_FETCH_2                   5
#                  S_ACC_1                   5
#       S_CHECK_OVERFLOW_1                   5
#                  S_ACC_2                   5
#               S_OVERFLOW                   1
#       S_CHECK_OVERFLOW_2                   5
#              S_DIV_START                   1
#               S_DIV_WAIT                  33
#                S_DIV_END                   1
#     Covered Transitions :
#     ---------------------
# Line            Trans_ID           Hit_count          Transition          
# ----            --------           ---------          ----------          
#  115                   0                   1          S_INIT -> S_ERR_ZERO
#  117                   1                   2          S_INIT -> S_READ_1  
#  127                   2                   5          S_READ_1 -> S_FETCH_1
#  124                   4                   1          S_ERR_ZERO -> S_INIT
#  131                   5                   5          S_FETCH_1 -> S_READ_2
#  137                   7                   5          S_READ_2 -> S_FETCH_2
#  141                   9                   5          S_FETCH_2 -> S_ACC_1
#  147                  11                   5          S_ACC_1 -> S_CHECK_OVERFLOW_1
#  153                  14                   5          S_CHECK_OVERFLOW_1 -> S_ACC_2
#  160                  16                   5          S_ACC_2 -> S_CHECK_OVERFLOW_2
#  157                  18                   1          S_OVERFLOW -> S_INIT
#  164                  19                   1          S_CHECK_OVERFLOW_2 -> S_OVERFLOW
#  166                  20                   1          S_CHECK_OVERFLOW_2 -> S_DIV_START
#  168                  21                   3          S_CHECK_OVERFLOW_2 -> S_READ_1
#  172                  23                   1          S_DIV_START -> S_DIV_WAIT
#  176                  25                   1          S_DIV_WAIT -> S_DIV_END
#  182                  27                   1          S_DIV_END -> S_INIT 
#     Uncovered Transitions :
#     -----------------------
# Line            Trans_ID          Transition          
# ----            --------          ----------          
#  191                   3          S_READ_1 -> S_INIT  
#  191                   6          S_FETCH_1 -> S_INIT 
#  191                   8          S_READ_2 -> S_INIT  
#  191                  10          S_FETCH_2 -> S_INIT 
#  191                  12          S_ACC_1 -> S_INIT   
#  151                  13          S_CHECK_OVERFLOW_1 -> S_OVERFLOW
#  191                  15          S_CHECK_OVERFLOW_1 -> S_INIT
#  191                  17          S_ACC_2 -> S_INIT   
#  191                  22          S_CHECK_OVERFLOW_2 -> S_INIT
#  191                  24          S_DIV_START -> S_INIT
#  191                  26          S_DIV_WAIT -> S_INIT
# 
# 
#     Summary                     Active      Hits    Misses % Covered
#     -------                     ------      ----    ------ ---------
#         States                      14        14         0    100.00
#         Transitions                 28        17        11     60.71
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                     28        26         2     92.85
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/sumavgCU.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#         104                                  state               ENUM type       Value       Count 
#         104                              nextstate               ENUM type       Value       Count 
#                                                                 S_OVERFLOW           0        0.00 
#                                                                 S_ERR_ZERO           0        0.00 
# 
# Total Node Count     =         28 
# Toggled Node Count   =         26 
# Untoggled Node Count =          2 
# 
# Toggle Coverage      =      92.85% (26 of 28 bins)
# 
# =================================================================================
# === File: ../code/sumavgDP.vhdl
# =================================================================================
# Statement Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           33        33         0    100.00
# 
# ================================Statement Details================================
# 
# Statement Coverage for file ../code/sumavgDP.vhdl --
# 
#     1                                                -----------------------------------------------------------------------------
#     2                                                library ieee;
#     3                                                use ieee.std_logic_1164.all;
#     4                                                
#     5                                                package sumavg_dp_pkg is
#     6                                                component sumavg_dp is
#     7                                                   generic (
#     8                                                      W_BITS                                    : integer := 32;
#     9                                                      A_BITS                                    : integer := 12;
#     10                                                     K_BITS                                    : integer := 8
#     11                                                  );
#     12                                                  port (
#     13                                                     CLK, rst_n                                : in std_logic;
#     14                                                     ptr1                                      : in std_logic_vector(A_BITS-1 DOWNTO 0);
#     15                                                     ptr2                                      : in std_logic_vector(A_BITS-1 DOWNTO 0);
#     16                                                     len                                       : in std_logic_vector(K_BITS-1 DOWNTO 0);
#     17                                                     mem_dataout                               : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     18                                                     result                                    : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     19                                                     mem_addr                                  : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     20                                                     mem_datain                                : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     21                                                        -- status signals
#     22                                                     last_iteration                            : out std_logic;
#     23                                                     len_zero                                  : out std_logic;
#     24                                                     overflow                                  : out std_logic;
#     25                                                        -- control signals from CU
#     26                                                     load_R_X                                  : in std_logic;
#     27                                                     load_R_Y                                  : in std_logic;
#     28                                                     load_R_D1                                 : in std_logic;
#     29                                                     load_R_D2                                 : in std_logic;
#     30                                                     load_R_acc                                : in std_logic;
#     31                                                     load_L                                    : in std_logic;
#     32                                                     load_CNT                                  : in std_logic;
#     33                                                     load_result                               : in std_logic;
#     34                                                     sel_R_X                                   : in std_logic;
#     35                                                     sel_R_Y                                   : in std_logic;
#     36                                                     sel_R_acc                                 : in std_logic;
#     37                                                     sel_CNT                                   : in std_logic;
#     38                                                     set_mem_addr                              : in std_logic;
#     39                                                     sel_mem_addr                              : in std_logic;
#     40                                                     set_zero                                  : in std_logic;
#     41                                                        -- div
#     42                                                     div_start                                 : in std_logic;
#     43                                                     div_ready                                 : out std_logic;
#     44                                                     div_abort                                 : in std_logic
#     45                                                  );
#     46                                               end component;
#     47                                               end sumavg_dp_pkg;
#     48                                               -----------------------------------------------------------------------------
#     49                                               
#     50                                               
#     51                                               -----------------------------------------------------------------------------
#     52                                               -- sumavg Datapath
#     53                                               library ieee;
#     54                                               use ieee.std_logic_1164.all;
#     55                                               use ieee.numeric_std.all;
#     56                                               
#     57                                               use work.divider_pkg.all;
#     58                                               
#     59                                               
#     60                                               entity sumavg_dp is
#     61                                                  generic (
#     62                                                     W_BITS                                    : integer := 32;
#     63                                                     A_BITS                                    : integer := 12;
#     64                                                     K_BITS                                    : integer := 8
#     65                                                  );
#     66                                                  port (
#     67                                                     CLK, rst_n                                : in std_logic;
#     68                                                     ptr1                                      : in std_logic_vector(A_BITS-1 DOWNTO 0);
#     69                                                     ptr2                                      : in std_logic_vector(A_BITS-1 DOWNTO 0);
#     70                                                     len                                       : in std_logic_vector(K_BITS-1 DOWNTO 0);
#     71                                                     mem_dataout                               : in std_logic_vector(W_BITS-1 DOWNTO 0);
#     72                                                     result                                    : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     73                                                     mem_addr                                  : out std_logic_vector(A_BITS-1 DOWNTO 0);
#     74                                                     mem_datain                                : out std_logic_vector(W_BITS-1 DOWNTO 0);
#     75                                                        -- status signals
#     76                                                     last_iteration                            : out std_logic;
#     77                                                     len_zero                                  : out std_logic;
#     78                                                     overflow                                  : out std_logic;
#     79                                                        -- control signals from CU
#     80                                                     load_R_X                                  : in std_logic;
#     81                                                     load_R_Y                                  : in std_logic;
#     82                                                     load_R_D1                                 : in std_logic;
#     83                                                     load_R_D2                                 : in std_logic;
#     84                                                     load_R_acc                                : in std_logic;
#     85                                                     load_L                                    : in std_logic;
#     86                                                     load_CNT                                  : in std_logic;
#     87                                                     load_result                               : in std_logic;
#     88                                                     sel_R_X                                   : in std_logic;
#     89                                                     sel_R_Y                                   : in std_logic;
#     90                                                     sel_R_acc                                 : in std_logic;
#     91                                                     sel_CNT                                   : in std_logic;
#     92                                                     set_mem_addr                              : in std_logic;
#     93                                                     sel_mem_addr                              : in std_logic;
#     94                                                     set_zero                                  : in std_logic;
#     95                                                        -- div
#     96                                                     div_start                                 : in std_logic;
#     97                                                     div_ready                                 : out std_logic;
#     98                                                     div_abort                                 : in std_logic
#     99                                                  );
#     100                                              end sumavg_dp;
#     101                                              
#     102                                              
#     103                                              architecture s of sumavg_dp is
#     104                                                 constant MAX_VALUE                           : integer := 2147483647; -- maximum value for Q16.16
#     105                                                 constant MIN_VALUE                           : integer := -2147483648; -- minimum value for Q16.16
#     106                                                 signal R_X, in_R_X                           : std_logic_vector(A_BITS-1 DOWNTO 0);
#     107                                                 signal R_Y, in_R_Y                           : std_logic_vector(A_BITS-1 DOWNTO 0);
#     108                                                 signal R_D1, in_R_D1                         : std_logic_vector(W_BITS-1 DOWNTO 0);
#     109                                                 signal R_D2, in_R_D2                         : std_logic_vector(W_BITS-1 DOWNTO 0);
#     110                                                 signal in_R_acc, R_acc                       : std_logic_vector(W_BITS-1 DOWNTO 0);
#     111                                                 signal CNT, in_CNT                           : std_logic_vector(K_BITS-1 DOWNTO 0);
#     112                                                 signal in_result                             : std_logic_vector(W_BITS-1 DOWNTO 0);
#     113                                                 signal L                                     : std_logic_vector(W_BITS-1 DOWNTO 0);
#     114                                                 signal div_operand1, div_operand2            : std_logic_vector(W_BITS-1 DOWNTO 0);
#     115                                                 signal div_remainder                         : std_logic_vector(W_BITS-1 DOWNTO 0);
#     116                                                 signal div_result                            : std_logic_vector(W_BITS-1 DOWNTO 0);
#     117                                                 signal R_acc_carry                           : std_logic; -- to handle overflow
#     118                                                 signal new_input                             : std_logic; -- to reset carry
#     119                                              
#     120                                                 begin
#     121                                                 -- registers
#     122             1                        285        regs: process(rst_n, CLK)
#     123                                                    begin
#     124                                                    if rst_n = '0' then
#     125             1                         10              R_X <= (others => '0');
#     126             1                         10              R_Y <= (others => '0');
#     127             1                         10              R_D1 <= (others => '0');
#     128             1                         10              R_D2 <= (others => '0');
#     129             1                         10              R_acc <= (others => '0');
#     130             1                         10              CNT <= (others => '0');
#     131             1                         10              L <= (others => '0');
#     132                                                    elsif rising_edge(CLK) then
#     133                                                       if load_R_X = '1' then
#     134             1                          8                 R_X <= in_R_X;
#     135                                                       end if;
#     136                                                       if load_R_Y = '1' then
#     137             1                          8                 R_Y <= in_R_Y;
#     138                                                       end if;
#     139                                                       if load_R_D1 <= '1' then
#     140             1                        137                 R_D1 <= in_R_D1;
#     141                                                       end if;
#     142                                                       if load_R_D2 <= '1' then
#     143             1                        137                 R_D2 <= in_R_D2;
#     144                                                       end if;
#     145                                                       if load_R_acc = '1' then
#     146             1                         10                 R_acc <= in_R_acc;
#     147                                                       end if;
#     148                                                       if load_CNT = '1' then
#     149             1                          8                 CNT <= in_CNT;
#     150                                                       end if;
#     151                                                       if load_L = '1' then
#     152             1                          3                 L <= "000000000000000000000000" & len;
#     153                                                       end if;
#     154                                              
#     155                                                       if load_result = '1' then
#     156             1                          3                 result <= in_result;
#     157                                                       end if;
#     158                                                    end if;
#     159                                                    if new_input = '1' then
#     160             1                         20              R_acc <= (others => '0');
#     161                                                    end if;
#     162                                                 end process regs;
#     163                                              
#     164                                                 -- muxes
#     165             1                         26        mem_addr <= R_X when sel_mem_addr = '0' else R_Y when sel_mem_addr = '1' else (others => '-'); 
#     166             1                         43        in_R_X <= ptr1 when sel_R_X = '0' else std_logic_vector(unsigned(R_X) + 1);
#     167             1                         43        in_R_Y <= ptr2 when sel_R_Y = '0' else std_logic_vector(unsigned(R_Y) + 1);
#     168             1                         24        in_R_D1 <= mem_dataout when load_R_D1 = '1' else R_D1;
#     169             1                         24        in_R_D2 <= mem_dataout when load_R_D2 = '1' else R_D2;
#     170             1                         16        in_CNT <= (others => '0') when sel_CNT = '0' else std_logic_vector(unsigned(CNT) + 1);
#     171                                                 in_R_acc <= std_logic_vector(signed(R_acc) + signed(R_D1)) when sel_R_acc = '0' 
#     172                                                        else std_logic_vector(signed(R_acc) + signed(R_D2)) when sel_R_acc = '1'
#     173             1                         37               else (others => '-');
#     174                                              
#     175                                                 -- handle overflow
#     176             1                         22        new_input <= load_R_D1 or load_R_D2;
#     177                                                 R_acc_carry <= '1' when unsigned(R_acc) > to_unsigned(MAX_VALUE, R_acc'length)
#     178             1                         16                             or signed(R_acc) < to_signed(MIN_VALUE, R_acc'length) else '0';   
#     179             1                          4        overflow <= R_acc_carry; -- assign the carry-out bit to the overflow signal
#     180                                              
#     181                                                 -- status signals
#     182             1                         10        last_iteration <= '1' when to_integer(unsigned(CNT)) = to_integer(unsigned(L)-1) else '0';
#     183             1                         24        len_zero <= '1' when len = std_logic_vector(to_unsigned(0, len'length)) else '0';
#     184                                              
#     185                                                 -- div
#     186             1                         16        div_operand1 <= R_acc;
#     187             1                          5        div_operand2 <= L;
#     188                                              
#     189                                                 -- combinational devices
#     190                                                 DIV : divider 
#     191                                                    generic map (
#     192                                                       OPSIZE => W_BITS
#     193                                                    )
#     194                                                    port map (
#     195                                                       CLK => CLK,
#     196                                                       rst_n => rst_n, 
#     197                                                       abort => div_abort, 
#     198                                                       start => div_start,
#     199                                                       operand1 => div_operand1,
#     200                                                       operand2 => div_operand2, 
#     201                                                       ready => div_ready, 
#     202                                                       remainder => div_remainder,
#     203                                                       div => div_result
#     204                                                    );
#     205                                              
#     206             1                          1        mem_datain <= (others => '-');
#     207                                              
#     208                                                 -- Update the result output
#     209                                                 in_result <= div_result when R_acc_carry = '0' and set_zero = '0'
#     210                                                              else (others => '1') when R_acc_carry = '1' -- set all '1' bits if overflow occurs
#     211                                                              else (others => '0') when set_zero = '1'
#     212             1                         34                     else (others => '-');
#     213                                              end s;
# 
# Branch Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Branches                        47        45         2     95.74
# 
# ================================Branch Details================================
# 
# Branch Coverage for file ../code/sumavgDP.vhdl --
# 
# ------------------------------------IF Branch------------------------------------
#     124                                      285     Count coming in to IF
#     124             1                         10           if rst_n = '0' then
#     132             1                        137           elsif rising_edge(CLK) then
#                                              138     All False Count
# Branch totals: 3 hits of 3 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     133                                      137     Count coming in to IF
#     133             1                          8              if load_R_X = '1' then
#                                              129     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     136                                      137     Count coming in to IF
#     136             1                          8              if load_R_Y = '1' then
#                                              129     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     139                                      137     Count coming in to IF
#     139             1                        137              if load_R_D1 <= '1' then
#                                          ***0***     All False Count
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     142                                      137     Count coming in to IF
#     142             1                        137              if load_R_D2 <= '1' then
#                                          ***0***     All False Count
# Branch totals: 1 hit of 2 branches = 50.00%
# 
# ------------------------------------IF Branch------------------------------------
#     145                                      137     Count coming in to IF
#     145             1                         10              if load_R_acc = '1' then
#                                              127     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     148                                      137     Count coming in to IF
#     148             1                          8              if load_CNT = '1' then
#                                              129     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     151                                      137     Count coming in to IF
#     151             1                          3              if load_L = '1' then
#                                              134     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     155                                      137     Count coming in to IF
#     155             1                          3              if load_result = '1' then
#                                              134     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     159                                      285     Count coming in to IF
#     159             1                         20           if new_input = '1' then
#                                              265     All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     165                                       26     Count coming in to IF
#     165             1                          5        mem_addr <= R_X when sel_mem_addr = '0' else R_Y when sel_mem_addr = '1' else (others => '-'); 
#     165             2                         20     
#     165             3                          1        mem_addr <= R_X when sel_mem_addr = '0' else R_Y when sel_mem_addr = '1' else (others => '-'); 
# Branch totals: 3 hits of 3 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     166                                       43     Count coming in to IF
#     166             1                         32        in_R_X <= ptr1 when sel_R_X = '0' else std_logic_vector(unsigned(R_X) + 1);
#     166             2                         11        in_R_X <= ptr1 when sel_R_X = '0' else std_logic_vector(unsigned(R_X) + 1);
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     167                                       43     Count coming in to IF
#     167             1                         32        in_R_Y <= ptr2 when sel_R_Y = '0' else std_logic_vector(unsigned(R_Y) + 1);
#     167             2                         11        in_R_Y <= ptr2 when sel_R_Y = '0' else std_logic_vector(unsigned(R_Y) + 1);
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     168                                       24     Count coming in to IF
#     168             1                         10        in_R_D1 <= mem_dataout when load_R_D1 = '1' else R_D1;
#     168             2                         14        in_R_D1 <= mem_dataout when load_R_D1 = '1' else R_D1;
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     169                                       24     Count coming in to IF
#     169             1                         10        in_R_D2 <= mem_dataout when load_R_D2 = '1' else R_D2;
#     169             2                         14        in_R_D2 <= mem_dataout when load_R_D2 = '1' else R_D2;
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     170                                       16     Count coming in to IF
#     170             1                          7        in_CNT <= (others => '0') when sel_CNT = '0' else std_logic_vector(unsigned(CNT) + 1);
#     170             2                          9        in_CNT <= (others => '0') when sel_CNT = '0' else std_logic_vector(unsigned(CNT) + 1);
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     171                                       37     Count coming in to IF
#     171             1                         10        in_R_acc <= std_logic_vector(signed(R_acc) + signed(R_D1)) when sel_R_acc = '0' 
#     172             1                         26               else std_logic_vector(signed(R_acc) + signed(R_D2)) when sel_R_acc = '1'
#     173             1                          1               else (others => '-');
# Branch totals: 3 hits of 3 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     178                                       16     Count coming in to IF
#     178             1                          1                             or signed(R_acc) < to_signed(MIN_VALUE, R_acc'length) else '0';   
#     178             2                         15                             or signed(R_acc) < to_signed(MIN_VALUE, R_acc'length) else '0';   
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     182                                       10     Count coming in to IF
#     182             1                          3        last_iteration <= '1' when to_integer(unsigned(CNT)) = to_integer(unsigned(L)-1) else '0';
#     182             2                          7        last_iteration <= '1' when to_integer(unsigned(CNT)) = to_integer(unsigned(L)-1) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     183                                       24     Count coming in to IF
#     183             1                          4        len_zero <= '1' when len = std_logic_vector(to_unsigned(0, len'length)) else '0';
#     183             2                         20        len_zero <= '1' when len = std_logic_vector(to_unsigned(0, len'length)) else '0';
# Branch totals: 2 hits of 2 branches = 100.00%
# 
# ------------------------------------IF Branch------------------------------------
#     209                                       34     Count coming in to IF
#     209             1                         31        in_result <= div_result when R_acc_carry = '0' and set_zero = '0'
#     210             1                          1                     else (others => '1') when R_acc_carry = '1' -- set all '1' bits if overflow occurs
#     211             1                          1                     else (others => '0') when set_zero = '1'
#     212             1                          1                     else (others => '-');
# Branch totals: 4 hits of 4 branches = 100.00%
# 
# 
# Condition Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Condition Terms              4         3         1     75.00
# 
# ================================Condition Details================================
# 
# Condition Coverage for file ../code/sumavgDP.vhdl --
# 
# ----------------Focused Condition View-------------------
# Line       178 Item    1  (((<type>)R_acc > TO_UNSIGNED(MAX_VALUE, R_acc'LENGTH)) or ((<type>)R_acc < TO_SIGNED(MIN_VALUE, R_acc'LENGTH)))
# Condition totals: 1 of 2 input terms covered = 50.00%
# 
#                                               Input Term   Covered  Reason for no coverage   Hint
#                                              -----------  --------  -----------------------  --------------
#   ((<type>)R_acc > TO_UNSIGNED(MAX_VALUE, R_acc'LENGTH))         Y
#     ((<type>)R_acc < TO_SIGNED(MIN_VALUE, R_acc'LENGTH))         N  '_1' not hit             Hit '_1'
# 
#      Rows:       Hits  FEC Target                                                Non-masking condition(s)      
#  ---------  ---------  --------------------                                      -------------------------     
#   Row   1:          1  ((<type>)R_acc > TO_UNSIGNED(MAX_VALUE, R_acc'LENGTH))_0  not ((<type>)R_acc < TO_SIGNED(MIN_VALUE, R_acc'LENGTH))
#   Row   2:          1  ((<type>)R_acc > TO_UNSIGNED(MAX_VALUE, R_acc'LENGTH))_1  -                             
#   Row   3:          1  ((<type>)R_acc < TO_SIGNED(MIN_VALUE, R_acc'LENGTH))_0    not ((<type>)R_acc > TO_UNSIGNED(MAX_VALUE, R_acc'LENGTH))
#   Row   4:    ***0***  ((<type>)R_acc < TO_SIGNED(MIN_VALUE, R_acc'LENGTH))_1    not ((<type>)R_acc > TO_UNSIGNED(MAX_VALUE, R_acc'LENGTH))
# 
# ----------------Focused Condition View-------------------
# Line       209 Item    1  ((R_acc_carry = '0') and (set_zero = '0'))
# Condition totals: 2 of 2 input terms covered = 100.00%
# 
# 
# Expression Coverage:
#     Enabled Coverage            Active   Covered    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     FEC Expression Terms             2         2         0    100.00
# 
# ================================Expression Details================================
# 
# Expression Coverage for file ../code/sumavgDP.vhdl --
# 
# ----------------Focused Expression View-----------------
# Line       176 Item    1  (load_R_D1 or load_R_D2)
# Expression totals: 2 of 2 input terms covered = 100.00%
# 
# 
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                   1180       611       569     51.77
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/sumavgDP.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          68                                ptr1(9)           0           0                                0.00 
#          68                                ptr1(8)           0           0                                0.00 
#          68                                ptr1(7)           0           0                                0.00 
#          68                                ptr1(6)           0           0                                0.00 
#          68                                ptr1(5)           0           0                                0.00 
#          68                                ptr1(4)           0           0                                0.00 
#          68                                ptr1(3)           0           0                                0.00 
#          68                                ptr1(2)           0           0                                0.00 
#          68                               ptr1(11)           0           0                                0.00 
#          68                               ptr1(10)           0           0                                0.00 
#          68                                ptr1(1)           0           0                                0.00 
#          68                                ptr1(0)           0           0                                0.00 
#          69                                ptr2(9)           0           0                                0.00 
#          69                                ptr2(8)           0           0                                0.00 
#          69                                ptr2(7)           0           0                                0.00 
#          69                                ptr2(6)           0           0                                0.00 
#          69                                ptr2(5)           0           0                                0.00 
#          69                                ptr2(4)           0           0                                0.00 
#          69                                ptr2(3)           0           0                                0.00 
#          69                                ptr2(2)           0           0                                0.00 
#          69                               ptr2(11)           0           0                                0.00 
#          69                               ptr2(10)           0           0                                0.00 
#          69                                ptr2(1)           0           0                                0.00 
#          69                                ptr2(0)           0           0                                0.00 
#          70                                 len(7)           0           0                                0.00 
#          70                                 len(6)           0           0                                0.00 
#          70                                 len(5)           0           0                                0.00 
#          70                                 len(4)           0           0                                0.00 
#          70                                 len(3)           0           0                                0.00 
#          70                                 len(2)           0           0                                0.00 
#          70                                 len(1)           0           0                                0.00 
#          70                                 len(0)           0           0                                0.00 
#          71                        mem_dataout(31)           0           0                                0.00 
#          72                              result(9)           1           0                               50.00 
#          72                              result(8)           1           0                               50.00 
#          72                              result(7)           1           0                               50.00 
#          72                              result(6)           1           0                               50.00 
#          72                              result(5)           1           0                               50.00 
#          72                              result(4)           1           0                               50.00 
#          72                             result(31)           1           0                               50.00 
#          72                             result(30)           1           0                               50.00 
#          72                              result(3)           1           0                               50.00 
#          72                             result(29)           1           0                               50.00 
#          72                             result(28)           1           0                               50.00 
#          72                             result(27)           1           0                               50.00 
#          72                             result(26)           1           0                               50.00 
#          72                             result(25)           1           0                               50.00 
#          72                             result(24)           1           0                               50.00 
#          72                             result(23)           1           0                               50.00 
#          72                             result(22)           1           0                               50.00 
#          72                             result(21)           1           0                               50.00 
#          72                             result(20)           1           0                               50.00 
#          72                              result(2)           1           0                               50.00 
#          72                             result(19)           1           0                               50.00 
#          72                             result(18)           1           0                               50.00 
#          72                             result(17)           1           0                               50.00 
#          72                             result(16)           1           0                               50.00 
#          72                             result(15)           1           0                               50.00 
#          72                             result(14)           1           0                               50.00 
#          72                             result(13)           1           0                               50.00 
#          72                             result(12)           1           0                               50.00 
#          72                             result(11)           1           0                               50.00 
#          72                             result(10)           1           0                               50.00 
#          72                              result(1)           1           0                               50.00 
#          72                              result(0)           1           0                               50.00 
#          73                            mem_addr(9)           0           0                                0.00 
#          73                            mem_addr(8)           0           0                                0.00 
#          73                            mem_addr(7)           0           0                                0.00 
#          73                            mem_addr(6)           0           0                                0.00 
#          73                            mem_addr(5)           0           0                                0.00 
#          73                           mem_addr(11)           0           0                                0.00 
#          73                           mem_addr(10)           0           0                                0.00 
#          74                          mem_datain(9)           0           0                                0.00 
#          74                          mem_datain(8)           0           0                                0.00 
#          74                          mem_datain(7)           0           0                                0.00 
#          74                          mem_datain(6)           0           0                                0.00 
#          74                          mem_datain(5)           0           0                                0.00 
#          74                          mem_datain(4)           0           0                                0.00 
#          74                         mem_datain(31)           0           0                                0.00 
#          74                         mem_datain(30)           0           0                                0.00 
#          74                          mem_datain(3)           0           0                                0.00 
#          74                         mem_datain(29)           0           0                                0.00 
#          74                         mem_datain(28)           0           0                                0.00 
#          74                         mem_datain(27)           0           0                                0.00 
#          74                         mem_datain(26)           0           0                                0.00 
#          74                         mem_datain(25)           0           0                                0.00 
#          74                         mem_datain(24)           0           0                                0.00 
#          74                         mem_datain(23)           0           0                                0.00 
#          74                         mem_datain(22)           0           0                                0.00 
#          74                         mem_datain(21)           0           0                                0.00 
#          74                         mem_datain(20)           0           0                                0.00 
#          74                          mem_datain(2)           0           0                                0.00 
#          74                         mem_datain(19)           0           0                                0.00 
#          74                         mem_datain(18)           0           0                                0.00 
#          74                         mem_datain(17)           0           0                                0.00 
#          74                         mem_datain(16)           0           0                                0.00 
#          74                         mem_datain(15)           0           0                                0.00 
#          74                         mem_datain(14)           0           0                                0.00 
#          74                         mem_datain(13)           0           0                                0.00 
#          74                         mem_datain(12)           0           0                                0.00 
#          74                         mem_datain(11)           0           0                                0.00 
#          74                         mem_datain(10)           0           0                                0.00 
#          74                          mem_datain(1)           0           0                                0.00 
#          74                          mem_datain(0)           0           0                                0.00 
#         106                              in_R_X(9)           0           0                                0.00 
#         106                              in_R_X(8)           0           0                                0.00 
#         106                              in_R_X(7)           0           0                                0.00 
#         106                              in_R_X(6)           0           0                                0.00 
#         106                              in_R_X(5)           0           0                                0.00 
#         106                              in_R_X(4)           0           0                                0.00 
#         106                              in_R_X(3)           0           0                                0.00 
#         106                              in_R_X(2)           0           1                               50.00 
#         106                             in_R_X(11)           0           0                                0.00 
#         106                             in_R_X(10)           0           0                                0.00 
#         106                                 R_X(9)           0           0                                0.00 
#         106                                 R_X(8)           0           0                                0.00 
#         106                                 R_X(7)           0           0                                0.00 
#         106                                 R_X(6)           0           0                                0.00 
#         106                                 R_X(5)           0           0                                0.00 
#         106                                 R_X(4)           0           0                                0.00 
#         106                                 R_X(3)           0           1                               50.00 
#         106                                R_X(11)           0           0                                0.00 
#         106                                R_X(10)           0           0                                0.00 
#         107                              in_R_Y(9)           0           0                                0.00 
#         107                              in_R_Y(8)           0           0                                0.00 
#         107                              in_R_Y(7)           0           0                                0.00 
#         107                              in_R_Y(6)           0           0                                0.00 
#         107                              in_R_Y(5)           0           0                                0.00 
#         107                              in_R_Y(4)           0           0                                0.00 
#         107                              in_R_Y(3)           0           0                                0.00 
#         107                              in_R_Y(2)           0           1                               50.00 
#         107                             in_R_Y(11)           0           0                                0.00 
#         107                             in_R_Y(10)           0           0                                0.00 
#         107                                 R_Y(9)           0           0                                0.00 
#         107                                 R_Y(8)           0           0                                0.00 
#         107                                 R_Y(7)           0           0                                0.00 
#         107                                 R_Y(6)           0           0                                0.00 
#         107                                 R_Y(5)           0           0                                0.00 
#         107                                 R_Y(4)           0           1                               50.00 
#         107                                 R_Y(3)           0           0                                0.00 
#         107                                 R_Y(2)           0           0                                0.00 
#         107                                R_Y(11)           0           0                                0.00 
#         107                                R_Y(10)           0           0                                0.00 
#         108                             in_R_D1(9)           0           0                                0.00 
#         108                             in_R_D1(8)           0           0                                0.00 
#         108                             in_R_D1(7)           0           0                                0.00 
#         108                             in_R_D1(6)           0           0                                0.00 
#         108                             in_R_D1(5)           0           0                                0.00 
#         108                             in_R_D1(4)           0           0                                0.00 
#         108                            in_R_D1(31)           0           0                                0.00 
#         108                            in_R_D1(30)           0           0                                0.00 
#         108                             in_R_D1(3)           0           0                                0.00 
#         108                            in_R_D1(29)           0           0                                0.00 
#         108                            in_R_D1(28)           0           0                                0.00 
#         108                            in_R_D1(27)           0           0                                0.00 
#         108                            in_R_D1(23)           0           1                               50.00 
#         108                            in_R_D1(22)           0           1                               50.00 
#         108                             in_R_D1(2)           0           0                                0.00 
#         108                            in_R_D1(15)           0           0                                0.00 
#         108                            in_R_D1(14)           0           0                                0.00 
#         108                            in_R_D1(13)           0           0                                0.00 
#         108                            in_R_D1(12)           0           0                                0.00 
#         108                            in_R_D1(11)           0           0                                0.00 
#         108                            in_R_D1(10)           0           0                                0.00 
#         108                             in_R_D1(1)           0           0                                0.00 
#         108                             in_R_D1(0)           0           0                                0.00 
#         108                                R_D1(9)           0           0                                0.00 
#         108                                R_D1(8)           0           0                                0.00 
#         108                                R_D1(7)           0           0                                0.00 
#         108                                R_D1(6)           0           0                                0.00 
#         108                                R_D1(5)           0           0                                0.00 
#         108                                R_D1(4)           0           0                                0.00 
#         108                               R_D1(31)           0           0                                0.00 
#         108                               R_D1(30)           0           0                                0.00 
#         108                                R_D1(3)           0           0                                0.00 
#         108                               R_D1(29)           0           0                                0.00 
#         108                               R_D1(28)           0           0                                0.00 
#         108                               R_D1(27)           0           0                                0.00 
#         108                               R_D1(23)           0           1                               50.00 
#         108                               R_D1(22)           0           1                               50.00 
#         108                                R_D1(2)           0           0                                0.00 
#         108                               R_D1(15)           0           0                                0.00 
#         108                               R_D1(14)           0           0                                0.00 
#         108                               R_D1(13)           0           0                                0.00 
#         108                               R_D1(12)           0           0                                0.00 
#         108                               R_D1(11)           0           0                                0.00 
#         108                               R_D1(10)           0           0                                0.00 
#         108                                R_D1(1)           0           0                                0.00 
#         108                                R_D1(0)           0           0                                0.00 
#         109                            in_R_D2(31)           0           0                                0.00 
#         109                               R_D2(31)           0           0                                0.00 
#         110                              R_acc(30)           0           0                                0.00 
#         110                              R_acc(29)           0           0                                0.00 
#         110                              R_acc(28)           0           0                                0.00 
#         111                              in_CNT(7)           0           0                                0.00 
#         111                              in_CNT(6)           0           0                                0.00 
#         111                              in_CNT(5)           0           0                                0.00 
#         111                              in_CNT(4)           0           0                                0.00 
#         111                              in_CNT(3)           0           0                                0.00 
#         111                                 CNT(7)           0           0                                0.00 
#         111                                 CNT(6)           0           0                                0.00 
#         111                                 CNT(5)           0           0                                0.00 
#         111                                 CNT(4)           0           0                                0.00 
#         111                                 CNT(3)           0           0                                0.00 
#         111                                 CNT(2)           0           0                                0.00 
#         113                                   L(9)           0           0                                0.00 
#         113                                   L(8)           0           0                                0.00 
#         113                                   L(7)           0           0                                0.00 
#         113                                   L(6)           0           0                                0.00 
#         113                                   L(5)           0           0                                0.00 
#         113                                   L(4)           0           0                                0.00 
#         113                                  L(31)           0           0                                0.00 
#         113                                  L(30)           0           0                                0.00 
#         113                                   L(3)           0           0                                0.00 
#         113                                  L(29)           0           0                                0.00 
#         113                                  L(28)           0           0                                0.00 
#         113                                  L(27)           0           0                                0.00 
#         113                                  L(26)           0           0                                0.00 
#         113                                  L(25)           0           0                                0.00 
#         113                                  L(24)           0           0                                0.00 
#         113                                  L(23)           0           0                                0.00 
#         113                                  L(22)           0           0                                0.00 
#         113                                  L(21)           0           0                                0.00 
#         113                                  L(20)           0           0                                0.00 
#         113                                   L(2)           0           0                                0.00 
#         113                                  L(19)           0           0                                0.00 
#         113                                  L(18)           0           0                                0.00 
#         113                                  L(17)           0           0                                0.00 
#         113                                  L(16)           0           0                                0.00 
#         113                                  L(15)           0           0                                0.00 
#         113                                  L(14)           0           0                                0.00 
#         113                                  L(13)           0           0                                0.00 
#         113                                  L(12)           0           0                                0.00 
#         113                                  L(11)           0           0                                0.00 
#         113                                  L(10)           0           0                                0.00 
#         114                        div_operand2(9)           0           0                                0.00 
#         114                        div_operand2(8)           0           0                                0.00 
#         114                        div_operand2(7)           0           0                                0.00 
#         114                        div_operand2(6)           0           0                                0.00 
#         114                        div_operand2(5)           0           0                                0.00 
#         114                        div_operand2(4)           0           0                                0.00 
#         114                       div_operand2(31)           0           0                                0.00 
#         114                       div_operand2(30)           0           0                                0.00 
#         114                        div_operand2(3)           0           0                                0.00 
#         114                       div_operand2(29)           0           0                                0.00 
#         114                       div_operand2(28)           0           0                                0.00 
#         114                       div_operand2(27)           0           0                                0.00 
#         114                       div_operand2(26)           0           0                                0.00 
#         114                       div_operand2(25)           0           0                                0.00 
#         114                       div_operand2(24)           0           0                                0.00 
#         114                       div_operand2(23)           0           0                                0.00 
#         114                       div_operand2(22)           0           0                                0.00 
#         114                       div_operand2(21)           0           0                                0.00 
#         114                       div_operand2(20)           0           0                                0.00 
#         114                        div_operand2(2)           0           0                                0.00 
#         114                       div_operand2(19)           0           0                                0.00 
#         114                       div_operand2(18)           0           0                                0.00 
#         114                       div_operand2(17)           0           0                                0.00 
#         114                       div_operand2(16)           0           0                                0.00 
#         114                       div_operand2(15)           0           0                                0.00 
#         114                       div_operand2(14)           0           0                                0.00 
#         114                       div_operand2(13)           0           0                                0.00 
#         114                       div_operand2(12)           0           0                                0.00 
#         114                       div_operand2(11)           0           0                                0.00 
#         114                       div_operand2(10)           0           0                                0.00 
#         114                       div_operand1(30)           0           0                                0.00 
#         114                       div_operand1(29)           0           0                                0.00 
#         114                       div_operand1(28)           0           0                                0.00 
#         115                       div_remainder(9)           0           0                                0.00 
#         115                       div_remainder(8)           0           0                                0.00 
#         115                       div_remainder(7)           0           0                                0.00 
#         115                       div_remainder(6)           0           0                                0.00 
#         115                       div_remainder(5)           0           0                                0.00 
#         115                       div_remainder(4)           0           0                                0.00 
#         115                      div_remainder(31)           0           0                                0.00 
#         115                      div_remainder(30)           0           0                                0.00 
#         115                       div_remainder(3)           0           0                                0.00 
#         115                      div_remainder(29)           0           0                                0.00 
#         115                      div_remainder(28)           0           0                                0.00 
#         115                      div_remainder(27)           0           0                                0.00 
#         115                      div_remainder(26)           0           0                                0.00 
#         115                      div_remainder(25)           0           0                                0.00 
#         115                      div_remainder(24)           0           0                                0.00 
#         115                      div_remainder(23)           0           0                                0.00 
#         115                      div_remainder(22)           0           0                                0.00 
#         115                      div_remainder(21)           0           0                                0.00 
#         115                      div_remainder(20)           0           0                                0.00 
#         115                       div_remainder(2)           0           0                                0.00 
#         115                      div_remainder(19)           0           0                                0.00 
#         115                      div_remainder(18)           0           0                                0.00 
#         115                      div_remainder(17)           0           0                                0.00 
#         115                      div_remainder(16)           0           0                                0.00 
#         115                      div_remainder(15)           0           0                                0.00 
#         115                      div_remainder(14)           0           0                                0.00 
#         115                      div_remainder(13)           0           0                                0.00 
#         115                      div_remainder(12)           0           0                                0.00 
#         115                      div_remainder(11)           0           0                                0.00 
#         115                      div_remainder(10)           0           0                                0.00 
#         115                       div_remainder(1)           0           0                                0.00 
#         116                         div_result(31)           0           0                                0.00 
#         116                         div_result(30)           0           0                                0.00 
#         116                         div_result(29)           0           0                                0.00 
#         116                         div_result(28)           0           0                                0.00 
#         116                         div_result(27)           0           0                                0.00 
#         116                         div_result(26)           0           1                               50.00 
# 
# Total Node Count     =        590 
# Toggled Node Count   =        285 
# Untoggled Node Count =        305 
# 
# Toggle Coverage      =      51.77% (611 of 1180 bins)
# 
# =================================================================================
# === File: ../code/system.vhdl
# =================================================================================
# Toggle Coverage:
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Toggle Bins                    914       368       546     40.26
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for File ../code/system.vhdl --
# 
#        Line                                   Node      1H->0L      0L->1H                          "Coverage"
# --------------------------------------------------------------------------------------------------------------
#          42                                  rst_n           0           1                               50.00 
#          44                              sys_abort           0           0                                0.00 
#          46                           sys_input(9)           0           0                                0.00 
#          46                           sys_input(8)           0           0                                0.00 
#          46                           sys_input(7)           0           0                                0.00 
#          46                           sys_input(6)           0           0                                0.00 
#          46                           sys_input(5)           0           0                                0.00 
#          46                           sys_input(4)           0           0                                0.00 
#          46                          sys_input(39)           0           0                                0.00 
#          46                          sys_input(38)           0           0                                0.00 
#          46                          sys_input(37)           0           0                                0.00 
#          46                          sys_input(36)           0           0                                0.00 
#          46                          sys_input(35)           0           0                                0.00 
#          46                          sys_input(34)           0           0                                0.00 
#          46                          sys_input(33)           0           0                                0.00 
#          46                          sys_input(32)           0           0                                0.00 
#          46                          sys_input(31)           0           0                                0.00 
#          46                          sys_input(30)           0           0                                0.00 
#          46                           sys_input(3)           0           0                                0.00 
#          46                          sys_input(29)           0           0                                0.00 
#          46                          sys_input(28)           0           0                                0.00 
#          46                          sys_input(27)           0           0                                0.00 
#          46                          sys_input(26)           0           0                                0.00 
#          46                          sys_input(25)           0           0                                0.00 
#          46                          sys_input(24)           0           0                                0.00 
#          46                          sys_input(23)           0           0                                0.00 
#          46                          sys_input(22)           0           0                                0.00 
#          46                          sys_input(21)           0           0                                0.00 
#          46                          sys_input(20)           0           0                                0.00 
#          46                           sys_input(2)           0           0                                0.00 
#          46                          sys_input(19)           0           0                                0.00 
#          46                          sys_input(18)           0           0                                0.00 
#          46                          sys_input(17)           0           0                                0.00 
#          46                          sys_input(16)           0           0                                0.00 
#          46                          sys_input(15)           0           0                                0.00 
#          46                          sys_input(14)           0           0                                0.00 
#          46                          sys_input(13)           0           0                                0.00 
#          46                          sys_input(12)           0           0                                0.00 
#          46                          sys_input(11)           0           0                                0.00 
#          46                          sys_input(10)           0           0                                0.00 
#          46                           sys_input(1)           0           0                                0.00 
#          46                           sys_input(0)           0           0                                0.00 
#          48                          sys_output(9)           1           0                               50.00 
#          48                          sys_output(8)           1           0                               50.00 
#          48                          sys_output(7)           1           0                               50.00 
#          48                          sys_output(6)           1           0                               50.00 
#          48                          sys_output(5)           1           0                               50.00 
#          48                          sys_output(4)           1           0                               50.00 
#          48                         sys_output(39)           0           0                                0.00 
#          48                         sys_output(38)           0           0                                0.00 
#          48                         sys_output(37)           0           0                                0.00 
#          48                         sys_output(36)           0           0                                0.00 
#          48                         sys_output(35)           0           0                                0.00 
#          48                         sys_output(34)           0           0                                0.00 
#          48                         sys_output(33)           0           0                                0.00 
#          48                         sys_output(32)           0           0                                0.00 
#          48                         sys_output(31)           1           0                               50.00 
#          48                         sys_output(30)           1           0                               50.00 
#          48                          sys_output(3)           1           0                               50.00 
#          48                         sys_output(29)           1           0                               50.00 
#          48                         sys_output(28)           1           0                               50.00 
#          48                         sys_output(27)           1           0                               50.00 
#          48                         sys_output(26)           1           0                               50.00 
#          48                         sys_output(25)           1           0                               50.00 
#          48                         sys_output(24)           1           0                               50.00 
#          48                         sys_output(23)           1           0                               50.00 
#          48                         sys_output(22)           1           0                               50.00 
#          48                         sys_output(21)           1           0                               50.00 
#          48                         sys_output(20)           1           0                               50.00 
#          48                          sys_output(2)           1           0                               50.00 
#          48                         sys_output(19)           1           0                               50.00 
#          48                         sys_output(18)           1           0                               50.00 
#          48                         sys_output(17)           1           0                               50.00 
#          48                         sys_output(16)           1           0                               50.00 
#          48                         sys_output(15)           1           0                               50.00 
#          48                         sys_output(14)           1           0                               50.00 
#          48                         sys_output(13)           1           0                               50.00 
#          48                         sys_output(12)           1           0                               50.00 
#          48                         sys_output(11)           1           0                               50.00 
#          48                         sys_output(10)           1           0                               50.00 
#          48                          sys_output(1)           1           0                               50.00 
#          48                          sys_output(0)           1           0                               50.00 
#         185                            sig_ma_read           0           0                                0.00 
#         187                     sig_ma_din_addr(9)           0           0                                0.00 
#         187                     sig_ma_din_addr(8)           0           0                                0.00 
#         187                     sig_ma_din_addr(7)           0           0                                0.00 
#         187                     sig_ma_din_addr(6)           0           0                                0.00 
#         187                     sig_ma_din_addr(5)           0           0                                0.00 
#         187                     sig_ma_din_addr(4)           0           0                                0.00 
#         187                    sig_ma_din_addr(31)           0           0                                0.00 
#         187                    sig_ma_din_addr(30)           0           0                                0.00 
#         187                     sig_ma_din_addr(3)           0           0                                0.00 
#         187                    sig_ma_din_addr(29)           0           0                                0.00 
#         187                    sig_ma_din_addr(28)           0           0                                0.00 
#         187                    sig_ma_din_addr(27)           0           0                                0.00 
#         187                    sig_ma_din_addr(26)           0           0                                0.00 
#         187                    sig_ma_din_addr(25)           0           0                                0.00 
#         187                    sig_ma_din_addr(24)           0           0                                0.00 
#         187                    sig_ma_din_addr(23)           0           0                                0.00 
#         187                    sig_ma_din_addr(22)           0           0                                0.00 
#         187                    sig_ma_din_addr(21)           0           0                                0.00 
#         187                    sig_ma_din_addr(20)           0           0                                0.00 
#         187                     sig_ma_din_addr(2)           0           0                                0.00 
#         187                    sig_ma_din_addr(19)           0           0                                0.00 
#         187                    sig_ma_din_addr(18)           0           0                                0.00 
#         187                    sig_ma_din_addr(17)           0           0                                0.00 
#         187                    sig_ma_din_addr(16)           0           0                                0.00 
#         187                    sig_ma_din_addr(15)           0           0                                0.00 
#         187                    sig_ma_din_addr(14)           0           0                                0.00 
#         187                    sig_ma_din_addr(13)           0           0                                0.00 
#         187                    sig_ma_din_addr(12)           0           0                                0.00 
#         187                    sig_ma_din_addr(11)           0           0                                0.00 
#         187                    sig_ma_din_addr(10)           0           0                                0.00 
#         187                     sig_ma_din_addr(1)           0           0                                0.00 
#         187                     sig_ma_din_addr(0)           0           0                                0.00 
#         189                        sig_ma_dout(31)           0           0                                0.00 
#         190                          sig_dev_abort           0           0                                0.00 
#         192                        sig_dev_ptr1(9)           0           0                                0.00 
#         192                        sig_dev_ptr1(8)           0           0                                0.00 
#         192                        sig_dev_ptr1(7)           0           0                                0.00 
#         192                        sig_dev_ptr1(6)           0           0                                0.00 
#         192                        sig_dev_ptr1(5)           0           0                                0.00 
#         192                        sig_dev_ptr1(4)           0           0                                0.00 
#         192                        sig_dev_ptr1(3)           0           0                                0.00 
#         192                        sig_dev_ptr1(2)           0           0                                0.00 
#         192                       sig_dev_ptr1(11)           0           0                                0.00 
#         192                       sig_dev_ptr1(10)           0           0                                0.00 
#         192                        sig_dev_ptr1(1)           0           0                                0.00 
#         192                        sig_dev_ptr1(0)           0           0                                0.00 
#         193                        sig_dev_ptr2(9)           0           0                                0.00 
#         193                        sig_dev_ptr2(8)           0           0                                0.00 
#         193                        sig_dev_ptr2(7)           0           0                                0.00 
#         193                        sig_dev_ptr2(6)           0           0                                0.00 
#         193                        sig_dev_ptr2(5)           0           0                                0.00 
#         193                        sig_dev_ptr2(4)           0           0                                0.00 
#         193                        sig_dev_ptr2(3)           0           0                                0.00 
#         193                        sig_dev_ptr2(2)           0           0                                0.00 
#         193                       sig_dev_ptr2(11)           0           0                                0.00 
#         193                       sig_dev_ptr2(10)           0           0                                0.00 
#         193                        sig_dev_ptr2(1)           0           0                                0.00 
#         193                        sig_dev_ptr2(0)           0           0                                0.00 
#         194                         sig_dev_len(7)           0           0                                0.00 
#         194                         sig_dev_len(6)           0           0                                0.00 
#         194                         sig_dev_len(5)           0           0                                0.00 
#         194                         sig_dev_len(4)           0           0                                0.00 
#         194                         sig_dev_len(3)           0           0                                0.00 
#         194                         sig_dev_len(2)           0           0                                0.00 
#         194                         sig_dev_len(1)           0           0                                0.00 
#         194                         sig_dev_len(0)           0           0                                0.00 
#         196                      sig_dev_result(9)           1           0                               50.00 
#         196                      sig_dev_result(8)           1           0                               50.00 
#         196                      sig_dev_result(7)           1           0                               50.00 
#         196                      sig_dev_result(6)           1           0                               50.00 
#         196                      sig_dev_result(5)           1           0                               50.00 
#         196                      sig_dev_result(4)           1           0                               50.00 
#         196                     sig_dev_result(31)           1           0                               50.00 
#         196                     sig_dev_result(30)           1           0                               50.00 
#         196                      sig_dev_result(3)           1           0                               50.00 
#         196                     sig_dev_result(29)           1           0                               50.00 
#         196                     sig_dev_result(28)           1           0                               50.00 
#         196                     sig_dev_result(27)           1           0                               50.00 
#         196                     sig_dev_result(26)           1           0                               50.00 
#         196                     sig_dev_result(25)           1           0                               50.00 
#         196                     sig_dev_result(24)           1           0                               50.00 
#         196                     sig_dev_result(23)           1           0                               50.00 
#         196                     sig_dev_result(22)           1           0                               50.00 
#         196                     sig_dev_result(21)           1           0                               50.00 
#         196                     sig_dev_result(20)           1           0                               50.00 
#         196                      sig_dev_result(2)           1           0                               50.00 
#         196                     sig_dev_result(19)           1           0                               50.00 
#         196                     sig_dev_result(18)           1           0                               50.00 
#         196                     sig_dev_result(17)           1           0                               50.00 
#         196                     sig_dev_result(16)           1           0                               50.00 
#         196                     sig_dev_result(15)           1           0                               50.00 
#         196                     sig_dev_result(14)           1           0                               50.00 
#         196                     sig_dev_result(13)           1           0                               50.00 
#         196                     sig_dev_result(12)           1           0                               50.00 
#         196                     sig_dev_result(11)           1           0                               50.00 
#         196                     sig_dev_result(10)           1           0                               50.00 
#         196                      sig_dev_result(1)           1           0                               50.00 
#         196                      sig_dev_result(0)           1           0                               50.00 
#         199                     sig_ma_mem_addr(9)           0           0                                0.00 
#         199                     sig_ma_mem_addr(8)           0           0                                0.00 
#         199                     sig_ma_mem_addr(7)           0           0                                0.00 
#         199                     sig_ma_mem_addr(6)           0           0                                0.00 
#         199                     sig_ma_mem_addr(5)           0           0                                0.00 
#         199                     sig_ma_mem_addr(4)           0           1                               50.00 
#         199                    sig_ma_mem_addr(11)           0           0                                0.00 
#         199                    sig_ma_mem_addr(10)           0           0                                0.00 
#         200                   sig_ma_mem_datain(9)           0           0                                0.00 
#         200                   sig_ma_mem_datain(8)           0           0                                0.00 
#         200                   sig_ma_mem_datain(7)           0           0                                0.00 
#         200                   sig_ma_mem_datain(6)           0           0                                0.00 
#         200                   sig_ma_mem_datain(5)           0           0                                0.00 
#         200                   sig_ma_mem_datain(4)           0           0                                0.00 
#         200                  sig_ma_mem_datain(31)           0           0                                0.00 
#         200                  sig_ma_mem_datain(30)           0           0                                0.00 
#         200                   sig_ma_mem_datain(3)           0           0                                0.00 
#         200                  sig_ma_mem_datain(29)           0           0                                0.00 
#         200                  sig_ma_mem_datain(28)           0           0                                0.00 
#         200                  sig_ma_mem_datain(27)           0           0                                0.00 
#         200                  sig_ma_mem_datain(26)           0           0                                0.00 
#         200                  sig_ma_mem_datain(25)           0           0                                0.00 
#         200                  sig_ma_mem_datain(24)           0           0                                0.00 
#         200                  sig_ma_mem_datain(23)           0           0                                0.00 
#         200                  sig_ma_mem_datain(22)           0           0                                0.00 
#         200                  sig_ma_mem_datain(21)           0           0                                0.00 
#         200                  sig_ma_mem_datain(20)           0           0                                0.00 
#         200                   sig_ma_mem_datain(2)           0           0                                0.00 
#         200                  sig_ma_mem_datain(19)           0           0                                0.00 
#         200                  sig_ma_mem_datain(18)           0           0                                0.00 
#         200                  sig_ma_mem_datain(17)           0           0                                0.00 
#         200                  sig_ma_mem_datain(16)           0           0                                0.00 
#         200                  sig_ma_mem_datain(15)           0           0                                0.00 
#         200                  sig_ma_mem_datain(14)           0           0                                0.00 
#         200                  sig_ma_mem_datain(13)           0           0                                0.00 
#         200                  sig_ma_mem_datain(12)           0           0                                0.00 
#         200                  sig_ma_mem_datain(11)           0           0                                0.00 
#         200                  sig_ma_mem_datain(10)           0           0                                0.00 
#         200                   sig_ma_mem_datain(1)           0           0                                0.00 
#         200                   sig_ma_mem_datain(0)           0           0                                0.00 
#         201                 sig_ma_mem_dataout(31)           0           0                                0.00 
#         202                       sig_ma_mem_ready           0           0                                0.00 
#         204                         sig_dev_mem_we           0           0                                0.00 
#         205                    sig_dev_mem_addr(9)           0           0                                0.00 
#         205                    sig_dev_mem_addr(8)           0           0                                0.00 
#         205                    sig_dev_mem_addr(7)           0           0                                0.00 
#         205                    sig_dev_mem_addr(6)           0           0                                0.00 
#         205                    sig_dev_mem_addr(5)           0           0                                0.00 
#         205                   sig_dev_mem_addr(11)           0           0                                0.00 
#         205                   sig_dev_mem_addr(10)           0           0                                0.00 
#         206                  sig_dev_mem_datain(9)           0           0                                0.00 
#         206                  sig_dev_mem_datain(8)           0           0                                0.00 
#         206                  sig_dev_mem_datain(7)           0           0                                0.00 
#         206                  sig_dev_mem_datain(6)           0           0                                0.00 
#         206                  sig_dev_mem_datain(5)           0           0                                0.00 
#         206                  sig_dev_mem_datain(4)           0           0                                0.00 
#         206                 sig_dev_mem_datain(31)           0           0                                0.00 
#         206                 sig_dev_mem_datain(30)           0           0                                0.00 
#         206                  sig_dev_mem_datain(3)           0           0                                0.00 
#         206                 sig_dev_mem_datain(29)           0           0                                0.00 
#         206                 sig_dev_mem_datain(28)           0           0                                0.00 
#         206                 sig_dev_mem_datain(27)           0           0                                0.00 
#         206                 sig_dev_mem_datain(26)           0           0                                0.00 
#         206                 sig_dev_mem_datain(25)           0           0                                0.00 
#         206                 sig_dev_mem_datain(24)           0           0                                0.00 
#         206                 sig_dev_mem_datain(23)           0           0                                0.00 
#         206                 sig_dev_mem_datain(22)           0           0                                0.00 
#         206                 sig_dev_mem_datain(21)           0           0                                0.00 
#         206                 sig_dev_mem_datain(20)           0           0                                0.00 
#         206                  sig_dev_mem_datain(2)           0           0                                0.00 
#         206                 sig_dev_mem_datain(19)           0           0                                0.00 
#         206                 sig_dev_mem_datain(18)           0           0                                0.00 
#         206                 sig_dev_mem_datain(17)           0           0                                0.00 
#         206                 sig_dev_mem_datain(16)           0           0                                0.00 
#         206                 sig_dev_mem_datain(15)           0           0                                0.00 
#         206                 sig_dev_mem_datain(14)           0           0                                0.00 
#         206                 sig_dev_mem_datain(13)           0           0                                0.00 
#         206                 sig_dev_mem_datain(12)           0           0                                0.00 
#         206                 sig_dev_mem_datain(11)           0           0                                0.00 
#         206                 sig_dev_mem_datain(10)           0           0                                0.00 
#         206                  sig_dev_mem_datain(1)           0           0                                0.00 
#         206                  sig_dev_mem_datain(0)           0           0                                0.00 
#         207                sig_dev_mem_dataout(31)           0           0                                0.00 
#         208                      sig_dev_mem_ready           0           0                                0.00 
#         211                        sig_mem_addr(9)           0           0                                0.00 
#         211                        sig_mem_addr(8)           0           0                                0.00 
#         211                        sig_mem_addr(7)           0           0                                0.00 
#         211                        sig_mem_addr(6)           0           0                                0.00 
#         211                        sig_mem_addr(5)           0           0                                0.00 
#         211                       sig_mem_addr(11)           0           0                                0.00 
#         211                       sig_mem_addr(10)           0           0                                0.00 
#         212                      sig_mem_datain(9)           0           0                                0.00 
#         212                      sig_mem_datain(8)           0           0                                0.00 
#         212                      sig_mem_datain(7)           0           0                                0.00 
#         212                      sig_mem_datain(6)           0           0                                0.00 
#         212                      sig_mem_datain(5)           0           0                                0.00 
#         212                      sig_mem_datain(4)           0           0                                0.00 
#         212                     sig_mem_datain(31)           0           0                                0.00 
#         212                     sig_mem_datain(30)           0           0                                0.00 
#         212                      sig_mem_datain(3)           0           0                                0.00 
#         212                     sig_mem_datain(29)           0           0                                0.00 
#         212                     sig_mem_datain(28)           0           0                                0.00 
#         212                     sig_mem_datain(27)           0           0                                0.00 
#         212                     sig_mem_datain(26)           0           0                                0.00 
#         212                     sig_mem_datain(25)           0           0                                0.00 
#         212                     sig_mem_datain(24)           0           0                                0.00 
#         212                     sig_mem_datain(23)           0           0                                0.00 
#         212                     sig_mem_datain(22)           0           0                                0.00 
#         212                     sig_mem_datain(21)           0           0                                0.00 
#         212                     sig_mem_datain(20)           0           0                                0.00 
#         212                      sig_mem_datain(2)           0           0                                0.00 
#         212                     sig_mem_datain(19)           0           0                                0.00 
#         212                     sig_mem_datain(18)           0           0                                0.00 
#         212                     sig_mem_datain(17)           0           0                                0.00 
#         212                     sig_mem_datain(16)           0           0                                0.00 
#         212                     sig_mem_datain(15)           0           0                                0.00 
#         212                     sig_mem_datain(14)           0           0                                0.00 
#         212                     sig_mem_datain(13)           0           0                                0.00 
#         212                     sig_mem_datain(12)           0           0                                0.00 
#         212                     sig_mem_datain(11)           0           0                                0.00 
#         212                     sig_mem_datain(10)           0           0                                0.00 
#         212                      sig_mem_datain(1)           0           0                                0.00 
#         212                      sig_mem_datain(0)           0           0                                0.00 
#         213                    sig_mem_dataout(31)           0           0                                0.00 
#         214                          sig_mem_ready           0           0                                0.00 
# 
# Total Node Count     =        457 
# Toggled Node Count   =        151 
# Untoggled Node Count =        306 
# 
# Toggle Coverage      =      40.26% (368 of 914 bins)
# 
# 
# Total Coverage By File (code coverage only, filtered view): 82.80%
# 
# End time: 12:26:32 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:26:32 on Apr 29,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 15
