

================================================================
== Vitis HLS Report for 'calc_C'
================================================================
* Date:           Fri Jun  9 10:19:56 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1    |       48|       48|         6|          -|          -|     8|        no|
        | + VITIS_LOOP_67_2   |        4|        4|         2|          -|          -|     2|        no|
        |- loop_repeat_iter   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + loop_diff_window  |        ?|        ?|        30|          -|          -|     ?|        no|
        |  ++ loop_diff_pe    |       28|       28|        14|          -|          -|     2|        no|
        |   +++ loop_for_col  |       12|       12|         6|          -|          -|     2|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%lenEdgeListPtr_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %lenEdgeListPtr"   --->   Operation 16 'read' 'lenEdgeListPtr_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %lenEdgeListPtr_c, i32 %lenEdgeListPtr_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_o_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_o_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_o_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_o_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr_calC15, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixB14, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixA13, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixAIdx12, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr11, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%matrixB_buffer = alloca i64 1" [kernel.cpp:64]   --->   Operation 28 'alloca' 'matrixB_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln66 = store i4 0, i4 %i" [kernel.cpp:66]   --->   Operation 29 'store' 'store_ln66' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln66 = br void" [kernel.cpp:66]   --->   Operation 30 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.27>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i" [kernel.cpp:69]   --->   Operation 31 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.72ns)   --->   "%icmp_ln66 = icmp_eq  i4 %i_14, i4 8" [kernel.cpp:66]   --->   Operation 32 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln66 = add i4 %i_14, i4 1" [kernel.cpp:66]   --->   Operation 34 'add' 'add_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split11, void %.lr.ph66" [kernel.cpp:66]   --->   Operation 35 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [kernel.cpp:66]   --->   Operation 36 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%br_ln67 = br void" [kernel.cpp:67]   --->   Operation 37 'br' 'br_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%iter = alloca i32 1"   --->   Operation 38 'alloca' 'iter' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1"   --->   Operation 39 'alloca' 'i_13' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%tmp_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr11" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'tmp_20' <Predicate = (icmp_ln66)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 41 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr_calC15, i32 %tmp_20" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'write' 'write_ln174' <Predicate = (icmp_ln66)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 42 [1/1] (1.01ns)   --->   "%add_ln79 = add i32 %lenEdgeListPtr_read, i32 4294967295" [kernel.cpp:79]   --->   Operation 42 'add' 'add_ln79' <Predicate = (icmp_ln66)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln79 = store i32 %tmp_20, i32 %i_13" [kernel.cpp:79]   --->   Operation 43 'store' 'store_ln79' <Predicate = (icmp_ln66)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln79 = store i31 0, i31 %iter" [kernel.cpp:79]   --->   Operation 44 'store' 'store_ln79' <Predicate = (icmp_ln66)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [kernel.cpp:79]   --->   Operation 45 'br' 'br_ln79' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %.split11, i2 %add_ln67, void" [kernel.cpp:67]   --->   Operation 46 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i2 %j" [kernel.cpp:69]   --->   Operation 47 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln69, i3 0" [kernel.cpp:69]   --->   Operation 48 'bitconcatenate' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "%add_ln69 = add i4 %tmp_11_cast, i4 %i_14" [kernel.cpp:69]   --->   Operation 49 'add' 'add_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %add_ln69" [kernel.cpp:69]   --->   Operation 50 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%matrixB_buffer_addr = getelementptr i32 %matrixB_buffer, i64 0, i64 %zext_ln69" [kernel.cpp:69]   --->   Operation 51 'getelementptr' 'matrixB_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.44ns)   --->   "%icmp_ln67 = icmp_eq  i2 %j, i2 2" [kernel.cpp:67]   --->   Operation 52 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 53 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.54ns)   --->   "%add_ln67 = add i2 %j, i2 1" [kernel.cpp:67]   --->   Operation 54 'add' 'add_ln67' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split9, void" [kernel.cpp:67]   --->   Operation 55 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %fifoMatrixB14, i32 1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 57 'nbreadreq' 'tmp' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 58 [1/1] (0.42ns)   --->   "%br_ln68 = br i1 %tmp, void, void" [kernel.cpp:68]   --->   Operation 58 'br' 'br_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_3 : Operation 59 [1/1] (1.63ns)   --->   "%fifoMatrixB14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoMatrixB14" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'read' 'fifoMatrixB14_read' <Predicate = (!icmp_ln67 & tmp)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_16 = bitcast i32 %fifoMatrixB14_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'bitcast' 'tmp_16' <Predicate = (!icmp_ln67 & tmp)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln70 = br void" [kernel.cpp:70]   --->   Operation 61 'br' 'br_ln70' <Predicate = (!icmp_ln67 & tmp)> <Delay = 0.42>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln66 = store i4 %add_ln66, i4 %i" [kernel.cpp:66]   --->   Operation 62 'store' 'store_ln66' <Predicate = (icmp_ln67)> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %tmp_16, void, i32 0, void %.split9"   --->   Operation 64 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln69 = store i32 %storemerge, i4 %matrixB_buffer_addr" [kernel.cpp:69]   --->   Operation 65 'store' 'store_ln69' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.27>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%iter_3 = load i31 %iter" [kernel.cpp:79]   --->   Operation 67 'load' 'iter_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%start_addr = load i32 %i_13"   --->   Operation 68 'load' 'start_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %iter_3" [kernel.cpp:79]   --->   Operation 69 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.99ns)   --->   "%icmp_ln79 = icmp_slt  i32 %zext_ln79, i32 %add_ln79" [kernel.cpp:79]   --->   Operation 70 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.00ns)   --->   "%iter_4 = add i31 %iter_3, i31 1" [kernel.cpp:79]   --->   Operation 71 'add' 'iter_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %._crit_edge67.loopexit, void %.split7" [kernel.cpp:79]   --->   Operation 72 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [kernel.cpp:76]   --->   Operation 73 'specloopname' 'specloopname_ln76' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.63ns)   --->   "%tmp_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr11" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'read' 'tmp_21' <Predicate = (icmp_ln79)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_5 : Operation 75 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr_calC15, i32 %tmp_21" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (icmp_ln79)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_5 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln85 = br void" [kernel.cpp:85]   --->   Operation 76 'br' 'br_ln85' <Predicate = (icmp_ln79)> <Delay = 0.42>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [kernel.cpp:113]   --->   Operation 77 'ret' 'ret_ln113' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.41>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%i_6 = phi i32 %start_addr, void %.split7, i32 %i_16, void"   --->   Operation 78 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.99ns)   --->   "%icmp_ln85 = icmp_slt  i32 %i_6, i32 %tmp_21" [kernel.cpp:85]   --->   Operation 79 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %._crit_edge.loopexit, void %.split5" [kernel.cpp:85]   --->   Operation 80 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [kernel.cpp:85]   --->   Operation 81 'specloopname' 'specloopname_ln85' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln88 = br void" [kernel.cpp:88]   --->   Operation 82 'br' 'br_ln88' <Predicate = (icmp_ln85)> <Delay = 0.42>
ST_6 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln145 = store i32 %tmp_21, i32 %i_13" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'store' 'store_ln145' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_6 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln79 = store i31 %iter_4, i31 %iter" [kernel.cpp:79]   --->   Operation 84 'store' 'store_ln79' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.08>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%n = phi i2 0, void %.split5, i2 %n_2, void"   --->   Operation 86 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.44ns)   --->   "%icmp_ln88 = icmp_eq  i2 %n, i2 2" [kernel.cpp:88]   --->   Operation 87 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 88 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.54ns)   --->   "%n_2 = add i2 %n, i2 1" [kernel.cpp:88]   --->   Operation 89 'add' 'n_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split3, void" [kernel.cpp:88]   --->   Operation 90 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.63ns)   --->   "%fifoMatrixA13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoMatrixA13" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'fifoMatrixA13_read' <Predicate = (!icmp_ln88)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_22 = bitcast i32 %fifoMatrixA13_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'bitcast' 'tmp_22' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.63ns)   --->   "%tmp_23 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoMatrixAIdx12" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'read' 'tmp_23' <Predicate = (!icmp_ln88)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tempA_row_V = trunc i32 %tmp_23"   --->   Operation 95 'trunc' 'tempA_row_V' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_23, i32 15" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'bitselect' 'tmp_19' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tempA_col_V_cast = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %tmp_23, i32 16, i32 19" [kernel.cpp:96]   --->   Operation 97 'partselect' 'tempA_col_V_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln96 = br void" [kernel.cpp:96]   --->   Operation 98 'br' 'br_ln96' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_7 : Operation 99 [1/1] (1.01ns)   --->   "%i_16 = add i32 %i_6, i32 1" [kernel.cpp:85]   --->   Operation 99 'add' 'i_16' <Predicate = (icmp_ln88)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.47>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%j_3 = phi i2 0, void %.split3, i2 %add_ln96, void %.split._crit_edge4" [kernel.cpp:96]   --->   Operation 101 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i2 %j_3" [kernel.cpp:48]   --->   Operation 102 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln48, i3 0" [kernel.cpp:48]   --->   Operation 103 'bitconcatenate' 'tmp_16_cast' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.79ns)   --->   "%add_ln48 = add i4 %tmp_16_cast, i4 %tempA_col_V_cast" [kernel.cpp:48]   --->   Operation 104 'add' 'add_ln48' <Predicate = (!tmp_19)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %add_ln48" [kernel.cpp:48]   --->   Operation 105 'zext' 'zext_ln48' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%matrixB_buffer_addr_1 = getelementptr i32 %matrixB_buffer, i64 0, i64 %zext_ln48" [kernel.cpp:48]   --->   Operation 106 'getelementptr' 'matrixB_buffer_addr_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.44ns)   --->   "%icmp_ln96 = icmp_eq  i2 %j_3, i2 2" [kernel.cpp:96]   --->   Operation 107 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 108 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.54ns)   --->   "%add_ln96 = add i2 %j_3, i2 1" [kernel.cpp:96]   --->   Operation 109 'add' 'add_ln96' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split_ifconv, void" [kernel.cpp:96]   --->   Operation 110 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (0.67ns)   --->   "%matrixB_buffer_load = load i4 %matrixB_buffer_addr_1" [kernel.cpp:48]   --->   Operation 111 'load' 'matrixB_buffer_load' <Predicate = (!icmp_ln96 & !tmp_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.67>
ST_9 : Operation 113 [1/2] (0.67ns)   --->   "%matrixB_buffer_load = load i4 %matrixB_buffer_addr_1" [kernel.cpp:48]   --->   Operation 113 'load' 'matrixB_buffer_load' <Predicate = (!tmp_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 7> <Delay = 7.01>
ST_10 : Operation 114 [3/3] (7.01ns)   --->   "%temp_res = fmul i32 %tmp_22, i32 %matrixB_buffer_load" [kernel.cpp:48]   --->   Operation 114 'fmul' 'temp_res' <Predicate = (!tmp_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.01>
ST_11 : Operation 115 [2/3] (7.01ns)   --->   "%temp_res = fmul i32 %tmp_22, i32 %matrixB_buffer_load" [kernel.cpp:48]   --->   Operation 115 'fmul' 'temp_res' <Predicate = (!tmp_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.01>
ST_12 : Operation 116 [1/3] (7.01ns)   --->   "%temp_res = fmul i32 %tmp_22, i32 %matrixB_buffer_load" [kernel.cpp:48]   --->   Operation 116 'fmul' 'temp_res' <Predicate = (!tmp_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.08>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:96]   --->   Operation 117 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.44ns)   --->   "%empty_83 = select i1 %tmp_19, i32 0, i32 %temp_res" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'select' 'empty_83' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln48, void %branch2, void %branch3" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %fifoCalcMatrixC_o_0, i32 %empty_83" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (!trunc_ln48)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge8" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'br' 'br_ln174' <Predicate = (!trunc_ln48)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %fifoCalcMatrixC_o_02, i32 %empty_83" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (trunc_ln48)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge8" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'br' 'br_ln174' <Predicate = (trunc_ln48)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln48, void %branch0, void %branch1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_o_0_0_0_0, i16 %tempA_row_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'write' 'write_ln174' <Predicate = (!trunc_ln48)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge4" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'br' 'br_ln174' <Predicate = (!trunc_ln48)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_o_0_0_0_01, i16 %tempA_row_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'write' 'write_ln174' <Predicate = (trunc_ln48)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge4" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'br' 'br_ln174' <Predicate = (trunc_ln48)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read operation ('lenEdgeListPtr_read') on port 'lenEdgeListPtr' [14]  (1.84 ns)
	fifo write operation ('write_ln0') on port 'lenEdgeListPtr_c' [16]  (1.84 ns)

 <State 2>: 3.27ns
The critical path consists of the following:
	fifo read operation ('tmp', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifoEdgeListPtr11' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.64 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifoEdgeListPtr_calC15' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [68]  (1.64 ns)

 <State 3>: 2.08ns
The critical path consists of the following:
	fifo read operation ('fifoMatrixB14_read', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifoMatrixB14' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [54]  (1.64 ns)
	blocking operation 0.446 ns on control path)

 <State 4>: 0.677ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [58]  (0 ns)
	'store' operation ('store_ln69', kernel.cpp:69) of variable 'tmp' on array 'matrixB_buffer', kernel.cpp:64 [59]  (0.677 ns)

 <State 5>: 3.27ns
The critical path consists of the following:
	fifo read operation ('tmp', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifoEdgeListPtr11' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [82]  (1.64 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifoEdgeListPtr_calC15' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [83]  (1.64 ns)

 <State 6>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('start_addr') ('i', kernel.cpp:85) [86]  (0 ns)
	'icmp' operation ('icmp_ln85', kernel.cpp:85) [87]  (0.991 ns)
	blocking operation 0.427 ns on control path)

 <State 7>: 2.08ns
The critical path consists of the following:
	fifo read operation ('fifoMatrixA13_read', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fifoMatrixA13' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [100]  (1.64 ns)
	blocking operation 0.446 ns on control path)

 <State 8>: 1.47ns
The critical path consists of the following:
	'phi' operation ('j', kernel.cpp:96) with incoming values : ('add_ln96', kernel.cpp:96) [108]  (0 ns)
	'add' operation ('add_ln48', kernel.cpp:48) [111]  (0.797 ns)
	'getelementptr' operation ('matrixB_buffer_addr_1', kernel.cpp:48) [113]  (0 ns)
	'load' operation ('matrixB_buffer_load', kernel.cpp:48) on array 'matrixB_buffer', kernel.cpp:64 [120]  (0.677 ns)

 <State 9>: 0.677ns
The critical path consists of the following:
	'load' operation ('matrixB_buffer_load', kernel.cpp:48) on array 'matrixB_buffer', kernel.cpp:64 [120]  (0.677 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('temp_res', kernel.cpp:48) [121]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('temp_res', kernel.cpp:48) [121]  (7.02 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('temp_res', kernel.cpp:48) [121]  (7.02 ns)

 <State 13>: 2.08ns
The critical path consists of the following:
	'select' operation ('empty_83', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [122]  (0.449 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifoCalcMatrixC_o_02' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [128]  (1.64 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
