{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "02", "@year": "2019", "@timestamp": "2019-11-02T08:57:01.000001-04:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2015", "@month": "01"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": {"$": "Department of Computer Engineering, Tallinn University of Technology"}, "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": {"$": "Department of Electronics, Telecommunications and Informatics/IEETA, University of Aveiro"}, "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Processing sorted subsets in a multi-level reconfigurable computing system", "abstracts": "\u00a9 2015, Kauno Technologijos Universitetas. All rights reserved.The paper suggests a technique for extracting and filtering sorted subsets in a three-level computing system with such sub-systems as general-purpose computer (level 1), ARM Cortex-A9 (level 2), and reconfigurable logic (level 3). The last two levels are implemented in Zynq-7000 device available on the prototyping board ZC706. Communications between the levels 1 and 2-3 are organized through PCI express bus and interactions between components of levels 2 and 3 - through on-chip AXI interfaces. We studied two levels of software programs (running in PC and ARM), high-performance hardware accelerators implemented in Zynq-7000 programmable logic, and architecture enabling interactions and exchange of data between different levels. The selected for analysis sorting problem has high computational complexity and is widely required in data processing (data mining and statistical data manipulation, in particular). The results of experiments demonstrate that the elaborated architecture is efficient and permits fast solutions to be found. Proposals for potential further improvements are also given.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Communicating software/hardware systems", "@xml:lang": "eng"}, {"$": "Computing sorted subsets", "@xml:lang": "eng"}, {"$": "Filtering", "@xml:lang": "eng"}, {"$": "Programmable systems-on-chip", "@xml:lang": "eng"}, {"$": "Sorting networks", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Elektron. Elektrotech.", "website": {"ce:e-address": {"$": "http://www.eejournal.ktu.lt/index.php/elt/article/view/11509/6535", "@type": "email"}}, "@country": "ltu", "translated-sourcetitle": {"$": "Elektronika ir Elektrotechnika", "@xml:lang": "eng"}, "issn": {"$": "13921215", "@type": "print"}, "volisspag": {"voliss": {"@volume": "21", "@issue": "2"}, "pagerange": {"@first": "30", "@last": "33"}}, "@type": "j", "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Kauno Technologijos Universitetas", "ce:e-address": {"$": "asta.stulgiene@ktu.lt", "@type": "email"}}, "sourcetitle": "Elektronika ir Elektrotechnika", "@srcid": "19900193212", "publicationdate": {"year": "2015", "date-text": {"@xfab-added": "true", "$": "2015"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2015 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "06", "@year": "2015", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "604116284", "@idtype": "PUI"}, {"$": "635608094", "@idtype": "CAR-ID"}, {"$": "2015158849", "@idtype": "SNCPX"}, {"$": "84928680168", "@idtype": "SCP"}, {"$": "84928680168", "@idtype": "SGR"}], "ce:doi": "10.5755/j01.eee.21.2.11509"}}, "tail": {"bibliography": {"@refcount": "16", "reference": [{"ref-fulltext": "Z. K. Baker, V. K. Prasanna, \"An architecture for efficient hardware data mining using reconfigurable computing systems\", Proc. 14<sup>th</sup>Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, USA, 2006, pp. 67-75. [Online]. Available: http://dx.doi.org/10.1109/FCCM.2006.22", "@id": "1", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1109/FCCM.2006.22", "@type": "email"}}, "ref-title": {"ref-titletext": "An architecture for efficient hardware data mining using reconfigurable computing systems"}, "refd-itemidlist": {"itemid": {"$": "34547399609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "67", "@last": "75"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.K.", "@_fa": "true", "ce:surname": "Baker", "ce:indexed-name": "Baker Z.K."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proc. 14<sup>th</sup>Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, USA, 2006"}}, {"ref-fulltext": "S. Sun, \"Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms\", Ph.D. Dissertation, Iowa State University, 2011. [Online]. Available: http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84883859795", "@idtype": "SGR"}}, "ref-text": "Ph.D. Dissertation, Iowa State University [Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}]}, "ref-sourcetitle": "Analysis and Acceleration of Data Mining Algorithms on High Performance Reconfigurable Computing Platforms"}}, {"ref-fulltext": "X. Wu, V. Kumar, J. R. Quinlan, et al., \"Top 10 algorithms in data mining\", Knowledge and Information Systems, vol. 14, no. 1, pp. 1-37, 2014. [Online]. Available: http://dx.doi.org/10.1007/s10115-007-0114-2", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1007/s10115-007-0114-2", "@type": "email"}}, "ref-title": {"ref-titletext": "Top 10 algorithms in data mining"}, "refd-itemidlist": {"itemid": {"$": "37549018049", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "37"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar V."}, {"@seq": "3", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Quinlan", "ce:indexed-name": "Quinlan J.R."}], "et-al": null}, "ref-sourcetitle": "Knowledge and Information Systems"}}, {"ref-fulltext": "M. F. M. Firdhous, \"Automating legal research through data mining\", Int. Journal of Advanced Computer Science and Applications, vol. 1, no. 6, pp. 9-16, 2010.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Automating legal research through data mining"}, "refd-itemidlist": {"itemid": {"$": "84866620800", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "6"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.F.M.", "@_fa": "true", "ce:surname": "Firdhous", "ce:indexed-name": "Firdhous M.F.M."}]}, "ref-sourcetitle": "Int. Journal of Advanced Computer Science and Applications"}}, {"ref-fulltext": "D. Zmaranda, H. Silaghi, G. Gabor, C. Vancea, \"Issues on applying knowledge-based techniques in real-time control systems\", Int. Journal of Computers, Communications and Control, vol. 8, no. 1, pp. 166-175, 2013. [Online]. Available: http://dx.doi.org/10.15837/ijccc.2013.1.181", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.15837/ijccc.2013.1.181", "@type": "email"}}, "ref-title": {"ref-titletext": "Issues on applying knowledge-based techniques in real-time control systems"}, "refd-itemidlist": {"itemid": {"$": "84902184125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "1"}, "pagerange": {"@first": "166", "@last": "175"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Zmaranda", "ce:indexed-name": "Zmaranda D."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Silaghi", "ce:indexed-name": "Silaghi H."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gabor", "ce:indexed-name": "Gabor G."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Vancea", "ce:indexed-name": "Vancea C."}]}, "ref-sourcetitle": "Int. Journal of Computers, Communications and Control"}}, {"ref-fulltext": "L. Field, T. Barnie, J. Blundy, R. A. Brooker, D. Keir, E. Lewi, K. Saunders, \"Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale\", Bulletin of Volcanology, vol. 74, no. 10, pp. 2251-2271, 2012. [Online]. Available: http://dx.doi.org/10.1007/s00445-012-0660-7", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1007/s00445-012-0660-7", "@type": "email"}}, "ref-title": {"ref-titletext": "Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale"}, "refd-itemidlist": {"itemid": {"$": "84867495138", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "74", "@issue": "10"}, "pagerange": {"@first": "2251", "@last": "2271"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Field", "ce:indexed-name": "Field L."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Barnie", "ce:indexed-name": "Barnie T."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Blundy", "ce:indexed-name": "Blundy J."}, {"@seq": "4", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Brooker", "ce:indexed-name": "Brooker R.A."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Keir", "ce:indexed-name": "Keir D."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Lewi", "ce:indexed-name": "Lewi E."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Saunders", "ce:indexed-name": "Saunders K."}]}, "ref-sourcetitle": "Bulletin of Volcanology"}}, {"ref-fulltext": "W. Zhang, K. Thurow, R. Stoll, \"A knowledge-based telemonitoring platform for application in remote healthcare\", Int. Journal of Computers, Communications and Control, vol. 9, no. 5, pp. 644-654, 2014. [Online]. Available: http://dx.doi.org/10.15837/ijccc.2014.5.661", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.15837/ijccc.2014.5.661", "@type": "email"}}, "ref-title": {"ref-titletext": "A knowledge-based telemonitoring platform for application in remote healthcare"}, "refd-itemidlist": {"itemid": {"$": "84928660214", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "5"}, "pagerange": {"@first": "644", "@last": "654"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang W."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Thurow", "ce:indexed-name": "Thurow K."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Stoll", "ce:indexed-name": "Stoll R."}]}, "ref-sourcetitle": "Int. Journal of Computers, Communications and Control"}}, {"ref-fulltext": "D. Verber, \"Hardware implementation of an earliest deadline first task scheduling algorithm\", Informacije MIDEM, vol. 41, no. 4, pp. 257-263, 2011.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Hardware implementation of an earliest deadline first task scheduling algorithm"}, "refd-itemidlist": {"itemid": {"$": "84857894196", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "41", "@issue": "4"}, "pagerange": {"@first": "257", "@last": "263"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Verber", "ce:indexed-name": "Verber D."}]}, "ref-sourcetitle": "Informacije MIDEM"}}, {"ref-fulltext": "Xilinx, Inc., \"Zynq-7000 All Programmable SoC Technical Reference Manual\", 2014. [Online]. Available: http://www.xilinx.com/support/documentation/user-guides/ug585-Zynq-7000-TRM.pdf", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc.", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "Xilinx, Inc., XCell Journal, vol. 83, second quarter, 2013.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84928688188", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "83"}}, "ref-text": "second quarter", "ref-authors": {"author": [{"@seq": "1", "@_fa": "true", "ce:surname": "Xilinx, Inc.", "ce:indexed-name": "Xilinx, Inc."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "Xilinx, Inc., \"ZC706 evaluation board for the Zynq-7000 XC7Z045 all programmable SoC. user guide\", 2013. [Online]. Available: http://www.xilinx.com/support/documentation/boards-and-kits/zc706/ug954-zc706-eval-board-xc7z045-ap-soc.pdf", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"websitename": "Xilinx, Inc.", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/boards_and_kits/zc706/ug954-zc706-eval-board-xc7z045-ap-soc.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928687617", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-sourcetitle": "ZC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable SoC. User Guide"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, C. Cardoso, Hardware/Software Co-Design for Programmable Systems-on-Chip, Tallinn: TUT Press, 306 p., 2014.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "306", "@type": "arabic"}}, "ref-text": "Tallinn: TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-Design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "Xilinx, Inc., \"AXI Bridge for PCI Express v2.5\", 2014. [Online]. Available: http://www.xilinx.com/support/documentation/ip-documentation/axi-pcie/v2-5/pg055-axi-bridge-pcie.pdf", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc.", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ip_documentation/axi_pcie/v2_5/pg055-axi-bridge-pcie.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928653758", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-sourcetitle": "AXI Bridge for PCI Express v2.5"}}, {"ref-fulltext": "Xilinx, Inc., \"OS and Libraries Document Collection\", 2014. [Online]. Available: http://www.xilinx.com/support/documentation/sw-manuals/xilinx2014-4/oslib-rm.pdf", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc.", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_4/oslib_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928691137", "@idtype": "SGR"}}, "ref-text": "[Online]. Available", "ref-sourcetitle": "OS and Libraries Document Collection"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA\", Microprocessors and Microsystems, vol. 38, no. 5, pp. 470-484, 2014. [Online]. Available: http://dx.doi.org/10.1016/j.micpro.2014.03.003", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1016/j.micpro.2014.03.003", "@type": "email"}}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, A. Sudnitson, \"Fast matrix covering in all programmable systems-on-chip\", Elektronika ir Elektrotechnika, vol. 20, no. 5, pp. 150-153, 2014. [Online]. Available: http://dx.doi.org/10.5755/j01.eee.20.5.7116", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.5755/j01.eee.20.5.7116", "@type": "email"}}, "ref-title": {"ref-titletext": "Fast matrix covering in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84901019834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "20", "@issue": "5"}, "pagerange": {"@first": "150", "@last": "153"}}, "ref-text": "[Online]. Available", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Elektronika ir Elektrotechnika"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "j", "eid": "2-s2.0-84928680168", "dc:description": "\u00a9 2015, Kauno Technologijos Universitetas. All rights reserved.The paper suggests a technique for extracting and filtering sorted subsets in a three-level computing system with such sub-systems as general-purpose computer (level 1), ARM Cortex-A9 (level 2), and reconfigurable logic (level 3). The last two levels are implemented in Zynq-7000 device available on the prototyping board ZC706. Communications between the levels 1 and 2-3 are organized through PCI express bus and interactions between components of levels 2 and 3 - through on-chip AXI interfaces. We studied two levels of software programs (running in PC and ARM), high-performance hardware accelerators implemented in Zynq-7000 programmable logic, and architecture enabling interactions and exchange of data between different levels. The selected for analysis sorting problem has high computational complexity and is widely required in data processing (data mining and statistical data manipulation, in particular). The results of experiments demonstrate that the elaborated architecture is efficient and permits fast solutions to be found. Proposals for potential further improvements are also given.", "prism:coverDate": "2015-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84928680168", "dc:creator": {"author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84928680168"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84928680168&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84928680168&origin=inward"}], "source-id": "19900193212", "citedby-count": "5", "prism:volume": "21", "subtype": "ar", "dc:title": "Processing sorted subsets in a multi-level reconfigurable computing system", "openaccess": "1", "prism:issn": "13921215", "prism:issueIdentifier": "2", "subtypeDescription": "Article", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:pageRange": "30-33", "prism:endingPage": "33", "openaccessFlag": "true", "prism:doi": "10.5755/j01.eee.21.2.11509", "prism:startingPage": "30", "dc:identifier": "SCOPUS_ID:84928680168", "dc:publisher": "Kauno Technologijos Universitetasasta.stulgiene@ktu.lt"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Communicating software/hardware systems"}, {"@_fa": "true", "$": "Computing sorted subsets"}, {"@_fa": "true", "$": "Filtering"}, {"@_fa": "true", "$": "Programmable systems-on-chip"}, {"@_fa": "true", "$": "Sorting networks"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "1", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}