##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_1_IntClock
		4.2::Critical Path Report for SPI_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPI_Clock:R vs. SPI_Clock:R)
		5.2::Critical Path Report for (CapSense_1_IntClock:R vs. CapSense_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CapSense_1_IntClock  | Frequency: 55.59 MHz  | Target: 16.50 MHz  | 
Clock: CyBUS_CLK            | N/A                   | Target: 33.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK         | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 33.00 MHz  | 
Clock: SPI_Clock            | Frequency: 49.58 MHz  | Target: 0.50 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CapSense_1_IntClock  CapSense_1_IntClock  60606.1          42617       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_Clock            SPI_Clock            2e+006           1979829     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
MISO(0)_PAD  16517         SPI_Clock:R       


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
MOSI(0)_PAD  23947         SPI_Clock:R       
SCLK(0)_PAD  25454         SPI_Clock:R       
SS(0)_PAD    23670         SPI_Clock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_1_IntClock
*************************************************
Clock: CapSense_1_IntClock
Frequency: 55.59 MHz | Target: 16.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 42617p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11929
-------------------------------------   ----- 
End-of-path arrival time (ps)           11929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_1\/main_0     macrocell2      3422   5712  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   9062  42617  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2867  11929  42617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPI_Clock
***************************************
Clock: SPI_Clock
Frequency: 49.58 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1979829p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -2850
------------------------------------------------   ------- 
End-of-path required time (ps)                     1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17321
-------------------------------------   ----- 
End-of-path arrival time (ps)           17321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  1979829  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell8      3726   5666  1979829  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell8      3350   9016  1979829  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   8305  17321  1979829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPI_Clock:R vs. SPI_Clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1979829p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -2850
------------------------------------------------   ------- 
End-of-path required time (ps)                     1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17321
-------------------------------------   ----- 
End-of-path arrival time (ps)           17321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  1979829  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell8      3726   5666  1979829  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell8      3350   9016  1979829  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   8305  17321  1979829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CapSense_1_IntClock:R vs. CapSense_1_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 42617p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11929
-------------------------------------   ----- 
End-of-path arrival time (ps)           11929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_1\/main_0     macrocell2      3422   5712  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   9062  42617  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2867  11929  42617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 42617p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11929
-------------------------------------   ----- 
End-of-path arrival time (ps)           11929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_1\/main_0     macrocell2      3422   5712  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   9062  42617  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2867  11929  42617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 44102p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10444
-------------------------------------   ----- 
End-of-path arrival time (ps)           10444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell4      2545   4835  44102  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   8185  44102  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2259  10444  44102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 44106p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_1\/main_1      macrocell5      2545   4835  44106  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350   8185  44106  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2256  10440  44106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 44113p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10433
-------------------------------------   ----- 
End-of-path arrival time (ps)           10433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_0\/main_1      macrocell6      2545   4835  44113  RISE       1
\CapSense_1:MeasureCH0:cs_addr_cnt_0\/q           macrocell6      3350   8185  44113  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell2   2249  10433  44113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Counter:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 44123p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_2\/main_0     macrocell1      2534   4824  44123  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350   8174  44123  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2249  10423  44123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense_1:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 44126p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10420
-------------------------------------   ----- 
End-of-path arrival time (ps)           10420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_0\/main_0     macrocell3      2534   4824  44126  RISE       1
\CapSense_1:MeasureCH0:cs_addr_win_0\/q          macrocell3      3350   8174  44126  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell1   2246  10420  44126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 46037p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3020
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57586

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11549
-------------------------------------   ----- 
End-of-path arrival time (ps)           11549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q            macrocell21     1250   1250  46037  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3339   4589  46037  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell4   6960  11549  46037  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/sir        datapathcell5      0  11549  46037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 46677p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -5890
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54716

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q            macrocell21     1250   1250  46037  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3339   4589  46037  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell4   3450   8039  46677  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell5      0   8039  46677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 47887p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -8130
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         52476

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q            macrocell21     1250   1250  46037  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3339   4589  47887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 47889p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -8130
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         52476

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q            macrocell21     1250   1250  46037  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell5   3338   4588  47889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 48110p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q                 macrocell21     1250   1250  46037  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell3   5186   6436  48110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:clock_detect_reg\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 48424p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -8130
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         52476

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:clock_detect_reg\/q       macrocell16     1250   1250  46574  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell4   2802   4052  48424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:clock_detect_reg\/q
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 48426p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -8130
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         52476

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:clock_detect_reg\/q       macrocell16     1250   1250  46574  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell5   2800   4050  48426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 49972p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         54546

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell3   2290   2290  49972  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell3   2285   4575  49972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 50345p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6751
-------------------------------------   ---- 
End-of-path arrival time (ps)           6751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  50345  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_0  macrocell13   4701   6751  50345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense_1:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense_1:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 51042p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell3   2430   2430  51042  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_reg\/main_0        macrocell17     3624   6054  51042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_reg\/clock_0               macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:Net_1603\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 51150p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:Net_1603\/q                    macrocell12   1250   1250  51150  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_5  macrocell13   4696   5946  51150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:Net_1603\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 51150p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:Net_1603\/q                    macrocell12   1250   1250  51150  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_4  macrocell15   4696   5946  51150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_1:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense_1:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 51193p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -2100
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         58506

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  50345  RISE       1
\CapSense_1:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      5263   7313  51193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:genblk1:SyncCMPR\/clock             synccell            0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:Net_1603\/main_0
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 51384p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:Net_1603\/main_0                   macrocell12     3422   5712  51384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 51384p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  42617  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_1      macrocell14     3422   5712  51384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:Net_1603\/main_1
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 51452p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  42686  RISE       1
\CapSense_1:Net_1603\/main_1                   macrocell12     3424   5644  51452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 51452p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:UDB:Window:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  42686  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_2      macrocell14     3424   5644  51452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_2\/q
Path End       : \CapSense_1:Net_1603\/main_3
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 51923p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_2\/q  macrocell13   1250   1250  43156  RISE       1
\CapSense_1:Net_1603\/main_3          macrocell12   3923   5173  51923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_2\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 51923p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_2\/q       macrocell13   1250   1250  43156  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_4  macrocell14   3923   5173  51923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_0\/q
Path End       : \CapSense_1:Net_1603\/main_5
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 51964p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_0\/q  macrocell15   1250   1250  43197  RISE       1
\CapSense_1:Net_1603\/main_5          macrocell12   3882   5132  51964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_0\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 51964p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_0\/q       macrocell15   1250   1250  43197  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_6  macrocell14   3882   5132  51964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:Net_1603\/q
Path End       : \CapSense_1:Net_1603\/main_6
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 52068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:Net_1603\/q       macrocell12   1250   1250  51150  RISE       1
\CapSense_1:Net_1603\/main_6  macrocell12   3778   5028  52068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:Net_1603\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 52068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:Net_1603\/q                    macrocell12   1250   1250  51150  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_7  macrocell14   3778   5028  52068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 52106p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  50345  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_0  macrocell14   2940   4990  52106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense_1:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense_1:ClockGen:clock_detect_reg\/clock_0
Path slack     : 52106p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_reg\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:tmp_ppulse_reg\/q         macrocell17   1250   1250  52106  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/main_0  macrocell16   3740   4990  52106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/clock_0             macrocell16         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense_1:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense_1:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 52106p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_reg\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:tmp_ppulse_reg\/q       macrocell17   1250   1250  52106  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_dly\/main_0  macrocell18   3740   4990  52106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_dly\/clock_0               macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense_1:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense_1:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 52336p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -6730
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         53876

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u1\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell5   1540   1540  50486  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell4      0   1540  52336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:sC16:PRSdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:Net_1603\/main_2
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 52371p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q           macrocell20   1250   1250  52371  RISE       1
\CapSense_1:Net_1603\/main_2  macrocell12   3475   4725  52371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 52371p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                        macrocell20   1250   1250  52371  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_3  macrocell14   3475   4725  52371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:Net_1603\/main_8
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 52387p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q  macrocell19   1250   1250  52387  RISE       1
\CapSense_1:Net_1603\/main_8      macrocell12   3459   4709  52387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_1\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 52683p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_1\/q       macrocell14   1250   1250  52683  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_3  macrocell13   3163   4413  52683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_1\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 52683p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_1\/q       macrocell14   1250   1250  52683  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_2  macrocell15   3163   4413  52683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense_1:Net_1603\/main_7
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 52741p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  52741  RISE       1
\CapSense_1:Net_1603\/main_7                      macrocell12    3145   4355  52741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_2\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 52840p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_2\/q       macrocell13   1250   1250  43156  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_2  macrocell13   3006   4256  52840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_2\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 52840p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_2\/q       macrocell13   1250   1250  43156  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_1  macrocell15   3006   4256  52840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_0\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 52879p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_0\/q       macrocell15   1250   1250  43197  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_4  macrocell13   2967   4217  52879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_0\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 52879p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_0\/q       macrocell15   1250   1250  43197  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_3  macrocell15   2967   4217  52879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense_1:MeasureCH0:wndState_2\/clock_0
Path slack     : 53287p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                        macrocell20   1250   1250  52371  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/main_1  macrocell13   2559   3809  53287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_2\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 53287p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                        macrocell20   1250   1250  52371  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_0  macrocell15   2559   3809  53287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53296p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                    macrocell20   1250   1250  52371  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_0  macrocell19   2550   3800  53296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:mrst\/main_0
Capture Clock  : \CapSense_1:mrst\/clock_0
Path slack     : 53296p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q       macrocell20   1250   1250  52371  RISE       1
\CapSense_1:mrst\/main_0  macrocell20   2550   3800  53296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:mrst\/q
Path End       : \CapSense_1:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense_1:ClockGen:inter_reset\/clock_0
Path slack     : 53296p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:mrst\/q                       macrocell20   1250   1250  52371  RISE       1
\CapSense_1:ClockGen:inter_reset\/main_0  macrocell21   2550   3800  53296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 53307p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q           macrocell19   1250   1250  52387  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_6  macrocell15   2539   3789  53307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53310p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q       macrocell19   1250   1250  52387  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_4  macrocell19   2536   3786  53310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:mrst\/main_3
Capture Clock  : \CapSense_1:mrst\/clock_0
Path slack     : 53310p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q  macrocell19   1250   1250  52387  RISE       1
\CapSense_1:mrst\/main_3          macrocell20   2536   3786  53310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:cstate_2\/q
Path End       : \CapSense_1:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense_1:ClockGen:inter_reset\/clock_0
Path slack     : 53310p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:cstate_2\/q          macrocell19   1250   1250  52387  RISE       1
\CapSense_1:ClockGen:inter_reset\/main_3  macrocell21   2536   3786  53310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense_1:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense_1:ClockGen:clock_detect_reg\/clock_0
Path slack     : 53543p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:tmp_ppulse_dly\/clock_0               macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:tmp_ppulse_dly\/q         macrocell18   1250   1250  53543  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/main_1  macrocell16   2303   3553  53543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:clock_detect_reg\/clock_0             macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_1\/q
Path End       : \CapSense_1:Net_1603\/main_4
Capture Clock  : \CapSense_1:Net_1603\/clock_0
Path slack     : 53563p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_1\/q  macrocell14   1250   1250  52683  RISE       1
\CapSense_1:Net_1603\/main_4          macrocell12   2284   3534  53563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:Net_1603\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:MeasureCH0:wndState_1\/q
Path End       : \CapSense_1:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense_1:MeasureCH0:wndState_1\/clock_0
Path slack     : 53563p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:MeasureCH0:wndState_1\/q       macrocell14   1250   1250  52683  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/main_5  macrocell14   2284   3534  53563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53602p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q    macrocell21   1250   1250  46037  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_3  macrocell19   2244   3494  53602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:mrst\/main_2
Capture Clock  : \CapSense_1:mrst\/clock_0
Path slack     : 53602p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q  macrocell21   1250   1250  46037  RISE       1
\CapSense_1:mrst\/main_2             macrocell20   2244   3494  53602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense_1:ClockGen:inter_reset\/clock_0
Path slack     : 53602p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q       macrocell21   1250   1250  46037  RISE       1
\CapSense_1:ClockGen:inter_reset\/main_2  macrocell21   2244   3494  53602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:inter_reset\/q
Path End       : \CapSense_1:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense_1:ClockGen:ScanSpeed\/clock
Path slack     : 53607p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         60606

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6999
-------------------------------------   ---- 
End-of-path arrival time (ps)           6999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:inter_reset\/q    macrocell21   1250   1250  46037  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/reset  count7cell    5749   6999  53607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:ScanSpeed\/clock                      count7cell          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense_1:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53620p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  53620  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_1             macrocell19    2266   3476  53620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense_1:mrst\/main_1
Capture Clock  : \CapSense_1:mrst\/clock_0
Path slack     : 53620p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  53620  RISE       1
\CapSense_1:mrst\/main_1                          macrocell20    2266   3476  53620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:mrst\/clock_0                                  macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense_1:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense_1:ClockGen:cstate_2\/clock_0
Path slack     : 53623p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  53623  RISE       1
\CapSense_1:ClockGen:cstate_2\/main_2             macrocell19    2263   3473  53623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:cstate_2\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense_1:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense_1:ClockGen:inter_reset\/clock_0
Path slack     : 53623p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  53623  RISE       1
\CapSense_1:ClockGen:inter_reset\/main_1          macrocell21    2263   3473  53623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:inter_reset\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense_1:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense_1:MeasureCH0:wndState_0\/clock_0
Path slack     : 53636p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CapSense_1_IntClock:R#1 vs. CapSense_1_IntClock:R#2)   60606
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_1:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  52741  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/main_5         macrocell15    2250   3460  53636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_1:MeasureCH0:wndState_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1979829p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -2850
------------------------------------------------   ------- 
End-of-path required time (ps)                     1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17321
-------------------------------------   ----- 
End-of-path arrival time (ps)           17321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  1979829  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell8      3726   5666  1979829  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell8      3350   9016  1979829  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   8305  17321  1979829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1982123p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                     1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17377
-------------------------------------   ----- 
End-of-path arrival time (ps)           17377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell     1940   1940  1979829  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell8     3726   5666  1979829  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell8     3350   9016  1979829  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell1   8361  17377  1982123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1984898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                     1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14602
-------------------------------------   ----- 
End-of-path arrival time (ps)           14602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell25    1250   1250  1984898  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell9     4483   5733  1984898  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell9     3350   9083  1984898  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   5518  14602  1984898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 1985527p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                     1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13973
-------------------------------------   ----- 
End-of-path arrival time (ps)           13973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  1985527  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell11     4138   7718  1985527  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell11     3350  11068  1985527  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell2    2906  13973  1985527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 1988198p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell6   5360   5360  1988198  RISE       1
Net_23/main_4                   macrocell23     2932   8292  1988198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1988540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1988540  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell24     4370   7950  1988540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1988540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1988540  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell25     4370   7950  1988540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1988561p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1988540  RISE       1
\SPIM:BSPIM:state_0\/main_3              macrocell26     4349   7929  1988561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1989346p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -6010
------------------------------------------------   ------- 
End-of-path required time (ps)                     1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell25     1250   1250  1984898  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   3394   4644  1989346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1989352p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -6010
------------------------------------------------   ------- 
End-of-path required time (ps)                     1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell26     1250   1250  1984905  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   3388   4638  1989352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1989503p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -6010
------------------------------------------------   ------- 
End-of-path required time (ps)                     1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell24     1250   1250  1985035  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   3237   4487  1989503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell6       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 1990757p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell25   1250   1250  1984898  RISE       1
Net_23/main_2           macrocell23   4483   5733  1990757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 1990763p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell26   1250   1250  1984905  RISE       1
Net_23/main_3           macrocell23   4477   5727  1990763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 1990767p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell25   1250   1250  1984898  RISE       1
Net_25/main_2           macrocell22   4473   5723  1990767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_567/main_1
Capture Clock  : Net_567/clock_0
Path slack     : 1990767p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell25   1250   1250  1984898  RISE       1
Net_567/main_1          macrocell27   4473   5723  1990767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 1990776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell26   1250   1250  1984905  RISE       1
Net_25/main_3           macrocell22   4464   5714  1990776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_567/main_2
Capture Clock  : Net_567/clock_0
Path slack     : 1990776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell26   1250   1250  1984905  RISE       1
Net_567/main_2          macrocell27   4464   5714  1990776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 1990824p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1979829  RISE       1
Net_23/main_5                    macrocell23   3726   5666  1990824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 1990829p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1979834  RISE       1
Net_23/main_8                    macrocell23   3721   5661  1990829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 1990833p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979838  RISE       1
Net_23/main_7                    macrocell23   3717   5657  1990833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 1990893p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell24   1250   1250  1985035  RISE       1
Net_23/main_1           macrocell23   4347   5597  1990893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 1990908p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell24   1250   1250  1985035  RISE       1
Net_25/main_1           macrocell22   4332   5582  1990908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_567/main_0
Capture Clock  : Net_567/clock_0
Path slack     : 1990908p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell24   1250   1250  1985035  RISE       1
Net_567/main_0          macrocell27   4332   5582  1990908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 1990958p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1979963  RISE       1
Net_23/main_6                    macrocell23   3592   5532  1990958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 1991002p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1980007  RISE       1
Net_23/main_9                    macrocell23   3548   5488  1991002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_567/q
Path End       : Net_567/main_3
Capture Clock  : Net_567/clock_0
Path slack     : 1991449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_567/q       macrocell27   1250   1250  1991449  RISE       1
Net_567/main_3  macrocell27   3791   5041  1991449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 1991467p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_23/q       macrocell23   1250   1250  1991467  RISE       1
Net_23/main_0  macrocell23   3773   5023  1991467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1991586p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1979963  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell24   2964   4904  1991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1991586p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1979963  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell25   2964   4904  1991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1991586p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1979963  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell29   2964   4904  1991586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1991595p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1979963  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell28   2955   4895  1991595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1991740p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1979829  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell28   2810   4750  1991740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1991749p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1979829  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell24   2801   4741  1991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1991749p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1979829  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell25   2801   4741  1991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1991749p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1979829  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell29   2801   4741  1991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1991755p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1979834  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell24   2795   4735  1991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1991755p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1979834  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell25   2795   4735  1991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1991755p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1979834  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell29   2795   4735  1991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1991758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979838  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell28   2792   4732  1991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1991758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979838  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell24   2792   4732  1991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1991758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979838  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell25   2792   4732  1991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1991758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1979838  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell29   2792   4732  1991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 1991758p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_25/q       macrocell22   1250   1250  1991758  RISE       1
Net_25/main_0  macrocell22   3482   4732  1991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1991759p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1979834  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell28   2791   4731  1991759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1991854p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell25   1250   1250  1984898  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell26   3386   4636  1991854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1991854p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell25   1250   1250  1984898  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell30   3386   4636  1991854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1991854p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell26   1250   1250  1984905  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell26   3386   4636  1991854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1991854p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell26   1250   1250  1984905  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell30   3386   4636  1991854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1991859p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell25   1250   1250  1984898  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell24   3381   4631  1991859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1991859p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell25   1250   1250  1984898  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell25   3381   4631  1991859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1991859p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell25   1250   1250  1984898  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell29   3381   4631  1991859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1991861p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell26   1250   1250  1984905  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell24   3379   4629  1991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1991861p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell26   1250   1250  1984905  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell25   3379   4629  1991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1991861p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell26   1250   1250  1984905  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell29   3379   4629  1991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 1991876p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -4060
------------------------------------------------   ------- 
End-of-path required time (ps)                     1995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell30   1250   1250  1991876  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    2814   4064  1991876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1991929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1980007  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell24   2621   4561  1991929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1991929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1980007  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell25   2621   4561  1991929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1991929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1980007  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell29   2621   4561  1991929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1991942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1980007  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell28   2608   4548  1991942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1991992p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell24   1250   1250  1985035  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell26   3248   4498  1991992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1991992p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell24   1250   1250  1985035  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell30   3248   4498  1991992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1991994p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell24   1250   1250  1985035  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell24   3246   4496  1991994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1991994p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell24   1250   1250  1985035  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell25   3246   4496  1991994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1991994p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell24   1250   1250  1985035  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell29   3246   4496  1991994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1992015p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell24   1250   1250  1985035  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell28   3225   4475  1992015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 1992020p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell29   1250   1250  1992020  RISE       1
Net_23/main_10           macrocell23   3220   4470  1992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1992123p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell26   1250   1250  1984905  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell28   3117   4367  1992123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1992157p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell25   1250   1250  1984898  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell28   3083   4333  1992157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1992455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell30   1250   1250  1991876  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell30   2785   4035  1992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1992947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell29   1250   1250  1992020  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell24   2293   3543  1992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1992947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell29   1250   1250  1992020  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell25   2293   3543  1992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 1992947p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell29   1250   1250  1992020  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell29   2293   3543  1992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell29         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1992958p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SPI_Clock:R#1 vs. SPI_Clock:R#2)   2000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell28   1250   1250  1992958  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell28   2282   3532  1992958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell28         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

