EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:ep4ce30f29
LIBS:gsg-ip4220cz6
LIBS:quartzcms4_ground
LIBS:tusb1310a
LIBS:usb3_esd_son50-10
LIBS:usb3_micro_ab
LIBS:tps62420
LIBS:mic5207-bm5
LIBS:samtec_qsh-090-d
LIBS:tps2065c-2
LIBS:barrel_jack
LIBS:on_cat24c256
LIBS:conn
LIBS:tps54821
LIBS:hole
LIBS:tca6416a
LIBS:usb-cache
EELAYER 24 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 7
Title "Daisho Project USB Front-End"
Date "07 Oct 2014"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2014 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L HOLE H8
U 1 1 52F9B395
P 3000 9500
F 0 "H8" H 3000 9650 60  0000 C CNN
F 1 "HOLE" H 3000 9350 60  0000 C CNN
F 2 "gsg-hole126mil:GSG-HOLE126MIL" H 3000 9500 60  0001 C CNN
F 3 "" H 3000 9500 60  0001 C CNN
	1    3000 9500
	1    0    0    -1  
$EndComp
$Comp
L HOLE H7
U 1 1 52F9B393
P 3000 9000
F 0 "H7" H 3000 9150 60  0000 C CNN
F 1 "HOLE" H 3000 8850 60  0000 C CNN
F 2 "gsg-hole126mil:GSG-HOLE126MIL" H 3000 9000 60  0001 C CNN
F 3 "" H 3000 9000 60  0001 C CNN
	1    3000 9000
	1    0    0    -1  
$EndComp
$Comp
L HOLE H5
U 1 1 52F9B38E
P 2700 9000
F 0 "H5" H 2700 9150 60  0000 C CNN
F 1 "HOLE" H 2700 8850 60  0000 C CNN
F 2 "gsg-hole126mil:GSG-HOLE126MIL" H 2700 9000 60  0001 C CNN
F 3 "" H 2700 9000 60  0001 C CNN
	1    2700 9000
	1    0    0    -1  
$EndComp
$Comp
L HOLE H6
U 1 1 52F9B38A
P 2700 9500
F 0 "H6" H 2700 9650 60  0000 C CNN
F 1 "HOLE" H 2700 9350 60  0000 C CNN
F 2 "gsg-hole126mil:GSG-HOLE126MIL" H 2700 9500 60  0001 C CNN
F 3 "" H 2700 9500 60  0001 C CNN
	1    2700 9500
	1    0    0    -1  
$EndComp
$Comp
L HOLE H4
U 1 1 52F9B385
P 2400 9500
F 0 "H4" H 2400 9650 60  0000 C CNN
F 1 "HOLE" H 2400 9350 60  0000 C CNN
F 2 "gsg-hole126mil:GSG-HOLE126MIL" H 2400 9500 60  0001 C CNN
F 3 "" H 2400 9500 60  0001 C CNN
	1    2400 9500
	1    0    0    -1  
$EndComp
$Comp
L HOLE H2
U 1 1 52F9B37E
P 2100 9500
F 0 "H2" H 2100 9650 60  0000 C CNN
F 1 "HOLE" H 2100 9350 60  0000 C CNN
F 2 "gsg-hole126mil:GSG-HOLE126MIL" H 2100 9500 60  0001 C CNN
F 3 "" H 2100 9500 60  0001 C CNN
	1    2100 9500
	1    0    0    -1  
$EndComp
$Comp
L HOLE H1
U 1 1 52F9B366
P 2100 9000
F 0 "H1" H 2100 9150 60  0000 C CNN
F 1 "HOLE" H 2100 8850 60  0000 C CNN
F 2 "gsg-hole126mil:GSG-HOLE126MIL" H 2100 9000 60  0001 C CNN
F 3 "" H 2100 9000 60  0001 C CNN
	1    2100 9000
	1    0    0    -1  
$EndComp
$Sheet
S 7900 9150 1000 200 
U 52EAEA05
F0 "usb0_power" 50
F1 "usb0_power.sch" 50
$EndSheet
$Sheet
S 7900 9600 1000 200 
U 52EAFCA8
F0 "usb1_power" 50
F1 "usb1_power.sch" 50
$EndSheet
$Sheet
S 7100 6900 1000 200 
U 52EB14E8
F0 "power" 50
F1 "power.sch" 50
F2 "VALT_FE_PWRGD" O L 7100 7000 60 
$EndSheet
Wire Wire Line
	10700 4500 9700 4500
Wire Wire Line
	9700 4400 10700 4400
Wire Wire Line
	9700 3900 10700 3900
Wire Wire Line
	10700 3800 9700 3800
Wire Wire Line
	9700 3500 10700 3500
Wire Wire Line
	10700 3400 9700 3400
Wire Wire Line
	9700 3300 10700 3300
Wire Wire Line
	10700 3200 9700 3200
Wire Wire Line
	9700 3000 10700 3000
Wire Wire Line
	9700 2700 10700 2700
Wire Wire Line
	9700 2300 10700 2300
Wire Wire Line
	7100 2300 6100 2300
Wire Wire Line
	9700 4600 10700 4600
Wire Wire Line
	10700 4700 9700 4700
Wire Wire Line
	9700 4900 10700 4900
Wire Wire Line
	10700 5100 9700 5100
Wire Wire Line
	9700 5200 10700 5200
Wire Wire Line
	10700 5300 9700 5300
Wire Wire Line
	9700 5500 10700 5500
Wire Wire Line
	10700 5700 9700 5700
Wire Wire Line
	9700 5800 10700 5800
Wire Wire Line
	10700 6000 9700 6000
Wire Bus Line
	9700 5000 10700 5000
Wire Bus Line
	9700 4300 10700 4300
Wire Bus Line
	10700 4200 9700 4200
Wire Bus Line
	9700 3700 10700 3700
Wire Bus Line
	10700 3600 9700 3600
Wire Bus Line
	9700 2900 10700 2900
Wire Bus Line
	9700 2800 10700 2800
Wire Bus Line
	9700 2500 10700 2500
Wire Bus Line
	10700 2400 9700 2400
Wire Bus Line
	6100 2400 7100 2400
Wire Bus Line
	7100 2500 6100 2500
Wire Bus Line
	6100 2800 7100 2800
Wire Bus Line
	7100 2900 6100 2900
Wire Bus Line
	6100 3600 7100 3600
Wire Bus Line
	7100 3700 6100 3700
Wire Bus Line
	6100 4200 7100 4200
Wire Bus Line
	7100 4300 6100 4300
Wire Bus Line
	6100 5000 7100 5000
Wire Wire Line
	6100 2700 7100 2700
Wire Wire Line
	7100 3000 6100 3000
Wire Wire Line
	6100 3200 7100 3200
Wire Wire Line
	7100 3300 6100 3300
Wire Wire Line
	6100 3400 7100 3400
Wire Wire Line
	7100 3500 6100 3500
Wire Wire Line
	6100 3800 7100 3800
Wire Wire Line
	7100 3900 6100 3900
Wire Wire Line
	6100 4400 7100 4400
Wire Wire Line
	7100 4500 6100 4500
Wire Wire Line
	6100 4600 7100 4600
Wire Wire Line
	7100 4700 6100 4700
Wire Wire Line
	6100 4900 7100 4900
Wire Wire Line
	7100 5100 6100 5100
Wire Wire Line
	6100 5200 7100 5200
Wire Wire Line
	7100 5300 6100 5300
Wire Wire Line
	6100 5500 7100 5500
Wire Wire Line
	7100 5700 6100 5700
Wire Wire Line
	6100 5800 7100 5800
Wire Wire Line
	7100 6000 6100 6000
$Sheet
S 5100 2200 1000 4200
U 52EAE8AF
F0 "usb0_interfaces" 50
F1 "usb0_interfaces.sch" 50
F2 "OUT_ENABLE" I R 6100 5800 60 
F3 "USB_POWER_EN" I R 6100 6200 60 
F4 "USB_POWER_FLT#" O R 6100 6300 60 
F5 "ID" O R 6100 6000 60 
F6 "RESETN" I R 6100 5700 60 
F7 "PHY_RESETN" I R 6100 3200 60 
F8 "TX_DETRX_LPBK" I R 6100 3300 60 
F9 "TX_ELECIDLE" I R 6100 3400 60 
F10 "RX_ELECIDLE" B R 6100 3500 60 
F11 "PHY_STATUS" B R 6100 3800 60 
F12 "PWRPRESENT" O R 6100 3900 60 
F13 "RX_STATUS[2..0]" O R 6100 3600 60 
F14 "POWER_DOWN[1..0]" I R 6100 3700 60 
F15 "TX_SWING" I R 6100 4400 60 
F16 "RX_POLARITY" I R 6100 4500 60 
F17 "RX_TERMINATION" I R 6100 4600 60 
F18 "ELAS_BUF_MODE" I R 6100 4700 60 
F19 "TX_DEEMPH[1..0]" I R 6100 4200 60 
F20 "TX_CLK" I R 6100 2300 60 
F21 "RX_VALID" O R 6100 3000 60 
F22 "PCLK" O R 6100 2700 60 
F23 "TX_DATA[15..0]" I R 6100 2400 60 
F24 "TX_DATAK[1..0]" I R 6100 2500 60 
F25 "RX_DATA[15..0]" O R 6100 2800 60 
F26 "RX_DATAK[1..0]" O R 6100 2900 60 
F27 "ULPI_CLK" O R 6100 4900 60 
F28 "ULPI_DIR" O R 6100 5100 60 
F29 "ULPI_STP" I R 6100 5200 60 
F30 "ULPI_DATA[7..0]" B R 6100 5000 60 
F31 "ULPI_NXT" O R 6100 5300 60 
F32 "TX_MARGIN[2..0]" I R 6100 4300 60 
F33 "TX_ONESZEROS" I R 6100 4100 60 
F34 "XI_EXT" I R 6100 5500 60 
$EndSheet
Wire Wire Line
	6100 4100 7100 4100
$Sheet
S 7100 2200 2600 4400
U 52EB2498
F0 "main_board_if" 50
F1 "main_board_if.sch" 50
F2 "USB0_TX_CLK" O L 7100 2300 60 
F3 "USB0_TX_DATA[15..0]" O L 7100 2400 60 
F4 "USB0_TX_DATAK[1..0]" O L 7100 2500 60 
F5 "USB0_PCLK" I L 7100 2700 60 
F6 "USB0_RX_DATA[15..0]" I L 7100 2800 60 
F7 "USB0_RX_DATAK[1..0]" I L 7100 2900 60 
F8 "USB0_RX_VALID" I L 7100 3000 60 
F9 "USB0_PHY_RESETN" O L 7100 3200 60 
F10 "USB0_TX_ELECIDLE" O L 7100 3400 60 
F11 "USB0_RX_ELECIDLE" B L 7100 3500 60 
F12 "USB0_RX_STATUS[2..0]" I L 7100 3600 60 
F13 "USB0_POWER_DOWN[1..0]" O L 7100 3700 60 
F14 "USB0_PHY_STATUS" B L 7100 3800 60 
F15 "USB0_PWRPRESENT" I L 7100 3900 60 
F16 "USB0_TX_DEEMPH[1..0]" O L 7100 4200 60 
F17 "USB0_TX_SWING" O L 7100 4400 60 
F18 "USB0_RX_POLARITY" O L 7100 4500 60 
F19 "USB0_RX_TERMINATION" O L 7100 4600 60 
F20 "USB0_ELAS_BUF_MODE" O L 7100 4700 60 
F21 "USB0_ULPI_CLK" I L 7100 4900 60 
F22 "USB0_ULPI_DATA[7..0]" B L 7100 5000 60 
F23 "USB0_ULPI_DIR" I L 7100 5100 60 
F24 "USB0_ULPI_STP" O L 7100 5200 60 
F25 "USB0_ULPI_NXT" I L 7100 5300 60 
F26 "USB0_RESETN" O L 7100 5700 60 
F27 "USB0_OUT_ENABLE" O L 7100 5800 60 
F28 "USB0_XI" O L 7100 5500 60 
F29 "USB1_TX_CLK" O R 9700 2300 60 
F30 "USB1_TX_DATA[15..0]" O R 9700 2400 60 
F31 "USB1_TX_DATAK[1..0]" O R 9700 2500 60 
F32 "USB1_PCLK" I R 9700 2700 60 
F33 "USB1_RX_DATA[15..0]" I R 9700 2800 60 
F34 "USB1_RX_DATAK[1..0]" I R 9700 2900 60 
F35 "USB1_RX_VALID" I R 9700 3000 60 
F36 "USB1_PHY_RESETN" O R 9700 3200 60 
F37 "USB1_TX_ELECIDLE" O R 9700 3400 60 
F38 "USB1_RX_ELECIDLE" B R 9700 3500 60 
F39 "USB1_RX_STATUS[2..0]" I R 9700 3600 60 
F40 "USB1_POWER_DOWN[1..0]" O R 9700 3700 60 
F41 "USB1_PHY_STATUS" B R 9700 3800 60 
F42 "USB1_PWRPRESENT" I R 9700 3900 60 
F43 "USB1_TX_DEEMPH[1..0]" O R 9700 4200 60 
F44 "USB1_TX_SWING" O R 9700 4400 60 
F45 "USB1_RX_POLARITY" O R 9700 4500 60 
F46 "USB1_RX_TERMINATION" O R 9700 4600 60 
F47 "USB1_ELAS_BUF_MODE" O R 9700 4700 60 
F48 "USB1_ULPI_CLK" I R 9700 4900 60 
F49 "USB1_ULPI_DATA[7..0]" B R 9700 5000 60 
F50 "USB1_ULPI_DIR" I R 9700 5100 60 
F51 "USB1_ULPI_STP" O R 9700 5200 60 
F52 "USB1_ULPI_NXT" I R 9700 5300 60 
F53 "USB1_XI" O R 9700 5500 60 
F54 "USB1_RESETN" O R 9700 5700 60 
F55 "USB1_OUT_ENABLE" O R 9700 5800 60 
F56 "USB1_ID" I R 9700 6000 60 
F57 "USB0_ID" I L 7100 6000 60 
F58 "USB0_TX_DETRX_LPBK" O L 7100 3300 60 
F59 "USB1_TX_DETRX_LPBK" O R 9700 3300 60 
F60 "USB0_TX_MARGIN[2..0]" O L 7100 4300 60 
F61 "USB1_TX_MARGIN[2..0]" O R 9700 4300 60 
F62 "USB0_TX_ONESZEROS" O L 7100 4100 60 
F63 "USB1_TX_ONESZEROS" O R 9700 4100 60 
F64 "USB0_POWER_EN" O L 7100 6200 60 
F65 "USB1_POWER_EN" O R 9700 6200 60 
F66 "USB0_POWER_FLT#" I L 7100 6300 60 
F67 "USB1_POWER_FLT#" I R 9700 6300 60 
F68 "VALT_FE_PWRGD" I L 7100 6500 60 
$EndSheet
Wire Wire Line
	9700 4100 10700 4100
$Sheet
S 10700 2200 1000 4200
U 52EAFCA6
F0 "usb1_interfaces" 50
F1 "usb1_interfaces.sch" 50
F2 "OUT_ENABLE" I L 10700 5800 60 
F3 "USB_POWER_FLT#" O L 10700 6300 60 
F4 "USB_POWER_EN" I L 10700 6200 60 
F5 "TX_CLK" I L 10700 2300 60 
F6 "PCLK" O L 10700 2700 60 
F7 "RX_VALID" O L 10700 3000 60 
F8 "TX_DATA[15..0]" I L 10700 2400 60 
F9 "TX_DATAK[1..0]" I L 10700 2500 60 
F10 "RX_DATA[15..0]" O L 10700 2800 60 
F11 "RX_DATAK[1..0]" O L 10700 2900 60 
F12 "ULPI_STP" I L 10700 5200 60 
F13 "ULPI_DATA[7..0]" I L 10700 5000 60 
F14 "ULPI_CLK" O L 10700 4900 60 
F15 "ULPI_DIR" O L 10700 5100 60 
F16 "ULPI_NXT" O L 10700 5300 60 
F17 "RESETN" I L 10700 5700 60 
F18 "ID" O L 10700 6000 60 
F19 "PHY_RESETN" I L 10700 3200 60 
F20 "TX_DETRX_LPBK" I L 10700 3300 60 
F21 "TX_ELECIDLE" I L 10700 3400 60 
F22 "RX_ELECIDLE" B L 10700 3500 60 
F23 "PHY_STATUS" B L 10700 3800 60 
F24 "PWRPRESENT" O L 10700 3900 60 
F25 "RX_STATUS[2..0]" O L 10700 3600 60 
F26 "POWER_DOWN[1..0]" I L 10700 3700 60 
F27 "TX_SWING" I L 10700 4400 60 
F28 "RX_POLARITY" I L 10700 4500 60 
F29 "RX_TERMINATION" I L 10700 4600 60 
F30 "ELAS_BUF_MODE" I L 10700 4700 60 
F31 "TX_DEEMPH[1..0]" I L 10700 4200 60 
F32 "TX_MARGIN[2..0]" I L 10700 4300 60 
F33 "TX_ONESZEROS" I L 10700 4100 60 
F34 "XI_EXT" I L 10700 5500 60 
$EndSheet
Wire Wire Line
	9700 6200 10700 6200
Wire Wire Line
	10700 6300 9700 6300
Wire Wire Line
	7100 6200 6100 6200
Wire Wire Line
	6100 6300 7100 6300
Wire Wire Line
	7100 6500 7000 6500
Wire Wire Line
	7000 6500 7000 7000
Wire Wire Line
	7000 7000 7100 7000
$EndSCHEMATC
