=====
SETUP
0.397
10.523
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s117
8.755
9.325
mem_mem_2_6_s
10.523
=====
SETUP
0.587
10.333
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s117
8.755
9.325
mem_mem_2_4_s
10.333
=====
SETUP
0.613
10.307
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s117
8.755
9.325
mem_mem_2_3_s
10.307
=====
SETUP
0.613
10.307
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s117
8.755
9.325
mem_mem_2_1_s
10.307
=====
SETUP
0.616
10.304
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s117
8.755
9.325
mem_mem_2_7_s
10.304
=====
SETUP
0.620
10.300
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s118
8.678
9.248
mem_mem_3_2_s
10.300
=====
SETUP
0.788
10.184
10.972
MREQ_n_ibuf
5.000
5.688
address_13_s1
6.627
6.859
mem_mem_3_4_s
10.184
=====
SETUP
0.800
10.120
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s117
8.755
9.325
mem_mem_2_2_s
10.120
=====
SETUP
0.800
10.120
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s117
8.755
9.325
mem_mem_2_0_s
10.120
=====
SETUP
0.836
10.084
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s118
8.678
9.248
mem_mem_3_4_s
10.084
=====
SETUP
0.836
10.084
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s118
8.678
9.248
mem_mem_3_1_s
10.084
=====
SETUP
0.865
10.055
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s118
8.678
9.248
mem_mem_3_7_s
10.055
=====
SETUP
0.881
10.040
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s118
8.678
9.248
mem_mem_3_6_s
10.040
=====
SETUP
0.938
9.982
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s118
8.678
9.248
mem_mem_3_0_s
9.982
=====
SETUP
0.940
10.033
10.972
MREQ_n_ibuf
5.000
5.688
address_9_s1
6.627
6.859
mem_mem_3_2_s
10.033
=====
SETUP
0.951
10.021
10.972
MREQ_n_ibuf
5.000
5.688
address_10_s1
6.627
6.859
mem_mem_3_2_s
10.021
=====
SETUP
0.969
10.003
10.972
MREQ_n_ibuf
5.000
5.688
address_8_s1
6.627
6.859
mem_mem_3_2_s
10.003
=====
SETUP
1.019
9.901
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s117
8.755
9.325
mem_mem_2_5_s
9.901
=====
SETUP
1.044
9.928
10.972
MREQ_n_ibuf
5.000
5.688
address_13_s1
6.627
6.859
mem_mem_2_6_s
9.928
=====
SETUP
1.045
9.928
10.972
MREQ_n_ibuf
5.000
5.688
address_9_s1
6.627
6.859
mem_mem_2_7_s
9.928
=====
SETUP
1.046
9.927
10.972
MREQ_n_ibuf
5.000
5.688
address_8_s1
6.627
6.859
mem_mem_2_7_s
9.927
=====
SETUP
1.049
9.871
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s118
8.678
9.248
mem_mem_3_5_s
9.871
=====
SETUP
1.096
9.824
10.920
MREQ_n_ibuf
5.000
5.688
address_15_s1
6.627
6.859
mem_s118
8.678
9.248
mem_mem_3_3_s
9.824
=====
SETUP
1.200
9.772
10.972
MREQ_n_ibuf
5.000
5.688
address_13_s1
6.627
6.859
mem_mem_3_1_s
9.772
=====
SETUP
1.217
9.755
10.972
MREQ_n_ibuf
5.000
5.688
address_10_s1
6.627
6.859
mem_mem_2_7_s
9.755
=====
HOLD
-0.048
2.110
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_2_s0
1.556
1.757
n228_s6
1.878
2.110
io_data_2_s0
2.110
=====
HOLD
-0.048
2.110
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_7_s0
1.556
1.757
n223_s6
1.878
2.110
io_data_7_s0
2.110
=====
HOLD
0.010
2.168
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_0_s0
1.556
1.757
n230_s6
1.878
2.168
io_data_0_s0
2.168
=====
HOLD
0.012
2.171
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_4_s0
1.556
1.758
n226_s6
1.881
2.171
io_data_4_s0
2.171
=====
HOLD
0.091
2.250
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_6_s0
1.556
1.758
n224_s6
2.018
2.250
io_data_6_s0
2.250
=====
HOLD
0.138
2.297
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_1_s0
1.556
1.758
n229_s6
2.007
2.297
io_data_1_s0
2.297
=====
HOLD
0.138
2.297
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_5_s0
1.556
1.758
n225_s6
2.007
2.297
io_data_5_s0
2.297
=====
HOLD
0.203
2.362
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_3_s0
1.556
1.758
n227_s6
2.018
2.362
io_data_3_s0
2.362
=====
HOLD
0.299
2.458
2.159
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_ready_s0
1.556
1.758
n232_s1
2.020
2.330
rx_clear_s1
2.458
=====
HOLD
0.425
1.992
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_2_s0
1.556
1.758
uart_tx_inst/n134_s1
1.760
1.992
uart_tx_inst/cycle_cnt_2_s0
1.992
=====
HOLD
0.425
1.992
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_11_s0
1.556
1.758
uart_tx_inst/n125_s1
1.760
1.992
uart_tx_inst/cycle_cnt_11_s0
1.992
=====
HOLD
0.425
1.992
1.567
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_2_s0
1.556
1.758
uart_rx_inst/n149_s
1.760
1.992
uart_rx_inst/cycle_cnt_2_s0
1.992
=====
HOLD
0.425
1.992
1.567
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_6_s0
1.556
1.758
uart_rx_inst/n145_s
1.760
1.992
uart_rx_inst/cycle_cnt_6_s0
1.992
=====
HOLD
0.425
1.992
1.567
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_8_s0
1.556
1.758
uart_rx_inst/n143_s
1.760
1.992
uart_rx_inst/cycle_cnt_8_s0
1.992
=====
HOLD
0.425
1.992
1.567
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_12_s0
1.556
1.758
uart_rx_inst/n139_s
1.760
1.992
uart_rx_inst/cycle_cnt_12_s0
1.992
=====
HOLD
0.425
1.992
1.567
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_14_s0
1.556
1.758
uart_rx_inst/n137_s
1.760
1.992
uart_rx_inst/cycle_cnt_14_s0
1.992
=====
HOLD
0.425
2.549
2.124
reset_cnt_2_s0
2.113
2.315
n60_s
2.317
2.549
reset_cnt_2_s0
2.549
=====
HOLD
0.425
2.549
2.124
reset_cnt_6_s0
2.113
2.315
n56_s
2.317
2.549
reset_cnt_6_s0
2.549
=====
HOLD
0.427
1.993
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_5_s0
1.556
1.758
uart_tx_inst/n131_s1
1.761
1.993
uart_tx_inst/cycle_cnt_5_s0
1.993
=====
HOLD
0.427
1.993
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_7_s0
1.556
1.758
uart_tx_inst/n129_s1
1.761
1.993
uart_tx_inst/cycle_cnt_7_s0
1.993
=====
HOLD
0.427
1.993
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_10_s0
1.556
1.758
uart_tx_inst/n126_s3
1.761
1.993
uart_tx_inst/cycle_cnt_10_s0
1.993
=====
HOLD
0.427
1.993
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_12_s0
1.556
1.758
uart_tx_inst/n124_s4
1.761
1.993
uart_tx_inst/cycle_cnt_12_s0
1.993
=====
HOLD
0.428
1.994
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_0_s2
1.556
1.758
uart_tx_inst/n120_s3
1.762
1.994
uart_tx_inst/bit_cnt_0_s2
1.994
=====
HOLD
0.428
1.994
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_8_s0
1.556
1.758
uart_tx_inst/n128_s4
1.762
1.994
uart_tx_inst/cycle_cnt_8_s0
1.994
=====
HOLD
0.428
1.994
1.567
sys_clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_1_s0
1.556
1.758
uart_tx_inst/n119_s1
1.762
1.994
uart_tx_inst/bit_cnt_1_s0
1.994
