library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity TB_Cronometro is
end TB_Cronometro;

architecture Simulacao of TB_Cronometro is
    signal clk_1Hz : STD_LOGIC := '0';
    signal start   : STD_LOGIC := '0';
    signal reset   : STD_LOGIC := '0';
    signal min     : STD_LOGIC_VECTOR(3 downto 0);
    signal sec     : STD_LOGIC_VECTOR(5 downto 0);

    component Cronometro
        Port ( clk_1Hz : in  STD_LOGIC;
               start   : in  STD_LOGIC;
               reset   : in  STD_LOGIC;
               min     : out STD_LOGIC_VECTOR(3 downto 0);
               sec     : out STD_LOGIC_VECTOR(5 downto 0));
    end component;

begin
    DUT: Cronometro
        Port map(clk_1Hz, start, reset, min, sec);

    process
    begin
        wait for 10 ns;
        reset <= '1';
        wait for 10 ns;
        reset <= '0';
        start <= '1';
        wait for 10 ns;
        start <= '0';
        wait for 500 ns; -- Simula 5 segundos
        start <= '1'; -- Pausar
        wait for 10 ns;
        start <= '0';
        wait for 200 ns; -- Simula pausa
        start <= '1'; -- Retomar
        wait for 10 ns;
        start <= '0';
        wait;
    end process;

end Simulacao;

