{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 04:09:34 2015 " "Info: Processing started: Thu Apr 16 04:09:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SFD_FSM:sfd_fsm_inst\|y_next.C_64 " "Warning: Node \"SFD_FSM:sfd_fsm_inst\|y_next.C_64\" is a latch" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SFD_FSM:sfd_fsm_inst\|y_next.B_70 " "Warning: Node \"SFD_FSM:sfd_fsm_inst\|y_next.B_70\" is a latch" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SFD_FSM:sfd_fsm_inst\|y_next.A_79 " "Warning: Node \"SFD_FSM:sfd_fsm_inst\|y_next.A_79\" is a latch" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk50 " "Info: Assuming node \"clk50\" is an undefined clock" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk25 " "Info: Assuming node \"clk25\" is an undefined clock" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_4bit\[1\] " "Info: Assuming node \"input_4bit\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_4bit\[0\] " "Info: Assuming node \"input_4bit\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_4bit\[2\] " "Info: Assuming node \"input_4bit\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "input_4bit\[3\] " "Info: Assuming node \"input_4bit\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "SFD_FSM:sfd_fsm_inst\|Equal0~0 " "Info: Detected gated clock \"SFD_FSM:sfd_fsm_inst\|Equal0~0\" as buffer" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SFD_FSM:sfd_fsm_inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SFD_FSM:sfd_fsm_inst\|y_current.A " "Info: Detected ripple clock \"SFD_FSM:sfd_fsm_inst\|y_current.A\" as buffer" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SFD_FSM:sfd_fsm_inst\|y_current.A" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SFD_FSM:sfd_fsm_inst\|Selector0~0 " "Info: Detected gated clock \"SFD_FSM:sfd_fsm_inst\|Selector0~0\" as buffer" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SFD_FSM:sfd_fsm_inst\|Selector0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk50 memory memory Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0 Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\] 195.01 MHz Internal " "Info: Clock \"clk50\" Internal fmax is restricted to 195.01 MHz between source memory \"Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0\" and destination memory \"Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.265 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0 1 MEM M4K_X41_Y20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y20; Fanout = 12; MEM Node = 'Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.265 ns) 3.265 ns Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\] 2 MEM M4K_X41_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(3.265 ns) = 3.265 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.265 ns ( 100.00 % ) " "Info: Total cell delay = 3.265 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.265 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.265ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50 destination 2.875 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk50\" to destination memory is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clk50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clk50~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'clk50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.728 ns) 2.875 ns Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\] 3 MEM M4K_X41_Y20 1 " "Info: 3: + IC(0.909 ns) + CELL(0.728 ns) = 2.875 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.734 ns ( 60.31 % ) " "Info: Total cell delay = 1.734 ns ( 60.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 39.69 % ) " "Info: Total interconnect delay = 1.141 ns ( 39.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { clk50 clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.232ns 0.909ns } { 0.000ns 1.006ns 0.000ns 0.728ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50 source 2.930 ns - Longest memory " "Info: - Longest clock path from clock \"clk50\" to source memory is 2.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clk50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clk50~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'clk50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.783 ns) 2.930 ns Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0 3 MEM M4K_X41_Y20 12 " "Info: 3: + IC(0.909 ns) + CELL(0.783 ns) = 2.930 ns; Loc. = M4K_X41_Y20; Fanout = 12; MEM Node = 'Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|ram_block14a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 61.06 % ) " "Info: Total cell delay = 1.789 ns ( 61.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 38.94 % ) " "Info: Total interconnect delay = 1.141 ns ( 38.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { clk50 clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.930 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.909ns } { 0.000ns 1.006ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { clk50 clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.232ns 0.909ns } { 0.000ns 1.006ns 0.000ns 0.728ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { clk50 clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.930 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.909ns } { 0.000ns 1.006ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 41 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.265 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.265ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { clk50 clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns 0.000ns 0.232ns 0.909ns } { 0.000ns 1.006ns 0.000ns 0.728ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { clk50 clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.930 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|ram_block14a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.909ns } { 0.000ns 1.006ns 0.000ns 0.783ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0] {} } { 0.000ns } { 0.098ns } "" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk25 register SFD_FSM:sfd_fsm_inst\|y_next.C_64 register SFD_FSM:sfd_fsm_inst\|y_current.C 89.48 MHz 11.176 ns Internal " "Info: Clock \"clk25\" has Internal fmax of 89.48 MHz between source register \"SFD_FSM:sfd_fsm_inst\|y_next.C_64\" and destination register \"SFD_FSM:sfd_fsm_inst\|y_current.C\" (period= 11.176 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.096 ns + Longest register register " "Info: + Longest register to register delay is 0.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SFD_FSM:sfd_fsm_inst\|y_next.C_64 1 REG LCCOMB_X43_Y23_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y23_N26; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_next.C_64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.096 ns SFD_FSM:sfd_fsm_inst\|y_current.C 2 REG LCFF_X43_Y23_N27 7 " "Info: 2: + IC(0.000 ns) + CELL(0.096 ns) = 0.096 ns; Loc. = LCFF_X43_Y23_N27; Fanout = 7; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SFD_FSM:sfd_fsm_inst|y_next.C_64 SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.096 ns ( 100.00 % ) " "Info: Total cell delay = 0.096 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SFD_FSM:sfd_fsm_inst|y_next.C_64 SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.096 ns" { SFD_FSM:sfd_fsm_inst|y_next.C_64 {} SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns } { 0.000ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.530 ns - Smallest " "Info: - Smallest clock skew is -5.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 destination 2.832 ns + Shortest register " "Info: + Shortest clock path from clock \"clk25\" to destination register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk25~clkctrl 2 COMB CLKCTRL_G3 149 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'clk25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.832 ns SFD_FSM:sfd_fsm_inst\|y_current.C 3 REG LCFF_X43_Y23_N27 7 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.832 ns; Loc. = LCFF_X43_Y23_N27; Fanout = 7; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk25~clkctrl SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.43 % ) " "Info: Total cell delay = 1.598 ns ( 56.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.57 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clk25 clk25~clkctrl SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 source 8.362 ns - Longest register " "Info: - Longest clock path from clock \"clk25\" to source register is 8.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.879 ns) 4.428 ns SFD_FSM:sfd_fsm_inst\|y_current.A 2 REG LCFF_X43_Y23_N25 2 " "Info: 2: + IC(2.553 ns) + CELL(0.879 ns) = 4.428 ns; Loc. = LCFF_X43_Y23_N25; Fanout = 2; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_current.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.278 ns) 5.071 ns SFD_FSM:sfd_fsm_inst\|Selector0~0 3 COMB LCCOMB_X43_Y23_N10 1 " "Info: 3: + IC(0.365 ns) + CELL(0.278 ns) = 5.071 ns; Loc. = LCCOMB_X43_Y23_N10; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.000 ns) 6.795 ns SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl 4 COMB CLKCTRL_G9 2 " "Info: 4: + IC(1.724 ns) + CELL(0.000 ns) = 6.795 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.178 ns) 8.362 ns SFD_FSM:sfd_fsm_inst\|y_next.C_64 5 REG LCCOMB_X43_Y23_N26 1 " "Info: 5: + IC(1.389 ns) + CELL(0.178 ns) = 8.362 ns; Loc. = LCCOMB_X43_Y23_N26; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_next.C_64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.331 ns ( 27.88 % ) " "Info: Total cell delay = 2.331 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.031 ns ( 72.12 % ) " "Info: Total interconnect delay = 6.031 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.362 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.362 ns" { clk25 {} clk25~combout {} SFD_FSM:sfd_fsm_inst|y_current.A {} SFD_FSM:sfd_fsm_inst|Selector0~0 {} SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} SFD_FSM:sfd_fsm_inst|y_next.C_64 {} } { 0.000ns 0.000ns 2.553ns 0.365ns 1.724ns 1.389ns } { 0.000ns 0.996ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clk25 clk25~clkctrl SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.362 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.362 ns" { clk25 {} clk25~combout {} SFD_FSM:sfd_fsm_inst|y_current.A {} SFD_FSM:sfd_fsm_inst|Selector0~0 {} SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} SFD_FSM:sfd_fsm_inst|y_next.C_64 {} } { 0.000ns 0.000ns 2.553ns 0.365ns 1.724ns 1.389ns } { 0.000ns 0.996ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SFD_FSM:sfd_fsm_inst|y_next.C_64 SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.096 ns" { SFD_FSM:sfd_fsm_inst|y_next.C_64 {} SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns } { 0.000ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clk25 clk25~clkctrl SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.362 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.362 ns" { clk25 {} clk25~combout {} SFD_FSM:sfd_fsm_inst|y_current.A {} SFD_FSM:sfd_fsm_inst|Selector0~0 {} SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} SFD_FSM:sfd_fsm_inst|y_next.C_64 {} } { 0.000ns 0.000ns 2.553ns 0.365ns 1.724ns 1.389ns } { 0.000ns 0.996ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk25 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk25\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SFD_FSM:sfd_fsm_inst\|y_current.C SFD_FSM:sfd_fsm_inst\|y_next.A_79 clk25 3.459 ns " "Info: Found hold time violation between source  pin or register \"SFD_FSM:sfd_fsm_inst\|y_current.C\" and destination pin or register \"SFD_FSM:sfd_fsm_inst\|y_next.A_79\" for clock \"clk25\" (Hold time is 3.459 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.529 ns + Largest " "Info: + Largest clock skew is 5.529 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 destination 8.361 ns + Longest register " "Info: + Longest clock path from clock \"clk25\" to destination register is 8.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.879 ns) 4.428 ns SFD_FSM:sfd_fsm_inst\|y_current.A 2 REG LCFF_X43_Y23_N25 2 " "Info: 2: + IC(2.553 ns) + CELL(0.879 ns) = 4.428 ns; Loc. = LCFF_X43_Y23_N25; Fanout = 2; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_current.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.278 ns) 5.071 ns SFD_FSM:sfd_fsm_inst\|Selector0~0 3 COMB LCCOMB_X43_Y23_N10 1 " "Info: 3: + IC(0.365 ns) + CELL(0.278 ns) = 5.071 ns; Loc. = LCCOMB_X43_Y23_N10; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.000 ns) 6.795 ns SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl 4 COMB CLKCTRL_G9 2 " "Info: 4: + IC(1.724 ns) + CELL(0.000 ns) = 6.795 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.178 ns) 8.361 ns SFD_FSM:sfd_fsm_inst\|y_next.A_79 5 REG LCCOMB_X43_Y23_N12 1 " "Info: 5: + IC(1.388 ns) + CELL(0.178 ns) = 8.361 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_next.A_79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.331 ns ( 27.88 % ) " "Info: Total cell delay = 2.331 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.030 ns ( 72.12 % ) " "Info: Total interconnect delay = 6.030 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { clk25 {} clk25~combout {} SFD_FSM:sfd_fsm_inst|y_current.A {} SFD_FSM:sfd_fsm_inst|Selector0~0 {} SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 2.553ns 0.365ns 1.724ns 1.388ns } { 0.000ns 0.996ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 source 2.832 ns - Shortest register " "Info: - Shortest clock path from clock \"clk25\" to source register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk25~clkctrl 2 COMB CLKCTRL_G3 149 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'clk25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.832 ns SFD_FSM:sfd_fsm_inst\|y_current.C 3 REG LCFF_X43_Y23_N27 7 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.832 ns; Loc. = LCFF_X43_Y23_N27; Fanout = 7; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk25~clkctrl SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.43 % ) " "Info: Total cell delay = 1.598 ns ( 56.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.57 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clk25 clk25~clkctrl SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { clk25 {} clk25~combout {} SFD_FSM:sfd_fsm_inst|y_current.A {} SFD_FSM:sfd_fsm_inst|Selector0~0 {} SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 2.553ns 0.365ns 1.724ns 1.388ns } { 0.000ns 0.996ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clk25 clk25~clkctrl SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.793 ns - Shortest register register " "Info: - Shortest register to register delay is 1.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SFD_FSM:sfd_fsm_inst\|y_current.C 1 REG LCFF_X43_Y23_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y23_N27; Fanout = 7; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.545 ns) 1.177 ns SFD_FSM:sfd_fsm_inst\|Selector2~0 2 COMB LCCOMB_X43_Y23_N4 1 " "Info: 2: + IC(0.632 ns) + CELL(0.545 ns) = 1.177 ns; Loc. = LCCOMB_X43_Y23_N4; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst\|Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { SFD_FSM:sfd_fsm_inst|y_current.C SFD_FSM:sfd_fsm_inst|Selector2~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 1.793 ns SFD_FSM:sfd_fsm_inst\|y_next.A_79 3 REG LCCOMB_X43_Y23_N12 1 " "Info: 3: + IC(0.297 ns) + CELL(0.319 ns) = 1.793 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_next.A_79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { SFD_FSM:sfd_fsm_inst|Selector2~0 SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.864 ns ( 48.19 % ) " "Info: Total cell delay = 0.864 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.929 ns ( 51.81 % ) " "Info: Total interconnect delay = 0.929 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { SFD_FSM:sfd_fsm_inst|y_current.C SFD_FSM:sfd_fsm_inst|Selector2~0 SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.793 ns" { SFD_FSM:sfd_fsm_inst|y_current.C {} SFD_FSM:sfd_fsm_inst|Selector2~0 {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.632ns 0.297ns } { 0.000ns 0.545ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { clk25 {} clk25~combout {} SFD_FSM:sfd_fsm_inst|y_current.A {} SFD_FSM:sfd_fsm_inst|Selector0~0 {} SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 2.553ns 0.365ns 1.724ns 1.388ns } { 0.000ns 0.996ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clk25 clk25~clkctrl SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} SFD_FSM:sfd_fsm_inst|y_current.C {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { SFD_FSM:sfd_fsm_inst|y_current.C SFD_FSM:sfd_fsm_inst|Selector2~0 SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.793 ns" { SFD_FSM:sfd_fsm_inst|y_current.C {} SFD_FSM:sfd_fsm_inst|Selector2~0 {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.632ns 0.297ns } { 0.000ns 0.545ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] input_4bit\[0\] clk25 5.821 ns register " "Info: tsu for register \"CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\" (data pin = \"input_4bit\[0\]\", clock pin = \"clk25\") is 5.821 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.685 ns + Longest pin register " "Info: + Longest pin to register delay is 8.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns input_4bit\[0\] 1 CLK PIN_A13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_A13; Fanout = 6; CLK Node = 'input_4bit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_4bit[0] } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.833 ns) + CELL(0.178 ns) 6.854 ns CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|Q_next\[4\]~0 2 COMB LCCOMB_X43_Y23_N14 7 " "Info: 2: + IC(5.833 ns) + CELL(0.178 ns) = 6.854 ns; Loc. = LCCOMB_X43_Y23_N14; Fanout = 7; COMB Node = 'CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|Q_next\[4\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.011 ns" { input_4bit[0] CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0 } "NODE_NAME" } } { "crc32x4r.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc32x4r.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.521 ns) 8.589 ns CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|_~70 3 COMB LCCOMB_X42_Y22_N6 1 " "Info: 3: + IC(1.214 ns) + CELL(0.521 ns) = 8.589 ns; Loc. = LCCOMB_X42_Y22_N6; Fanout = 1; COMB Node = 'CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|_~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0 CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70 } "NODE_NAME" } } { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.685 ns CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 4 REG LCFF_X42_Y22_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.685 ns; Loc. = LCFF_X42_Y22_N7; Fanout = 2; REG Node = 'CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70 CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 18.86 % ) " "Info: Total cell delay = 1.638 ns ( 18.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.047 ns ( 81.14 % ) " "Info: Total interconnect delay = 7.047 ns ( 81.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.685 ns" { input_4bit[0] CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0 CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70 CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.685 ns" { input_4bit[0] {} input_4bit[0]~combout {} CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0 {} CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70 {} CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 5.833ns 1.214ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 destination 2.826 ns - Shortest register " "Info: - Shortest clock path from clock \"clk25\" to destination register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clk25~clkctrl 2 COMB CLKCTRL_G3 149 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'clk25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.826 ns CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X42_Y22_N7 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.826 ns; Loc. = LCFF_X42_Y22_N7; Fanout = 2; REG Node = 'CRC_System:crc_system_inst\|crc32x4r:crc32x4r_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk25~clkctrl CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.55 % ) " "Info: Total cell delay = 1.598 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.45 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk25 clk25~clkctrl CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.685 ns" { input_4bit[0] CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0 CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70 CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.685 ns" { input_4bit[0] {} input_4bit[0]~combout {} CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|Q_next[4]~0 {} CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~70 {} CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 5.833ns 1.214ns 0.000ns } { 0.000ns 0.843ns 0.178ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk25 clk25~clkctrl CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk25 {} clk25~combout {} clk25~clkctrl {} CRC_System:crc_system_inst|crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk50 frame_valid_out Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[11\] 9.154 ns memory " "Info: tco from clock \"clk50\" to destination pin \"frame_valid_out\" through memory \"Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[11\]\" is 9.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50 source 2.875 ns + Longest memory " "Info: + Longest clock path from clock \"clk50\" to source memory is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clk50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clk50~clkctrl 2 COMB CLKCTRL_G1 98 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 98; COMB Node = 'clk50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.728 ns) 2.875 ns Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[11\] 3 MEM M4K_X41_Y20 1 " "Info: 3: + IC(0.909 ns) + CELL(0.728 ns) = 2.875 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.734 ns ( 60.31 % ) " "Info: Total cell delay = 1.734 ns ( 60.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 39.69 % ) " "Info: Total interconnect delay = 1.141 ns ( 39.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { clk50 clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] {} } { 0.000ns 0.000ns 0.232ns 0.909ns } { 0.000ns 1.006ns 0.000ns 0.728ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.045 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[11\] 1 MEM M4K_X41_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_ksh1:auto_generated\|altsyncram_ro61:fifo_ram\|q_b\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] } "NODE_NAME" } } { "db/altsyncram_ro61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_ro61.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(2.830 ns) 6.045 ns frame_valid_out 2 PIN PIN_E3 0 " "Info: 2: + IC(3.117 ns) + CELL(2.830 ns) = 6.045 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'frame_valid_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.947 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] frame_valid_out } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 48.44 % ) " "Info: Total cell delay = 2.928 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.117 ns ( 51.56 % ) " "Info: Total interconnect delay = 3.117 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.045 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] frame_valid_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.045 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] {} frame_valid_out {} } { 0.000ns 3.117ns } { 0.098ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { clk50 clk50~clkctrl Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.875 ns" { clk50 {} clk50~combout {} clk50~clkctrl {} Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] {} } { 0.000ns 0.000ns 0.232ns 0.909ns } { 0.000ns 1.006ns 0.000ns 0.728ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.045 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] frame_valid_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.045 ns" { Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_ksh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11] {} frame_valid_out {} } { 0.000ns 3.117ns } { 0.098ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SFD_FSM:sfd_fsm_inst\|y_next.A_79 rdv clk25 1.321 ns register " "Info: th for register \"SFD_FSM:sfd_fsm_inst\|y_next.A_79\" (data pin = \"rdv\", clock pin = \"clk25\") is 1.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk25 destination 8.361 ns + Longest register " "Info: + Longest clock path from clock \"clk25\" to destination register is 8.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clk25 1 CLK PIN_J2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 2; CLK Node = 'clk25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.879 ns) 4.428 ns SFD_FSM:sfd_fsm_inst\|y_current.A 2 REG LCFF_X43_Y23_N25 2 " "Info: 2: + IC(2.553 ns) + CELL(0.879 ns) = 4.428 ns; Loc. = LCFF_X43_Y23_N25; Fanout = 2; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_current.A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.278 ns) 5.071 ns SFD_FSM:sfd_fsm_inst\|Selector0~0 3 COMB LCCOMB_X43_Y23_N10 1 " "Info: 3: + IC(0.365 ns) + CELL(0.278 ns) = 5.071 ns; Loc. = LCCOMB_X43_Y23_N10; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.000 ns) 6.795 ns SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl 4 COMB CLKCTRL_G9 2 " "Info: 4: + IC(1.724 ns) + CELL(0.000 ns) = 6.795 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'SFD_FSM:sfd_fsm_inst\|Selector0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.178 ns) 8.361 ns SFD_FSM:sfd_fsm_inst\|y_next.A_79 5 REG LCCOMB_X43_Y23_N12 1 " "Info: 5: + IC(1.388 ns) + CELL(0.178 ns) = 8.361 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_next.A_79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.331 ns ( 27.88 % ) " "Info: Total cell delay = 2.331 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.030 ns ( 72.12 % ) " "Info: Total interconnect delay = 6.030 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { clk25 {} clk25~combout {} SFD_FSM:sfd_fsm_inst|y_current.A {} SFD_FSM:sfd_fsm_inst|Selector0~0 {} SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 2.553ns 0.365ns 1.724ns 1.388ns } { 0.000ns 0.996ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.040 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns rdv 1 PIN PIN_F14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_F14; Fanout = 2; PIN Node = 'rdv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rdv } "NODE_NAME" } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.412 ns) + CELL(0.178 ns) 6.424 ns SFD_FSM:sfd_fsm_inst\|Selector2~0 2 COMB LCCOMB_X43_Y23_N4 1 " "Info: 2: + IC(5.412 ns) + CELL(0.178 ns) = 6.424 ns; Loc. = LCCOMB_X43_Y23_N4; Fanout = 1; COMB Node = 'SFD_FSM:sfd_fsm_inst\|Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { rdv SFD_FSM:sfd_fsm_inst|Selector2~0 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 7.040 ns SFD_FSM:sfd_fsm_inst\|y_next.A_79 3 REG LCCOMB_X43_Y23_N12 1 " "Info: 3: + IC(0.297 ns) + CELL(0.319 ns) = 7.040 ns; Loc. = LCCOMB_X43_Y23_N12; Fanout = 1; REG Node = 'SFD_FSM:sfd_fsm_inst\|y_next.A_79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { SFD_FSM:sfd_fsm_inst|Selector2~0 SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 18.91 % ) " "Info: Total cell delay = 1.331 ns ( 18.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.709 ns ( 81.09 % ) " "Info: Total interconnect delay = 5.709 ns ( 81.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { rdv SFD_FSM:sfd_fsm_inst|Selector2~0 SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { rdv {} rdv~combout {} SFD_FSM:sfd_fsm_inst|Selector2~0 {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 5.412ns 0.297ns } { 0.000ns 0.834ns 0.178ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { clk25 SFD_FSM:sfd_fsm_inst|y_current.A SFD_FSM:sfd_fsm_inst|Selector0~0 SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { clk25 {} clk25~combout {} SFD_FSM:sfd_fsm_inst|y_current.A {} SFD_FSM:sfd_fsm_inst|Selector0~0 {} SFD_FSM:sfd_fsm_inst|Selector0~0clkctrl {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 2.553ns 0.365ns 1.724ns 1.388ns } { 0.000ns 0.996ns 0.879ns 0.278ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { rdv SFD_FSM:sfd_fsm_inst|Selector2~0 SFD_FSM:sfd_fsm_inst|y_next.A_79 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { rdv {} rdv~combout {} SFD_FSM:sfd_fsm_inst|Selector2~0 {} SFD_FSM:sfd_fsm_inst|y_next.A_79 {} } { 0.000ns 0.000ns 5.412ns 0.297ns } { 0.000ns 0.834ns 0.178ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 04:09:34 2015 " "Info: Processing ended: Thu Apr 16 04:09:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
