 
****************************************
check_design summary:
Version:     N-2017.09-SP2
Date:        Tue Nov 29 22:24:51 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    110
    Unconnected ports (LINT-28)                                    16
    Feedthrough (LINT-29)                                          52
    Shorted outputs (LINT-31)                                      36
    Constant outputs (LINT-52)                                      6

Cells                                                               7
    Cells do not drive (LINT-1)                                     4
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                8
    Unloaded nets (LINT-2)                                          8
--------------------------------------------------------------------------------

Warning: In design 'hazardUnit_REG_WIDTH4', cell 'C188' does not drive any nets. (LINT-1)
Warning: In design 'EX_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'EX_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'EX_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'pipelinedPS', net 'PC[0]' driven by pin 'u_IF/PC[0]' has no loads. (LINT-2)
Warning: In design 'pipelinedPS', net 'PC[1]' driven by pin 'u_IF/PC[1]' has no loads. (LINT-2)
Warning: In design 'pipelinedPS', net 'PC[2]' driven by pin 'u_IF/PC[2]' has no loads. (LINT-2)
Warning: In design 'pipelinedPS', net 'PC[3]' driven by pin 'u_IF/PC[3]' has no loads. (LINT-2)
Warning: In design 'pipelinedPS', net 'PC[4]' driven by pin 'u_IF/PC[4]' has no loads. (LINT-2)
Warning: In design 'pipelinedPS', net 'PC[5]' driven by pin 'u_IF/PC[5]' has no loads. (LINT-2)
Warning: In design 'pipelinedPS', net 'PC[6]' driven by pin 'u_IF/PC[6]' has no loads. (LINT-2)
Warning: In design 'pipelinedPS', net 'PC[7]' driven by pin 'u_IF/PC[7]' has no loads. (LINT-2)
Warning: In design 'hazardUnit_REG_WIDTH4', port 'RegWriteD' is not connected to any nets. (LINT-28)
Warning: In design 'EX_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'FloatingE_i' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'PCM_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'PCM_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'PCM_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'PCM_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'PCM_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'PCM_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'PCM_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'PCM_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'rsM_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'rsM_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'rsM_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'rsM_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'WB_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'WB_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[11]' is connected directly to output port 'reg_file_r1[3]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[11]' is connected directly to output port 'rsD[3]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[10]' is connected directly to output port 'reg_file_r1[2]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[10]' is connected directly to output port 'rsD[2]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[9]' is connected directly to output port 'reg_file_r1[1]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[9]' is connected directly to output port 'rsD[1]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[8]' is connected directly to output port 'reg_file_r1[0]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[8]' is connected directly to output port 'rsD[0]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[7]' is connected directly to output port 'reg_file_r2[3]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[7]' is connected directly to output port 'rtD[3]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[6]' is connected directly to output port 'reg_file_r2[2]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[6]' is connected directly to output port 'rtD[2]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[5]' is connected directly to output port 'reg_file_r2[1]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[5]' is connected directly to output port 'rtD[1]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[4]' is connected directly to output port 'reg_file_r2[0]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[4]' is connected directly to output port 'rtD[0]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[3]' is connected directly to output port 'rdD[3]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[2]' is connected directly to output port 'rdD[2]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[1]' is connected directly to output port 'rdD[1]'. (LINT-29)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'instruction_mem_rD_i[0]' is connected directly to output port 'rdD[0]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[7]' is connected directly to output port 'MemAddr_o[7]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[7]' is connected directly to output port 'jumpAddr_o[7]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[7]' is connected directly to output port 'branchAddr_o[7]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[6]' is connected directly to output port 'MemAddr_o[6]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[6]' is connected directly to output port 'jumpAddr_o[6]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[6]' is connected directly to output port 'branchAddr_o[6]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[5]' is connected directly to output port 'MemAddr_o[5]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[5]' is connected directly to output port 'jumpAddr_o[5]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[5]' is connected directly to output port 'branchAddr_o[5]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[4]' is connected directly to output port 'MemAddr_o[4]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[4]' is connected directly to output port 'jumpAddr_o[4]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[4]' is connected directly to output port 'branchAddr_o[4]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[3]' is connected directly to output port 'MemAddr_o[3]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[3]' is connected directly to output port 'jumpAddr_o[3]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[3]' is connected directly to output port 'branchAddr_o[3]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[2]' is connected directly to output port 'MemAddr_o[2]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[2]' is connected directly to output port 'jumpAddr_o[2]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[2]' is connected directly to output port 'branchAddr_o[2]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[1]' is connected directly to output port 'MemAddr_o[1]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[1]' is connected directly to output port 'jumpAddr_o[1]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[1]' is connected directly to output port 'branchAddr_o[1]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[0]' is connected directly to output port 'MemAddr_o[0]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[0]' is connected directly to output port 'jumpAddr_o[0]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'imm8M_i[0]' is connected directly to output port 'branchAddr_o[0]'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'MemReadM_i' is connected directly to output port 'dm_rd'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'MemWriteM_i' is connected directly to output port 'dm_wr'. (LINT-29)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'jumpM_i' is connected directly to output port 'jumpM_o'. (LINT-29)
Warning: In design 'WB_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'WriteRegW_i[3]' is connected directly to output port 'WriteRegW_o[3]'. (LINT-29)
Warning: In design 'WB_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'WriteRegW_i[2]' is connected directly to output port 'WriteRegW_o[2]'. (LINT-29)
Warning: In design 'WB_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'WriteRegW_i[1]' is connected directly to output port 'WriteRegW_o[1]'. (LINT-29)
Warning: In design 'WB_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'WriteRegW_i[0]' is connected directly to output port 'WriteRegW_o[0]'. (LINT-29)
Warning: In design 'WB_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', input port 'RegWriteW_i' is connected directly to output port 'RegWriteW_o'. (LINT-29)
Warning: In design 'hazardUnit_REG_WIDTH4', output port 'pcstall' is connected directly to output port 'flushID_EX'. (LINT-31)
Warning: In design 'hazardUnit_REG_WIDTH4', output port 'IF_IDstall' is connected directly to output port 'MEM_WBstall'. (LINT-31)
Warning: In design 'hazardUnit_REG_WIDTH4', output port 'IF_IDstall' is connected directly to output port 'EX_MEMstall'. (LINT-31)
Warning: In design 'hazardUnit_REG_WIDTH4', output port 'IF_IDstall' is connected directly to output port 'ID_EXstall'. (LINT-31)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_addr_o[7]' is connected directly to output port 'PC[7]'. (LINT-31)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_addr_o[6]' is connected directly to output port 'PC[6]'. (LINT-31)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_addr_o[5]' is connected directly to output port 'PC[5]'. (LINT-31)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_addr_o[4]' is connected directly to output port 'PC[4]'. (LINT-31)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_addr_o[3]' is connected directly to output port 'PC[3]'. (LINT-31)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_addr_o[2]' is connected directly to output port 'PC[2]'. (LINT-31)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_addr_o[1]' is connected directly to output port 'PC[1]'. (LINT-31)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_addr_o[0]' is connected directly to output port 'PC[0]'. (LINT-31)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'reg_file_r1[3]' is connected directly to output port 'rsD[3]'. (LINT-31)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'reg_file_r1[2]' is connected directly to output port 'rsD[2]'. (LINT-31)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'reg_file_r1[1]' is connected directly to output port 'rsD[1]'. (LINT-31)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'reg_file_r1[0]' is connected directly to output port 'rsD[0]'. (LINT-31)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'reg_file_r2[3]' is connected directly to output port 'rtD[3]'. (LINT-31)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'reg_file_r2[2]' is connected directly to output port 'rtD[2]'. (LINT-31)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'reg_file_r2[1]' is connected directly to output port 'rtD[1]'. (LINT-31)
Warning: In design 'ID_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'reg_file_r2[0]' is connected directly to output port 'rtD[0]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[7]' is connected directly to output port 'MemAddr_o[7]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[7]' is connected directly to output port 'jumpAddr_o[7]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[6]' is connected directly to output port 'MemAddr_o[6]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[6]' is connected directly to output port 'jumpAddr_o[6]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[5]' is connected directly to output port 'MemAddr_o[5]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[5]' is connected directly to output port 'jumpAddr_o[5]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[4]' is connected directly to output port 'MemAddr_o[4]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[4]' is connected directly to output port 'jumpAddr_o[4]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[3]' is connected directly to output port 'MemAddr_o[3]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[3]' is connected directly to output port 'jumpAddr_o[3]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[2]' is connected directly to output port 'MemAddr_o[2]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[2]' is connected directly to output port 'jumpAddr_o[2]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[1]' is connected directly to output port 'MemAddr_o[1]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[1]' is connected directly to output port 'jumpAddr_o[1]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[0]' is connected directly to output port 'MemAddr_o[0]'. (LINT-31)
Warning: In design 'MEM_DATA_WIDTH16_ADDR_WIDTH8_IMM8_WIDTH8_REG_WIDTH4_CV_WIDTH10_OP_WIDTH4', output port 'branchAddr_o[0]' is connected directly to output port 'jumpAddr_o[0]'. (LINT-31)
Warning: In design 'pipelinedPS', a pin on submodule 'u_reg_file' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r1_en' is connected to logic 1. 
Warning: In design 'pipelinedPS', a pin on submodule 'u_reg_file' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r2_en' is connected to logic 1. 
Warning: In design 'pipelinedPS', the same net is connected to more than one pin on submodule 'u_reg_file'. (LINT-33)
   Net '*Logic1*' is connected to pins 'r1_en', 'r2_en''.
Warning: In design 'hazardUnit_REG_WIDTH4', output port 'IF_IDstall' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'hazardUnit_REG_WIDTH4', output port 'ID_EXstall' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'hazardUnit_REG_WIDTH4', output port 'EX_MEMstall' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'hazardUnit_REG_WIDTH4', output port 'MEM_WBstall' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'IF_DATA_WIDTH16_ADDR_WIDTH8', output port 'im_rd_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'CTR', output port 'ALUop[1]' is connected directly to 'logic 0'. (LINT-52)
1
