Running: xsim.dir/Pipelined_core_TB_VHDL_behav/xsimk.exe -simmode gui -wdb Pipelined_core_TB_VHDL_behav.wdb -simrunnum 0 -socket 57880
Design successfully loaded
Design Loading Memory Usage: 7224 KB (Peak: 7224 KB)
Design Loading CPU Usage: 77 ms
Simulation completed
Simulation Memory Usage: 7940 KB (Peak: 7940 KB)
Simulation CPU Usage: 93 ms
