 
-- ======================================================================
--                     Simulation tb_01 start                               
-- ======================================================================
---- Initial simulation
// ================================================================
// File Name    : log.txt                                          
// Test Pattern : tb_01                                     
// ================================================================
---- clock ---- 1111 ---- enable
---- Wait for  64 cycles end
---- Wait for  16 cycles end
---- reset0   64 cycle end
---- Wait for  16 cycles end
---- reset1  255 ns end
---- DRAM write PORT :0x02    ADD :0x0000000    SIZE :0x400
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x030
---- DRAM write end
---- Wait           1 us of   8 us
---- Wait           2 us of   8 us
---- Wait           3 us of   8 us
---- Wait           4 us of   8 us
---- Wait           5 us of   8 us
---- Wait           6 us of   8 us
---- Wait           7 us of   8 us
---- Wait           8 us of   8 us
---- Wait for   8 us end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x030
---- DRAM write end
---- Wait           1 us of  31 us
---- Wait           2 us of  31 us
---- Wait           3 us of  31 us
---- Wait           4 us of  31 us
---- Wait           5 us of  31 us
---- Wait           6 us of  31 us
---- Wait           7 us of  31 us
---- Wait           8 us of  31 us
---- Wait           9 us of  31 us
---- Wait          10 us of  31 us
---- Wait          11 us of  31 us
---- Wait          12 us of  31 us
---- Wait          13 us of  31 us
---- Wait          14 us of  31 us
---- Wait          15 us of  31 us
---- Wait          16 us of  31 us
---- Wait          17 us of  31 us
---- Wait          18 us of  31 us
---- Wait          19 us of  31 us
---- Wait          20 us of  31 us
---- Wait          21 us of  31 us
---- Wait          22 us of  31 us
---- Wait          23 us of  31 us
---- Wait          24 us of  31 us
---- Wait          25 us of  31 us
---- Wait          26 us of  31 us
---- Wait          27 us of  31 us
---- Wait          28 us of  31 us
---- Wait          29 us of  31 us
---- Wait          30 us of  31 us
---- Wait          31 us of  31 us
---- Wait for  31 us end
---- DRAM write PORT :0x02    ADD :0x0000000    SIZE :0x400
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x030
---- DRAM write end
---- Wait           1 us of   8 us
---- Wait           2 us of   8 us
---- Wait           3 us of   8 us
---- Wait           4 us of   8 us
---- Wait           5 us of   8 us
---- Wait           6 us of   8 us
---- Wait           7 us of   8 us
---- Wait           8 us of   8 us
---- Wait for   8 us end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x010
---- DRAM write end
---- Wait for  16 cycles end
---- DRAM write PORT :0x01    ADD :0x0000000    SIZE :0x030
---- DRAM write end
---- Wait for 255 cycles end
---- Wait           1 us of   8 us
---- Wait           2 us of   8 us
---- Wait           3 us of   8 us
---- Wait           4 us of   8 us
---- Wait           5 us of   8 us
---- Wait           6 us of   8 us
---- Wait           7 us of   8 us
---- Wait           8 us of   8 us
---- Wait for   8 us end
---- tb_01 test completed !
 
-- ======================================================================
--                    Simulation tb_01 Successful End                       
-- ======================================================================
