<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>utoronto.ca</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_3_decoder_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axis_rxd</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxd_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxd_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxd_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxd_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxd_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.CLK_DOMAIN">design_3_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXD.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_rxs</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxs_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxs_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxs_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxs_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_rxs_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.CLK_DOMAIN">design_3_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXIS_RXS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_packet</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_packet_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_packet_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_packet_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_packet_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_packet_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.CLK_DOMAIN">design_3_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS_PACKET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis_packet:s_axis_rxs:s_axis_rxd:packet_header_1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN">design_3_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>packet_header</spirit:name>
      <spirit:busType spirit:vendor="utoronto.ca" spirit:library="user" spirit:name="packet_header" spirit:version="1.1"/>
      <spirit:abstractionType spirit:vendor="utoronto.ca" spirit:library="user" spirit:name="packet_header_rtl" spirit:version="1.1"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>udp_src_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_src_port</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_dest_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ip_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ip_dest_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_ip_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_ip_dest_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>udp_dest_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_dest_port</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>encapsulated</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>encapsualted</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dest_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_ip_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_ip_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_udp_dest_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_udp_dest_port</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ip_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ip_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_udp_src_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_udp_src_port</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_src_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>packet_header_1</spirit:name>
      <spirit:busType spirit:vendor="utoronto.ca" spirit:library="user" spirit:name="packet_header" spirit:version="1.1"/>
      <spirit:abstractionType spirit:vendor="utoronto.ca" spirit:library="user" spirit:name="packet_header_rtl" spirit:version="1.1"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="packet_header_1"/>
      </spirit:master>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>udp_src_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_src_port_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>src_addr_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_dest_addr_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>valid_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ip_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ip_dest_addr_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_ip_dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_ip_dest_addr_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>udp_dest_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_dest_port_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>encapsulated</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>encapsualted_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ready_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dest_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dest_addr_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_ip_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_ip_src_addr_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_udp_dest_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_udp_dest_port_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ip_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ip_src_addr_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_udp_src_port</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_udp_src_port_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>alt_src_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>alt_src_addr_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.packet_header_1" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.HEADERS_OUT&apos;)) >= 2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>packet_header_1</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="user">4G</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>decoder_v1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 06 01:34:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a5679b6e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_3_decoder_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 06 01:34:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a5679b6e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>decoder_v1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 06 01:34:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1dfb6cbd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_3_decoder_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 06 01:34:10 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1dfb6cbd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 06 01:35:12 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a5679b6e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_packet_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_packet_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_packet_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_packet_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_packet_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dest_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_dest_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ip_dest_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ip_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_ip_dest_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_ip_src_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_dest_port</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_src_port</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_udp_dest_port</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_udp_src_port</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>encapsualted</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dest_addr_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.dest_addr_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>src_addr_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.src_addr_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_dest_addr_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.alt_dest_addr_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_src_addr_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.alt_src_addr_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>ip_dest_addr_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.ip_dest_addr_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>ip_src_addr_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.ip_src_addr_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_ip_dest_addr_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.alt_ip_dest_addr_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_ip_src_addr_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.alt_ip_src_addr_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_dest_port_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.udp_dest_port_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_src_port_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.udp_src_port_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_udp_dest_port_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.alt_udp_dest_port_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>alt_udp_src_port_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.alt_udp_src_port_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>encapsualted_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.encapsualted_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>valid_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.valid_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="PORT_ENABLEMENT.ready_1">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxs_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxs_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxs_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxs_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxs_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxd_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxd_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxd_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxd_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_rxd_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>FIFO_ADDR_SIZE</spirit:name>
        <spirit:displayName>Fifo Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIFO_ADDR_SIZE">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_8aad6ae4</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../hdl/axis_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../hdl/parse_packet.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e8ac/hdl/decoder_v1_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_3_decoder_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../hdl/axis_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../hdl/parse_packet.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e8ac/hdl/decoder_v1_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_3_decoder_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_3_decoder_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_3_decoder_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_3_decoder_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_3_decoder_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_3_decoder_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Process packets and decode encapsulated packets.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_3_decoder_0_1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HEADERS_OUT</spirit:name>
      <spirit:displayName>Headers Out</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HEADERS_OUT" spirit:choiceRef="choice_list_8aad6ae4">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_ADDR_SIZE</spirit:name>
      <spirit:displayName>Fifo Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_ADDR_SIZE">16</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>decoder_v1.2</xilinx:displayName>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248efc83_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479fd5e4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ab8c7a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5039f402_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4308a54a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3481ff59_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c28619_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a5eda_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a282d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bad6778_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650e0aca_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@849be38_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7767368c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a76ecce_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6063b43e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fce4ee8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10caa99a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7245853e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a217cbb_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f627824_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4fc235_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796f9ab1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6711bbb9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80f243e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a05bae5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dff9522_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357ab6c2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35601fb5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f4e9c5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5361d838_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be15d59_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b51ae1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adef2f7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dac4b3e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfc1f78_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2795fd86_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d3e134_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354996a4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad3c7e2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcf2f39_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f809c9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e238f54_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1157dcfb_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cad4821_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef7685e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448c8f77_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cce20b7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2976d41d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe6af88_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec605e0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d820f2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b837b0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdc9bec_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f69fc_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d491146_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b34e7e1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5b047_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e9293_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f3e2a5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5187c429_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d0f52a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32227f26_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26660736_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4679a742_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278ada9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c690ed_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd51af5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fba2a2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32091bdb_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190e4372_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a46306_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f244f85_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5757233b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2023f289_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7675f29b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d0cf30_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5915eb06_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4ba02e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed35d74_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baa7ef4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f7b265_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b60678f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1f96b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ba7e87_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22998cd1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a51f9b4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12939cbe_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d1dd3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1702e90e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a3e185_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a520503_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abce625_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b836850_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0a2844_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a89a54a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b80a86_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26518334_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d853278_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753bd071_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bce0011_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7498ad_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af32f11_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62531cf0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601eabe5_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c176892_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b505156_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f20675_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edad686_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78941405_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bfce3e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13693901_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fba2a99_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec8dd19_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70903829_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc519e8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fae741d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a69e91_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357269ad_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddb5cde_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49363122_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104875c2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c142f89_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b872e4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26abb4f2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0973be_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34657df7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2dad35_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158c798b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53540339_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be230da_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e9dd8c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a2a2bc_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482321dc_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f825c60_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ffa745_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25dc5937_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e26afce_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b356a7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a682bab_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0196ad_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb8dfaf_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ceb396_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1792499_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae99050_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243705bc_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bbd4bb_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e27487_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c45ce7b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63601486_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6803c76_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1679c67d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9dd27c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159fa75b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6732cbe2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1b989a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b202642_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430c8ca9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41531b43_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d7e97b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6b9bba_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7360bf3b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ceaef6_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce175bf_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a922e2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612df199_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548ba40c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3693bf0d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e547bf9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ffe9f3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e33cb2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26eff41a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d33ad0a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7697b777_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2e3120_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3597d3fb_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f2435c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5495913b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c727760_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d76cee7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60df92a2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c24e122_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9fe52a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e18320a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70147abc_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ca4179_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21adb2a3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8869bf_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44789b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a94d44_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adeaf6a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dab18d6_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3220e202_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60802816_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541e0688_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2d4790_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec3d37d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b9bea0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c99b70_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4152b9d9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ebfe49_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771c95e7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb3b512_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18853819_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214ef833_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1807dc71_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15619d8c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b242c11_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c68158_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab6d60f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4ffe99_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3c5709_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569d08b6_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b08f32_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccfc7c6_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416a34e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f77ae6_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fad4dae_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4723dc59_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ae5c5a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d52cea3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765d89d7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe574b8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238940c2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@818a166_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379813b4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e75fda_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebb8498_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1526a7f2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a877bba_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3494d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee713c0_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e719ae_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3b4876_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e877b4b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51aff6d1_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eab5d2f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16595fb4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b546ee9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be52c4e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a4c3d4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d552a65_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532-main/ECE532-main/ip_repo/decoder_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0d0de_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a44182_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710fa663_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c008a8a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358ac7a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e3b378_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4153f08d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4559a25d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b7d672_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11539d3_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217ff94f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b2615f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524ebd97_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77996750_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539059b4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a5a454_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270568d8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543d95be_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cb7877_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6e921c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5768831_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca4a364_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70060560_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c771daa_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7088b3cb_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d330cae_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da95622_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfd4447_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1c6a67_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e72424f_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a957ce_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7441da_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bc2e8_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255ca483_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae52a6e_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb02994_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fac0e34_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451af6d9_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b25183a_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2681095_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c940629_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472496fe_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6e03ec_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23437b84_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd06a4_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57beb0c7_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e51f1b_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d98bf2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bee1422_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22abd5fc_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0f90c2_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf83152_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db5e7ef_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca660aa_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67118546_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5a38c_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2caa0c2d_ARCHIVE_LOCATION">c:/Users/haighcam/ECE532/ip_repo/decoder</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_PACKET.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXD.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS_RXS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="188b4a8b"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="2749a4f5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6bd69dcc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="eda39ba1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7af3e079"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ee750737"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
