<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_5_2</h1></br><li>7.10.1.1.136 SYR_SM_MCU_5_2</br></li><li>7.10.1.1.136.1 Description</br></li><li>7.10.1.1.136.1.0-1 Brief description:The following to be ensured using MPU and E2E protection 
1.Ensures freedom from interference 
2.Prevents from corruption of contents or read/write data and code
3.Prevents incorrect access between software elements of different partitions
4.Protection ensures correct communication exchange between a sender and a receiver
5.Prevent repetition, loss, delay or incorrect change in the information or sequence of information 

It can be configured using VectorAUTOSAR OS Core  Memory Protection Unit (CMPU).</br></li><li>7.10.1.1.136.1.0-2 Preconditions:</br></li><li>7.10.1.1.136.1.0-3 Trigger:</br></li><li>7.10.1.1.136.1.0-4 Input data:</br></li><li>7.10.1.1.136.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.136.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.136.1.0-7 Output data:</br></li><li>7.10.1.1.136.1.0-8 Postconditions:</br></li><li>7.10.1.1.136.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.136.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.136.2 Differences to CRS</br></li><li>7.10.1.1.136.2.0-1 xxx</br></li><li>7.10.1.1.136.3 Questions and Answers</br></li><li>7.10.1.1.136.3.0-1 xxx</br></li>