

================================================================
== Vitis HLS Report for 'sha256_final_Pipeline_VITIS_LOOP_110_1'
================================================================
* Date:           Thu Jul 27 12:24:13 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.814 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_110_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 4 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln109_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln109"   --->   Operation 5 'read' 'zext_ln109_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln109_cast = zext i6 %zext_ln109_read"   --->   Operation 6 'zext' 'zext_ln109_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %zext_ln109_cast, i64 %i_6"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_6_load = load i64 %i_6" [sha1/sha256_impl1.cpp:110]   --->   Operation 9 'load' 'i_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i64 %i_6_load" [sha1/sha256_impl1.cpp:110]   --->   Operation 11 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.85ns)   --->   "%icmp_ln110 = icmp_eq  i32 %trunc_ln110, i32 55" [sha1/sha256_impl1.cpp:110]   --->   Operation 12 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %while.body.split, void %if.end.loopexit70.exitStub" [sha1/sha256_impl1.cpp:110]   --->   Operation 13 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.14ns)   --->   "%i = add i64 %i_6_load, i64 1" [sha1/sha256_impl1.cpp:111]   --->   Operation 14 'add' 'i' <Predicate = (!icmp_ln110)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sha1/sha256_impl1.cpp:103]   --->   Operation 15 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_data_addr = getelementptr i8 %ctx_data, i64 0, i64 %i" [sha1/sha256_impl1.cpp:111]   --->   Operation 16 'getelementptr' 'ctx_data_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.66ns)   --->   "%store_ln111 = store i8 0, i6 %ctx_data_addr" [sha1/sha256_impl1.cpp:111]   --->   Operation 17 'store' 'store_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln110 = store i64 %i, i64 %i_6" [sha1/sha256_impl1.cpp:110]   --->   Operation 18 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln110 = br void %while.body" [sha1/sha256_impl1.cpp:110]   --->   Operation 19 'br' 'br_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln109_cast' on local variable 'i' [6]  (0.387 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'load' operation ('i_6_load', sha1/sha256_impl1.cpp:110) on local variable 'i' [9]  (0 ns)
	'add' operation ('i', sha1/sha256_impl1.cpp:111) [15]  (1.15 ns)
	'getelementptr' operation ('ctx_data_addr', sha1/sha256_impl1.cpp:111) [17]  (0 ns)
	'store' operation ('store_ln111', sha1/sha256_impl1.cpp:111) of constant 0 on array 'ctx_data' [18]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
