5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd always_ff1.vcd -o always_ff1.cdd -v always_ff1.v
3 0 main main always_ff1.v 1 29
2 1 9 9000c 1 0 20004 0 0 1 1 0
2 2 9 40004 0 1 400 0 0 q
2 3 9 4000c 6 38 6006 1 2
2 4 11 90009 1 1 8 0 0 d
2 5 11 40004 0 1 400 0 0 q
2 6 11 40009 5 38 600a 4 5
2 7 8 7000c 2 1 c 0 0 resetn
2 8 8 60006 2 1d 2000c 7 0 1 0 1002
2 9 8 2000e b 39 e 8 0
2 10 7 230028 2 1 c 0 0 resetn
2 11 7 1b0021 0 2a 20000 0 0 2 0 a
2 12 7 1b0028 2 28 20008 10 11 1 0 2
2 13 7 140016 15 1 c 0 0 clk
2 14 7 c0012 0 2a 20000 0 0 2 0 a
2 15 7 c0016 15 27 20008 13 14 1 0 2
2 16 7 c0028 23 2b 2100a 12 15 1 0 2
2 17 25 7000a 1 0 20004 0 0 1 1 0
2 18 25 10003 0 1 400 0 0 clk
2 19 25 1000a 1 37 1006 17 18
2 20 26 150017 14 1 1c 0 0 clk
2 21 26 140014 14 1b 2002c 20 0 1 0 1102
2 22 26 e0010 0 1 400 0 0 clk
2 23 26 e0017 14 37 602e 21 22
2 24 26 b000b 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 25 26 b000b 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 26 26 9000c 29 2c 2000a 24 25 32 0 aa aa aa aa aa aa aa aa
1 clk 0 3 30004 1 16 1102
1 resetn 0 4 30004 1 0 102
1 q 0 5 30004 1 0 102
1 d 0 5 30007 1 0 2
4 6 16 16
4 3 16 16
4 9 3 6
4 16 9 0
4 23 26 26
4 26 23 0
4 19 26 26
