<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="TILE_INT_L" num_pb="1">
  <!-- Tile Interconnects -->
  <output name="EE2BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_EE2BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EE2BEG0_BUF.I" name="TILE_INT_L_EE2BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EE2BEG0_BUF_O" output="TILE_INT_L_EE2BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_EE2BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EE2BEG1_BUF.I" name="TILE_INT_L_EE2BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EE2BEG1_BUF_O" output="TILE_INT_L_EE2BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_EE2BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EE2BEG2_BUF.I" name="TILE_INT_L_EE2BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EE2BEG2_BUF_O" output="TILE_INT_L_EE2BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_EE2BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EE2BEG3_BUF.I" name="TILE_INT_L_EE2BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EE2BEG3_BUF_O" output="TILE_INT_L_EE2BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="EE4BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_EE4BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EE4BEG0_BUF.I" name="TILE_INT_L_EE4BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EE4BEG0_BUF_O" output="TILE_INT_L_EE4BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_EE4BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EE4BEG1_BUF.I" name="TILE_INT_L_EE4BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EE4BEG1_BUF_O" output="TILE_INT_L_EE4BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_EE4BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EE4BEG2_BUF.I" name="TILE_INT_L_EE4BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EE4BEG2_BUF_O" output="TILE_INT_L_EE4BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_EE4BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EE4BEG3_BUF.I" name="TILE_INT_L_EE4BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EE4BEG3_BUF_O" output="TILE_INT_L_EE4BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="EL1BEG" num_pins="3"/>
  <pb_type name="TILE_INT_L_EL1BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EL1BEG0_BUF.I" name="TILE_INT_L_EL1BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EL1BEG0_BUF_O" output="TILE_INT_L_EL1BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_EL1BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EL1BEG1_BUF.I" name="TILE_INT_L_EL1BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EL1BEG1_BUF_O" output="TILE_INT_L_EL1BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_EL1BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_EL1BEG2_BUF.I" name="TILE_INT_L_EL1BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_EL1BEG2_BUF_O" output="TILE_INT_L_EL1BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="ER1BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_ER1BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_ER1BEG1_BUF.I" name="TILE_INT_L_ER1BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_ER1BEG1_BUF_O" output="TILE_INT_L_ER1BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_ER1BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_ER1BEG2_BUF.I" name="TILE_INT_L_ER1BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_ER1BEG2_BUF_O" output="TILE_INT_L_ER1BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_ER1BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_ER1BEG3_BUF.I" name="TILE_INT_L_ER1BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_ER1BEG3_BUF_O" output="TILE_INT_L_ER1BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="NE2BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_NE2BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NE2BEG0_BUF.I" name="TILE_INT_L_NE2BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NE2BEG0_BUF_O" output="TILE_INT_L_NE2BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NE2BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NE2BEG1_BUF.I" name="TILE_INT_L_NE2BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NE2BEG1_BUF_O" output="TILE_INT_L_NE2BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NE2BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NE2BEG2_BUF.I" name="TILE_INT_L_NE2BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NE2BEG2_BUF_O" output="TILE_INT_L_NE2BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NE2BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NE2BEG3_BUF.I" name="TILE_INT_L_NE2BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NE2BEG3_BUF_O" output="TILE_INT_L_NE2BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="NE6BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_NE6BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NE6BEG0_BUF.I" name="TILE_INT_L_NE6BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NE6BEG0_BUF_O" output="TILE_INT_L_NE6BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NE6BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NE6BEG1_BUF.I" name="TILE_INT_L_NE6BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NE6BEG1_BUF_O" output="TILE_INT_L_NE6BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NE6BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NE6BEG2_BUF.I" name="TILE_INT_L_NE6BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NE6BEG2_BUF_O" output="TILE_INT_L_NE6BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NE6BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NE6BEG3_BUF.I" name="TILE_INT_L_NE6BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NE6BEG3_BUF_O" output="TILE_INT_L_NE6BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="NL1BEG" num_pins="3"/>
  <pb_type name="TILE_INT_L_NL1BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NL1BEG0_BUF.I" name="TILE_INT_L_NL1BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NL1BEG0_BUF_O" output="TILE_INT_L_NL1BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NL1BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NL1BEG1_BUF.I" name="TILE_INT_L_NL1BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NL1BEG1_BUF_O" output="TILE_INT_L_NL1BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NL1BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NL1BEG2_BUF.I" name="TILE_INT_L_NL1BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NL1BEG2_BUF_O" output="TILE_INT_L_NL1BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="NN2BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_NN2BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NN2BEG0_BUF.I" name="TILE_INT_L_NN2BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NN2BEG0_BUF_O" output="TILE_INT_L_NN2BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NN2BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NN2BEG1_BUF.I" name="TILE_INT_L_NN2BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NN2BEG1_BUF_O" output="TILE_INT_L_NN2BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NN2BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NN2BEG2_BUF.I" name="TILE_INT_L_NN2BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NN2BEG2_BUF_O" output="TILE_INT_L_NN2BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NN2BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NN2BEG3_BUF.I" name="TILE_INT_L_NN2BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NN2BEG3_BUF_O" output="TILE_INT_L_NN2BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="NN6BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_NN6BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NN6BEG0_BUF.I" name="TILE_INT_L_NN6BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NN6BEG0_BUF_O" output="TILE_INT_L_NN6BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NN6BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NN6BEG1_BUF.I" name="TILE_INT_L_NN6BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NN6BEG1_BUF_O" output="TILE_INT_L_NN6BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NN6BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NN6BEG2_BUF.I" name="TILE_INT_L_NN6BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NN6BEG2_BUF_O" output="TILE_INT_L_NN6BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NN6BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NN6BEG3_BUF.I" name="TILE_INT_L_NN6BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NN6BEG3_BUF_O" output="TILE_INT_L_NN6BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="NR1BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_NR1BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NR1BEG0_BUF.I" name="TILE_INT_L_NR1BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NR1BEG0_BUF_O" output="TILE_INT_L_NR1BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NR1BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NR1BEG1_BUF.I" name="TILE_INT_L_NR1BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NR1BEG1_BUF_O" output="TILE_INT_L_NR1BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NR1BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NR1BEG2_BUF.I" name="TILE_INT_L_NR1BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NR1BEG2_BUF_O" output="TILE_INT_L_NR1BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NR1BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NR1BEG3_BUF.I" name="TILE_INT_L_NR1BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NR1BEG3_BUF_O" output="TILE_INT_L_NR1BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="NW2BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_NW2BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NW2BEG0_BUF.I" name="TILE_INT_L_NW2BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NW2BEG0_BUF_O" output="TILE_INT_L_NW2BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NW2BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NW2BEG1_BUF.I" name="TILE_INT_L_NW2BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NW2BEG1_BUF_O" output="TILE_INT_L_NW2BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NW2BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NW2BEG2_BUF.I" name="TILE_INT_L_NW2BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NW2BEG2_BUF_O" output="TILE_INT_L_NW2BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NW2BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NW2BEG3_BUF.I" name="TILE_INT_L_NW2BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NW2BEG3_BUF_O" output="TILE_INT_L_NW2BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="NW6BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_NW6BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NW6BEG0_BUF.I" name="TILE_INT_L_NW6BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NW6BEG0_BUF_O" output="TILE_INT_L_NW6BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NW6BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NW6BEG1_BUF.I" name="TILE_INT_L_NW6BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NW6BEG1_BUF_O" output="TILE_INT_L_NW6BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NW6BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NW6BEG2_BUF.I" name="TILE_INT_L_NW6BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NW6BEG2_BUF_O" output="TILE_INT_L_NW6BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_NW6BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_NW6BEG3_BUF.I" name="TILE_INT_L_NW6BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_NW6BEG3_BUF_O" output="TILE_INT_L_NW6BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="SE2BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_SE2BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SE2BEG0_BUF.I" name="TILE_INT_L_SE2BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SE2BEG0_BUF_O" output="TILE_INT_L_SE2BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SE2BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SE2BEG1_BUF.I" name="TILE_INT_L_SE2BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SE2BEG1_BUF_O" output="TILE_INT_L_SE2BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SE2BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SE2BEG2_BUF.I" name="TILE_INT_L_SE2BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SE2BEG2_BUF_O" output="TILE_INT_L_SE2BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SE2BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SE2BEG3_BUF.I" name="TILE_INT_L_SE2BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SE2BEG3_BUF_O" output="TILE_INT_L_SE2BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="SE6BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_SE6BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SE6BEG0_BUF.I" name="TILE_INT_L_SE6BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SE6BEG0_BUF_O" output="TILE_INT_L_SE6BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SE6BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SE6BEG1_BUF.I" name="TILE_INT_L_SE6BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SE6BEG1_BUF_O" output="TILE_INT_L_SE6BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SE6BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SE6BEG2_BUF.I" name="TILE_INT_L_SE6BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SE6BEG2_BUF_O" output="TILE_INT_L_SE6BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SE6BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SE6BEG3_BUF.I" name="TILE_INT_L_SE6BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SE6BEG3_BUF_O" output="TILE_INT_L_SE6BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="SL1BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_SL1BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SL1BEG0_BUF.I" name="TILE_INT_L_SL1BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SL1BEG0_BUF_O" output="TILE_INT_L_SL1BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SL1BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SL1BEG1_BUF.I" name="TILE_INT_L_SL1BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SL1BEG1_BUF_O" output="TILE_INT_L_SL1BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SL1BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SL1BEG2_BUF.I" name="TILE_INT_L_SL1BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SL1BEG2_BUF_O" output="TILE_INT_L_SL1BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SL1BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SL1BEG3_BUF.I" name="TILE_INT_L_SL1BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SL1BEG3_BUF_O" output="TILE_INT_L_SL1BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="SR1BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_SR1BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SR1BEG1_BUF.I" name="TILE_INT_L_SR1BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SR1BEG1_BUF_O" output="TILE_INT_L_SR1BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SR1BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SR1BEG2_BUF.I" name="TILE_INT_L_SR1BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SR1BEG2_BUF_O" output="TILE_INT_L_SR1BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SR1BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SR1BEG3_BUF.I" name="TILE_INT_L_SR1BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SR1BEG3_BUF_O" output="TILE_INT_L_SR1BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="SS2BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_SS2BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SS2BEG0_BUF.I" name="TILE_INT_L_SS2BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SS2BEG0_BUF_O" output="TILE_INT_L_SS2BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SS2BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SS2BEG1_BUF.I" name="TILE_INT_L_SS2BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SS2BEG1_BUF_O" output="TILE_INT_L_SS2BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SS2BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SS2BEG2_BUF.I" name="TILE_INT_L_SS2BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SS2BEG2_BUF_O" output="TILE_INT_L_SS2BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SS2BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SS2BEG3_BUF.I" name="TILE_INT_L_SS2BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SS2BEG3_BUF_O" output="TILE_INT_L_SS2BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="SS6BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_SS6BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SS6BEG0_BUF.I" name="TILE_INT_L_SS6BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SS6BEG0_BUF_O" output="TILE_INT_L_SS6BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SS6BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SS6BEG1_BUF.I" name="TILE_INT_L_SS6BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SS6BEG1_BUF_O" output="TILE_INT_L_SS6BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SS6BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SS6BEG2_BUF.I" name="TILE_INT_L_SS6BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SS6BEG2_BUF_O" output="TILE_INT_L_SS6BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SS6BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SS6BEG3_BUF.I" name="TILE_INT_L_SS6BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SS6BEG3_BUF_O" output="TILE_INT_L_SS6BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="SW2BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_SW2BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SW2BEG0_BUF.I" name="TILE_INT_L_SW2BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SW2BEG0_BUF_O" output="TILE_INT_L_SW2BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SW2BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SW2BEG1_BUF.I" name="TILE_INT_L_SW2BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SW2BEG1_BUF_O" output="TILE_INT_L_SW2BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SW2BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SW2BEG2_BUF.I" name="TILE_INT_L_SW2BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SW2BEG2_BUF_O" output="TILE_INT_L_SW2BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SW2BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SW2BEG3_BUF.I" name="TILE_INT_L_SW2BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SW2BEG3_BUF_O" output="TILE_INT_L_SW2BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="SW6BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_SW6BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SW6BEG0_BUF.I" name="TILE_INT_L_SW6BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SW6BEG0_BUF_O" output="TILE_INT_L_SW6BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SW6BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SW6BEG1_BUF.I" name="TILE_INT_L_SW6BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SW6BEG1_BUF_O" output="TILE_INT_L_SW6BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SW6BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SW6BEG2_BUF.I" name="TILE_INT_L_SW6BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SW6BEG2_BUF_O" output="TILE_INT_L_SW6BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_SW6BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_SW6BEG3_BUF.I" name="TILE_INT_L_SW6BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_SW6BEG3_BUF_O" output="TILE_INT_L_SW6BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="WL1BEG" num_pins="3"/>
  <pb_type name="TILE_INT_L_WL1BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WL1BEG0_BUF.I" name="TILE_INT_L_WL1BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WL1BEG0_BUF_O" output="TILE_INT_L_WL1BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WL1BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WL1BEG1_BUF.I" name="TILE_INT_L_WL1BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WL1BEG1_BUF_O" output="TILE_INT_L_WL1BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WL1BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WL1BEG2_BUF.I" name="TILE_INT_L_WL1BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WL1BEG2_BUF_O" output="TILE_INT_L_WL1BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="WR1BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_WR1BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WR1BEG1_BUF.I" name="TILE_INT_L_WR1BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WR1BEG1_BUF_O" output="TILE_INT_L_WR1BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WR1BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WR1BEG2_BUF.I" name="TILE_INT_L_WR1BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WR1BEG2_BUF_O" output="TILE_INT_L_WR1BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WR1BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WR1BEG3_BUF.I" name="TILE_INT_L_WR1BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WR1BEG3_BUF_O" output="TILE_INT_L_WR1BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="WW2BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_WW2BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WW2BEG0_BUF.I" name="TILE_INT_L_WW2BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WW2BEG0_BUF_O" output="TILE_INT_L_WW2BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WW2BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WW2BEG1_BUF.I" name="TILE_INT_L_WW2BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WW2BEG1_BUF_O" output="TILE_INT_L_WW2BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WW2BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WW2BEG2_BUF.I" name="TILE_INT_L_WW2BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WW2BEG2_BUF_O" output="TILE_INT_L_WW2BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WW2BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WW2BEG3_BUF.I" name="TILE_INT_L_WW2BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WW2BEG3_BUF_O" output="TILE_INT_L_WW2BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="WW4BEG" num_pins="4"/>
  <pb_type name="TILE_INT_L_WW4BEG0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WW4BEG0_BUF.I" name="TILE_INT_L_WW4BEG0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WW4BEG0_BUF_O" output="TILE_INT_L_WW4BEG0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WW4BEG1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WW4BEG1_BUF.I" name="TILE_INT_L_WW4BEG1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WW4BEG1_BUF_O" output="TILE_INT_L_WW4BEG1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WW4BEG2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WW4BEG2_BUF.I" name="TILE_INT_L_WW4BEG2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WW4BEG2_BUF_O" output="TILE_INT_L_WW4BEG2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_WW4BEG3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_WW4BEG3_BUF.I" name="TILE_INT_L_WW4BEG3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_WW4BEG3_BUF_O" output="TILE_INT_L_WW4BEG3_BUF.O"/>
    </interconnect>
  </pb_type>
  <input name="EE2END" num_pins="4"/>
  <input name="EE4END" num_pins="4"/>
  <input name="EL1END" num_pins="4"/>
  <input name="ER1END" num_pins="4"/>
  <input name="NE2END" num_pins="4"/>
  <input name="NE6END" num_pins="4"/>
  <input name="NL1END" num_pins="3"/>
  <input name="NN2END" num_pins="4"/>
  <input name="NN6END" num_pins="4"/>
  <input name="NR1END" num_pins="4"/>
  <input name="NW2END" num_pins="4"/>
  <input name="NW6END" num_pins="4"/>
  <input name="SE2END" num_pins="4"/>
  <input name="SE6END" num_pins="4"/>
  <input name="SL1END" num_pins="4"/>
  <input name="SR1END" num_pins="4"/>
  <input name="SS2END" num_pins="4"/>
  <input name="SS6END" num_pins="4"/>
  <input name="SW2END" num_pins="4"/>
  <input name="SW6END" num_pins="4"/>
  <input name="WL1END" num_pins="4"/>
  <input name="WR1END" num_pins="4"/>
  <input name="WW2END" num_pins="4"/>
  <input name="WW4END" num_pins="4"/>
  <clock name="GCLK_L_B" num_pins="12"/>
  <clock name="GFAN" num_pins="2"/>
  <!-- Local Interconnects -->
  <output name="BYP_L" num_pins="8"/>
  <pb_type name="TILE_INT_L_BYP_L0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_BYP_L0_BUF.I" name="TILE_INT_L_BYP_L0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_BYP_L0_BUF_O" output="TILE_INT_L_BYP_L0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_BYP_L1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_BYP_L1_BUF.I" name="TILE_INT_L_BYP_L1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_BYP_L1_BUF_O" output="TILE_INT_L_BYP_L1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_BYP_L2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_BYP_L2_BUF.I" name="TILE_INT_L_BYP_L2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_BYP_L2_BUF_O" output="TILE_INT_L_BYP_L2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_BYP_L3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_BYP_L3_BUF.I" name="TILE_INT_L_BYP_L3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_BYP_L3_BUF_O" output="TILE_INT_L_BYP_L3_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_BYP_L4_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_BYP_L4_BUF.I" name="TILE_INT_L_BYP_L4_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_BYP_L4_BUF_O" output="TILE_INT_L_BYP_L4_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_BYP_L5_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_BYP_L5_BUF.I" name="TILE_INT_L_BYP_L5_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_BYP_L5_BUF_O" output="TILE_INT_L_BYP_L5_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_BYP_L6_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_BYP_L6_BUF.I" name="TILE_INT_L_BYP_L6_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_BYP_L6_BUF_O" output="TILE_INT_L_BYP_L6_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_BYP_L7_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_BYP_L7_BUF.I" name="TILE_INT_L_BYP_L7_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_BYP_L7_BUF_O" output="TILE_INT_L_BYP_L7_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="CLK_L" num_pins="2"/>
  <pb_type name="TILE_INT_L_CLK_L0_BUF" num_pb="1">
    <clock name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_CLK_L0_BUF.I" name="TILE_INT_L_CLK_L0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_CLK_L0_BUF_O" output="TILE_INT_L_CLK_L0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_CLK_L1_BUF" num_pb="1">
    <clock name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_CLK_L1_BUF.I" name="TILE_INT_L_CLK_L1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_CLK_L1_BUF_O" output="TILE_INT_L_CLK_L1_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="CTRL_L" num_pins="2"/>
  <pb_type name="TILE_INT_L_CTRL_L0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_CTRL_L0_BUF.I" name="TILE_INT_L_CTRL_L0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_CTRL_L0_BUF_O" output="TILE_INT_L_CTRL_L0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_CTRL_L1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_CTRL_L1_BUF.I" name="TILE_INT_L_CTRL_L1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_CTRL_L1_BUF_O" output="TILE_INT_L_CTRL_L1_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="FAN_L" num_pins="8"/>
  <pb_type name="TILE_INT_L_FAN_L0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_FAN_L0_BUF.I" name="TILE_INT_L_FAN_L0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_FAN_L0_BUF_O" output="TILE_INT_L_FAN_L0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_FAN_L1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_FAN_L1_BUF.I" name="TILE_INT_L_FAN_L1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_FAN_L1_BUF_O" output="TILE_INT_L_FAN_L1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_FAN_L2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_FAN_L2_BUF.I" name="TILE_INT_L_FAN_L2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_FAN_L2_BUF_O" output="TILE_INT_L_FAN_L2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_FAN_L3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_FAN_L3_BUF.I" name="TILE_INT_L_FAN_L3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_FAN_L3_BUF_O" output="TILE_INT_L_FAN_L3_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_FAN_L4_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_FAN_L4_BUF.I" name="TILE_INT_L_FAN_L4_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_FAN_L4_BUF_O" output="TILE_INT_L_FAN_L4_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_FAN_L5_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_FAN_L5_BUF.I" name="TILE_INT_L_FAN_L5_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_FAN_L5_BUF_O" output="TILE_INT_L_FAN_L5_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_FAN_L6_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_FAN_L6_BUF.I" name="TILE_INT_L_FAN_L6_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_FAN_L6_BUF_O" output="TILE_INT_L_FAN_L6_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_FAN_L7_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_FAN_L7_BUF.I" name="TILE_INT_L_FAN_L7_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_FAN_L7_BUF_O" output="TILE_INT_L_FAN_L7_BUF.O"/>
    </interconnect>
  </pb_type>
  <output name="IMUX_L" num_pins="48"/>
  <pb_type name="TILE_INT_L_IMUX_L0_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L0_BUF.I" name="TILE_INT_L_IMUX_L0_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L0_BUF_O" output="TILE_INT_L_IMUX_L0_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L1_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L1_BUF.I" name="TILE_INT_L_IMUX_L1_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L1_BUF_O" output="TILE_INT_L_IMUX_L1_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L2_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L2_BUF.I" name="TILE_INT_L_IMUX_L2_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L2_BUF_O" output="TILE_INT_L_IMUX_L2_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L3_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L3_BUF.I" name="TILE_INT_L_IMUX_L3_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L3_BUF_O" output="TILE_INT_L_IMUX_L3_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L4_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L4_BUF.I" name="TILE_INT_L_IMUX_L4_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L4_BUF_O" output="TILE_INT_L_IMUX_L4_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L5_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L5_BUF.I" name="TILE_INT_L_IMUX_L5_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L5_BUF_O" output="TILE_INT_L_IMUX_L5_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L6_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L6_BUF.I" name="TILE_INT_L_IMUX_L6_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L6_BUF_O" output="TILE_INT_L_IMUX_L6_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L7_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L7_BUF.I" name="TILE_INT_L_IMUX_L7_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L7_BUF_O" output="TILE_INT_L_IMUX_L7_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L8_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L8_BUF.I" name="TILE_INT_L_IMUX_L8_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L8_BUF_O" output="TILE_INT_L_IMUX_L8_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L9_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L9_BUF.I" name="TILE_INT_L_IMUX_L9_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L9_BUF_O" output="TILE_INT_L_IMUX_L9_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L10_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L10_BUF.I" name="TILE_INT_L_IMUX_L10_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L10_BUF_O" output="TILE_INT_L_IMUX_L10_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L11_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L11_BUF.I" name="TILE_INT_L_IMUX_L11_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L11_BUF_O" output="TILE_INT_L_IMUX_L11_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L12_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L12_BUF.I" name="TILE_INT_L_IMUX_L12_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L12_BUF_O" output="TILE_INT_L_IMUX_L12_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L13_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L13_BUF.I" name="TILE_INT_L_IMUX_L13_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L13_BUF_O" output="TILE_INT_L_IMUX_L13_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L14_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L14_BUF.I" name="TILE_INT_L_IMUX_L14_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L14_BUF_O" output="TILE_INT_L_IMUX_L14_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L15_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L15_BUF.I" name="TILE_INT_L_IMUX_L15_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L15_BUF_O" output="TILE_INT_L_IMUX_L15_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L16_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L16_BUF.I" name="TILE_INT_L_IMUX_L16_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L16_BUF_O" output="TILE_INT_L_IMUX_L16_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L17_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L17_BUF.I" name="TILE_INT_L_IMUX_L17_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L17_BUF_O" output="TILE_INT_L_IMUX_L17_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L18_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L18_BUF.I" name="TILE_INT_L_IMUX_L18_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L18_BUF_O" output="TILE_INT_L_IMUX_L18_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L19_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L19_BUF.I" name="TILE_INT_L_IMUX_L19_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L19_BUF_O" output="TILE_INT_L_IMUX_L19_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L20_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L20_BUF.I" name="TILE_INT_L_IMUX_L20_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L20_BUF_O" output="TILE_INT_L_IMUX_L20_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L21_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L21_BUF.I" name="TILE_INT_L_IMUX_L21_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L21_BUF_O" output="TILE_INT_L_IMUX_L21_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L22_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L22_BUF.I" name="TILE_INT_L_IMUX_L22_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L22_BUF_O" output="TILE_INT_L_IMUX_L22_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L23_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L23_BUF.I" name="TILE_INT_L_IMUX_L23_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L23_BUF_O" output="TILE_INT_L_IMUX_L23_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L24_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L24_BUF.I" name="TILE_INT_L_IMUX_L24_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L24_BUF_O" output="TILE_INT_L_IMUX_L24_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L25_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L25_BUF.I" name="TILE_INT_L_IMUX_L25_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L25_BUF_O" output="TILE_INT_L_IMUX_L25_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L26_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L26_BUF.I" name="TILE_INT_L_IMUX_L26_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L26_BUF_O" output="TILE_INT_L_IMUX_L26_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L27_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L27_BUF.I" name="TILE_INT_L_IMUX_L27_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L27_BUF_O" output="TILE_INT_L_IMUX_L27_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L28_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L28_BUF.I" name="TILE_INT_L_IMUX_L28_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L28_BUF_O" output="TILE_INT_L_IMUX_L28_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L29_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L29_BUF.I" name="TILE_INT_L_IMUX_L29_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L29_BUF_O" output="TILE_INT_L_IMUX_L29_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L30_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L30_BUF.I" name="TILE_INT_L_IMUX_L30_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L30_BUF_O" output="TILE_INT_L_IMUX_L30_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L31_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L31_BUF.I" name="TILE_INT_L_IMUX_L31_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L31_BUF_O" output="TILE_INT_L_IMUX_L31_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L32_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L32_BUF.I" name="TILE_INT_L_IMUX_L32_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L32_BUF_O" output="TILE_INT_L_IMUX_L32_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L33_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L33_BUF.I" name="TILE_INT_L_IMUX_L33_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L33_BUF_O" output="TILE_INT_L_IMUX_L33_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L34_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L34_BUF.I" name="TILE_INT_L_IMUX_L34_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L34_BUF_O" output="TILE_INT_L_IMUX_L34_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L35_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L35_BUF.I" name="TILE_INT_L_IMUX_L35_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L35_BUF_O" output="TILE_INT_L_IMUX_L35_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L36_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L36_BUF.I" name="TILE_INT_L_IMUX_L36_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L36_BUF_O" output="TILE_INT_L_IMUX_L36_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L37_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L37_BUF.I" name="TILE_INT_L_IMUX_L37_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L37_BUF_O" output="TILE_INT_L_IMUX_L37_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L38_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L38_BUF.I" name="TILE_INT_L_IMUX_L38_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L38_BUF_O" output="TILE_INT_L_IMUX_L38_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L39_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L39_BUF.I" name="TILE_INT_L_IMUX_L39_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L39_BUF_O" output="TILE_INT_L_IMUX_L39_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L40_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L40_BUF.I" name="TILE_INT_L_IMUX_L40_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L40_BUF_O" output="TILE_INT_L_IMUX_L40_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L41_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L41_BUF.I" name="TILE_INT_L_IMUX_L41_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L41_BUF_O" output="TILE_INT_L_IMUX_L41_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L42_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L42_BUF.I" name="TILE_INT_L_IMUX_L42_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L42_BUF_O" output="TILE_INT_L_IMUX_L42_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L43_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L43_BUF.I" name="TILE_INT_L_IMUX_L43_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L43_BUF_O" output="TILE_INT_L_IMUX_L43_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L44_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L44_BUF.I" name="TILE_INT_L_IMUX_L44_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L44_BUF_O" output="TILE_INT_L_IMUX_L44_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L45_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L45_BUF.I" name="TILE_INT_L_IMUX_L45_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L45_BUF_O" output="TILE_INT_L_IMUX_L45_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L46_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L46_BUF.I" name="TILE_INT_L_IMUX_L46_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L46_BUF_O" output="TILE_INT_L_IMUX_L46_BUF.O"/>
    </interconnect>
  </pb_type>
  <pb_type name="TILE_INT_L_IMUX_L47_BUF" num_pb="1">
    <input name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <xi:include href="../../../vpr/buf/pb_type.xml"/>
    <interconnect>
      <direct input="TILE_INT_L_IMUX_L47_BUF.I" name="TILE_INT_L_IMUX_L47_BUF_I" output="BUF.I"/>
      <direct input="BUF.O" name="TILE_INT_L_IMUX_L47_BUF_O" output="TILE_INT_L_IMUX_L47_BUF.O"/>
    </interconnect>
  </pb_type>
  <input name="LOGIC_OUTS_L" num_pins="24"/>
  <interconnect>
    <!-- Output muxes for EE2BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.EE2BEG[0]" output="TILE_INT_L_EE2BEG0_BUF.I"/>
    <direct input="TILE_INT_L_EE2BEG0_BUF.O" name="TILE_INT_L.EE2BEG[0]_OUT" output="TILE_INT_L.EE2BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.EE2BEG[1]" output="TILE_INT_L_EE2BEG1_BUF.I"/>
    <direct input="TILE_INT_L_EE2BEG1_BUF.O" name="TILE_INT_L.EE2BEG[1]_OUT" output="TILE_INT_L.EE2BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.EE2BEG[2]" output="TILE_INT_L_EE2BEG2_BUF.I"/>
    <direct input="TILE_INT_L_EE2BEG2_BUF.O" name="TILE_INT_L.EE2BEG[2]_OUT" output="TILE_INT_L.EE2BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.EE2BEG[3]" output="TILE_INT_L_EE2BEG3_BUF.I"/>
    <direct input="TILE_INT_L_EE2BEG3_BUF.O" name="TILE_INT_L.EE2BEG[3]_OUT" output="TILE_INT_L.EE2BEG[3]"/>
    <!-- Output muxes for EE4BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.EE4BEG[0]" output="TILE_INT_L_EE4BEG0_BUF.I"/>
    <direct input="TILE_INT_L_EE4BEG0_BUF.O" name="TILE_INT_L.EE4BEG[0]_OUT" output="TILE_INT_L.EE4BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.EE4BEG[1]" output="TILE_INT_L_EE4BEG1_BUF.I"/>
    <direct input="TILE_INT_L_EE4BEG1_BUF.O" name="TILE_INT_L.EE4BEG[1]_OUT" output="TILE_INT_L.EE4BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.EE4BEG[2]" output="TILE_INT_L_EE4BEG2_BUF.I"/>
    <direct input="TILE_INT_L_EE4BEG2_BUF.O" name="TILE_INT_L.EE4BEG[2]_OUT" output="TILE_INT_L.EE4BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.EE4BEG[3]" output="TILE_INT_L_EE4BEG3_BUF.I"/>
    <direct input="TILE_INT_L_EE4BEG3_BUF.O" name="TILE_INT_L.EE4BEG[3]_OUT" output="TILE_INT_L.EE4BEG[3]"/>
    <!-- Output muxes for EL1BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.EL1BEG[0]" output="TILE_INT_L_EL1BEG0_BUF.I"/>
    <direct input="TILE_INT_L_EL1BEG0_BUF.O" name="TILE_INT_L.EL1BEG[0]_OUT" output="TILE_INT_L.EL1BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.EL1BEG[1]" output="TILE_INT_L_EL1BEG1_BUF.I"/>
    <direct input="TILE_INT_L_EL1BEG1_BUF.O" name="TILE_INT_L.EL1BEG[1]_OUT" output="TILE_INT_L.EL1BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.EL1BEG[2]" output="TILE_INT_L_EL1BEG2_BUF.I"/>
    <direct input="TILE_INT_L_EL1BEG2_BUF.O" name="TILE_INT_L.EL1BEG[2]_OUT" output="TILE_INT_L.EL1BEG[2]"/>
    <!-- Output muxes for ER1BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.ER1BEG[1]" output="TILE_INT_L_ER1BEG1_BUF.I"/>
    <direct input="TILE_INT_L_ER1BEG1_BUF.O" name="TILE_INT_L.ER1BEG[1]_OUT" output="TILE_INT_L.ER1BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.ER1BEG[2]" output="TILE_INT_L_ER1BEG2_BUF.I"/>
    <direct input="TILE_INT_L_ER1BEG2_BUF.O" name="TILE_INT_L.ER1BEG[2]_OUT" output="TILE_INT_L.ER1BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.ER1BEG[3]" output="TILE_INT_L_ER1BEG3_BUF.I"/>
    <direct input="TILE_INT_L_ER1BEG3_BUF.O" name="TILE_INT_L.ER1BEG[3]_OUT" output="TILE_INT_L.ER1BEG[3]"/>
    <!-- Output muxes for NE2BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.NE2BEG[0]" output="TILE_INT_L_NE2BEG0_BUF.I"/>
    <direct input="TILE_INT_L_NE2BEG0_BUF.O" name="TILE_INT_L.NE2BEG[0]_OUT" output="TILE_INT_L.NE2BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.NE2BEG[1]" output="TILE_INT_L_NE2BEG1_BUF.I"/>
    <direct input="TILE_INT_L_NE2BEG1_BUF.O" name="TILE_INT_L.NE2BEG[1]_OUT" output="TILE_INT_L.NE2BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.NE2BEG[2]" output="TILE_INT_L_NE2BEG2_BUF.I"/>
    <direct input="TILE_INT_L_NE2BEG2_BUF.O" name="TILE_INT_L.NE2BEG[2]_OUT" output="TILE_INT_L.NE2BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.NE2BEG[3]" output="TILE_INT_L_NE2BEG3_BUF.I"/>
    <direct input="TILE_INT_L_NE2BEG3_BUF.O" name="TILE_INT_L.NE2BEG[3]_OUT" output="TILE_INT_L.NE2BEG[3]"/>
    <!-- Output muxes for NE6BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.NE6BEG[0]" output="TILE_INT_L_NE6BEG0_BUF.I"/>
    <direct input="TILE_INT_L_NE6BEG0_BUF.O" name="TILE_INT_L.NE6BEG[0]_OUT" output="TILE_INT_L.NE6BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.NE6BEG[1]" output="TILE_INT_L_NE6BEG1_BUF.I"/>
    <direct input="TILE_INT_L_NE6BEG1_BUF.O" name="TILE_INT_L.NE6BEG[1]_OUT" output="TILE_INT_L.NE6BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.NE6BEG[2]" output="TILE_INT_L_NE6BEG2_BUF.I"/>
    <direct input="TILE_INT_L_NE6BEG2_BUF.O" name="TILE_INT_L.NE6BEG[2]_OUT" output="TILE_INT_L.NE6BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.NE6BEG[3]" output="TILE_INT_L_NE6BEG3_BUF.I"/>
    <direct input="TILE_INT_L_NE6BEG3_BUF.O" name="TILE_INT_L.NE6BEG[3]_OUT" output="TILE_INT_L.NE6BEG[3]"/>
    <!-- Output muxes for NL1BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.NL1BEG[0]" output="TILE_INT_L_NL1BEG0_BUF.I"/>
    <direct input="TILE_INT_L_NL1BEG0_BUF.O" name="TILE_INT_L.NL1BEG[0]_OUT" output="TILE_INT_L.NL1BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.NL1BEG[1]" output="TILE_INT_L_NL1BEG1_BUF.I"/>
    <direct input="TILE_INT_L_NL1BEG1_BUF.O" name="TILE_INT_L.NL1BEG[1]_OUT" output="TILE_INT_L.NL1BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.NL1BEG[2]" output="TILE_INT_L_NL1BEG2_BUF.I"/>
    <direct input="TILE_INT_L_NL1BEG2_BUF.O" name="TILE_INT_L.NL1BEG[2]_OUT" output="TILE_INT_L.NL1BEG[2]"/>
    <!-- Output muxes for NN2BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.NN2BEG[0]" output="TILE_INT_L_NN2BEG0_BUF.I"/>
    <direct input="TILE_INT_L_NN2BEG0_BUF.O" name="TILE_INT_L.NN2BEG[0]_OUT" output="TILE_INT_L.NN2BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.NN2BEG[1]" output="TILE_INT_L_NN2BEG1_BUF.I"/>
    <direct input="TILE_INT_L_NN2BEG1_BUF.O" name="TILE_INT_L.NN2BEG[1]_OUT" output="TILE_INT_L.NN2BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.NN2BEG[2]" output="TILE_INT_L_NN2BEG2_BUF.I"/>
    <direct input="TILE_INT_L_NN2BEG2_BUF.O" name="TILE_INT_L.NN2BEG[2]_OUT" output="TILE_INT_L.NN2BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.NN2BEG[3]" output="TILE_INT_L_NN2BEG3_BUF.I"/>
    <direct input="TILE_INT_L_NN2BEG3_BUF.O" name="TILE_INT_L.NN2BEG[3]_OUT" output="TILE_INT_L.NN2BEG[3]"/>
    <!-- Output muxes for NN6BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.NN6BEG[0]" output="TILE_INT_L_NN6BEG0_BUF.I"/>
    <direct input="TILE_INT_L_NN6BEG0_BUF.O" name="TILE_INT_L.NN6BEG[0]_OUT" output="TILE_INT_L.NN6BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.NN6BEG[1]" output="TILE_INT_L_NN6BEG1_BUF.I"/>
    <direct input="TILE_INT_L_NN6BEG1_BUF.O" name="TILE_INT_L.NN6BEG[1]_OUT" output="TILE_INT_L.NN6BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.NN6BEG[2]" output="TILE_INT_L_NN6BEG2_BUF.I"/>
    <direct input="TILE_INT_L_NN6BEG2_BUF.O" name="TILE_INT_L.NN6BEG[2]_OUT" output="TILE_INT_L.NN6BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.NN6BEG[3]" output="TILE_INT_L_NN6BEG3_BUF.I"/>
    <direct input="TILE_INT_L_NN6BEG3_BUF.O" name="TILE_INT_L.NN6BEG[3]_OUT" output="TILE_INT_L.NN6BEG[3]"/>
    <!-- Output muxes for NR1BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.NR1BEG[0]" output="TILE_INT_L_NR1BEG0_BUF.I"/>
    <direct input="TILE_INT_L_NR1BEG0_BUF.O" name="TILE_INT_L.NR1BEG[0]_OUT" output="TILE_INT_L.NR1BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.NR1BEG[1]" output="TILE_INT_L_NR1BEG1_BUF.I"/>
    <direct input="TILE_INT_L_NR1BEG1_BUF.O" name="TILE_INT_L.NR1BEG[1]_OUT" output="TILE_INT_L.NR1BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.NR1BEG[2]" output="TILE_INT_L_NR1BEG2_BUF.I"/>
    <direct input="TILE_INT_L_NR1BEG2_BUF.O" name="TILE_INT_L.NR1BEG[2]_OUT" output="TILE_INT_L.NR1BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.NR1BEG[3]" output="TILE_INT_L_NR1BEG3_BUF.I"/>
    <direct input="TILE_INT_L_NR1BEG3_BUF.O" name="TILE_INT_L.NR1BEG[3]_OUT" output="TILE_INT_L.NR1BEG[3]"/>
    <!-- Output muxes for NW2BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.NW2BEG[0]" output="TILE_INT_L_NW2BEG0_BUF.I"/>
    <direct input="TILE_INT_L_NW2BEG0_BUF.O" name="TILE_INT_L.NW2BEG[0]_OUT" output="TILE_INT_L.NW2BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.NW2BEG[1]" output="TILE_INT_L_NW2BEG1_BUF.I"/>
    <direct input="TILE_INT_L_NW2BEG1_BUF.O" name="TILE_INT_L.NW2BEG[1]_OUT" output="TILE_INT_L.NW2BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.NW2BEG[2]" output="TILE_INT_L_NW2BEG2_BUF.I"/>
    <direct input="TILE_INT_L_NW2BEG2_BUF.O" name="TILE_INT_L.NW2BEG[2]_OUT" output="TILE_INT_L.NW2BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.NW2BEG[3]" output="TILE_INT_L_NW2BEG3_BUF.I"/>
    <direct input="TILE_INT_L_NW2BEG3_BUF.O" name="TILE_INT_L.NW2BEG[3]_OUT" output="TILE_INT_L.NW2BEG[3]"/>
    <!-- Output muxes for NW6BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.NW6BEG[0]" output="TILE_INT_L_NW6BEG0_BUF.I"/>
    <direct input="TILE_INT_L_NW6BEG0_BUF.O" name="TILE_INT_L.NW6BEG[0]_OUT" output="TILE_INT_L.NW6BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.NW6BEG[1]" output="TILE_INT_L_NW6BEG1_BUF.I"/>
    <direct input="TILE_INT_L_NW6BEG1_BUF.O" name="TILE_INT_L.NW6BEG[1]_OUT" output="TILE_INT_L.NW6BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.NW6BEG[2]" output="TILE_INT_L_NW6BEG2_BUF.I"/>
    <direct input="TILE_INT_L_NW6BEG2_BUF.O" name="TILE_INT_L.NW6BEG[2]_OUT" output="TILE_INT_L.NW6BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.NW6BEG[3]" output="TILE_INT_L_NW6BEG3_BUF.I"/>
    <direct input="TILE_INT_L_NW6BEG3_BUF.O" name="TILE_INT_L.NW6BEG[3]_OUT" output="TILE_INT_L.NW6BEG[3]"/>
    <!-- Output muxes for SE2BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.SE2BEG[0]" output="TILE_INT_L_SE2BEG0_BUF.I"/>
    <direct input="TILE_INT_L_SE2BEG0_BUF.O" name="TILE_INT_L.SE2BEG[0]_OUT" output="TILE_INT_L.SE2BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.SE2BEG[1]" output="TILE_INT_L_SE2BEG1_BUF.I"/>
    <direct input="TILE_INT_L_SE2BEG1_BUF.O" name="TILE_INT_L.SE2BEG[1]_OUT" output="TILE_INT_L.SE2BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.SE2BEG[2]" output="TILE_INT_L_SE2BEG2_BUF.I"/>
    <direct input="TILE_INT_L_SE2BEG2_BUF.O" name="TILE_INT_L.SE2BEG[2]_OUT" output="TILE_INT_L.SE2BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.SE2BEG[3]" output="TILE_INT_L_SE2BEG3_BUF.I"/>
    <direct input="TILE_INT_L_SE2BEG3_BUF.O" name="TILE_INT_L.SE2BEG[3]_OUT" output="TILE_INT_L.SE2BEG[3]"/>
    <!-- Output muxes for SE6BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.SE6BEG[0]" output="TILE_INT_L_SE6BEG0_BUF.I"/>
    <direct input="TILE_INT_L_SE6BEG0_BUF.O" name="TILE_INT_L.SE6BEG[0]_OUT" output="TILE_INT_L.SE6BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.SE6BEG[1]" output="TILE_INT_L_SE6BEG1_BUF.I"/>
    <direct input="TILE_INT_L_SE6BEG1_BUF.O" name="TILE_INT_L.SE6BEG[1]_OUT" output="TILE_INT_L.SE6BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.SE6BEG[2]" output="TILE_INT_L_SE6BEG2_BUF.I"/>
    <direct input="TILE_INT_L_SE6BEG2_BUF.O" name="TILE_INT_L.SE6BEG[2]_OUT" output="TILE_INT_L.SE6BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.SE6BEG[3]" output="TILE_INT_L_SE6BEG3_BUF.I"/>
    <direct input="TILE_INT_L_SE6BEG3_BUF.O" name="TILE_INT_L.SE6BEG[3]_OUT" output="TILE_INT_L.SE6BEG[3]"/>
    <!-- Output muxes for SL1BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.SL1BEG[0]" output="TILE_INT_L_SL1BEG0_BUF.I"/>
    <direct input="TILE_INT_L_SL1BEG0_BUF.O" name="TILE_INT_L.SL1BEG[0]_OUT" output="TILE_INT_L.SL1BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.SL1BEG[1]" output="TILE_INT_L_SL1BEG1_BUF.I"/>
    <direct input="TILE_INT_L_SL1BEG1_BUF.O" name="TILE_INT_L.SL1BEG[1]_OUT" output="TILE_INT_L.SL1BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.SL1BEG[2]" output="TILE_INT_L_SL1BEG2_BUF.I"/>
    <direct input="TILE_INT_L_SL1BEG2_BUF.O" name="TILE_INT_L.SL1BEG[2]_OUT" output="TILE_INT_L.SL1BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.SL1BEG[3]" output="TILE_INT_L_SL1BEG3_BUF.I"/>
    <direct input="TILE_INT_L_SL1BEG3_BUF.O" name="TILE_INT_L.SL1BEG[3]_OUT" output="TILE_INT_L.SL1BEG[3]"/>
    <!-- Output muxes for SR1BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.SR1BEG[1]" output="TILE_INT_L_SR1BEG1_BUF.I"/>
    <direct input="TILE_INT_L_SR1BEG1_BUF.O" name="TILE_INT_L.SR1BEG[1]_OUT" output="TILE_INT_L.SR1BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.SR1BEG[2]" output="TILE_INT_L_SR1BEG2_BUF.I"/>
    <direct input="TILE_INT_L_SR1BEG2_BUF.O" name="TILE_INT_L.SR1BEG[2]_OUT" output="TILE_INT_L.SR1BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.SR1BEG[3]" output="TILE_INT_L_SR1BEG3_BUF.I"/>
    <direct input="TILE_INT_L_SR1BEG3_BUF.O" name="TILE_INT_L.SR1BEG[3]_OUT" output="TILE_INT_L.SR1BEG[3]"/>
    <!-- Output muxes for SS2BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.SS2BEG[0]" output="TILE_INT_L_SS2BEG0_BUF.I"/>
    <direct input="TILE_INT_L_SS2BEG0_BUF.O" name="TILE_INT_L.SS2BEG[0]_OUT" output="TILE_INT_L.SS2BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.SS2BEG[1]" output="TILE_INT_L_SS2BEG1_BUF.I"/>
    <direct input="TILE_INT_L_SS2BEG1_BUF.O" name="TILE_INT_L.SS2BEG[1]_OUT" output="TILE_INT_L.SS2BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.SS2BEG[2]" output="TILE_INT_L_SS2BEG2_BUF.I"/>
    <direct input="TILE_INT_L_SS2BEG2_BUF.O" name="TILE_INT_L.SS2BEG[2]_OUT" output="TILE_INT_L.SS2BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.SS2BEG[3]" output="TILE_INT_L_SS2BEG3_BUF.I"/>
    <direct input="TILE_INT_L_SS2BEG3_BUF.O" name="TILE_INT_L.SS2BEG[3]_OUT" output="TILE_INT_L.SS2BEG[3]"/>
    <!-- Output muxes for SS6BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.SS6BEG[0]" output="TILE_INT_L_SS6BEG0_BUF.I"/>
    <direct input="TILE_INT_L_SS6BEG0_BUF.O" name="TILE_INT_L.SS6BEG[0]_OUT" output="TILE_INT_L.SS6BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.SS6BEG[1]" output="TILE_INT_L_SS6BEG1_BUF.I"/>
    <direct input="TILE_INT_L_SS6BEG1_BUF.O" name="TILE_INT_L.SS6BEG[1]_OUT" output="TILE_INT_L.SS6BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.SS6BEG[2]" output="TILE_INT_L_SS6BEG2_BUF.I"/>
    <direct input="TILE_INT_L_SS6BEG2_BUF.O" name="TILE_INT_L.SS6BEG[2]_OUT" output="TILE_INT_L.SS6BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.SS6BEG[3]" output="TILE_INT_L_SS6BEG3_BUF.I"/>
    <direct input="TILE_INT_L_SS6BEG3_BUF.O" name="TILE_INT_L.SS6BEG[3]_OUT" output="TILE_INT_L.SS6BEG[3]"/>
    <!-- Output muxes for SW2BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.SW2BEG[0]" output="TILE_INT_L_SW2BEG0_BUF.I"/>
    <direct input="TILE_INT_L_SW2BEG0_BUF.O" name="TILE_INT_L.SW2BEG[0]_OUT" output="TILE_INT_L.SW2BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.SW2BEG[1]" output="TILE_INT_L_SW2BEG1_BUF.I"/>
    <direct input="TILE_INT_L_SW2BEG1_BUF.O" name="TILE_INT_L.SW2BEG[1]_OUT" output="TILE_INT_L.SW2BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.SW2BEG[2]" output="TILE_INT_L_SW2BEG2_BUF.I"/>
    <direct input="TILE_INT_L_SW2BEG2_BUF.O" name="TILE_INT_L.SW2BEG[2]_OUT" output="TILE_INT_L.SW2BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.SW2BEG[3]" output="TILE_INT_L_SW2BEG3_BUF.I"/>
    <direct input="TILE_INT_L_SW2BEG3_BUF.O" name="TILE_INT_L.SW2BEG[3]_OUT" output="TILE_INT_L.SW2BEG[3]"/>
    <!-- Output muxes for SW6BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.SW6BEG[0]" output="TILE_INT_L_SW6BEG0_BUF.I"/>
    <direct input="TILE_INT_L_SW6BEG0_BUF.O" name="TILE_INT_L.SW6BEG[0]_OUT" output="TILE_INT_L.SW6BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.SW6BEG[1]" output="TILE_INT_L_SW6BEG1_BUF.I"/>
    <direct input="TILE_INT_L_SW6BEG1_BUF.O" name="TILE_INT_L.SW6BEG[1]_OUT" output="TILE_INT_L.SW6BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.SW6BEG[2]" output="TILE_INT_L_SW6BEG2_BUF.I"/>
    <direct input="TILE_INT_L_SW6BEG2_BUF.O" name="TILE_INT_L.SW6BEG[2]_OUT" output="TILE_INT_L.SW6BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.SW6BEG[3]" output="TILE_INT_L_SW6BEG3_BUF.I"/>
    <direct input="TILE_INT_L_SW6BEG3_BUF.O" name="TILE_INT_L.SW6BEG[3]_OUT" output="TILE_INT_L.SW6BEG[3]"/>
    <!-- Output muxes for WL1BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.WL1BEG[0]" output="TILE_INT_L_WL1BEG0_BUF.I"/>
    <direct input="TILE_INT_L_WL1BEG0_BUF.O" name="TILE_INT_L.WL1BEG[0]_OUT" output="TILE_INT_L.WL1BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.WL1BEG[1]" output="TILE_INT_L_WL1BEG1_BUF.I"/>
    <direct input="TILE_INT_L_WL1BEG1_BUF.O" name="TILE_INT_L.WL1BEG[1]_OUT" output="TILE_INT_L.WL1BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.WL1BEG[2]" output="TILE_INT_L_WL1BEG2_BUF.I"/>
    <direct input="TILE_INT_L_WL1BEG2_BUF.O" name="TILE_INT_L.WL1BEG[2]_OUT" output="TILE_INT_L.WL1BEG[2]"/>
    <!-- Output muxes for WR1BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.WR1BEG[1]" output="TILE_INT_L_WR1BEG1_BUF.I"/>
    <direct input="TILE_INT_L_WR1BEG1_BUF.O" name="TILE_INT_L.WR1BEG[1]_OUT" output="TILE_INT_L.WR1BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.WR1BEG[2]" output="TILE_INT_L_WR1BEG2_BUF.I"/>
    <direct input="TILE_INT_L_WR1BEG2_BUF.O" name="TILE_INT_L.WR1BEG[2]_OUT" output="TILE_INT_L.WR1BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.WR1BEG[3]" output="TILE_INT_L_WR1BEG3_BUF.I"/>
    <direct input="TILE_INT_L_WR1BEG3_BUF.O" name="TILE_INT_L.WR1BEG[3]_OUT" output="TILE_INT_L.WR1BEG[3]"/>
    <!-- Output muxes for WW2BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.WW2BEG[0]" output="TILE_INT_L_WW2BEG0_BUF.I"/>
    <direct input="TILE_INT_L_WW2BEG0_BUF.O" name="TILE_INT_L.WW2BEG[0]_OUT" output="TILE_INT_L.WW2BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.WW2BEG[1]" output="TILE_INT_L_WW2BEG1_BUF.I"/>
    <direct input="TILE_INT_L_WW2BEG1_BUF.O" name="TILE_INT_L.WW2BEG[1]_OUT" output="TILE_INT_L.WW2BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.WW2BEG[2]" output="TILE_INT_L_WW2BEG2_BUF.I"/>
    <direct input="TILE_INT_L_WW2BEG2_BUF.O" name="TILE_INT_L.WW2BEG[2]_OUT" output="TILE_INT_L.WW2BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.WW2BEG[3]" output="TILE_INT_L_WW2BEG3_BUF.I"/>
    <direct input="TILE_INT_L_WW2BEG3_BUF.O" name="TILE_INT_L.WW2BEG[3]_OUT" output="TILE_INT_L.WW2BEG[3]"/>
    <!-- Output muxes for WW4BEG -->
    <mux input="TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.LOGIC_OUTS_L[22]" name="TILE_INT_L.WW4BEG[0]" output="TILE_INT_L_WW4BEG0_BUF.I"/>
    <direct input="TILE_INT_L_WW4BEG0_BUF.O" name="TILE_INT_L.WW4BEG[0]_OUT" output="TILE_INT_L.WW4BEG[0]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.LOGIC_OUTS_L[23]" name="TILE_INT_L.WW4BEG[1]" output="TILE_INT_L_WW4BEG1_BUF.I"/>
    <direct input="TILE_INT_L_WW4BEG1_BUF.O" name="TILE_INT_L.WW4BEG[1]_OUT" output="TILE_INT_L.WW4BEG[1]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.LOGIC_OUTS_L[20]" name="TILE_INT_L.WW4BEG[2]" output="TILE_INT_L_WW4BEG2_BUF.I"/>
    <direct input="TILE_INT_L_WW4BEG2_BUF.O" name="TILE_INT_L.WW4BEG[2]_OUT" output="TILE_INT_L.WW4BEG[2]"/>
    <mux input="TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.LOGIC_OUTS_L[21]" name="TILE_INT_L.WW4BEG[3]" output="TILE_INT_L_WW4BEG3_BUF.I"/>
    <direct input="TILE_INT_L_WW4BEG3_BUF.O" name="TILE_INT_L.WW4BEG[3]_OUT" output="TILE_INT_L.WW4BEG[3]"/>
    <!-- Output muxes for BYP_L -->
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[22] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[0] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[0] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[0]" name="TILE_INT_L.BYP_L[0]" output="TILE_INT_L_BYP_L0_BUF.I"/>
    <direct input="TILE_INT_L_BYP_L0_BUF.O" name="TILE_INT_L.BYP_L[0]_OUT" output="TILE_INT_L.BYP_L[0]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.BYP_L[1]" output="TILE_INT_L_BYP_L1_BUF.I"/>
    <direct input="TILE_INT_L_BYP_L1_BUF.O" name="TILE_INT_L.BYP_L[1]_OUT" output="TILE_INT_L.BYP_L[1]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[20] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.BYP_L[2]" output="TILE_INT_L_BYP_L2_BUF.I"/>
    <direct input="TILE_INT_L_BYP_L2_BUF.O" name="TILE_INT_L.BYP_L[2]_OUT" output="TILE_INT_L.BYP_L[2]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.BYP_L[3]" output="TILE_INT_L_BYP_L3_BUF.I"/>
    <direct input="TILE_INT_L_BYP_L3_BUF.O" name="TILE_INT_L.BYP_L[3]_OUT" output="TILE_INT_L.BYP_L[3]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.BYP_L[4]" output="TILE_INT_L_BYP_L4_BUF.I"/>
    <direct input="TILE_INT_L_BYP_L4_BUF.O" name="TILE_INT_L.BYP_L[4]_OUT" output="TILE_INT_L.BYP_L[4]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[23] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.BYP_L[5]" output="TILE_INT_L_BYP_L5_BUF.I"/>
    <direct input="TILE_INT_L_BYP_L5_BUF.O" name="TILE_INT_L.BYP_L[5]_OUT" output="TILE_INT_L.BYP_L[5]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.BYP_L[6]" output="TILE_INT_L_BYP_L6_BUF.I"/>
    <direct input="TILE_INT_L_BYP_L6_BUF.O" name="TILE_INT_L.BYP_L[6]_OUT" output="TILE_INT_L.BYP_L[6]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[21] TILE_INT_L.NR1END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[3] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WW2END[3]" name="TILE_INT_L.BYP_L[7]" output="TILE_INT_L_BYP_L7_BUF.I"/>
    <direct input="TILE_INT_L_BYP_L7_BUF.O" name="TILE_INT_L.BYP_L[7]_OUT" output="TILE_INT_L.BYP_L[7]"/>
    <!-- Output muxes for CLK_L -->
    <mux input="TILE_INT_L.ER1END[1] TILE_INT_L.GCLK_L_B[0] TILE_INT_L.GCLK_L_B[1] TILE_INT_L.GCLK_L_B[2] TILE_INT_L.GCLK_L_B[3] TILE_INT_L.GCLK_L_B[4] TILE_INT_L.GCLK_L_B[5] TILE_INT_L.SR1END[1] TILE_INT_L.WR1END[1]" name="TILE_INT_L.CLK_L[0]" output="TILE_INT_L_CLK_L0_BUF.I"/>
    <direct input="TILE_INT_L_CLK_L0_BUF.O" name="TILE_INT_L.CLK_L[0]_OUT" output="TILE_INT_L.CLK_L[0]"/>
    <mux input="TILE_INT_L.ER1END[1] TILE_INT_L.GCLK_L_B[0] TILE_INT_L.GCLK_L_B[1] TILE_INT_L.GCLK_L_B[2] TILE_INT_L.GCLK_L_B[3] TILE_INT_L.GCLK_L_B[4] TILE_INT_L.GCLK_L_B[5] TILE_INT_L.SR1END[1] TILE_INT_L.WR1END[1]" name="TILE_INT_L.CLK_L[1]" output="TILE_INT_L_CLK_L1_BUF.I"/>
    <direct input="TILE_INT_L_CLK_L1_BUF.O" name="TILE_INT_L.CLK_L[1]_OUT" output="TILE_INT_L.CLK_L[1]"/>
    <!-- Output muxes for CTRL_L -->
    <mux input="TILE_INT_L.EE4END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[0] TILE_INT_L.GFAN[1] TILE_INT_L.NE6END[2] TILE_INT_L.NN6END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW6END[2] TILE_INT_L.SE6END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS6END[2] TILE_INT_L.SW6END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW4END[2]" name="TILE_INT_L.CTRL_L[0]" output="TILE_INT_L_CTRL_L0_BUF.I"/>
    <direct input="TILE_INT_L_CTRL_L0_BUF.O" name="TILE_INT_L.CTRL_L[0]_OUT" output="TILE_INT_L.CTRL_L[0]"/>
    <mux input="TILE_INT_L.EE4END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[0] TILE_INT_L.GFAN[1] TILE_INT_L.NE6END[2] TILE_INT_L.NN6END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW6END[2] TILE_INT_L.SE6END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS6END[2] TILE_INT_L.SW6END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW4END[2]" name="TILE_INT_L.CTRL_L[1]" output="TILE_INT_L_CTRL_L1_BUF.I"/>
    <direct input="TILE_INT_L_CTRL_L1_BUF.O" name="TILE_INT_L.CTRL_L[1]_OUT" output="TILE_INT_L.CTRL_L[1]"/>
    <!-- Output muxes for FAN_L -->
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[22] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[0] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[0] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.WR1END[0]" name="TILE_INT_L.FAN_L[0]" output="TILE_INT_L_FAN_L0_BUF.I"/>
    <direct input="TILE_INT_L_FAN_L0_BUF.O" name="TILE_INT_L.FAN_L[0]_OUT" output="TILE_INT_L.FAN_L[0]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.FAN_L[1]" output="TILE_INT_L_FAN_L1_BUF.I"/>
    <direct input="TILE_INT_L_FAN_L1_BUF.O" name="TILE_INT_L.FAN_L[1]_OUT" output="TILE_INT_L.FAN_L[1]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.FAN_L[2]" output="TILE_INT_L_FAN_L2_BUF.I"/>
    <direct input="TILE_INT_L_FAN_L2_BUF.O" name="TILE_INT_L.FAN_L[2]_OUT" output="TILE_INT_L.FAN_L[2]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[21] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[3] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[3]" name="TILE_INT_L.FAN_L[3]" output="TILE_INT_L_FAN_L3_BUF.I"/>
    <direct input="TILE_INT_L_FAN_L3_BUF.O" name="TILE_INT_L.FAN_L[3]_OUT" output="TILE_INT_L.FAN_L[3]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[0] TILE_INT_L.WW2END[0]" name="TILE_INT_L.FAN_L[4]" output="TILE_INT_L_FAN_L4_BUF.I"/>
    <direct input="TILE_INT_L_FAN_L4_BUF.O" name="TILE_INT_L.FAN_L[4]_OUT" output="TILE_INT_L.FAN_L[4]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.NE2END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[2]" name="TILE_INT_L.FAN_L[5]" output="TILE_INT_L_FAN_L5_BUF.I"/>
    <direct input="TILE_INT_L_FAN_L5_BUF.O" name="TILE_INT_L.FAN_L[5]_OUT" output="TILE_INT_L.FAN_L[5]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[23] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[1]" name="TILE_INT_L.FAN_L[6]" output="TILE_INT_L_FAN_L6_BUF.I"/>
    <direct input="TILE_INT_L_FAN_L6_BUF.O" name="TILE_INT_L.FAN_L[6]_OUT" output="TILE_INT_L.FAN_L[6]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[20] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.FAN_L[7]" output="TILE_INT_L_FAN_L7_BUF.I"/>
    <direct input="TILE_INT_L_FAN_L7_BUF.O" name="TILE_INT_L.FAN_L[7]_OUT" output="TILE_INT_L.FAN_L[7]"/>
    <!-- Output muxes for IMUX_L -->
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[22] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[0] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[0] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.WR1END[0]" name="TILE_INT_L.IMUX_L[0]" output="TILE_INT_L_IMUX_L0_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L0_BUF.O" name="TILE_INT_L.IMUX_L[0]_OUT" output="TILE_INT_L.IMUX_L[0]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[0] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[1]" output="TILE_INT_L_IMUX_L1_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L1_BUF.O" name="TILE_INT_L.IMUX_L[1]_OUT" output="TILE_INT_L.IMUX_L[1]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[2]" output="TILE_INT_L_IMUX_L2_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L2_BUF.O" name="TILE_INT_L.IMUX_L[2]_OUT" output="TILE_INT_L.IMUX_L[2]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[23] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[3]" output="TILE_INT_L_IMUX_L3_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L3_BUF.O" name="TILE_INT_L.IMUX_L[3]_OUT" output="TILE_INT_L.IMUX_L[3]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[20] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[4]" output="TILE_INT_L_IMUX_L4_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L4_BUF.O" name="TILE_INT_L.IMUX_L[4]_OUT" output="TILE_INT_L.IMUX_L[4]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.NE2END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[5]" output="TILE_INT_L_IMUX_L5_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L5_BUF.O" name="TILE_INT_L.IMUX_L[5]_OUT" output="TILE_INT_L.IMUX_L[5]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[6]" output="TILE_INT_L_IMUX_L6_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L6_BUF.O" name="TILE_INT_L.IMUX_L[6]_OUT" output="TILE_INT_L.IMUX_L[6]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[21] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[3] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[3]" name="TILE_INT_L.IMUX_L[7]" output="TILE_INT_L_IMUX_L7_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L7_BUF.O" name="TILE_INT_L.IMUX_L[7]_OUT" output="TILE_INT_L.IMUX_L[7]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[22] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[0] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[0] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.WR1END[0]" name="TILE_INT_L.IMUX_L[8]" output="TILE_INT_L_IMUX_L8_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L8_BUF.O" name="TILE_INT_L.IMUX_L[8]_OUT" output="TILE_INT_L.IMUX_L[8]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[0] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[9]" output="TILE_INT_L_IMUX_L9_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L9_BUF.O" name="TILE_INT_L.IMUX_L[9]_OUT" output="TILE_INT_L.IMUX_L[9]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[10]" output="TILE_INT_L_IMUX_L10_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L10_BUF.O" name="TILE_INT_L.IMUX_L[10]_OUT" output="TILE_INT_L.IMUX_L[10]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[23] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[11]" output="TILE_INT_L_IMUX_L11_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L11_BUF.O" name="TILE_INT_L.IMUX_L[11]_OUT" output="TILE_INT_L.IMUX_L[11]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[20] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[12]" output="TILE_INT_L_IMUX_L12_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L12_BUF.O" name="TILE_INT_L.IMUX_L[12]_OUT" output="TILE_INT_L.IMUX_L[12]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.NE2END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[13]" output="TILE_INT_L_IMUX_L13_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L13_BUF.O" name="TILE_INT_L.IMUX_L[13]_OUT" output="TILE_INT_L.IMUX_L[13]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[14]" output="TILE_INT_L_IMUX_L14_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L14_BUF.O" name="TILE_INT_L.IMUX_L[14]_OUT" output="TILE_INT_L.IMUX_L[14]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[21] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[3] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[3]" name="TILE_INT_L.IMUX_L[15]" output="TILE_INT_L_IMUX_L15_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L15_BUF.O" name="TILE_INT_L.IMUX_L[15]_OUT" output="TILE_INT_L.IMUX_L[15]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[22] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[0] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[0] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.WR1END[0]" name="TILE_INT_L.IMUX_L[16]" output="TILE_INT_L_IMUX_L16_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L16_BUF.O" name="TILE_INT_L.IMUX_L[16]_OUT" output="TILE_INT_L.IMUX_L[16]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[0] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[17]" output="TILE_INT_L_IMUX_L17_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L17_BUF.O" name="TILE_INT_L.IMUX_L[17]_OUT" output="TILE_INT_L.IMUX_L[17]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[18]" output="TILE_INT_L_IMUX_L18_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L18_BUF.O" name="TILE_INT_L.IMUX_L[18]_OUT" output="TILE_INT_L.IMUX_L[18]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[23] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[19]" output="TILE_INT_L_IMUX_L19_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L19_BUF.O" name="TILE_INT_L.IMUX_L[19]_OUT" output="TILE_INT_L.IMUX_L[19]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[20] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[20]" output="TILE_INT_L_IMUX_L20_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L20_BUF.O" name="TILE_INT_L.IMUX_L[20]_OUT" output="TILE_INT_L.IMUX_L[20]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.NE2END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[21]" output="TILE_INT_L_IMUX_L21_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L21_BUF.O" name="TILE_INT_L.IMUX_L[21]_OUT" output="TILE_INT_L.IMUX_L[21]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[22]" output="TILE_INT_L_IMUX_L22_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L22_BUF.O" name="TILE_INT_L.IMUX_L[22]_OUT" output="TILE_INT_L.IMUX_L[22]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[21] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[3] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[3]" name="TILE_INT_L.IMUX_L[23]" output="TILE_INT_L_IMUX_L23_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L23_BUF.O" name="TILE_INT_L.IMUX_L[23]_OUT" output="TILE_INT_L.IMUX_L[23]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[22] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[0] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[0] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[0]" name="TILE_INT_L.IMUX_L[24]" output="TILE_INT_L_IMUX_L24_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L24_BUF.O" name="TILE_INT_L.IMUX_L[24]_OUT" output="TILE_INT_L.IMUX_L[24]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[25]" output="TILE_INT_L_IMUX_L25_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L25_BUF.O" name="TILE_INT_L.IMUX_L[25]_OUT" output="TILE_INT_L.IMUX_L[25]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[26]" output="TILE_INT_L_IMUX_L26_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L26_BUF.O" name="TILE_INT_L.IMUX_L[26]_OUT" output="TILE_INT_L.IMUX_L[26]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[23] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[27]" output="TILE_INT_L_IMUX_L27_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L27_BUF.O" name="TILE_INT_L.IMUX_L[27]_OUT" output="TILE_INT_L.IMUX_L[27]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[20] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[28]" output="TILE_INT_L_IMUX_L28_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L28_BUF.O" name="TILE_INT_L.IMUX_L[28]_OUT" output="TILE_INT_L.IMUX_L[28]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[29]" output="TILE_INT_L_IMUX_L29_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L29_BUF.O" name="TILE_INT_L.IMUX_L[29]_OUT" output="TILE_INT_L.IMUX_L[29]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[30]" output="TILE_INT_L_IMUX_L30_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L30_BUF.O" name="TILE_INT_L.IMUX_L[30]_OUT" output="TILE_INT_L.IMUX_L[30]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[21] TILE_INT_L.NR1END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[3] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WW2END[3]" name="TILE_INT_L.IMUX_L[31]" output="TILE_INT_L_IMUX_L31_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L31_BUF.O" name="TILE_INT_L.IMUX_L[31]_OUT" output="TILE_INT_L.IMUX_L[31]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[22] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[0] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[0] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[0]" name="TILE_INT_L.IMUX_L[32]" output="TILE_INT_L_IMUX_L32_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L32_BUF.O" name="TILE_INT_L.IMUX_L[32]_OUT" output="TILE_INT_L.IMUX_L[32]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[33]" output="TILE_INT_L_IMUX_L33_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L33_BUF.O" name="TILE_INT_L.IMUX_L[33]_OUT" output="TILE_INT_L.IMUX_L[33]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[34]" output="TILE_INT_L_IMUX_L34_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L34_BUF.O" name="TILE_INT_L.IMUX_L[34]_OUT" output="TILE_INT_L.IMUX_L[34]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[23] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[35]" output="TILE_INT_L_IMUX_L35_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L35_BUF.O" name="TILE_INT_L.IMUX_L[35]_OUT" output="TILE_INT_L.IMUX_L[35]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[20] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[36]" output="TILE_INT_L_IMUX_L36_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L36_BUF.O" name="TILE_INT_L.IMUX_L[36]_OUT" output="TILE_INT_L.IMUX_L[36]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[37]" output="TILE_INT_L_IMUX_L37_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L37_BUF.O" name="TILE_INT_L.IMUX_L[37]_OUT" output="TILE_INT_L.IMUX_L[37]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[38]" output="TILE_INT_L_IMUX_L38_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L38_BUF.O" name="TILE_INT_L.IMUX_L[38]_OUT" output="TILE_INT_L.IMUX_L[38]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[21] TILE_INT_L.NR1END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[3] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WW2END[3]" name="TILE_INT_L.IMUX_L[39]" output="TILE_INT_L_IMUX_L39_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L39_BUF.O" name="TILE_INT_L.IMUX_L[39]_OUT" output="TILE_INT_L.IMUX_L[39]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[0] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[0] TILE_INT_L.LOGIC_OUTS_L[12] TILE_INT_L.LOGIC_OUTS_L[22] TILE_INT_L.NE2END[0] TILE_INT_L.NL1END[0] TILE_INT_L.NN2END[0] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[0] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[0]" name="TILE_INT_L.IMUX_L[40]" output="TILE_INT_L_IMUX_L40_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L40_BUF.O" name="TILE_INT_L.IMUX_L[40]_OUT" output="TILE_INT_L.IMUX_L[40]"/>
    <mux input="TILE_INT_L.EE2END[0] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[0] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[4] TILE_INT_L.LOGIC_OUTS_L[8] TILE_INT_L.LOGIC_OUTS_L[18] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[0] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[0] TILE_INT_L.SL1END[0] TILE_INT_L.SS2END[0] TILE_INT_L.SW2END[0] TILE_INT_L.WL1END[0] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[41]" output="TILE_INT_L_IMUX_L41_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L41_BUF.O" name="TILE_INT_L.IMUX_L[41]_OUT" output="TILE_INT_L.IMUX_L[41]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[1] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[5] TILE_INT_L.LOGIC_OUTS_L[9] TILE_INT_L.LOGIC_OUTS_L[19] TILE_INT_L.NE2END[1] TILE_INT_L.NL1END[1] TILE_INT_L.NN2END[1] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[1] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[1] TILE_INT_L.WW2END[0]" name="TILE_INT_L.IMUX_L[42]" output="TILE_INT_L_IMUX_L42_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L42_BUF.O" name="TILE_INT_L.IMUX_L[42]_OUT" output="TILE_INT_L.IMUX_L[42]"/>
    <mux input="TILE_INT_L.EE2END[1] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[1] TILE_INT_L.GFAN[0] TILE_INT_L.LOGIC_OUTS_L[1] TILE_INT_L.LOGIC_OUTS_L[13] TILE_INT_L.LOGIC_OUTS_L[23] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[1] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[1] TILE_INT_L.SL1END[1] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[1] TILE_INT_L.SW2END[1] TILE_INT_L.WL1END[1] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[43]" output="TILE_INT_L_IMUX_L43_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L43_BUF.O" name="TILE_INT_L.IMUX_L[43]_OUT" output="TILE_INT_L.IMUX_L[43]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[2] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[2] TILE_INT_L.LOGIC_OUTS_L[14] TILE_INT_L.LOGIC_OUTS_L[20] TILE_INT_L.NE2END[2] TILE_INT_L.NL1END[2] TILE_INT_L.NN2END[2] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[2] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[1] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[2] TILE_INT_L.WW2END[1]" name="TILE_INT_L.IMUX_L[44]" output="TILE_INT_L_IMUX_L44_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L44_BUF.O" name="TILE_INT_L.IMUX_L[44]_OUT" output="TILE_INT_L.IMUX_L[44]"/>
    <mux input="TILE_INT_L.EE2END[2] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[2] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[6] TILE_INT_L.LOGIC_OUTS_L[10] TILE_INT_L.LOGIC_OUTS_L[16] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[2] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[2] TILE_INT_L.SL1END[2] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[2] TILE_INT_L.SW2END[2] TILE_INT_L.WL1END[2] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[45]" output="TILE_INT_L_IMUX_L45_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L45_BUF.O" name="TILE_INT_L.IMUX_L[45]_OUT" output="TILE_INT_L.IMUX_L[45]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.EL1END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[7] TILE_INT_L.LOGIC_OUTS_L[11] TILE_INT_L.LOGIC_OUTS_L[17] TILE_INT_L.NE2END[3] TILE_INT_L.NN2END[3] TILE_INT_L.NR1END[3] TILE_INT_L.NW2END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[2] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WR1END[3] TILE_INT_L.WW2END[2]" name="TILE_INT_L.IMUX_L[46]" output="TILE_INT_L_IMUX_L46_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L46_BUF.O" name="TILE_INT_L.IMUX_L[46]_OUT" output="TILE_INT_L.IMUX_L[46]"/>
    <mux input="TILE_INT_L.EE2END[3] TILE_INT_L.ER1END[3] TILE_INT_L.GFAN[1] TILE_INT_L.LOGIC_OUTS_L[3] TILE_INT_L.LOGIC_OUTS_L[15] TILE_INT_L.LOGIC_OUTS_L[21] TILE_INT_L.NR1END[3] TILE_INT_L.SE2END[3] TILE_INT_L.SL1END[3] TILE_INT_L.SR1END[3] TILE_INT_L.SS2END[3] TILE_INT_L.SW2END[3] TILE_INT_L.WL1END[3] TILE_INT_L.WW2END[3]" name="TILE_INT_L.IMUX_L[47]" output="TILE_INT_L_IMUX_L47_BUF.I"/>
    <direct input="TILE_INT_L_IMUX_L47_BUF.O" name="TILE_INT_L.IMUX_L[47]_OUT" output="TILE_INT_L.IMUX_L[47]"/>
  </interconnect>
</pb_type>
