

================================================================
== Vitis HLS Report for 'dstout_loop_proc'
================================================================
* Date:           Sat Jul 10 10:01:56 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|      657|  0.180 us|  6.570 us|   18|  657|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstout_loop  |        8|      647|         9|          1|          1|  1 ~ 640|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 15 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 20 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y" [mapchip.cpp:71]   --->   Operation 21 'read' 'y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 22 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstout"   --->   Operation 23 'read' 'dstout_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%crip_read = read i24 @_ssdm_op_Read.ap_fifo.i24P0A, i24 %crip"   --->   Operation 24 'read' 'crip_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %alpha"   --->   Operation 25 'read' 'alpha_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crip_r = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %crip_read, i32 16, i32 23"   --->   Operation 26 'partselect' 'crip_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crip_b = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %crip_read, i32 8, i32 15"   --->   Operation 27 'partselect' 'crip_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crip_g = trunc i24 %crip_read"   --->   Operation 28 'trunc' 'crip_g' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %y_read" [mapchip.cpp:71]   --->   Operation 29 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%frame_size_cast_i = zext i32 %frame_size_read"   --->   Operation 30 'zext' 'frame_size_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln71, i62 %frame_size_cast_i" [mapchip.cpp:71]   --->   Operation 31 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 32 [1/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln71, i62 %frame_size_cast_i" [mapchip.cpp:71]   --->   Operation 32 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_i_i70_i, i2 0"   --->   Operation 33 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.52ns)   --->   "%add_ln329 = add i64 %dstout_read, i64 %shl_ln329_1"   --->   Operation 34 'add' 'add_ln329' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329, i32 2, i32 63"   --->   Operation 35 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 36 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 %sext_ln329"   --->   Operation 37 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_23, i32 0, i32 307200, void @empty_22, void @empty_14, void @empty_23, i32 16, i32 16, i32 16, i32 32, void @empty_23, void @empty_23"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %crip, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_23, i32 0, i32 307200, void @empty_22, void @empty_14, void @empty_23, i32 16, i32 16, i32 16, i32 32, void @empty_23, void @empty_23"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%alpha_cast_i = zext i8 %alpha_read"   --->   Operation 46 'zext' 'alpha_cast_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.99ns)   --->   "%empty = xor i8 %alpha_read, i8 255"   --->   Operation 47 'xor' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i8 %empty" [mapchip.cpp:71]   --->   Operation 48 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (7.30ns)   --->   "%dst_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 49 'writereq' 'dst_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split290.i.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln83, void %_Z14color_generate7ap_uintILi32EES0_S_ILi8EES0_.exit.i.i, i32 0, void %entry" [mapchip.cpp:83]   --->   Operation 51 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (2.55ns)   --->   "%add_ln83 = add i32 %x, i32 1" [mapchip.cpp:83]   --->   Operation 52 'add' 'add_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %mapchip_draw_xsize_read"   --->   Operation 53 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln878, void, void %.exit" [mapchip.cpp:83]   --->   Operation 54 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i32 %x" [mapchip.cpp:83]   --->   Operation 55 'zext' 'zext_ln83' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i24 %src_V1, i64 0, i64 %zext_ln83" [mapchip.cpp:85]   --->   Operation 56 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [mapchip.cpp:85]   --->   Operation 57 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 58 [1/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [mapchip.cpp:85]   --->   Operation 58 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%src_g_V = trunc i24 %src_V" [mapchip.cpp:85]   --->   Operation 59 'trunc' 'src_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%dst_V2_addr = getelementptr i32 %dst_V2, i64 0, i64 %zext_ln83" [mapchip.cpp:85]   --->   Operation 60 'getelementptr' 'dst_V2_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [mapchip.cpp:85]   --->   Operation 61 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%src_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %src_V, i32 16, i32 23"   --->   Operation 62 'partselect' 'src_r_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%src_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %src_V, i32 8, i32 15"   --->   Operation 63 'partselect' 'src_b_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.55ns)   --->   "%icmp_ln870 = icmp_eq  i8 %crip_r, i8 %src_r_V"   --->   Operation 64 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln870_1 = icmp_eq  i8 %crip_b, i8 %src_b_V"   --->   Operation 65 'icmp' 'icmp_ln870_1' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln870_2 = icmp_eq  i8 %crip_g, i8 %src_g_V"   --->   Operation 66 'icmp' 'icmp_ln870_2' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %icmp_ln870_1, i1 %icmp_ln870_2" [mapchip.cpp:29]   --->   Operation 67 'and' 'and_ln29' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, i1 %icmp_ln870" [mapchip.cpp:29]   --->   Operation 68 'and' 'and_ln29_1' <Predicate = (!icmp_ln878)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1345_1 = zext i8 %src_r_V"   --->   Operation 69 'zext' 'zext_ln1345_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_7 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_8 = mul i16 %zext_ln1345_1, i16 %alpha_cast_i"   --->   Operation 70 'mul' 'ret_8' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1345_2 = zext i8 %src_b_V"   --->   Operation 71 'zext' 'zext_ln1345_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_7 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node ret_4)   --->   "%ret_10 = mul i16 %zext_ln1345_2, i16 %alpha_cast_i"   --->   Operation 72 'mul' 'ret_10' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1345_3 = zext i8 %src_g_V"   --->   Operation 73 'zext' 'zext_ln1345_3' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_7 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node ret_7)   --->   "%ret_12 = mul i16 %zext_ln1345_3, i16 %alpha_cast_i"   --->   Operation 74 'mul' 'ret_12' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_23" [mapchip.cpp:85]   --->   Operation 75 'specpipeline' 'specpipeline_ln85' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240" [mapchip.cpp:85]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mapchip.cpp:85]   --->   Operation 77 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 78 [1/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [mapchip.cpp:85]   --->   Operation 78 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%dst_g_V_2 = trunc i32 %dst_V" [mapchip.cpp:85]   --->   Operation 79 'trunc' 'dst_g_V_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln29 = br i1 %and_ln29_1, void, void %_Z14color_generate7ap_uintILi32EES0_S_ILi8EES0_.exit.i.i" [mapchip.cpp:29]   --->   Operation 80 'br' 'br_ln29' <Predicate = (!icmp_ln878)> <Delay = 1.58>
ST_8 : Operation 81 [2/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_8 = mul i16 %zext_ln1345_1, i16 %alpha_cast_i"   --->   Operation 81 'mul' 'ret_8' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 82 [2/3] (1.05ns) (grouped into DSP with root node ret_4)   --->   "%ret_10 = mul i16 %zext_ln1345_2, i16 %alpha_cast_i"   --->   Operation 82 'mul' 'ret_10' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [2/3] (1.05ns) (grouped into DSP with root node ret_7)   --->   "%ret_12 = mul i16 %zext_ln1345_3, i16 %alpha_cast_i"   --->   Operation 83 'mul' 'ret_12' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.27>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %dst_V, i32 16, i32 23"   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i8 %trunc_ln"   --->   Operation 85 'zext' 'zext_ln1345' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%r = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %dst_V, i32 8, i32 15"   --->   Operation 86 'partselect' 'r' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i8 %r"   --->   Operation 87 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node ret)   --->   "%ret_8 = mul i16 %zext_ln1345_1, i16 %alpha_cast_i"   --->   Operation 88 'mul' 'ret_8' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node ret)   --->   "%zext_ln1346 = zext i16 %ret_8"   --->   Operation 89 'zext' 'zext_ln1346' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (4.17ns)   --->   "%ret_9 = mul i16 %zext_ln1345, i16 %zext_ln71_1"   --->   Operation 90 'mul' 'ret_9' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i16 %ret_9"   --->   Operation 91 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 92 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346_1, i17 %zext_ln1346"   --->   Operation 92 'add' 'ret' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node ret_4)   --->   "%ret_10 = mul i16 %zext_ln1345_2, i16 %alpha_cast_i"   --->   Operation 93 'mul' 'ret_10' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into DSP with root node ret_4)   --->   "%zext_ln1346_2 = zext i16 %ret_10"   --->   Operation 94 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (4.17ns)   --->   "%ret_11 = mul i16 %zext_ln1497, i16 %zext_ln71_1"   --->   Operation 95 'mul' 'ret_11' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i16 %ret_11"   --->   Operation 96 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_4 = add i17 %zext_ln1346_3, i17 %zext_ln1346_2"   --->   Operation 97 'add' 'ret_4' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node ret_7)   --->   "%ret_12 = mul i16 %zext_ln1345_3, i16 %alpha_cast_i"   --->   Operation 98 'mul' 'ret_12' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node ret_7)   --->   "%zext_ln1346_4 = zext i16 %ret_12"   --->   Operation 99 'zext' 'zext_ln1346_4' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1345_4 = zext i8 %dst_g_V_2"   --->   Operation 100 'zext' 'zext_ln1345_4' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (4.17ns)   --->   "%ret_13 = mul i16 %zext_ln1345_4, i16 %zext_ln71_1"   --->   Operation 101 'mul' 'ret_13' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1346_5 = zext i16 %ret_13"   --->   Operation 102 'zext' 'zext_ln1346_5' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_7 = add i17 %zext_ln1346_5, i17 %zext_ln1346_4"   --->   Operation 103 'add' 'ret_7' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.25>
ST_10 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346_1, i17 %zext_ln1346"   --->   Operation 104 'add' 'ret' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1364 = zext i17 %ret"   --->   Operation 105 'zext' 'zext_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_10 : Operation 106 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 106 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_4 = add i17 %zext_ln1346_3, i17 %zext_ln1346_2"   --->   Operation 107 'add' 'ret_4' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1364_1 = zext i17 %ret_4"   --->   Operation 108 'zext' 'zext_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_10 : Operation 109 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_1, i35 131587"   --->   Operation 109 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 110 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_7 = add i17 %zext_ln1346_5, i17 %zext_ln1346_4"   --->   Operation 110 'add' 'ret_7' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1364_2 = zext i17 %ret_7"   --->   Operation 111 'zext' 'zext_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_10 : Operation 112 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 112 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 113 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 113 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 114 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_1, i35 131587"   --->   Operation 114 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 115 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 115 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 116 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 116 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 117 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_1, i35 131587"   --->   Operation 117 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 118 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 118 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.58>
ST_13 : Operation 119 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 119 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%dst_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364, i32 25, i32 32"   --->   Operation 120 'partselect' 'dst_r_V' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_1, i35 131587"   --->   Operation 121 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%dst_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_1, i32 25, i32 32"   --->   Operation 122 'partselect' 'dst_b_V' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 123 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 123 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%dst_g_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_2, i32 25, i32 32"   --->   Operation 124 'partselect' 'dst_g_V' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%color_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %dst_r_V, i8 %dst_b_V, i8 %dst_g_V"   --->   Operation 125 'bitconcatenate' 'color_V' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i24 %color_V" [mapchip.cpp:27]   --->   Operation 126 'zext' 'zext_ln27' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z14color_generate7ap_uintILi32EES0_S_ILi8EES0_.exit.i.i"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln878 & !and_ln29_1)> <Delay = 1.58>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%color_V_1 = phi i32 %zext_ln27, void, i32 %dst_V, void"   --->   Operation 128 'phi' 'color_V_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %dst_addr, i32 %color_V_1, i4 15"   --->   Operation 129 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln83 = br void %.split290.i.i" [mapchip.cpp:83]   --->   Operation 130 'br' 'br_ln83' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 7.30>
ST_15 : Operation 131 [5/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 131 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 7> <Delay = 7.30>
ST_16 : Operation 132 [4/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 132 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 8> <Delay = 7.30>
ST_17 : Operation 133 [3/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 133 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 9> <Delay = 7.30>
ST_18 : Operation 134 [2/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 134 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 10> <Delay = 7.30>
ST_19 : Operation 135 [1/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 135 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'mapchip_draw_xsize' [17]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_i_i70_i', mapchip.cpp:71) [26]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_i_i70_i', mapchip.cpp:71) [26]  (6.91 ns)

 <State 4>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln329') [34]  (3.52 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [38]  (7.3 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('x', mapchip.cpp:83) with incoming values : ('add_ln83', mapchip.cpp:83) [41]  (0 ns)
	'getelementptr' operation ('src_V1_addr', mapchip.cpp:85) [50]  (0 ns)
	'load' operation ('src.V', mapchip.cpp:85) on array 'src_V1' [51]  (3.25 ns)

 <State 7>: 5.78ns
The critical path consists of the following:
	'load' operation ('src.V', mapchip.cpp:85) on array 'src_V1' [51]  (3.25 ns)
	'icmp' operation ('icmp_ln870') [58]  (1.55 ns)
	'and' operation ('and_ln29_1', mapchip.cpp:29) [62]  (0.978 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('dst.V', mapchip.cpp:85) on array 'dst_V2' [54]  (3.25 ns)

 <State 9>: 6.27ns
The critical path consists of the following:
	'mul' operation ('ret') [72]  (4.17 ns)
	'add' operation of DSP[74] ('ret') [74]  (2.1 ns)

 <State 10>: 4.25ns
The critical path consists of the following:
	'add' operation of DSP[74] ('ret') [74]  (2.1 ns)
	'mul' operation of DSP[76] ('mul_ln1364') [76]  (2.15 ns)

 <State 11>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[76] ('mul_ln1364') [76]  (2.15 ns)

 <State 12>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[76] ('mul_ln1364') [76]  (2.15 ns)

 <State 13>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dst.V') with incoming values : ('dst.V', mapchip.cpp:85) ('zext_ln27', mapchip.cpp:27) [101]  (1.59 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'phi' operation ('dst.V') with incoming values : ('dst.V', mapchip.cpp:85) ('zext_ln27', mapchip.cpp:27) [101]  (0 ns)
	bus write on port 'dst' [102]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [105]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [105]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [105]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [105]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response on port 'dst' [105]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
