Analysis & Synthesis report for mjl_stratix
Thu May 27 13:11:36 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu May 27 13:11:36 2010        ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; mjl_stratix                              ;
; Top-level Entity Name       ; calc_top                                 ;
; Family                      ; Stratix                                  ;
; Total logic elements        ; N/A until Partition Merge                ;
; Total pins                  ; N/A until Partition Merge                ;
; Total virtual pins          ; N/A until Partition Merge                ;
; Total memory bits           ; N/A until Partition Merge                ;
; DSP block 9-bit elements    ; N/A until Partition Merge                ;
; Total PLLs                  ; N/A until Partition Merge                ;
; Total DLLs                  ; N/A until Partition Merge                ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1S25F672C6       ;                    ;
; Top-level entity name                                                      ; calc_top           ; mjl_stratix        ;
; Family name                                                                ; Stratix            ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu May 27 13:11:34 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mjl_stratix -c mjl_stratix
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_pkg.vhd
    Info: Found design unit 1: alu_pkg
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/parser/parser_top_struct.vhd
    Info: Found design unit 1: parser_top-struct
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/parser/parser_pkg.vhd
    Info: Found design unit 1: parser_pkg
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/parser/parser_sm_arc.vhd
    Info: Found design unit 1: parser_sm_ent-parser_sm
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/parser/parser_sm_ent.vhd
    Info: Found entity 1: parser_sm_ent
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/parser/parser_top.vhd
    Info: Found entity 1: parser_top
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_top.vhd
    Info: Found entity 1: alu_top
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_top_struct.vhd
    Info: Found design unit 1: alu_top-struct
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_div_ent.vhd
    Info: Found entity 1: alu_div_ent
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_fsm_arc.vhd
    Info: Found design unit 1: alu_fsm_ent-alu_fsm
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_fsm_ent.vhd
    Info: Found entity 1: alu_fsm_ent
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/alu/alu_div_arc.vhd
    Info: Found design unit 1: alu_div_ent-alu_div
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/big_bug.vhd
    Info: Found design unit 1: big_pkg
Info: Found 2 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll.vhd
    Info: Found design unit 1: pll-SYN
    Info: Found entity 1: pll
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/ip/pll/pll_pkg.vhd
    Info: Found design unit 1: pll_pkg
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd
    Info: Found entity 1: calc_top
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/calc_top_struct.vhd
    Info: Found design unit 1: calc_top-struct
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter.vhd
    Info: Found entity 1: counter
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd
    Info: Found design unit 1: counter-beh
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce.vhd
    Info: Found entity 1: debounce
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm.vhd
    Info: Found entity 1: debounce_fsm
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd
    Info: Found design unit 1: debounce_fsm-beh
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_pkg.vhd
    Info: Found design unit 1: debounce_pkg
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_struct.vhd
    Info: Found design unit 1: debounce-struct
Info: Found 2 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/math_pkg.vhd
    Info: Found design unit 1: math_pkg
    Info: Found design unit 2: math_pkg-body
Info: Found 1 design units, including 1 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync.vhd
    Info: Found entity 1: sync
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd
    Info: Found design unit 1: sync-beh
Info: Found 1 design units, including 0 entities, in source file /homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_pkg.vhd
    Info: Found design unit 1: sync_pkg
Error (10481): VHDL Use Clause error at calc_top.vhd(4): design library "work" does not contain primary unit "textmode_vga_platform_dependent_pkg" File: /homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd Line: 4
Error (10800): VHDL error at calc_top.vhd(4): selected name in use clause is not an expanded name File: /homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd Line: 4
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings
    Error: Peak virtual memory: 203 megabytes
    Error: Processing ended: Thu May 27 13:11:36 2010
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:03


