{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 23:09:42 2022 " "Info: Processing started: Tue Nov 29 23:09:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "in_slave\[0\] " "Info: Assuming node \"in_slave\[0\]\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 152 320 144 "in_slave\[2..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_slave\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "in_slave\[1\] " "Info: Assuming node \"in_slave\[1\]\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 152 320 144 "in_slave\[2..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_slave\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "in_slave\[2\] " "Info: Assuming node \"in_slave\[2\]\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 152 320 144 "in_slave\[2..0\]" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_slave\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|inst7 " "Info: Detected gated clock \"arbitrator:inst8\|inst7\" as buffer" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 112 648 712 160 "inst7" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|inst5 " "Info: Detected gated clock \"arbitrator:inst8\|inst5\" as buffer" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 48 648 712 96 "inst5" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|inst3 " "Info: Detected gated clock \"arbitrator:inst8\|inst3\" as buffer" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { -16 648 712 32 "inst3" "" } } } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " "Info: Detected gated clock \"arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " "Info: Detected gated clock \"arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 31 12 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 32 11 0 } } { "e:/utils/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/utils/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] register arbitrator:inst8\|inst35 394.94 MHz 2.532 ns Internal " "Info: Clock \"clk\" has Internal fmax of 394.94 MHz between source register \"arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]\" and destination register \"arbitrator:inst8\|inst35\" (period= 2.532 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.165 ns + Longest register register " "Info: + Longest register to register delay is 1.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X17_Y23_N17 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y23_N17; Fanout = 13; REG Node = 'arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.366 ns) 1.010 ns arbitrator:inst8\|in\[1\]~2 2 COMB LCCOMB_X18_Y22_N0 1 " "Info: 2: + IC(0.644 ns) + CELL(0.366 ns) = 1.010 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'arbitrator:inst8\|in\[1\]~2'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] arbitrator:inst8|in[1]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.165 ns arbitrator:inst8\|inst35 3 REG LCFF_X18_Y22_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.165 ns; Loc. = LCFF_X18_Y22_N1; Fanout = 4; REG Node = 'arbitrator:inst8\|inst35'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 44.72 % ) " "Info: Total cell delay = 0.521 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.644 ns ( 55.28 % ) " "Info: Total interconnect delay = 0.644 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "1.165 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} arbitrator:inst8|in[1]~2 {} arbitrator:inst8|inst35 {} } { 0.000ns 0.644ns 0.000ns } { 0.000ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.183 ns - Smallest " "Info: - Smallest clock skew is -1.183 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.166 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns clk 1 CLK PIN_A13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.712 ns) 2.408 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y23_N1 11 " "Info: 2: + IC(0.877 ns) + CELL(0.712 ns) = 2.408 ns; Loc. = LCFF_X18_Y23_N1; Fanout = 11; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.053 ns) 2.718 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] 3 COMB LCCOMB_X18_Y23_N16 1 " "Info: 3: + IC(0.257 ns) + CELL(0.053 ns) = 2.718 ns; Loc. = LCCOMB_X18_Y23_N16; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.310 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 3.911 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl 4 COMB CLKCTRL_G13 3 " "Info: 4: + IC(1.193 ns) + CELL(0.000 ns) = 3.911 ns; Loc. = CLKCTRL_G13; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.166 ns arbitrator:inst8\|inst35 5 REG LCFF_X18_Y22_N1 4 " "Info: 5: + IC(0.637 ns) + CELL(0.618 ns) = 5.166 ns; Loc. = LCFF_X18_Y22_N1; Fanout = 4; REG Node = 'arbitrator:inst8\|inst35'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 42.62 % ) " "Info: Total cell delay = 2.202 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.964 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.964 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 0.877ns 0.257ns 1.193ns 0.637ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.349 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns clk 1 CLK PIN_A13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.712 ns) 2.408 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y23_N5 10 " "Info: 2: + IC(0.877 ns) + CELL(0.712 ns) = 2.408 ns; Loc. = LCFF_X18_Y23_N5; Fanout = 10; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.228 ns) 2.907 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] 3 COMB LCCOMB_X18_Y23_N14 1 " "Info: 3: + IC(0.271 ns) + CELL(0.228 ns) = 2.907 ns; Loc. = LCCOMB_X18_Y23_N14; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(0.000 ns) 5.063 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]~clkctrl 4 COMB CLKCTRL_G11 2 " "Info: 4: + IC(2.156 ns) + CELL(0.000 ns) = 5.063 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 6.349 ns arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] 5 REG LCFF_X17_Y23_N17 13 " "Info: 5: + IC(0.668 ns) + CELL(0.618 ns) = 6.349 ns; Loc. = LCFF_X17_Y23_N17; Fanout = 13; REG Node = 'arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.377 ns ( 37.44 % ) " "Info: Total cell delay = 2.377 ns ( 37.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.972 ns ( 62.56 % ) " "Info: Total interconnect delay = 3.972 ns ( 62.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.877ns 0.271ns 2.156ns 0.668ns } { 0.000ns 0.819ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 0.877ns 0.257ns 1.193ns 0.637ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.877ns 0.271ns 2.156ns 0.668ns } { 0.000ns 0.819ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_q3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "1.165 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} arbitrator:inst8|in[1]~2 {} arbitrator:inst8|inst35 {} } { 0.000ns 0.644ns 0.000ns } { 0.000ns 0.366ns 0.155ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 0.877ns 0.257ns 1.193ns 0.637ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.877ns 0.271ns 2.156ns 0.668ns } { 0.000ns 0.819ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "in_slave\[0\] " "Info: No valid register-to-register data paths exist for clock \"in_slave\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "in_slave\[1\] " "Info: No valid register-to-register data paths exist for clock \"in_slave\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "in_slave\[2\] " "Info: No valid register-to-register data paths exist for clock \"in_slave\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "arbitrator:inst8\|inst36 lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] clk 35 ps " "Info: Found hold time violation between source  pin or register \"arbitrator:inst8\|inst36\" and destination pin or register \"lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]\" for clock \"clk\" (Hold time is 35 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.950 ns + Largest " "Info: + Largest clock skew is 0.950 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns clk 1 CLK PIN_A13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.712 ns) 2.408 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 2 REG LCFF_X18_Y23_N3 11 " "Info: 2: + IC(0.877 ns) + CELL(0.712 ns) = 2.408 ns; Loc. = LCFF_X18_Y23_N3; Fanout = 11; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.366 ns) 3.653 ns arbitrator:inst8\|inst3 3 COMB LCCOMB_X18_Y23_N20 2 " "Info: 3: + IC(0.879 ns) + CELL(0.366 ns) = 3.653 ns; Loc. = LCCOMB_X18_Y23_N20; Fanout = 2; COMB Node = 'arbitrator:inst8\|inst3'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] arbitrator:inst8|inst3 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { -16 648 712 32 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.000 ns) 4.857 ns arbitrator:inst8\|inst3~clkctrl 4 COMB CLKCTRL_G14 8 " "Info: 4: + IC(1.204 ns) + CELL(0.000 ns) = 4.857 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'arbitrator:inst8\|inst3~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { arbitrator:inst8|inst3 arbitrator:inst8|inst3~clkctrl } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { -16 648 712 32 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 6.116 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X18_Y23_N13 1 " "Info: 5: + IC(0.641 ns) + CELL(0.618 ns) = 6.116 ns; Loc. = LCFF_X18_Y23_N13; Fanout = 1; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { arbitrator:inst8|inst3~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/utils/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.515 ns ( 41.12 % ) " "Info: Total cell delay = 2.515 ns ( 41.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.601 ns ( 58.88 % ) " "Info: Total interconnect delay = 3.601 ns ( 58.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] arbitrator:inst8|inst3 arbitrator:inst8|inst3~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} arbitrator:inst8|inst3 {} arbitrator:inst8|inst3~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.877ns 0.879ns 1.204ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.166 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns clk 1 CLK PIN_A13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.712 ns) 2.408 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y23_N1 11 " "Info: 2: + IC(0.877 ns) + CELL(0.712 ns) = 2.408 ns; Loc. = LCFF_X18_Y23_N1; Fanout = 11; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.053 ns) 2.718 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] 3 COMB LCCOMB_X18_Y23_N16 1 " "Info: 3: + IC(0.257 ns) + CELL(0.053 ns) = 2.718 ns; Loc. = LCCOMB_X18_Y23_N16; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.310 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 3.911 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl 4 COMB CLKCTRL_G13 3 " "Info: 4: + IC(1.193 ns) + CELL(0.000 ns) = 3.911 ns; Loc. = CLKCTRL_G13; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.166 ns arbitrator:inst8\|inst36 5 REG LCFF_X18_Y22_N29 4 " "Info: 5: + IC(0.637 ns) + CELL(0.618 ns) = 5.166 ns; Loc. = LCFF_X18_Y22_N29; Fanout = 4; REG Node = 'arbitrator:inst8\|inst36'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst36 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 1048 1384 1448 1128 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 42.62 % ) " "Info: Total cell delay = 2.202 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.964 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.964 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst36 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst36 {} } { 0.000ns 0.000ns 0.877ns 0.257ns 1.193ns 0.637ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] arbitrator:inst8|inst3 arbitrator:inst8|inst3~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} arbitrator:inst8|inst3 {} arbitrator:inst8|inst3~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.877ns 0.879ns 1.204ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst36 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst36 {} } { 0.000ns 0.000ns 0.877ns 0.257ns 1.193ns 0.637ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 1048 1384 1448 1128 "inst36" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.970 ns - Shortest register register " "Info: - Shortest register to register delay is 0.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns arbitrator:inst8\|inst36 1 REG LCFF_X18_Y22_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y22_N29; Fanout = 4; REG Node = 'arbitrator:inst8\|inst36'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { arbitrator:inst8|inst36 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 1048 1384 1448 1128 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.228 ns) 0.815 ns arbitrator:inst8\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1 2 COMB LCCOMB_X18_Y23_N12 10 " "Info: 2: + IC(0.587 ns) + CELL(0.228 ns) = 0.815 ns; Loc. = LCCOMB_X18_Y23_N12; Fanout = 10; COMB Node = 'arbitrator:inst8\|lpm_bustri0:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { arbitrator:inst8|inst36 arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "e:/utils/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.970 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X18_Y23_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.970 ns; Loc. = LCFF_X18_Y23_N13; Fanout = 1; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/utils/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 39.48 % ) " "Info: Total cell delay = 0.383 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 60.52 % ) " "Info: Total interconnect delay = 0.587 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { arbitrator:inst8|inst36 arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "0.970 ns" { arbitrator:inst8|inst36 {} arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.587ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/utils/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] arbitrator:inst8|inst3 arbitrator:inst8|inst3~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} arbitrator:inst8|inst3 {} arbitrator:inst8|inst3~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.877ns 0.879ns 1.204ns 0.641ns } { 0.000ns 0.819ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst36 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst36 {} } { 0.000ns 0.000ns 0.877ns 0.257ns 1.193ns 0.637ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { arbitrator:inst8|inst36 arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "0.970 ns" { arbitrator:inst8|inst36 {} arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0]~1 {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.587ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "arbitrator:inst8\|inst35 in_req\[1\] clk 1.701 ns register " "Info: tsu for register \"arbitrator:inst8\|inst35\" (data pin = \"in_req\[1\]\", clock pin = \"clk\") is 1.701 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.777 ns + Longest pin register " "Info: + Longest pin to register delay is 6.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns in_req\[1\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'in_req\[1\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_req[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 160 152 320 176 "in_req\[2..0\]" "" } { 312 248 290 328 "in_req\[0\]" "" } { 424 248 290 440 "in_req\[1\]" "" } { 536 248 290 552 "in_req\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.591 ns) + CELL(0.272 ns) 5.690 ns arbitrator:inst8\|inst30 2 COMB LCCOMB_X17_Y22_N16 4 " "Info: 2: + IC(4.591 ns) + CELL(0.272 ns) = 5.690 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 4; COMB Node = 'arbitrator:inst8\|inst30'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { in_req[1] arbitrator:inst8|inst30 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 616 232 296 664 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.346 ns) 6.622 ns arbitrator:inst8\|in\[1\]~2 3 COMB LCCOMB_X18_Y22_N0 1 " "Info: 3: + IC(0.586 ns) + CELL(0.346 ns) = 6.622 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 1; COMB Node = 'arbitrator:inst8\|in\[1\]~2'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { arbitrator:inst8|inst30 arbitrator:inst8|in[1]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.777 ns arbitrator:inst8\|inst35 4 REG LCFF_X18_Y22_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.777 ns; Loc. = LCFF_X18_Y22_N1; Fanout = 4; REG Node = 'arbitrator:inst8\|inst35'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 23.61 % ) " "Info: Total cell delay = 1.600 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.177 ns ( 76.39 % ) " "Info: Total interconnect delay = 5.177 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { in_req[1] arbitrator:inst8|inst30 arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { in_req[1] {} in_req[1]~combout {} arbitrator:inst8|inst30 {} arbitrator:inst8|in[1]~2 {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 4.591ns 0.586ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.166 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns clk 1 CLK PIN_A13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.712 ns) 2.408 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 2 REG LCFF_X18_Y23_N1 11 " "Info: 2: + IC(0.877 ns) + CELL(0.712 ns) = 2.408 ns; Loc. = LCFF_X18_Y23_N1; Fanout = 11; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.053 ns) 2.718 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] 3 COMB LCCOMB_X18_Y23_N16 1 " "Info: 3: + IC(0.257 ns) + CELL(0.053 ns) = 2.718 ns; Loc. = LCCOMB_X18_Y23_N16; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.310 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 3.911 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl 4 COMB CLKCTRL_G13 3 " "Info: 4: + IC(1.193 ns) + CELL(0.000 ns) = 3.911 ns; Loc. = CLKCTRL_G13; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.166 ns arbitrator:inst8\|inst35 5 REG LCFF_X18_Y22_N1 4 " "Info: 5: + IC(0.637 ns) + CELL(0.618 ns) = 5.166 ns; Loc. = LCFF_X18_Y22_N1; Fanout = 4; REG Node = 'arbitrator:inst8\|inst35'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 952 1384 1448 1032 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 42.62 % ) " "Info: Total cell delay = 2.202 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.964 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.964 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 0.877ns 0.257ns 1.193ns 0.637ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { in_req[1] arbitrator:inst8|inst30 arbitrator:inst8|in[1]~2 arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { in_req[1] {} in_req[1]~combout {} arbitrator:inst8|inst30 {} arbitrator:inst8|in[1]~2 {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 4.591ns 0.586ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.346ns 0.155ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl arbitrator:inst8|inst35 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.166 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]~clkctrl {} arbitrator:inst8|inst35 {} } { 0.000ns 0.000ns 0.877ns 0.257ns 1.193ns 0.637ns } { 0.000ns 0.819ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk grant\[1\] arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 11.673 ns register " "Info: tco from clock \"clk\" to destination pin \"grant\[1\]\" through register \"arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]\" is 11.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.349 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns clk 1 CLK PIN_A13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.712 ns) 2.408 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y23_N5 10 " "Info: 2: + IC(0.877 ns) + CELL(0.712 ns) = 2.408 ns; Loc. = LCFF_X18_Y23_N5; Fanout = 10; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.228 ns) 2.907 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] 3 COMB LCCOMB_X18_Y23_N14 1 " "Info: 3: + IC(0.271 ns) + CELL(0.228 ns) = 2.907 ns; Loc. = LCCOMB_X18_Y23_N14; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(0.000 ns) 5.063 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]~clkctrl 4 COMB CLKCTRL_G11 2 " "Info: 4: + IC(2.156 ns) + CELL(0.000 ns) = 5.063 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 6.349 ns arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 5 REG LCFF_X17_Y23_N19 12 " "Info: 5: + IC(0.668 ns) + CELL(0.618 ns) = 6.349 ns; Loc. = LCFF_X17_Y23_N19; Fanout = 12; REG Node = 'arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.377 ns ( 37.44 % ) " "Info: Total cell delay = 2.377 ns ( 37.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.972 ns ( 62.56 % ) " "Info: Total interconnect delay = 3.972 ns ( 62.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.877ns 0.271ns 2.156ns 0.668ns } { 0.000ns 0.819ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_q3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.230 ns + Longest register pin " "Info: + Longest register to pin delay is 5.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\] 1 REG LCFF_X17_Y23_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y23_N19; Fanout = 12; REG Node = 'arbitrator:inst8\|counter_acl3:inst6\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[1\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.346 ns) 1.183 ns arbitrator:inst8\|decode3_5:inst8\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~2 2 COMB LCCOMB_X18_Y22_N10 5 " "Info: 2: + IC(0.837 ns) + CELL(0.346 ns) = 1.183 ns; Loc. = LCCOMB_X18_Y22_N10; Fanout = 5; COMB Node = 'arbitrator:inst8\|decode3_5:inst8\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\|w_anode15w\[2\]~2'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 } "NODE_NAME" } } { "db/decode_p7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_p7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(2.100 ns) 5.230 ns grant\[1\] 3 PIN PIN_J7 0 " "Info: 3: + IC(1.947 ns) + CELL(2.100 ns) = 5.230 ns; Loc. = PIN_J7; Fanout = 0; PIN Node = 'grant\[1\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 grant[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 112 608 784 128 "grant\[2..0\]" "" } { 296 248 288 312 "grant\[0\]" "" } { 408 248 288 424 "grant\[1\]" "" } { 520 248 288 536 "grant\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 46.77 % ) " "Info: Total cell delay = 2.446 ns ( 46.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.784 ns ( 53.23 % ) " "Info: Total interconnect delay = 2.784 ns ( 53.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 grant[1] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 {} grant[1] {} } { 0.000ns 0.837ns 1.947ns } { 0.000ns 0.346ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.877ns 0.271ns 2.156ns 0.668ns } { 0.000ns 0.819ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 grant[1] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1] {} arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~2 {} grant[1] {} } { 0.000ns 0.837ns 1.947ns } { 0.000ns 0.346ns 2.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in_slave\[2\] slave_grant\[2\] 5.955 ns Longest " "Info: Longest tpd from source pin \"in_slave\[2\]\" to destination pin \"slave_grant\[2\]\" is 5.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns in_slave\[2\] 1 CLK PIN_G4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G4; Fanout = 1; CLK Node = 'in_slave\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_slave[2] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 152 320 144 "in_slave\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.053 ns) 2.042 ns arbitrator:inst8\|inst7 2 COMB LCCOMB_X18_Y23_N18 2 " "Info: 2: + IC(1.169 ns) + CELL(0.053 ns) = 2.042 ns; Loc. = LCCOMB_X18_Y23_N18; Fanout = 2; COMB Node = 'arbitrator:inst8\|inst7'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { in_slave[2] arbitrator:inst8|inst7 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 112 648 712 160 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(2.124 ns) 5.955 ns slave_grant\[2\] 3 PIN PIN_K5 0 " "Info: 3: + IC(1.789 ns) + CELL(2.124 ns) = 5.955 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'slave_grant\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.913 ns" { arbitrator:inst8|inst7 slave_grant[2] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 128 608 786 144 "slave_grant\[2..0\]" "" } { 312 552 622 328 "slave_grant\[0\]" "" } { 424 552 622 440 "slave_grant\[1\]" "" } { 536 552 622 552 "slave_grant\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 50.33 % ) " "Info: Total cell delay = 2.997 ns ( 50.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.958 ns ( 49.67 % ) " "Info: Total interconnect delay = 2.958 ns ( 49.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { in_slave[2] arbitrator:inst8|inst7 slave_grant[2] } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.955 ns" { in_slave[2] {} in_slave[2]~combout {} arbitrator:inst8|inst7 {} slave_grant[2] {} } { 0.000ns 0.000ns 1.169ns 1.789ns } { 0.000ns 0.820ns 0.053ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "arbitrator:inst8\|inst12 in_req\[2\] clk 0.313 ns register " "Info: th for register \"arbitrator:inst8\|inst12\" (data pin = \"in_req\[2\]\", clock pin = \"clk\") is 0.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.437 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns clk 1 CLK PIN_A13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 64 152 320 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.712 ns) 2.408 ns arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 2 REG LCFF_X18_Y23_N5 10 " "Info: 2: + IC(0.877 ns) + CELL(0.712 ns) = 2.408 ns; Loc. = LCFF_X18_Y23_N5; Fanout = 10; REG Node = 'arbitrator:inst8\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.228 ns) 3.003 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] 3 COMB LCCOMB_X18_Y23_N28 1 " "Info: 3: + IC(0.367 ns) + CELL(0.228 ns) = 3.003 ns; Loc. = LCCOMB_X18_Y23_N28; Fanout = 1; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 4.191 ns arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl 4 COMB CLKCTRL_G12 3 " "Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 4.191 ns; Loc. = CLKCTRL_G12; Fanout = 3; COMB Node = 'arbitrator:inst8\|decode:inst4\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]~clkctrl'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.618 ns) 5.437 ns arbitrator:inst8\|inst12 5 REG LCFF_X18_Y19_N1 2 " "Info: 5: + IC(0.628 ns) + CELL(0.618 ns) = 5.437 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 2; REG Node = 'arbitrator:inst8\|inst12'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst12 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 1096 1160 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.377 ns ( 43.72 % ) " "Info: Total cell delay = 2.377 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.060 ns ( 56.28 % ) " "Info: Total interconnect delay = 3.060 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst12 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.437 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} arbitrator:inst8|inst12 {} } { 0.000ns 0.000ns 0.877ns 0.367ns 1.188ns 0.628ns } { 0.000ns 0.819ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 1096 1160 664 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.273 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns in_req\[2\] 1 PIN PIN_AA13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 1; PIN Node = 'in_req\[2\]'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_req[2] } "NODE_NAME" } } { "main.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.bdf" { { 160 152 320 176 "in_req\[2..0\]" "" } { 312 248 290 328 "in_req\[0\]" "" } { 424 248 290 440 "in_req\[1\]" "" } { 536 248 290 552 "in_req\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.256 ns) + CELL(0.053 ns) 5.118 ns arbitrator:inst8\|inst32 2 COMB LCCOMB_X18_Y19_N0 4 " "Info: 2: + IC(4.256 ns) + CELL(0.053 ns) = 5.118 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 4; COMB Node = 'arbitrator:inst8\|inst32'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { in_req[2] arbitrator:inst8|inst32 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 664 232 296 712 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.273 ns arbitrator:inst8\|inst12 3 REG LCFF_X18_Y19_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.273 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 2; REG Node = 'arbitrator:inst8\|inst12'" {  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { arbitrator:inst8|inst32 arbitrator:inst8|inst12 } "NODE_NAME" } } { "arbitrator.bdf" "" { Schematic "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/arbitrator.bdf" { { 584 1096 1160 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.017 ns ( 19.29 % ) " "Info: Total cell delay = 1.017 ns ( 19.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.256 ns ( 80.71 % ) " "Info: Total interconnect delay = 4.256 ns ( 80.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { in_req[2] arbitrator:inst8|inst32 arbitrator:inst8|inst12 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { in_req[2] {} in_req[2]~combout {} arbitrator:inst8|inst32 {} arbitrator:inst8|inst12 {} } { 0.000ns 0.000ns 4.256ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.437 ns" { clk arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl arbitrator:inst8|inst12 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.437 ns" { clk {} clk~combout {} arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] {} arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]~clkctrl {} arbitrator:inst8|inst12 {} } { 0.000ns 0.000ns 0.877ns 0.367ns 1.188ns 0.628ns } { 0.000ns 0.819ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } } { "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/utils/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.273 ns" { in_req[2] arbitrator:inst8|inst32 arbitrator:inst8|inst12 } "NODE_NAME" } } { "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/utils/quartus/quartus/bin/Technology_Viewer.qrui" "5.273 ns" { in_req[2] {} in_req[2]~combout {} arbitrator:inst8|inst32 {} arbitrator:inst8|inst12 {} } { 0.000ns 0.000ns 4.256ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 23:09:42 2022 " "Info: Processing ended: Tue Nov 29 23:09:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
