============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:41:58 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth          61  2051.360 137254.920 139306.279 
  TOP                         61  2051.360 132057.516 134108.876 
    stoch2bin                 23   953.049  53866.541  54819.590 
    genblk1[1].genblk1.sng    19   551.229  33804.156  34355.385 
      ctr                     13   520.139  31722.118  32242.257 
    genblk1[0].genblk1.sng    18   531.475  42491.672  43023.147 
      ctr                     12   500.386  40381.126  40881.511 

