stage: syntesis
tool: verilator
id: unsupported_tristate_construct_triand_graph
title: Unsupported tristate construct (in graph; not converted)
regex: >
  Unsupported tristate construct \(in graph; not converted\): (CONST|VARREF|INITITEM|ASSIGNW)
examples:
  - unsupported_tristate_construct_triand_graph_const:
      first_found: 04.03.2025
      full_error: |
        Unsupported tristate construct (in graph; not converted): CONST '1'bz'
      full_example: |
        module xbzdahabhw
          (output logic [0:1] fziqpeo [0:3], output triand logic [1:2][4:1] om [2:1][2:1][2:0]);
          
          xor bv(xty, sapauggg, q);
          
          nand l(njghqv, c, q);
          
          not xqydflsxp(cqucbfif, q);
          
          or r(q, gcmbjlhaeh, pjtwdndp);

          // Top inputs -> top outputs assigns
          
          // Single-driven assigns
          assign c = 'b1;
          assign sapauggg = 'bz;
          
          // Multi-driven assigns
          assign om = '{'{'{'b1,'b0,'bx},'{'b1,'b0,'b0}},'{'{'bx,'bz,'bx},'{'b0,'b1,'b0}}};
          assign xty = 'b1;
          assign om = '{'{'{'bz,'bz,'b1},'{'b1,'bx,'b1}},'{'{'bx,'bz,'b0},'{'bz,'bx,'b0}}};
        endmodule: xbzdahabhw

        module opqzzgtarh
          (output reg g, output real qtwnqz [3:0], output longint bgrpm);
          
          logic [0:1] y [0:3];
          triand logic [1:2][4:1] jt [2:1][2:1][2:0];
          
          xor pcgzlh(swsu, rpt, aj);
          
          xbzdahabhw xi(.fziqpeo(y), .om(jt));
          
          not ovvl(bgrpm, bgrpm);
          
          // Top inputs -> top outputs assigns
          
          // Single-driven assigns
          assign qtwnqz = '{'b0,'bz,'b1,'b1};
          
          // Multi-driven assigns
          assign jt = '{'{'{'b1,'b1,'b1},'{'bz,'bz,'b1}},'{'{'b0,'b0,'b0},'{'bx,'bz,'b0}}};
          assign jt = '{'{'{'b0,'b0,'bx},'{'b0,'bz,'bz}},'{'{'b0,'bx,'b0},'{'bx,'b0,'bx}}};
        endmodule: opqzzgtarh

        module pgm
          (output tri logic xfug [3:2][2:2][4:0]);
          
          nand ojgfewpcl(ap, ap, myuixvw);
          
          not adkuue(myuixvw, lqlpsidn);
          
          xor cefy(lqlpsidn, lqlpsidn, jkyjxwal);
          
          // Top inputs -> top outputs assigns
          
          // Single-driven assigns
          assign xfug = '{'{'{'b0,'bx,'bx,'bz,'bz}},'{'{'b1,'bx,'bx,'b0,'b1}}};
          assign jkyjxwal = 'bx;
          
          // Multi-driven assigns
          assign lqlpsidn = 'bz;
          assign xfug = '{'{'{'b0,'b0,'b0,'b1,'b0}},'{'{'b1,'b0,'bz,'bx,'bx}}};
          assign xfug = '{'{'{'b1,'b0,'b0,'b1,'bz}},'{'{'bz,'bz,'b1,'b0,'b1}}};
          assign xfug = '{'{'{'b0,'b0,'b1,'bz,'bx}},'{'{'bz,'bx,'b1,'bz,'b0}}};
        endmodule: pgm

  - unsupported_tristate_construct_triand_graph_varref:
      first_found: 07.07.2025
      full_error: |
        %Error: top.sv:58:10: Unsupported tristate construct (in graph; not converted): VARREF 'fyruvy'
      full_example: |
        module bds
          ( output wand logic [0:0][3:3][0:3][1:2] gkwggxbkpt [3:0][0:3][0:2][2:4]
          , output tri1 logic [2:3][4:0][0:2][3:4] zgjwvrbva [0:4]
          , output tri logic eu [3:2]
          , output realtime pmake
          , input time royrmsw
          , input bit [4:3][4:4][0:1] ltsbgechj
          );
          
          
          xor fzgfje(ofwq, royrmsw, mbpuk);
          // warning: implicit conversion of port connection truncates from 64 to 1 bits
          //   time royrmsw -> logic royrmsw
          
          not pmqxbxvkb(blyyln, jrynh);
          
          not vrr(jrynh, ozjl);
          
          
          // Top inputs -> top outputs assigns
          
          // Single-driven assigns
          assign zgjwvrbva = '{'bz,'bx,'bx,'b0,'bz};
          assign eu = '{'bz,'bz};
          assign mbpuk = 'b1;
          
          // Multi-driven assigns
        endmodule: bds

        module gkokmqe
          ( output shortint t
          , output triand logic [0:0][3:3] fyruvy
          , output shortreal pbj [0:3][2:4]
          , input wor logic [3:4][1:2][2:1] rter [0:0][0:0][0:0][2:4]
          , input wire logic [3:3][1:3][1:0][4:1] gcdb [0:3][3:2][1:1]
          , input bit [3:3][4:0][4:2][0:0] zuqrabpmi
          , input triand logic [3:0][0:1][2:4][0:1] maggdh [1:0][1:3][1:4][2:2]
          );
          
          
          xor hiu(nqpbvsucu, jhap, eikwcpsn);
          
          nand xvn(jvdhk, bmmcnxvke, b);
          
          not giny(vwrbiev, qozv);
          
          or yea(t, t, cro);
          
          
          // Top inputs -> top outputs assigns
          
          // Single-driven assigns
          assign pbj = '{'{'b0,'bx,'b0},'{'bz,'bx,'bz},'{'b0,'b1,'b0},'{'bz,'bx,'bx}};
          assign cro = 'b1;
          assign qozv = 'bx;
          assign fyruvy = 'bz;
          assign b = 'bx;
          
          // Multi-driven assigns
          assign fyruvy = 'b0;
          assign fyruvy = 'bx;
          assign jvdhk = 'b0;
          assign fyruvy = 'bx;
        endmodule: gkokmqe
  - unsupported_tristate_construct_triand_graph_assignw:
      first_found: 21.07.2025
      full_error: |
        %Error: top.sv:4:46: Unsupported tristate construct (in graph; not converted): ASSIGNW
      full_example: |
        module fzdvm
          ( output triand logic [1:0][3:0][4:1][4:4] tkbyhwql
          , output realtime dh [2:4][3:3]
          , input integer spcavyg
          , input wand logic [3:4] zwn [3:3][2:4][3:2][0:4]
          );

          nand fxffiyqx(rteypawfw, tkbyhwql, tkbyhwql);
          
          not eyhdqcmpiy(tkbyhwql, tkbyhwql);

          // Top inputs -> top outputs assigns
          
          // Single-driven assigns
          assign dh = '{'{'bx},'{'bx},'{'bx}};
          
          // Multi-driven assigns
          assign tkbyhwql = 'bz;
        endmodule: fzdvm

        module rnbqswtn
          ( output real lj
          , output uwire logic [4:0][4:3][2:3][2:1] mioscshqu
          , output supply1 logic ofipox
          , input logic sl
          , input tri logic [0:0][2:2][1:1] ldlyo [1:0][2:0][2:1][4:0]
          , input reg [0:3][4:3][0:3] qfeaazkksm
          );

          or cppeuksodh(ofipox, rq, rimieshrxj);

          // Top inputs -> top outputs assigns
          
          // Single-driven assigns
          assign mioscshqu = 'b0;
          assign rq = 'b1;
          assign rimieshrxj = 'b0;
          assign lj = 'bx;
          
          // Multi-driven assigns
        endmodule: rnbqswtn
