
*** Running vivado
    with args -log DAC_ADC.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DAC_ADC.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DAC_ADC.tcl -notrace
Command: link_design -top DAC_ADC -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2105.668 ; gain = 0.000 ; free physical = 778 ; free virtual = 4238
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
Finished Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2129.582 ; gain = 0.000 ; free physical = 683 ; free virtual = 4143
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2129.582 ; gain = 24.012 ; free physical = 683 ; free virtual = 4143
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2161.598 ; gain = 32.016 ; free physical = 673 ; free virtual = 4134

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 17c9f3db0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2371.551 ; gain = 209.953 ; free physical = 284 ; free virtual = 3760

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17c9f3db0

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20dea0313

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1be258d26

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
INFO: [Opt 31-389] Phase Sweep created 15 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1be258d26

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1be258d26

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1be258d26

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              15  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
Ending Logic Optimization Task | Checksum: 16c5fc0ca

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16c5fc0ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16c5fc0ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
Ending Netlist Obfuscation Task | Checksum: 16c5fc0ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.488 ; gain = 0.000 ; free physical = 120 ; free virtual = 3597
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.488 ; gain = 407.906 ; free physical = 120 ; free virtual = 3597
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2577.508 ; gain = 0.000 ; free physical = 115 ; free virtual = 3593
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/DAC_ADC_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_ADC_drc_opted.rpt -pb DAC_ADC_drc_opted.pb -rpx DAC_ADC_drc_opted.rpx
Command: report_drc -file DAC_ADC_drc_opted.rpt -pb DAC_ADC_drc_opted.pb -rpx DAC_ADC_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gwrw/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwrw/fir1/fir1.runs/impl_1/DAC_ADC_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2617.527 ; gain = 40.020 ; free physical = 127 ; free virtual = 3607
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 125 ; free virtual = 3605
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f7d27d6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 125 ; free virtual = 3605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 125 ; free virtual = 3605

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f981da2c

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 105 ; free virtual = 3589

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 131785ff6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 117 ; free virtual = 3602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 131785ff6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 117 ; free virtual = 3602
Phase 1 Placer Initialization | Checksum: 131785ff6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 117 ; free virtual = 3602

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12e47e3ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 116 ; free virtual = 3602

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 105 ; free virtual = 3594

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e8677cd5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 105 ; free virtual = 3594
Phase 2.2 Global Placement Core | Checksum: 1cd95211a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 3593
Phase 2 Global Placement | Checksum: 1cd95211a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 3593

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f35eaad0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 3593

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 184aac723

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 3593

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1168f52f8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 3593

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14143abad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 3593

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 659b63b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 102 ; free virtual = 3591

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 84b68e8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 102 ; free virtual = 3591

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d782e748

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 102 ; free virtual = 3591
Phase 3 Detail Placement | Checksum: d782e748

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 102 ; free virtual = 3591

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 161c57d82

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.191 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 198dc4e22

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: cec8fbe2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591
Phase 4.1.1.1 BUFG Insertion | Checksum: 161c57d82

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.191. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d631df2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591
Phase 4.1 Post Commit Optimization | Checksum: d631df2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d631df2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d631df2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591
Phase 4.4 Final Placement Cleanup | Checksum: d4248dd9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d4248dd9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591
Ending Placer Task | Checksum: 6fd9119c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 101 ; free virtual = 3591
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 106 ; free virtual = 3596
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 102 ; free virtual = 3594
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/DAC_ADC_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DAC_ADC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 119 ; free virtual = 3603
INFO: [runtcl-4] Executing : report_utilization -file DAC_ADC_utilization_placed.rpt -pb DAC_ADC_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAC_ADC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 124 ; free virtual = 3608
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2617.527 ; gain = 0.000 ; free physical = 108 ; free virtual = 3587
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/DAC_ADC_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 25cbc854 ConstDB: 0 ShapeSum: 4a0d4948 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 92335bb7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.824 ; gain = 48.965 ; free physical = 115 ; free virtual = 3549
Post Restoration Checksum: NetGraph: 332bcebe NumContArr: 5f078cf9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 92335bb7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2698.824 ; gain = 48.965 ; free physical = 114 ; free virtual = 3548

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 92335bb7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2704.820 ; gain = 54.961 ; free physical = 97 ; free virtual = 3532

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 92335bb7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2704.820 ; gain = 54.961 ; free physical = 97 ; free virtual = 3532
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15fe048e9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.820 ; gain = 64.961 ; free physical = 105 ; free virtual = 3532
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.303  | TNS=0.000  | WHS=-0.092 | THS=-3.485 |

Phase 2 Router Initialization | Checksum: 1292940e4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.820 ; gain = 64.961 ; free physical = 105 ; free virtual = 3532

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 598
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 598
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4f5dd931

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 106 ; free virtual = 3533

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.418  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c3286c88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.418  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19d484a60

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534
Phase 4 Rip-up And Reroute | Checksum: 19d484a60

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19d484a60

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19d484a60

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534
Phase 5 Delay and Skew Optimization | Checksum: 19d484a60

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d4db8e60

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.418  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 163064c9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534
Phase 6 Post Hold Fix | Checksum: 163064c9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.124691 %
  Global Horizontal Routing Utilization  = 0.132483 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 178fbe828

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 107 ; free virtual = 3534

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 178fbe828

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 105 ; free virtual = 3532

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 104586183

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 105 ; free virtual = 3532

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.418  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 104586183

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 106 ; free virtual = 3533
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.824 ; gain = 65.965 ; free physical = 122 ; free virtual = 3549

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2715.824 ; gain = 98.297 ; free physical = 122 ; free virtual = 3549
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2735.703 ; gain = 11.875 ; free physical = 117 ; free virtual = 3546
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/DAC_ADC_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_ADC_drc_routed.rpt -pb DAC_ADC_drc_routed.pb -rpx DAC_ADC_drc_routed.rpx
Command: report_drc -file DAC_ADC_drc_routed.rpt -pb DAC_ADC_drc_routed.pb -rpx DAC_ADC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwrw/fir1/fir1.runs/impl_1/DAC_ADC_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAC_ADC_methodology_drc_routed.rpt -pb DAC_ADC_methodology_drc_routed.pb -rpx DAC_ADC_methodology_drc_routed.rpx
Command: report_methodology -file DAC_ADC_methodology_drc_routed.rpt -pb DAC_ADC_methodology_drc_routed.pb -rpx DAC_ADC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gwrw/fir1/fir1.runs/impl_1/DAC_ADC_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DAC_ADC_power_routed.rpt -pb DAC_ADC_power_summary_routed.pb -rpx DAC_ADC_power_routed.rpx
Command: report_power -file DAC_ADC_power_routed.rpt -pb DAC_ADC_power_summary_routed.pb -rpx DAC_ADC_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DAC_ADC_route_status.rpt -pb DAC_ADC_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAC_ADC_timing_summary_routed.rpt -pb DAC_ADC_timing_summary_routed.pb -rpx DAC_ADC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAC_ADC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAC_ADC_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DAC_ADC_bus_skew_routed.rpt -pb DAC_ADC_bus_skew_routed.pb -rpx DAC_ADC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force DAC_ADC.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DAC_ADC.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/gwrw/fir1/fir1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Sep 18 15:43:53 2020. For additional details about this file, please refer to the WebTalk help file at /home/gwrw/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3073.402 ; gain = 279.066 ; free physical = 402 ; free virtual = 3582
INFO: [Common 17-206] Exiting Vivado at Fri Sep 18 15:43:53 2020...
