Username:  rollers
Date:      Thu Feb 28 09:22:19 EST 2019
 
*** compiling ***
--- running ---
 

rscpu2 written by Seth Roller
This program will have the INAC, CLAC, MOVR, MVAC instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test1.1 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 0 PC = 1
fetch3: IR = 0  AR = 1
NOP instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 1 PC = 1 DR = 0
fetch1: AR = 1 PC = 1
fetch2: DR = 255 PC = 2
fetch3: IR = 255  AR = 2
HALT instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 2 PC = 2 DR = 255
--- Running again ---
 

rscpu2 written by Seth Roller
This program will have the INAC, CLAC, MOVR, MVAC instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test1.2 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 0 PC = 1
fetch3: IR = 0  AR = 1
NOP instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 1 PC = 1 DR = 0
fetch1: AR = 1 PC = 1
fetch2: DR = 0 PC = 2
fetch3: IR = 0  AR = 2
NOP instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 2 PC = 2 DR = 0
fetch1: AR = 2 PC = 2
fetch2: DR = 0 PC = 3
fetch3: IR = 0  AR = 3
NOP instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 3 PC = 3 DR = 0
fetch1: AR = 3 PC = 3
fetch2: DR = 0 PC = 4
fetch3: IR = 0  AR = 4
NOP instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 4 PC = 4 DR = 0
fetch1: AR = 4 PC = 4
fetch2: DR = 0 PC = 5
fetch3: IR = 0  AR = 5
NOP instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 5 PC = 5 DR = 0
fetch1: AR = 5 PC = 5
fetch2: DR = 255 PC = 6
fetch3: IR = 255  AR = 6
HALT instruction
Instruction execution complete: AC = 0 R = 0 ZCVN = 0000 AR = 6 PC = 6 DR = 255
--- Running again ---
 

rscpu2 written by Seth Roller
This program will have the INAC, CLAC, MOVR, MVAC instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test2.1 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 11 PC = 1
fetch3: IR = 11  AR = 1
CLAC instruction
AC = 0 ZCVN = 1000
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 1 PC = 1 DR = 11
fetch1: AR = 1 PC = 1
fetch2: DR = 3 PC = 2
fetch3: IR = 3  AR = 2
MVAC instructin
MVAC R = 0
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 2 PC = 2 DR = 3
fetch1: AR = 2 PC = 2
fetch2: DR = 10 PC = 3
fetch3: IR = 10  AR = 3
INAC instruction
INAC AC = 1 ZCVN = 0000
Instruction execution complete: AC = 1 R = 0 ZCVN = 0000 AR = 3 PC = 3 DR = 10
fetch1: AR = 3 PC = 3
fetch2: DR = 3 PC = 4
fetch3: IR = 3  AR = 4
MVAC instructin
MVAC R = 1
Instruction execution complete: AC = 1 R = 1 ZCVN = 0000 AR = 4 PC = 4 DR = 3
fetch1: AR = 4 PC = 4
fetch2: DR = 10 PC = 5
fetch3: IR = 10  AR = 5
INAC instruction
INAC AC = 2 ZCVN = 0000
Instruction execution complete: AC = 2 R = 1 ZCVN = 0000 AR = 5 PC = 5 DR = 10
fetch1: AR = 5 PC = 5
fetch2: DR = 4 PC = 6
fetch3: IR = 4  AR = 6
MOVR instruction
MOVR AC = 1
Instruction execution complete: AC = 1 R = 1 ZCVN = 0000 AR = 6 PC = 6 DR = 4
fetch1: AR = 6 PC = 6
fetch2: DR = 255 PC = 7
fetch3: IR = 255  AR = 7
HALT instruction
Instruction execution complete: AC = 1 R = 1 ZCVN = 0000 AR = 7 PC = 7 DR = 255
--- Running again ---
 

rscpu2 written by Seth Roller
This program will have the INAC, CLAC, MOVR, MVAC instructions implemented.

Enter the file containing the program: 
The file /home/mathcs/turnin/bracken/cs330/test2.2 opened properly, off to the races
end of file reached
fetch1: AR = 0 PC = 0
fetch2: DR = 11 PC = 1
fetch3: IR = 11  AR = 1
CLAC instruction
AC = 0 ZCVN = 1000
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 1 PC = 1 DR = 11
fetch1: AR = 1 PC = 1
fetch2: DR = 3 PC = 2
fetch3: IR = 3  AR = 2
MVAC instructin
MVAC R = 0
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 2 PC = 2 DR = 3
fetch1: AR = 2 PC = 2
fetch2: DR = 4 PC = 3
fetch3: IR = 4  AR = 3
MOVR instruction
MOVR AC = 0
Instruction execution complete: AC = 0 R = 0 ZCVN = 1000 AR = 3 PC = 3 DR = 4
fetch1: AR = 3 PC = 3
fetch2: DR = 10 PC = 4
fetch3: IR = 10  AR = 4
INAC instruction
INAC AC = 1 ZCVN = 0000
Instruction execution complete: AC = 1 R = 0 ZCVN = 0000 AR = 4 PC = 4 DR = 10
fetch1: AR = 4 PC = 4
fetch2: DR = 10 PC = 5
fetch3: IR = 10  AR = 5
INAC instruction
INAC AC = 2 ZCVN = 0000
Instruction execution complete: AC = 2 R = 0 ZCVN = 0000 AR = 5 PC = 5 DR = 10
fetch1: AR = 5 PC = 5
fetch2: DR = 3 PC = 6
fetch3: IR = 3  AR = 6
MVAC instructin
MVAC R = 2
Instruction execution complete: AC = 2 R = 2 ZCVN = 0000 AR = 6 PC = 6 DR = 3
fetch1: AR = 6 PC = 6
fetch2: DR = 4 PC = 7
fetch3: IR = 4  AR = 7
MOVR instruction
MOVR AC = 2
Instruction execution complete: AC = 2 R = 2 ZCVN = 0000 AR = 7 PC = 7 DR = 4
fetch1: AR = 7 PC = 7
fetch2: DR = 255 PC = 8
fetch3: IR = 255  AR = 8
HALT instruction
Instruction execution complete: AC = 2 R = 2 ZCVN = 0000 AR = 8 PC = 8 DR = 255
