Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 286bb56e7ee0411bac8d40f4b0351c41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_8bit_Transmitter_behav xil_defaultlib.SPI_8bit_Transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.spi_8bit_transmitter
Built simulation snapshot SPI_8bit_Transmitter_behav
