
---------- Begin Simulation Statistics ----------
final_tick                                 1374927000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829328                       # Number of bytes of host memory used
host_op_rate                                   274412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.93                       # Real time elapsed on the host
host_tick_rate                              125789257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1443204                       # Number of instructions simulated
sim_ops                                       2999427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001375                       # Number of seconds simulated
sim_ticks                                  1374927000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               314082                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8836                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            304315                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             187189                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          314082                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           126893                       # Number of indirect misses.
system.cpu.branchPred.lookups                  410598                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   53677                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4741                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1697050                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1035201                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              8854                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     342864                       # Number of branches committed
system.cpu.commit.bw_lim_events                159213                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          339887                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1443204                       # Number of instructions committed
system.cpu.commit.committedOps                2999427                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1282830                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.338133                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.848153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       562242     43.83%     43.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       172781     13.47%     57.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        53202      4.15%     61.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       133316     10.39%     71.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70412      5.49%     77.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51662      4.03%     81.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        53382      4.16%     85.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26620      2.08%     87.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       159213     12.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1282830                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     199588                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                50062                       # Number of function calls committed.
system.cpu.commit.int_insts                   2863742                       # Number of committed integer instructions.
system.cpu.commit.loads                        549505                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24236      0.81%      0.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2052097     68.42%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             421      0.01%     69.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1500      0.05%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          47765      1.59%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           15922      0.53%     71.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              26      0.00%     71.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15943      0.53%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        15910      0.53%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        15910      0.53%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        15880      0.53%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          501529     16.72%     90.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220063      7.34%     97.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        47976      1.60%     99.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        24121      0.80%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2999427                       # Class of committed instruction
system.cpu.commit.refs                         793689                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1443204                       # Number of Instructions Simulated
system.cpu.committedOps                       2999427                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.952691                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.952691                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                501192                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                3451801                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   294766                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    493680                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8986                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 35593                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      581111                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1329                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      250053                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           219                       # TLB misses on write requests
system.cpu.fetch.Branches                      410598                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    275082                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1020955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3009                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1727059                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           173                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   17972                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.298632                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             304043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             240866                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.256109                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1334217                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.647939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.430115                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   772194     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    43821      3.28%     61.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11344      0.85%     62.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31107      2.33%     64.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25367      1.90%     66.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    59918      4.49%     70.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    32750      2.45%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    86191      6.46%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   271525     20.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1334217                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    199538                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   175590                       # number of floating regfile writes
system.cpu.idleCycles                           40711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11032                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   359268                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.337551                       # Inst execution rate
system.cpu.iew.exec_refs                       831973                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     250049                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   74205                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                598269                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                220                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               406                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               255433                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3339379                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                581924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17794                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3213964                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    956                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4388                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8986                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5678                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1875                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            80578                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        48735                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        11232                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            169                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8559                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2473                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3503374                       # num instructions consuming a value
system.cpu.iew.wb_count                       3201777                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.662276                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2320199                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.328687                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3206348                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4310989                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2420213                       # number of integer regfile writes
system.cpu.ipc                               1.049658                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.049658                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26806      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2237248     69.23%     70.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  462      0.01%     70.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1693      0.05%     70.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               47966      1.48%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 138      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15952      0.49%     72.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   34      0.00%     72.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16006      0.50%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           15937      0.49%     73.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           15911      0.49%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          15881      0.49%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               538050     16.65%     90.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              227417      7.04%     97.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           48130      1.49%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24132      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3231763                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  200134                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              400236                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       199878                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             201376                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       16465                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005095                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11119     67.53%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4679     28.42%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   631      3.83%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                32      0.19%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3021288                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7416641                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3001899                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3478006                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3339031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3231763                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 348                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          339850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2674                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            230                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       487753                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1334217                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.422217                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.446218                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              498559     37.37%     37.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              125901      9.44%     46.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               86287      6.47%     53.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              175734     13.17%     66.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              165450     12.40%     78.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               98511      7.38%     86.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               82381      6.17%     92.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               53707      4.03%     96.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               47687      3.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1334217                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.350496                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      275112                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           148                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             41941                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4624                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               598269                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              255433                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1599589                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                          1374928                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  104425                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3391263                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  19368                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   310960                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2047                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3267                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               8454814                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3414632                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3906146                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    511066                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 364581                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8986                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                395183                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   514777                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            200617                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          4676549                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3597                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                194                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    176961                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      4462931                       # The number of ROB reads
system.cpu.rob.rob_writes                     6730808                       # The number of ROB writes
system.cpu.timesIdled                             599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    46                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4841                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3093                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3093                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4841                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        15868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       507776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       507776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  507776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7934                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7934    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7934                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7934000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41759750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          238                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1052                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6486                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        34100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 36442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        82560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1293888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1376448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026550                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12751     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12760                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           41176000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35124999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3158997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4810                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4825                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data                4810                       # number of overall hits
system.l2.overall_hits::total                    4825                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6898                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7935                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1037                       # number of overall misses
system.l2.overall_misses::.cpu.data              6898                       # number of overall misses
system.l2.overall_misses::total                  7935                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    102883000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    666710000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        769593000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    102883000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    666710000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       769593000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11708                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12760                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11708                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12760                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.985741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.589170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621865                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.589170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621865                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99212.150434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96652.652943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96987.145558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99212.150434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96652.652943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96987.145558                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7934                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     82143000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    528698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    610841000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82143000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    528698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    610841000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.589084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621787                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.589084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621787                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79212.150434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76656.227345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76990.294933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79212.150434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76656.227345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76990.294933                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8509                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8509                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          238                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              238                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          238                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          238                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2129                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3093                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    294123000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     294123000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.592302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.592302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95093.113482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95093.113482                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    232263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    232263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.592302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.592302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75093.113482                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75093.113482                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    102883000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    102883000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99212.150434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99212.150434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82143000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82143000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79212.150434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79212.150434                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    372587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    372587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.586648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97920.367937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97920.367937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    296435000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    296435000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.586494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.586494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77927.181914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77927.181914                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5595.184965                       # Cycle average of tags in use
system.l2.tags.total_refs                       23672                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7934                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.983615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       878.516820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4716.668145                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.143941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.170751                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3591                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.242126                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    197318                       # Number of tag accesses
system.l2.tags.data_accesses                   197318                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          66368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         441408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             507776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        66368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7934                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          48270199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         321041044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             369311243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     48270199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         48270199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         48270199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        321041044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            369311243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000591250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     55078750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   39670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               203841250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6942.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25692.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6989                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    537.329101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   338.112501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.825729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          193     20.42%     20.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          151     15.98%     36.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           87      9.21%     45.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      6.67%     52.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      5.19%     57.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      2.86%     60.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.22%     62.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      2.12%     64.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          334     35.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          945                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 507776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  507776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       369.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    369.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1357467000                       # Total gap between requests
system.mem_ctrls.avgGap                     171094.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        66368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       441408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 48270199.072387114167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 321041044.360900640488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28921500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    174919750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27889.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25361.72                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3262980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1734315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            27496140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     108176640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        249412620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317940480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          708023175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.953285                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    822897750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     45760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    506269250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3484320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1851960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29152620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     108176640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        276065820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        295495680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          714227040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.465426                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    764635500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     45760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    564531500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       273661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           273661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       273661                       # number of overall hits
system.cpu.icache.overall_hits::total          273661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1421                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1421                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1421                       # number of overall misses
system.cpu.icache.overall_misses::total          1421                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    135431000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135431000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135431000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135431000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       275082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       275082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       275082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       275082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005166                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005166                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005166                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005166                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95306.826179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95306.826179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95306.826179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95306.826179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          238                       # number of writebacks
system.cpu.icache.writebacks::total               238                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          369                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          369                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1052                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1052                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1052                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1052                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106383000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106383000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106383000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106383000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003824                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003824                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003824                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003824                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101124.524715                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101124.524715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101124.524715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101124.524715                       # average overall mshr miss latency
system.cpu.icache.replacements                    238                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       273661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          273661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1421                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1421                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135431000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135431000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       275082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       275082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95306.826179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95306.826179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          369                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106383000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106383000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003824                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003824                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101124.524715                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101124.524715                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           725.701889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              274713                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1052                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            261.134030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   725.701889                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          686                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            551216                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           551216                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       721237                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           721237                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       721266                       # number of overall hits
system.cpu.dcache.overall_hits::total          721266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        18776                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18776                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        22249                       # number of overall misses
system.cpu.dcache.overall_misses::total         22249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1310256999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1310256999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1310256999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1310256999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       740013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       740013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       743515                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       743515                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025373                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025373                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69783.606679                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69783.606679                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58890.601780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58890.601780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47550                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           62                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.637306                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8509                       # number of writebacks
system.cpu.dcache.writebacks::total              8509                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10541                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10541                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10541                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10541                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11708                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    585366999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    585366999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    805109999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    805109999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71082.817122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71082.817122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68765.801076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68765.801076                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10684                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       482277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          482277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    944836000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    944836000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       495826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       495826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69734.740571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69734.740571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    230775000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    230775000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76593.096581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76593.096581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       238960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         238960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5227                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5227                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    365420999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    365420999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       244187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       244187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69910.273388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69910.273388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    354591999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    354591999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67903.485063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67903.485063                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.991719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    219743000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    219743000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.991719                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63271.811114                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63271.811114                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1374927000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           962.735139                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              732974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11708                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.604544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   962.735139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.940171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.940171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          566                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1498738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1498738                       # Number of data accesses

---------- End Simulation Statistics   ----------
