$date
	Tue Aug  8 20:43:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! e $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$scope module ex $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 ! e $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1$
#40
1!
0$
1#
#60
0!
1$
#80
1!
0$
0#
1"
#100
1$
#120
0$
1#
#140
0!
1$
#160
