Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Apr 01 18:43:08 2018
| Host         : TerenceNeo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: button_left/readclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_left/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_right/readclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_right/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: clk20k/SLOWCLOCK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M/SLOWCLOCK_reg/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clkcounter/SLOWCLOCK_reg/C (HIGH)

 There are 7740 register/latch pins with no clock driven by root clock pin: delay1/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: delayedpitch1/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: delayedpitch1/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[1]_rep/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[3]/C (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pitch_adjuster/pulse1/dff1/q_reg/C (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pitch_adjuster/pulse1/dff2/q_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: playback_left/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: playback_left/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: playback_right/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: playback_right/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: realtime1/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: realtime1/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segmentout/sclk/SLOWCLOCK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timedelay_adjuster/pulse1/dff1/q_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timedelay_adjuster/pulse1/dff2/q_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62657 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.137        0.000                      0                 2365        0.065        0.000                      0                 2365        4.500        0.000                       0                  1202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.137        0.000                      0                 2365        0.065        0.000                      0                 2365        4.500        0.000                       0                  1202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.472ns (28.393%)  route 3.712ns (71.607%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          2.196    10.262    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y55         FDSE                                         r  playback_left/clkx_adjuster/clk1/count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.440    14.781    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y55         FDSE                                         r  playback_left/clkx_adjuster/clk1/count_reg[0]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X15Y55         FDSE (Setup_fdse_C_S)       -0.618    14.400    playback_left/clkx_adjuster/clk1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.472ns (28.393%)  route 3.712ns (71.607%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          2.196    10.262    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y55         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.440    14.781    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[1]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X15Y55         FDRE (Setup_fdre_C_R)       -0.618    14.400    playback_left/clkx_adjuster/clk1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.472ns (28.393%)  route 3.712ns (71.607%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          2.196    10.262    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y55         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.440    14.781    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[2]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X15Y55         FDRE (Setup_fdre_C_R)       -0.618    14.400    playback_left/clkx_adjuster/clk1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.472ns (28.393%)  route 3.712ns (71.607%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          2.196    10.262    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y55         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.440    14.781    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[3]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X15Y55         FDRE (Setup_fdre_C_R)       -0.618    14.400    playback_left/clkx_adjuster/clk1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.472ns (28.664%)  route 3.663ns (71.336%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          2.147    10.213    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.440    14.781    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X15Y56         FDRE (Setup_fdre_C_R)       -0.618    14.425    playback_left/clkx_adjuster/clk1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.472ns (28.664%)  route 3.663ns (71.336%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          2.147    10.213    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.440    14.781    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[5]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X15Y56         FDRE (Setup_fdre_C_R)       -0.618    14.425    playback_left/clkx_adjuster/clk1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.472ns (28.664%)  route 3.663ns (71.336%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          2.147    10.213    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.440    14.781    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[6]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X15Y56         FDRE (Setup_fdre_C_R)       -0.618    14.425    playback_left/clkx_adjuster/clk1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.472ns (28.664%)  route 3.663ns (71.336%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          2.147    10.213    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.440    14.781    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[7]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X15Y56         FDRE (Setup_fdre_C_R)       -0.618    14.425    playback_left/clkx_adjuster/clk1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.472ns (29.526%)  route 3.513ns (70.474%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          1.997    10.063    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y57         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.439    14.780    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[10]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.618    14.399    playback_left/clkx_adjuster/clk1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 playback_left/clkx_adjuster/clk1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.472ns (29.526%)  route 3.513ns (70.474%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.557     5.078    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  playback_left/clkx_adjuster/clk1/count_reg[4]/Q
                         net (fo=3, routed)           1.517     7.051    playback_left/clkx_adjuster/clk1/count_reg[4]
    SLICE_X4Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  playback_left/clkx_adjuster/clk1/count[0]_i_18__10/O
                         net (fo=1, routed)           0.000     7.175    playback_left/clkx_adjuster/clk1/count[0]_i_18__10_n_1
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.725 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10/CO[3]
                         net (fo=1, routed)           0.000     7.725    playback_left/clkx_adjuster/clk1/count_reg[0]_i_11__10_n_1
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.839 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.000     7.839    playback_left/clkx_adjuster/clk1/count_reg[0]_i_3__10_n_1
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.067 r  playback_left/clkx_adjuster/clk1/count_reg[0]_i_1__10/CO[2]
                         net (fo=32, routed)          1.997    10.063    playback_left/clkx_adjuster/clk1/clear
    SLICE_X15Y57         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.439    14.780    playback_left/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  playback_left/clkx_adjuster/clk1/count_reg[11]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.618    14.399    playback_left/clkx_adjuster/clk1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  4.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk2/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.392ns (75.067%)  route 0.130ns (24.933%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.594     1.477    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  realtime1/clkx_adjuster/clk2/count_reg[20]/Q
                         net (fo=3, routed)           0.130     1.748    realtime1/clkx_adjuster/clk2/count_reg[20]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.999    realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1_n_8
    SLICE_X1Y100         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.951     2.079    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[24]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    realtime1/clkx_adjuster/clk2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk2/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.403ns (75.582%)  route 0.130ns (24.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.594     1.477    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  realtime1/clkx_adjuster/clk2/count_reg[20]/Q
                         net (fo=3, routed)           0.130     1.748    realtime1/clkx_adjuster/clk2/count_reg[20]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.010    realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1_n_6
    SLICE_X1Y100         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.951     2.079    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[26]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    realtime1/clkx_adjuster/clk2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk2/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.428ns (76.675%)  route 0.130ns (23.325%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.594     1.477    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  realtime1/clkx_adjuster/clk2/count_reg[20]/Q
                         net (fo=3, routed)           0.130     1.748    realtime1/clkx_adjuster/clk2/count_reg[20]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.035    realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1_n_7
    SLICE_X1Y100         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.951     2.079    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[25]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    realtime1/clkx_adjuster/clk2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk2/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.428ns (76.675%)  route 0.130ns (23.325%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.594     1.477    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  realtime1/clkx_adjuster/clk2/count_reg[20]/Q
                         net (fo=3, routed)           0.130     1.748    realtime1/clkx_adjuster/clk2/count_reg[20]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.035    realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1_n_5
    SLICE_X1Y100         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.951     2.079    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[27]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    realtime1/clkx_adjuster/clk2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 playback_left/clkx_adjuster/clk2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk2/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.596     1.479    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  playback_left/clkx_adjuster/clk2/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.740    playback_left/clkx_adjuster/clk2/count_reg[19]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  playback_left/clkx_adjuster/clk2/count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.901    playback_left/clkx_adjuster/clk2/count_reg[16]_i_1__11_n_1
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  playback_left/clkx_adjuster/clk2/count_reg[20]_i_1__11/O[0]
                         net (fo=1, routed)           0.000     1.955    playback_left/clkx_adjuster/clk2/count_reg[20]_i_1__11_n_8
    SLICE_X3Y50          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.864     1.992    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[20]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    playback_left/clkx_adjuster/clk2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk2/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.431ns (76.800%)  route 0.130ns (23.200%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.594     1.477    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  realtime1/clkx_adjuster/clk2/count_reg[20]/Q
                         net (fo=3, routed)           0.130     1.748    realtime1/clkx_adjuster/clk2/count_reg[20]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.984    realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1_n_1
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  realtime1/clkx_adjuster/clk2/count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.038    realtime1/clkx_adjuster/clk2/count_reg[28]_i_1__1_n_8
    SLICE_X1Y101         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.951     2.079    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[28]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    realtime1/clkx_adjuster/clk2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 playback_left/clkx_adjuster/clk2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk2/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.596     1.479    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  playback_left/clkx_adjuster/clk2/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.740    playback_left/clkx_adjuster/clk2/count_reg[19]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  playback_left/clkx_adjuster/clk2/count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.901    playback_left/clkx_adjuster/clk2/count_reg[16]_i_1__11_n_1
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  playback_left/clkx_adjuster/clk2/count_reg[20]_i_1__11/O[2]
                         net (fo=1, routed)           0.000     1.966    playback_left/clkx_adjuster/clk2/count_reg[20]_i_1__11_n_6
    SLICE_X3Y50          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.864     1.992    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[22]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    playback_left/clkx_adjuster/clk2/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk2/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk2/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.442ns (77.246%)  route 0.130ns (22.754%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.594     1.477    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  realtime1/clkx_adjuster/clk2/count_reg[20]/Q
                         net (fo=3, routed)           0.130     1.748    realtime1/clkx_adjuster/clk2/count_reg[20]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.945    realtime1/clkx_adjuster/clk2/count_reg[20]_i_1__1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.984    realtime1/clkx_adjuster/clk2/count_reg[24]_i_1__1_n_1
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  realtime1/clkx_adjuster/clk2/count_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.049    realtime1/clkx_adjuster/clk2/count_reg[28]_i_1__1_n_6
    SLICE_X1Y101         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.951     2.079    realtime1/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  realtime1/clkx_adjuster/clk2/count_reg[30]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    realtime1/clkx_adjuster/clk2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 playback_left/clkx_adjuster/clk2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk2/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.596     1.479    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  playback_left/clkx_adjuster/clk2/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.740    playback_left/clkx_adjuster/clk2/count_reg[19]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  playback_left/clkx_adjuster/clk2/count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.901    playback_left/clkx_adjuster/clk2/count_reg[16]_i_1__11_n_1
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  playback_left/clkx_adjuster/clk2/count_reg[20]_i_1__11/O[1]
                         net (fo=1, routed)           0.000     1.991    playback_left/clkx_adjuster/clk2/count_reg[20]_i_1__11_n_7
    SLICE_X3Y50          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.864     1.992    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[21]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    playback_left/clkx_adjuster/clk2/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 playback_left/clkx_adjuster/clk2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_left/clkx_adjuster/clk2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.596     1.479    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  playback_left/clkx_adjuster/clk2/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.740    playback_left/clkx_adjuster/clk2/count_reg[19]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  playback_left/clkx_adjuster/clk2/count_reg[16]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.901    playback_left/clkx_adjuster/clk2/count_reg[16]_i_1__11_n_1
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.991 r  playback_left/clkx_adjuster/clk2/count_reg[20]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.991    playback_left/clkx_adjuster/clk2/count_reg[20]_i_1__11_n_5
    SLICE_X3Y50          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.864     1.992    playback_left/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  playback_left/clkx_adjuster/clk2/count_reg[23]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    playback_left/clkx_adjuster/clk2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y89   delayedpitch1/clkx_adjuster/clk2/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y82   delayedpitch1/clkx_adjuster/clk2/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y89   delayedpitch1/clkx_adjuster/clk2/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y89   delayedpitch1/clkx_adjuster/clk2/count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y82   delayedpitch1/clkx_adjuster/clk2/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y83   delayedpitch1/clkx_adjuster/clk2/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y83   delayedpitch1/clkx_adjuster/clk2/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y83   delayedpitch1/clkx_adjuster/clk2/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y83   delayedpitch1/clkx_adjuster/clk2/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   delayedpitch1/clkx_adjuster/clk2/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   delayedpitch1/clkx_adjuster/clk2/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   delayedpitch1/clkx_adjuster/clk2/count_reg[31]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88    realtime1/clkx_adjuster/clk3/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88    realtime1/clkx_adjuster/clk3/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   delayedpitch1/clkx_adjuster/clk3/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   delayedpitch1/clkx_adjuster/clk3/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   delayedpitch1/clkx_adjuster/clk3/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88    realtime1/clkx_adjuster/clk3/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   delayedpitch1/clkx_adjuster/clk3/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91    realtime1/clkx_adjuster/clk3/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91    realtime1/clkx_adjuster/clk3/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91    realtime1/clkx_adjuster/clk3/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91    realtime1/clkx_adjuster/clk3/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92    realtime1/clkx_adjuster/clk3/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92    realtime1/clkx_adjuster/clk3/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92    realtime1/clkx_adjuster/clk3/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92    realtime1/clkx_adjuster/clk3/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93    realtime1/clkx_adjuster/clk3/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93    realtime1/clkx_adjuster/clk3/count_reg[21]/C



