
---------- Begin Simulation Statistics ----------
final_tick                                  264828500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107544                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848784                       # Number of bytes of host memory used
host_op_rate                                   113641                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.65                       # Real time elapsed on the host
host_tick_rate                               56957854                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500007                       # Number of instructions simulated
sim_ops                                        528374                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000265                       # Number of seconds simulated
sim_ticks                                   264828500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.844789                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   76580                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                77475                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1370                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            102563                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              188                       # Number of indirect misses.
system.cpu.branchPred.lookups                  127181                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     790                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    203385                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   203553                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1143                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      85775                       # Number of branches committed
system.cpu.commit.bw_lim_events                 42632                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          150246                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500277                       # Number of instructions committed
system.cpu.commit.committedOps                 528644                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       467712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.130277                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.412345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       326918     69.90%     69.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        60449     12.92%     82.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17052      3.65%     86.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7808      1.67%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2728      0.58%     88.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         5227      1.12%     89.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1722      0.37%     90.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3176      0.68%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        42632      9.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       467712                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  452                       # Number of function calls committed.
system.cpu.commit.int_insts                    465265                       # Number of committed integer instructions.
system.cpu.commit.loads                        186291                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           257589     48.73%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              21      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     48.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.01%     48.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     48.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     48.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.01%     48.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     48.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     48.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          186291     35.24%     84.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          84606     16.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            528644                       # Class of committed instruction
system.cpu.commit.refs                         270897                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500007                       # Number of Instructions Simulated
system.cpu.committedOps                        528374                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.059301                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.059301                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                294139                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   229                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                68725                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 697016                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    65018                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    102397                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1986                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   801                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 23828                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      127181                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     79708                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        393179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   689                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         712438                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4426                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.240119                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              91940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              77378                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.345091                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             487368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.527845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.667720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   321694     66.01%     66.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    46469      9.53%     75.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10585      2.17%     77.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2587      0.53%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13610      2.79%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37815      7.76%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1665      0.34%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7826      1.61%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    45117      9.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               487368                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1297                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   113361                       # Number of branches executed
system.cpu.iew.exec_nop                           351                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.398704                       # Inst execution rate
system.cpu.iew.exec_refs                       398318                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     112078                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   32637                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                219108                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 80                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               265                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               114800                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              682609                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                286240                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1681                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                740835                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 19356                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1986                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 18817                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            55156                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        27236                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        32807                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30192                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             57                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          947                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            350                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    724833                       # num instructions consuming a value
system.cpu.iew.wb_count                        644538                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575784                       # average fanout of values written-back
system.cpu.iew.wb_producers                    417347                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.216895                       # insts written-back per cycle
system.cpu.iew.wb_sent                         670087                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   911523                       # number of integer regfile reads
system.cpu.int_regfile_writes                  467973                       # number of integer regfile writes
system.cpu.ipc                               0.944019                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.944019                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                343011     46.20%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.01%     46.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.01%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               286935     38.64%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              112390     15.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 742516                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18679                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025156                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     750      4.02%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      4.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.02%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16735     89.59%     93.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1189      6.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 760891                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1990687                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       644284                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            835657                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     682178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    742516                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          153859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               210                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        94475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        487368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.523522                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.982630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              251394     51.58%     51.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               43213      8.87%     60.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               60712     12.46%     72.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               38203      7.84%     80.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               47079      9.66%     90.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22653      4.65%     95.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11282      2.31%     97.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8659      1.78%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4173      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          487368                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.401878                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    294                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                602                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          254                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               510                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             45471                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            30354                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               219108                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              114800                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  573590                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           529658                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   74721                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                506606                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  11861                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    76374                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  37864                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1346                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1052064                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 691222                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              692034                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    113599                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 155788                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1986                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                210928                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   185385                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           840154                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9760                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                213                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    140092                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             82                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              502                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1093557                       # The number of ROB reads
system.cpu.rob.rob_writes                     1377479                       # The number of ROB writes
system.cpu.timesIdled                             372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      336                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6404                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1129                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3391                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1869                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       408896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  408896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5267                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5267    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5267                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11668500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27141250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          140                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1114                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           516                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1424                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       518272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 560256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1153                       # Total snoops (count)
system.tol2bus.snoopTraffic                     72256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6523                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002606                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050988                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6506     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6523                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8318000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7273000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            774000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   93                       # number of demand (read+write) hits
system.l2.demand_hits::total                      102                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                  93                       # number of overall hits
system.l2.overall_hits::total                     102                       # number of overall hits
system.l2.demand_misses::.cpu.inst                507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4753                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5260                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               507                       # number of overall misses
system.l2.overall_misses::.cpu.data              4753                       # number of overall misses
system.l2.overall_misses::total                  5260                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    421018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        461515000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40497000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    421018000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       461515000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4846                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5362                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4846                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5362                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.982558                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.980809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980977                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982558                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.980809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980977                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79875.739645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88579.423522                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87740.494297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79875.739645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88579.423522                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87740.494297                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1129                       # number of writebacks
system.l2.writebacks::total                      1129                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5260                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5260                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    373488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    408915000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    373488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    408915000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.980809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.980809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69875.739645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78579.423522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77740.494297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69875.739645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78579.423522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77740.494297                       # average overall mshr miss latency
system.l2.replacements                           1153                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3252                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3252                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          140                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    31                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3391                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    312287000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     312287000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92092.892952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92092.892952                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    278377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    278377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82092.892952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82092.892952                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40497000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40497000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982558                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982558                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79875.739645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79875.739645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35427000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35427000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69875.739645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69875.739645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    108731000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    108731000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.956461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956461                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79831.864905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79831.864905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     95111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     95111000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.956461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.956461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69831.864905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69831.864905                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2776.204819                       # Cycle average of tags in use
system.l2.tags.total_refs                        9844                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5272                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.867223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.313210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       395.023561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2375.868048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.072506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.084723                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3842                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.125671                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     84080                       # Number of tag accesses
system.l2.tags.data_accesses                    84080                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         304192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             336640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         122524577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1148637703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1271162280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    122524577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122524577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      272840725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            272840725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      272840725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        122524577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1148637703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1544003006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000133882500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           69                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10737                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1048                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1129                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               64                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     92275250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   26300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               190900250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17542.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36292.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4519                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     936                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.227223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.768471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.376184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           78      8.56%      8.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           81      8.89%     17.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      4.94%     22.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      3.84%     26.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          625     68.61%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.88%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.32%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.22%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.184138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.876024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     92.75%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.45%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      4.35%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            69                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.240772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               68     98.55%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 336640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   70784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  336640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                72256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1271.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       267.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1271.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    272.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     264491000                       # Total gap between requests
system.mem_ctrls.avgGap                      41397.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       304192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        70784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 122524577.226393684745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1148637703.268341541290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 267282411.069805562496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14556750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    176343500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2527843500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28711.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37101.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2239011.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2870280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1525590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17885700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2834460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        113197440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          6432960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          165644190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        625.477205                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     15823000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8662250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    240343250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3634260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1931655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19670700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2938860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         76906680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         36993600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          162973515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.392660                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     95544500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8662250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    160621750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        79023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79023                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        79023                       # number of overall hits
system.cpu.icache.overall_hits::total           79023                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          685                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            685                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          685                       # number of overall misses
system.cpu.icache.overall_misses::total           685                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53422999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53422999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53422999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53422999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        79708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        79708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        79708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        79708                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008594                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008594                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008594                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008594                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77989.779562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77989.779562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77989.779562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77989.779562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          140                       # number of writebacks
system.cpu.icache.writebacks::total               140                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          169                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41372499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41372499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41372499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41372499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006474                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006474                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006474                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006474                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80179.261628                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80179.261628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80179.261628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80179.261628                       # average overall mshr miss latency
system.cpu.icache.replacements                    140                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        79023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79023                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          685                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           685                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53422999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53422999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        79708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        79708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77989.779562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77989.779562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41372499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41372499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80179.261628                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80179.261628                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.361568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79539                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.145349                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.361568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.651097                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.651097                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            159932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           159932                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       238946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           238946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       238960                       # number of overall hits
system.cpu.dcache.overall_hits::total          238960                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7249                       # number of overall misses
system.cpu.dcache.overall_misses::total          7249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    569659818                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    569659818                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    569659818                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    569659818                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       246192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       246192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       246209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       246209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029432                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029432                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029442                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78617.142975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78617.142975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78584.607256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78584.607256                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       183635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2123                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    86.497880                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3252                       # number of writebacks
system.cpu.dcache.writebacks::total              3252                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2395                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2395                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4854                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4854                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    429305977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    429305977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    429627977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    429627977                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019704                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019715                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019715                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88498.449186                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88498.449186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88510.090029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88510.090029                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4342                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       159268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          159268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    164179000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    164179000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       161626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69626.378287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69626.378287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          937                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          937                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    111295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    111295000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78321.604504                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78321.604504                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        79678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          79678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4881                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    405258320                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    405258320                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        84559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        84559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83027.723827                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83027.723827                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    317795479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    317795479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92841.215016                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92841.215016                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           17                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           17                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.176471                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.176471                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.176471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        84000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        84000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           351.579959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              243895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4854                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.246189                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   351.579959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.686680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.686680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            497438                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           497438                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    264828500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    264828500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
