Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 29 14:31:55 2016
| Host         : JOHN-HP running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file IMU_top_control_sets_placed.rpt
| Design       : IMU_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              12 |            3 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+--------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+---------------+--------------------+------------------+----------------+
|  cs_n_reg_i_1_n_0  |               | cs_n0              |                1 |              1 |
|  mmcm/inst/clk_15M |               |                    |                1 |              1 |
| ~mmcm/inst/clk_15M | mosi1_out     |                    |                1 |              1 |
|  mmcm/inst/clk_15M |               | SPI_counter0       |                1 |              3 |
| ~mmcm/inst/clk_15M | p_0_in        | bitsOut[3]_i_1_n_0 |                1 |              4 |
| ~mmcm/inst/clk_15M |               | reset_IBUF         |                2 |              9 |
+--------------------+---------------+--------------------+------------------+----------------+


