/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [5:0] _08_;
  wire [5:0] _09_;
  wire [6:0] _10_;
  wire [12:0] _11_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = ~(celloutsig_0_22z | celloutsig_0_23z);
  assign celloutsig_0_26z = ~(celloutsig_0_7z | celloutsig_0_3z);
  assign celloutsig_0_2z = ~(_00_ | celloutsig_0_1z);
  assign celloutsig_0_29z = ~(celloutsig_0_8z | celloutsig_0_26z);
  assign celloutsig_0_33z = ~(celloutsig_0_25z | celloutsig_0_29z);
  assign celloutsig_0_11z = ~(celloutsig_0_2z | celloutsig_0_7z);
  assign celloutsig_0_44z = ~(celloutsig_0_41z | celloutsig_0_14z);
  assign celloutsig_0_4z = ~(_02_ | _03_);
  assign celloutsig_1_1z = ~(in_data[152] | _04_);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | celloutsig_0_4z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_6z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_15z = ~(celloutsig_1_7z | celloutsig_1_5z);
  assign celloutsig_1_18z = ~(celloutsig_1_9z | celloutsig_1_15z);
  assign celloutsig_1_19z = ~(celloutsig_1_4z | celloutsig_1_8z);
  assign celloutsig_0_15z = ~(celloutsig_0_26z | celloutsig_0_2z);
  assign celloutsig_0_17z = ~(celloutsig_0_11z | celloutsig_0_4z);
  assign celloutsig_0_21z = ~(celloutsig_0_12z | celloutsig_0_4z);
  assign celloutsig_0_23z = ~(celloutsig_0_18z | _07_);
  reg [12:0] _32_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 13'h0000;
    else _32_ <= in_data[17:5];
  assign { _11_[12:8], _00_, _11_[6], _06_, _02_, _11_[3], _03_, _11_[1:0] } = _32_;
  reg [5:0] _33_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _33_ <= 6'h00;
    else _33_ <= { _08_[5], _07_, _08_[3:2], celloutsig_0_12z, celloutsig_0_15z };
  assign { _09_[5:3], _01_, _09_[1:0] } = _33_;
  reg [2:0] _34_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _34_ <= 3'h0;
    else _34_ <= { celloutsig_0_43z, celloutsig_0_12z, celloutsig_0_7z };
  assign out_data[34:32] = _34_;
  reg [6:0] _35_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _35_ <= 7'h00;
    else _35_ <= in_data[145:139];
  assign { _10_[6], _04_, _10_[4:1], _05_ } = _35_;
  reg [3:0] _36_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _36_ <= 4'h0;
    else _36_ <= { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_26z };
  assign { _08_[5], _07_, _08_[3:2] } = _36_;
  assign celloutsig_0_32z = ~((celloutsig_0_29z & celloutsig_0_26z) | (celloutsig_0_13z & _03_));
  assign celloutsig_0_3z = ~((celloutsig_0_2z & _11_[3]) | (in_data[83] & celloutsig_0_1z));
  assign celloutsig_0_35z = ~((celloutsig_0_16z & celloutsig_0_13z) | (celloutsig_0_32z & celloutsig_0_26z));
  assign celloutsig_0_41z = ~((celloutsig_0_33z & celloutsig_0_24z) | (celloutsig_0_1z & celloutsig_0_21z));
  assign celloutsig_0_43z = ~((_01_ & celloutsig_0_32z) | (celloutsig_0_3z & celloutsig_0_41z));
  assign celloutsig_0_52z = ~((celloutsig_0_15z & celloutsig_0_44z) | (celloutsig_0_43z & celloutsig_0_35z));
  assign celloutsig_0_5z = ~((in_data[38] & celloutsig_0_2z) | (celloutsig_0_2z & celloutsig_0_1z));
  assign celloutsig_0_60z = ~((celloutsig_0_16z & celloutsig_0_52z) | (_08_[3] & celloutsig_0_26z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[185]) | (_10_[6] & celloutsig_1_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | (_04_ & celloutsig_1_2z));
  assign celloutsig_1_4z = ~((in_data[177] & celloutsig_1_3z) | (celloutsig_1_1z & celloutsig_1_2z));
  assign celloutsig_1_5z = ~((_10_[2] & celloutsig_1_3z) | (celloutsig_1_3z & in_data[115]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_4z) | (celloutsig_1_1z & in_data[170]));
  assign celloutsig_1_8z = ~((celloutsig_1_7z & celloutsig_1_4z) | (celloutsig_1_5z & celloutsig_1_5z));
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_4z) | (celloutsig_0_2z & celloutsig_0_5z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z & in_data[21]) | (celloutsig_0_3z & celloutsig_0_26z));
  assign celloutsig_0_13z = ~((celloutsig_0_5z & celloutsig_0_11z) | (celloutsig_0_26z & celloutsig_0_12z));
  assign celloutsig_0_14z = ~((in_data[7] & celloutsig_0_26z) | (celloutsig_0_7z & celloutsig_0_12z));
  assign celloutsig_0_1z = ~((in_data[2] & in_data[93]) | (in_data[83] & _00_));
  assign celloutsig_0_16z = ~((celloutsig_0_8z & celloutsig_0_1z) | (celloutsig_0_2z & in_data[14]));
  assign celloutsig_0_18z = ~((celloutsig_0_16z & celloutsig_0_3z) | (celloutsig_0_5z & celloutsig_0_26z));
  assign celloutsig_0_20z = ~((celloutsig_0_5z & celloutsig_0_17z) | (celloutsig_0_4z & celloutsig_0_6z));
  assign celloutsig_0_22z = ~((celloutsig_0_3z & celloutsig_0_4z) | (celloutsig_0_26z & celloutsig_0_5z));
  assign celloutsig_0_24z = ~((celloutsig_0_22z & celloutsig_0_20z) | (celloutsig_0_6z & celloutsig_0_3z));
  assign { _08_[4], _08_[1:0] } = { _07_, celloutsig_0_12z, celloutsig_0_15z };
  assign _09_[2] = _01_;
  assign { _10_[5], _10_[0] } = { _04_, _05_ };
  assign { _11_[7], _11_[5:4], _11_[2] } = { _00_, _06_, _02_, _03_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z };
endmodule
