{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611158364769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611158364769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 16:59:24 2021 " "Processing started: Wed Jan 20 16:59:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611158364769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611158364769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map TP23 -c TP23 --generate_functional_sim_netlist " "Command: quartus_map TP23 -c TP23 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611158364769 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611158365472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteurn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteurn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteurN-myarchitecture " "Found design unit 1: compteurN-myarchitecture" {  } { { "compteurN.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/compteurN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611158366349 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteurN " "Found entity 1: compteurN" {  } { { "compteurN.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/compteurN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611158366349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611158366349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_data-myarchitecture " "Found design unit 1: latch_data-myarchitecture" {  } { { "latch_data.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/latch_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611158366379 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_data " "Found entity 1: latch_data" {  } { { "latch_data.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/latch_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611158366379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611158366379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaire_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaire_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaire_7seg-myarchitecture " "Found design unit 1: binaire_7seg-myarchitecture" {  } { { "binaire_7seg.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/binaire_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611158366426 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaire_7seg " "Found entity 1: binaire_7seg" {  } { { "binaire_7seg.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/binaire_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611158366426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611158366426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenetre_mesure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fenetre_mesure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fenetre_Mesure-behav " "Found design unit 1: Fenetre_Mesure-behav" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611158366473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fenetre_Mesure " "Found entity 1: Fenetre_Mesure" {  } { { "Fenetre_Mesure.vhd" "" { Text "//Mac/Home/Documents/TF_FPGA/TP23/Fenetre_Mesure.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611158366473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611158366473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fenetre_Mesure " "Elaborating entity \"Fenetre_Mesure\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611158366535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611158366801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 16:59:26 2021 " "Processing ended: Wed Jan 20 16:59:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611158366801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611158366801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611158366801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611158366801 ""}
