<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN Docs: include/srsran/ran/pdcch/cce_to_prb_mapping.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">srsRAN Docs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(1); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="../../dir_7123de2e28b5f41ff1c43ddf6e0bb9d5.html">srsran</a></li><li class="navelem"><a class="el" href="../../dir_9b2821848e03fadbccee4c35d5a50078.html">ran</a></li><li class="navelem"><a class="el" href="../../dir_6160d731e5cddd9a0a988b88a1f014a1.html">pdcch</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">cce_to_prb_mapping.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><span class="lineno">    2</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">    3</span><span class="comment"> * Copyright 2021-2024 Software Radio Systems Limited</span></div>
<div class="line"><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">    5</span><span class="comment"> * This file is part of srsRAN.</span></div>
<div class="line"><span class="lineno">    6</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">    7</span><span class="comment"> * srsRAN is free software: you can redistribute it and/or modify</span></div>
<div class="line"><span class="lineno">    8</span><span class="comment"> * it under the terms of the GNU Affero General Public License as</span></div>
<div class="line"><span class="lineno">    9</span><span class="comment"> * published by the Free Software Foundation, either version 3 of</span></div>
<div class="line"><span class="lineno">   10</span><span class="comment"> * the License, or (at your option) any later version.</span></div>
<div class="line"><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">   12</span><span class="comment"> * srsRAN is distributed in the hope that it will be useful,</span></div>
<div class="line"><span class="lineno">   13</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><span class="lineno">   14</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><span class="lineno">   15</span><span class="comment"> * GNU Affero General Public License for more details.</span></div>
<div class="line"><span class="lineno">   16</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">   17</span><span class="comment"> * A copy of the GNU Affero General Public License can be found in</span></div>
<div class="line"><span class="lineno">   18</span><span class="comment"> * the LICENSE file in the top-level directory of this distribution</span></div>
<div class="line"><span class="lineno">   19</span><span class="comment"> * and at http://www.gnu.org/licenses/.</span></div>
<div class="line"><span class="lineno">   20</span><span class="comment"> *</span></div>
<div class="line"><span class="lineno">   21</span><span class="comment"> */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#</span><span class="preprocessor">pragma</span> <span class="preprocessor">once</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/adt/bounded_bitset.h&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/adt/static_vector.h&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/ran/pci.h&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/ran/pdcch/coreset.h&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#</span><span class="preprocessor">include</span> <span class="preprocessor">&quot;srsran/ran/pdcch/pdcch_constants.h&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">namespace</span> <a class="code hl_namespace" href="../../d9/def/namespacesrsran.html">srsran</a> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/// Describes a PRB index list of unsigned 16 bit indicating the PRB index.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">using</span> prb_index_list = <a class="code hl_class" href="../../da/daf/classsrsran_1_1static__vector.html">static_vector</a>&lt;uint16_t, pdcch_constants::MAX_NOF_RB_PDCCH&gt;;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/// \brief Calculates the PDCCH CCE to PRB mapping for a PDCCH transmission in CORESET0.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">///</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/// \param[in] N_coreset0_start  The lowest RB index of the CORESET0 relative to CRB0 (PointA).</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/// \param[in] N_coreset0_size   The CORESET0 bandwidth in RBs.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/// \param[in] N_symb_coreset    The number of symbols for the PDCCH transmission.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/// \param[in] N_id_cell         Physical cell identifier.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/// \param[in] aggregation_level Number of CCE used for the PDCCH transmission.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/// \param[in] cce_index         Initial CCE index for the PDCCH transmision.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/// \return A list of the resource blocks used by the PDCCH transmission.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>prb_index_list <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a8ef7a96f964508ca3fe1885c7eb4a9cf">cce_to_prb_mapping_coreset0</a>(<span class="keywordtype">unsigned</span> N_coreset0_start,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>                                           <span class="keywordtype">unsigned</span> N_coreset0_size,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>                                           <span class="keywordtype">unsigned</span> N_symb_coreset,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                                           pci_t    N_id_cell,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                                           <span class="keywordtype">unsigned</span> aggregation_level,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>                                           <span class="keywordtype">unsigned</span> cce_index);</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/// \brief Calculates the PDCCH CCE to PRB mapping for a non-interleaved PDCCH transmission.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">///</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/// \param[in] N_bwp_start       Start of the BWP relative to CRB0 (PointA).</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/// \param[in] freq_resources    Indicates the frequency resources active for the CORESET.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/// \param[in] N_symb_coreset    The number of symbols for the PDCCH transmission.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/// \param[in] aggregation_level Number of CCE used for the PDCCH transmission.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/// \param[in] cce_index         Initial CCE index for the PDCCH transmision.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/// \return A list of the resource blocks used by the PDCCH transmission.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>prb_index_list <a class="code hl_function" href="../../d9/def/namespacesrsran.html#ab692d35d59ee233f64119b232ecedd6d">cce_to_prb_mapping_non_interleaved</a>(<span class="keywordtype">unsigned</span>                    N_bwp_start,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>                                                  <span class="keyword">const</span> freq_resource_bitmap&amp; freq_resources,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>                                                  <span class="keywordtype">unsigned</span>                    N_symb_coreset,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>                                                  <span class="keywordtype">unsigned</span>                    aggregation_level,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>                                                  <span class="keywordtype">unsigned</span>                    cce_index);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/// \brief Calculates the PDCCH CCE to PRB mapping for an interleaved PDCCH transmission.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">///</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/// \param[in] N_bwp_start       Start of the BWP relative to CRB0 (PointA).</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/// \param[in] freq_resources    Indicates the frequency resources active for the CORESET.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/// \param[in] N_symb_coreset    The number of symbols for the PDCCH transmission.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/// \param[in] reg_bundle_size   Parameter \c reg-BundleSize.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/// \param[in] interleaver_size  Parameter \c interleaverSize.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/// \param[in] shift_index       Parameter \c shiftIndex if available, otherwise \f$N_{ID}^{cell}\f$.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/// \param[in] aggregation_level Number of CCE used for the PDCCH transmission.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/// \param[in] cce_index         Initial CCE index for the PDCCH transmision.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/// \return A list of the resource blocks used by the PDCCH transmission.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>prb_index_list <a class="code hl_function" href="../../d9/def/namespacesrsran.html#a485f10ca8132315067b21c9288c0f346">cce_to_prb_mapping_interleaved</a>(<span class="keywordtype">unsigned</span>                    N_bwp_start,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                                              <span class="keyword">const</span> freq_resource_bitmap&amp; freq_resources,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                                              <span class="keywordtype">unsigned</span>                    N_symb_coreset,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                                              <span class="keywordtype">unsigned</span>                    reg_bundle_size,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                                              <span class="keywordtype">unsigned</span>                    interleaver_size,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                                              <span class="keywordtype">unsigned</span>                    shift_index,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                                              <span class="keywordtype">unsigned</span>                    aggregation_level,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                                              <span class="keywordtype">unsigned</span>                    cce_index);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>} <span class="comment">// namespace srsran</span></div>
<div class="ttc" id="aclasssrsran_1_1dmrs__pdcch__processor_html"><div class="ttname"><a href="../../dd/d3b/classsrsran_1_1dmrs__pdcch__processor.html">srsran::dmrs_pdcch_processor</a></div><div class="ttdoc">Describes a DMRS for PDCCH processor interface.</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:37</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__encoder_html"><div class="ttname"><a href="../../d1/d94/classsrsran_1_1pdcch__encoder.html">srsran::pdcch_encoder</a></div><div class="ttdoc">Describes the PDCCH encoder interface.</div><div class="ttdef"><b>Definition</b> pdcch_encoder.h:33</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__modulator_html"><div class="ttname"><a href="../../d9/d3c/classsrsran_1_1pdcch__modulator.html">srsran::pdcch_modulator</a></div><div class="ttdoc">Describes a PDCCH modulator interface.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:41</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor__impl_html"><div class="ttname"><a href="../../df/d32/classsrsran_1_1pdcch__processor__impl.html">srsran::pdcch_processor_impl</a></div><div class="ttdoc">Describes a generic PDCCH processor.</div><div class="ttdef"><b>Definition</b> pdcch_processor_impl.h:52</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor__impl_html_ad31ccd055906a79de1f1f9ce7a017a69"><div class="ttname"><a href="../../df/d32/classsrsran_1_1pdcch__processor__impl.html#ad31ccd055906a79de1f1f9ce7a017a69">srsran::pdcch_processor_impl::process</a></div><div class="ttdeci">void process(resource_grid_mapper &amp;grid, const pdu_t &amp;pdu) override</div><div class="ttdoc">Processes a PDCCH transmission.</div><div class="ttdef"><b>Definition</b> pdcch_processor_impl.cpp:66</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html">srsran::pdcch_processor</a></div><div class="ttdoc">Describes the PDCCH processor interface.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:48</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">srsran::pdcch_processor::cce_to_reg_mapping_type</a></div><div class="ttdeci">cce_to_reg_mapping_type</div><div class="ttdoc">CCE-to-REG mapping types as per TS38.211 Section 7.3.2.2.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:75</div></div>
<div class="ttc" id="aclasssrsran_1_1pdcch__processor_html_aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181"><div class="ttname"><a href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58a99db3fe7378d38e9b93f061596de7181">srsran::pdcch_processor::cce_to_reg_mapping_type::CORESET0</a></div><div class="ttdeci">@ CORESET0</div><div class="ttdoc">CORESET is configured by the PBCH or SIB1, (subcarrier 0 of the CORESET)</div></div>
<div class="ttc" id="aclasssrsran_1_1static__vector_html"><div class="ttname"><a href="../../da/daf/classsrsran_1_1static__vector.html">srsran::static_vector</a></div><div class="ttdef"><b>Definition</b> static_vector.h:187</div></div>
<div class="ttc" id="anamespacesrsran_html"><div class="ttname"><a href="../../d9/def/namespacesrsran.html">srsran</a></div><div class="ttdef"><b>Definition</b> du_high_executor_strategies.h:28</div></div>
<div class="ttc" id="anamespacesrsran_html_a485f10ca8132315067b21c9288c0f346"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a485f10ca8132315067b21c9288c0f346">srsran::cce_to_prb_mapping_interleaved</a></div><div class="ttdeci">prb_index_list cce_to_prb_mapping_interleaved(unsigned N_bwp_start, const freq_resource_bitmap &amp;freq_resources, unsigned N_symb_coreset, unsigned reg_bundle_size, unsigned interleaver_size, unsigned shift_index, unsigned aggregation_level, unsigned cce_index)</div><div class="ttdoc">Calculates the PDCCH CCE to PRB mapping for an interleaved PDCCH transmission.</div><div class="ttdef"><b>Definition</b> cce_to_prb_mapping.cpp:179</div></div>
<div class="ttc" id="anamespacesrsran_html_a8ef7a96f964508ca3fe1885c7eb4a9cf"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#a8ef7a96f964508ca3fe1885c7eb4a9cf">srsran::cce_to_prb_mapping_coreset0</a></div><div class="ttdeci">prb_index_list cce_to_prb_mapping_coreset0(unsigned N_coreset0_start, unsigned N_coreset0_size, unsigned N_symb_coreset, pci_t N_id_cell, unsigned aggregation_level, unsigned cce_index)</div><div class="ttdoc">Calculates the PDCCH CCE to PRB mapping for a PDCCH transmission in CORESET0.</div><div class="ttdef"><b>Definition</b> cce_to_prb_mapping.cpp:152</div></div>
<div class="ttc" id="anamespacesrsran_html_ab692d35d59ee233f64119b232ecedd6d"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#ab692d35d59ee233f64119b232ecedd6d">srsran::cce_to_prb_mapping_non_interleaved</a></div><div class="ttdeci">prb_index_list cce_to_prb_mapping_non_interleaved(unsigned N_bwp_start, const freq_resource_bitmap &amp;freq_resources, unsigned N_symb_coreset, unsigned aggregation_level, unsigned cce_index)</div><div class="ttdoc">Calculates the PDCCH CCE to PRB mapping for a non-interleaved PDCCH transmission.</div><div class="ttdef"><b>Definition</b> cce_to_prb_mapping.cpp:166</div></div>
<div class="ttc" id="anamespacesrsran_html_ae7d55278ecca0c130b7004673ffcbe55"><div class="ttname"><a href="../../d9/def/namespacesrsran.html#ae7d55278ecca0c130b7004673ffcbe55">srsran::convert_dB_to_amplitude</a></div><div class="ttdeci">float convert_dB_to_amplitude(float value)</div><div class="ttdoc">Converts a value in decibels to linear amplitude ratio.</div><div class="ttdef"><b>Definition</b> math_utils.h:96</div></div>
<div class="ttc" id="asrsran__assert_8h_html_ab080308588b563333b9da75e3746eed6"><div class="ttname"><a href="../../d8/dc4/srsran__assert_8h.html#ab080308588b563333b9da75e3746eed6">srsran_assert</a></div><div class="ttdeci">#define srsran_assert(condition, fmtstr,...)</div><div class="ttdef"><b>Definition</b> srsran_assert.h:91</div></div>
<div class="ttc" id="astructsrsran_1_1dmrs__pdcch__processor_1_1config__t_html"><div class="ttname"><a href="../../d3/db8/structsrsran_1_1dmrs__pdcch__processor_1_1config__t.html">srsran::dmrs_pdcch_processor::config_t</a></div><div class="ttdoc">Describes the necessary parameters to generate DMRS for a PDCCH transmission.</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:40</div></div>
<div class="ttc" id="astructsrsran_1_1dmrs__pdcch__processor_1_1config__t_html_a32640a1a02fc7c6a278175fd484f779a"><div class="ttname"><a href="../../d3/db8/structsrsran_1_1dmrs__pdcch__processor_1_1config__t.html#a32640a1a02fc7c6a278175fd484f779a">srsran::dmrs_pdcch_processor::config_t::reference_point_k_rb</a></div><div class="ttdeci">unsigned reference_point_k_rb</div><div class="ttdoc">Reference point for PDCCH DMRS k in RBs.</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:46</div></div>
<div class="ttc" id="astructsrsran_1_1dmrs__pdcch__processor_1_1config__t_html_a3e01bc5271e55ce460d1c2229026cb6d"><div class="ttname"><a href="../../d3/db8/structsrsran_1_1dmrs__pdcch__processor_1_1config__t.html#a3e01bc5271e55ce460d1c2229026cb6d">srsran::dmrs_pdcch_processor::config_t::cp</a></div><div class="ttdeci">cyclic_prefix cp</div><div class="ttdoc">Cyclic prefix.</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:44</div></div>
<div class="ttc" id="astructsrsran_1_1dmrs__pdcch__processor_1_1config__t_html_a6e9934de07f542b27f0c4110e34d2398"><div class="ttname"><a href="../../d3/db8/structsrsran_1_1dmrs__pdcch__processor_1_1config__t.html#a6e9934de07f542b27f0c4110e34d2398">srsran::dmrs_pdcch_processor::config_t::duration</a></div><div class="ttdeci">unsigned duration</div><div class="ttdoc">CORESET duration in symbols.</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:52</div></div>
<div class="ttc" id="astructsrsran_1_1dmrs__pdcch__processor_1_1config__t_html_a7edc1a40d17f25e809ca9d07147aa0ff"><div class="ttname"><a href="../../d3/db8/structsrsran_1_1dmrs__pdcch__processor_1_1config__t.html#a7edc1a40d17f25e809ca9d07147aa0ff">srsran::dmrs_pdcch_processor::config_t::n_id</a></div><div class="ttdeci">unsigned n_id</div><div class="ttdoc">Higher layer parameter PDCCH-DMRS-ScramblingID if it is given, otherwise the physical cell identifier...</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:54</div></div>
<div class="ttc" id="astructsrsran_1_1dmrs__pdcch__processor_1_1config__t_html_adf1587be611fd7eabd3dc3c69443a5f0"><div class="ttname"><a href="../../d3/db8/structsrsran_1_1dmrs__pdcch__processor_1_1config__t.html#adf1587be611fd7eabd3dc3c69443a5f0">srsran::dmrs_pdcch_processor::config_t::slot</a></div><div class="ttdeci">slot_point slot</div><div class="ttdoc">Provides the slot timing and numerology.</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:42</div></div>
<div class="ttc" id="astructsrsran_1_1dmrs__pdcch__processor_1_1config__t_html_ae0b8ca9f0f6630bcf5f65c1623de3271"><div class="ttname"><a href="../../d3/db8/structsrsran_1_1dmrs__pdcch__processor_1_1config__t.html#ae0b8ca9f0f6630bcf5f65c1623de3271">srsran::dmrs_pdcch_processor::config_t::amplitude</a></div><div class="ttdeci">float amplitude</div><div class="ttdoc">Provides the linear signal amplitude to conform with the transmission power.</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:56</div></div>
<div class="ttc" id="astructsrsran_1_1dmrs__pdcch__processor_1_1config__t_html_af9bcb41925d3bd0738210aafeebce259"><div class="ttname"><a href="../../d3/db8/structsrsran_1_1dmrs__pdcch__processor_1_1config__t.html#af9bcb41925d3bd0738210aafeebce259">srsran::dmrs_pdcch_processor::config_t::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">CORESET start symbol index.</div><div class="ttdef"><b>Definition</b> dmrs_pdcch_processor.h:50</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__encoder_1_1config__t_html"><div class="ttname"><a href="../../d0/d06/structsrsran_1_1pdcch__encoder_1_1config__t.html">srsran::pdcch_encoder::config_t</a></div><div class="ttdoc">Describes the necessary parameters to encode PDCCH message.</div><div class="ttdef"><b>Definition</b> pdcch_encoder.h:36</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__encoder_1_1config__t_html_a477c1efc668dab50f4093aa62164d556"><div class="ttname"><a href="../../d0/d06/structsrsran_1_1pdcch__encoder_1_1config__t.html#a477c1efc668dab50f4093aa62164d556">srsran::pdcch_encoder::config_t::E</a></div><div class="ttdeci">unsigned E</div><div class="ttdoc">Number of rate-matched bits.</div><div class="ttdef"><b>Definition</b> pdcch_encoder.h:38</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__encoder_1_1config__t_html_a4a10a138bf955b49917ea28d1fbd844a"><div class="ttname"><a href="../../d0/d06/structsrsran_1_1pdcch__encoder_1_1config__t.html#a4a10a138bf955b49917ea28d1fbd844a">srsran::pdcch_encoder::config_t::rnti</a></div><div class="ttdeci">unsigned rnti</div><div class="ttdoc">RNTI used for CRC bits scrambling according to TS 38.212 section 7.3.2.</div><div class="ttdef"><b>Definition</b> pdcch_encoder.h:40</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html">srsran::pdcch_modulator::config_t</a></div><div class="ttdoc">Describes the necessary parameters to modulate a PDCCH transmission.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:44</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a2d16c057241608af0d91647b6063afc1"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a2d16c057241608af0d91647b6063afc1">srsran::pdcch_modulator::config_t::scaling</a></div><div class="ttdeci">float scaling</div><div class="ttdoc">Scaling factor to apply to the resource elements according to PDCCH power allocation in TS 38....</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:56</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a45455bac8becdb03b2cdbbabf29737ec"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a45455bac8becdb03b2cdbbabf29737ec">srsran::pdcch_modulator::config_t::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">CORESET start symbol index.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:48</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a5c7218b554d78e255e635d10c8ade13d"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a5c7218b554d78e255e635d10c8ade13d">srsran::pdcch_modulator::config_t::n_rnti</a></div><div class="ttdeci">unsigned n_rnti</div><div class="ttdoc">Parameter  used for PDCCH data scrambling according to TS 38.211 section 7.3.2.3.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:54</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_a7f1c0d01ce96b679b2a338a24a561239"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#a7f1c0d01ce96b679b2a338a24a561239">srsran::pdcch_modulator::config_t::n_id</a></div><div class="ttdeci">unsigned n_id</div><div class="ttdoc">Higher layer parameter PDCCH-DMRS-ScramblingID if it is given, otherwise the physical cell identifier...</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:52</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__modulator_1_1config__t_html_af34848d69c4fc007d7eed8e6df2dd91e"><div class="ttname"><a href="../../d2/d5e/structsrsran_1_1pdcch__modulator_1_1config__t.html#af34848d69c4fc007d7eed8e6df2dd91e">srsran::pdcch_modulator::config_t::duration</a></div><div class="ttdeci">unsigned duration</div><div class="ttdoc">CORESET duration in symbols.</div><div class="ttdef"><b>Definition</b> pdcch_modulator.h:50</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html">srsran::pdcch_processor::coreset_description</a></div><div class="ttdoc">Describes CORESET parameters.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:94</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a59cbd96c94e2c291acfc8ae6170c5f31"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a59cbd96c94e2c291acfc8ae6170c5f31">srsran::pdcch_processor::coreset_description::bwp_start_rb</a></div><div class="ttdeci">unsigned bwp_start_rb</div><div class="ttdoc">BWP start RB index from Point A {0, ..., 274}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:98</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_a7a7c1845f2653339071f36f18b804c58"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#a7a7c1845f2653339071f36f18b804c58">srsran::pdcch_processor::coreset_description::duration</a></div><div class="ttdeci">unsigned duration</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:103</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_ac1a61152e3e0d305128c294e6bb06a43"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#ac1a61152e3e0d305128c294e6bb06a43">srsran::pdcch_processor::coreset_description::start_symbol_index</a></div><div class="ttdeci">unsigned start_symbol_index</div><div class="ttdoc">Starting OFDM symbol for the CORESET.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:100</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1coreset__description_html_afe5b3ec9fc7bc23b9e62d5d8795a85fa"><div class="ttname"><a href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html#afe5b3ec9fc7bc23b9e62d5d8795a85fa">srsran::pdcch_processor::coreset_description::cce_to_reg_mapping</a></div><div class="ttdeci">cce_to_reg_mapping_type cce_to_reg_mapping</div><div class="ttdoc">CCE-to-REG mapping.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:110</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html">srsran::pdcch_processor::dci_description</a></div><div class="ttdoc">Describes a DCI transmission.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:51</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a0f0fccc89f60cd718abd7bca42cdc463"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a0f0fccc89f60cd718abd7bca42cdc463">srsran::pdcch_processor::dci_description::n_id_pdcch_dmrs</a></div><div class="ttdeci">unsigned n_id_pdcch_dmrs</div><div class="ttdoc">Parameter  used for DMRS scrambling as per TS38.211 Section 7.4.1.3.1 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:55</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a1f0f3a4acc51192737a82f3a6bb37ca8"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a1f0f3a4acc51192737a82f3a6bb37ca8">srsran::pdcch_processor::dci_description::rnti</a></div><div class="ttdeci">unsigned rnti</div><div class="ttdoc">Parameter  as per TS38.211 section 7.3.2 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:53</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a7afe25e04b339f8782a5a452095486e1"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a7afe25e04b339f8782a5a452095486e1">srsran::pdcch_processor::dci_description::n_rnti</a></div><div class="ttdeci">unsigned n_rnti</div><div class="ttdoc">Parameter  used for PDCCH data scrambling in TS38.211 Section 7.3.2.3 {1...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:59</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a7fee4fcb9a5e62b1d1f347b611704e0b"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a7fee4fcb9a5e62b1d1f347b611704e0b">srsran::pdcch_processor::dci_description::aggregation_level</a></div><div class="ttdeci">unsigned aggregation_level</div><div class="ttdoc">Indicates the number of CCE used by the PDCCH transmission as per TS38.211 Section 7....</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:63</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_a948a310e6e385715ac2bdd62de6a8f15"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#a948a310e6e385715ac2bdd62de6a8f15">srsran::pdcch_processor::dci_description::dmrs_power_offset_dB</a></div><div class="ttdeci">float dmrs_power_offset_dB</div><div class="ttdoc">Ratio of PDCCH DM-RS EPRE to SSS EPRE in decibels.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:65</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_aa1f2e74a60d6b8f3d3f1183605d17a57"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#aa1f2e74a60d6b8f3d3f1183605d17a57">srsran::pdcch_processor::dci_description::n_id_pdcch_data</a></div><div class="ttdeci">unsigned n_id_pdcch_data</div><div class="ttdoc">Parameter  used in data scrambling as per TS38.211 Section 7.3.2.3 {0...65535}.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:57</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1dci__description_html_ac51381df241a8deb9260adad8dce1414"><div class="ttname"><a href="../../dd/d42/structsrsran_1_1pdcch__processor_1_1dci__description.html#ac51381df241a8deb9260adad8dce1414">srsran::pdcch_processor::dci_description::data_power_offset_dB</a></div><div class="ttdeci">float data_power_offset_dB</div><div class="ttdoc">Ratio of PDCCH Data EPRE to SSS EPRE in decibels.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:67</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html">srsran::pdcch_processor::pdu_t</a></div><div class="ttdoc">Collects the PDCCH parameters for a transmission.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:131</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_a065bc7a6cb0e62507d204422650acb6b"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#a065bc7a6cb0e62507d204422650acb6b">srsran::pdcch_processor::pdu_t::slot</a></div><div class="ttdeci">slot_point slot</div><div class="ttdoc">Indicates the slot and numerology.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:135</div></div>
<div class="ttc" id="astructsrsran_1_1pdcch__processor_1_1pdu__t_html_a2df411bae75a0f42a922869b19de54b4"><div class="ttname"><a href="../../dd/d62/structsrsran_1_1pdcch__processor_1_1pdu__t.html#a2df411bae75a0f42a922869b19de54b4">srsran::pdcch_processor::pdu_t::cp</a></div><div class="ttdeci">cyclic_prefix cp</div><div class="ttdoc">Cyclic prefix type.</div><div class="ttdef"><b>Definition</b> pdcch_processor.h:137</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
