Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 25 14:51:08 2025
| Host         : DESKTOP-1GOTFFO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.183        0.000                      0                   66        0.234        0.000                      0                   66        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.183        0.000                      0                   66        0.234        0.000                      0                   66        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.086ns (25.646%)  route 3.149ns (74.354%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.047     9.544    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_R)       -0.524    14.727    module2/clk_freq_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.086ns (25.646%)  route 3.149ns (74.354%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.047     9.544    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_R)       -0.524    14.727    module2/clk_freq_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.086ns (25.646%)  route 3.149ns (74.354%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.047     9.544    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_R)       -0.524    14.727    module2/clk_freq_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.086ns (25.646%)  route 3.149ns (74.354%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.047     9.544    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    module2/clk_i_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  module2/clk_freq_div_cnt_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y106         FDRE (Setup_fdre_C_R)       -0.524    14.727    module2/clk_freq_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.086ns (26.216%)  route 3.057ns (73.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.955     9.452    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[5]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.086ns (26.216%)  route 3.057ns (73.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.955     9.452    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[6]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.086ns (26.216%)  route 3.057ns (73.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.955     9.452    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.086ns (26.216%)  route 3.057ns (73.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.955     9.452    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[8]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y107         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.086ns (26.530%)  route 3.008ns (73.470%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.906     9.403    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  module2/clk_freq_div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  module2/clk_freq_div_cnt_reg[10]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 module2/clk_freq_div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.086ns (26.530%)  route 3.008ns (73.470%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  module2/clk_freq_div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 f  module2/clk_freq_div_cnt_reg[14]/Q
                         net (fo=2, routed)           1.046     6.873    module2/clk_freq_div_cnt[14]
    SLICE_X3Y109         LUT4 (Prop_lut4_I1_O)        0.124     6.997 f  module2/clk_freq_div_cnt[0]_i_9/O
                         net (fo=2, routed)           0.601     7.598    module2/clk_freq_div_cnt[0]_i_9_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I4_O)        0.118     7.716 f  module2/clk_freq_div_cnt[0]_i_4/O
                         net (fo=3, routed)           0.454     8.171    module2/clk_freq_div_cnt[0]_i_4_n_0
    SLICE_X3Y110         LUT4 (Prop_lut4_I2_O)        0.326     8.497 r  module2/clk_freq_div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.906     9.403    module2/clk_freq_div_cnt[31]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  module2/clk_freq_div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    15.010    module2/clk_i_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  module2/clk_freq_div_cnt_reg[11]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y108         FDRE (Setup_fdre_C_R)       -0.524    14.726    module2/clk_freq_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 module2/active_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/active_digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.155%)  route 0.139ns (42.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  module2/active_digit_reg[2]/Q
                         net (fo=14, routed)          0.139     1.797    module2/p_0_in
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  module2/active_digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    module2/active_digit[2]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[2]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.091     1.607    module2/active_digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  module2/clk_freq_div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     1.806    module2/clk_freq_div_cnt[7]
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  module2/clk_freq_div_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.916    module2/data0[7]
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.134     1.650    module2/clk_freq_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  module2/clk_freq_div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.125     1.805    module2/clk_freq_div_cnt[19]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  module2/clk_freq_div_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.915    module2/data0[19]
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[19]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.649    module2/clk_freq_div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.514    module2/clk_i_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  module2/clk_freq_div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.125     1.804    module2/clk_freq_div_cnt[27]
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  module2/clk_freq_div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.914    module2/data0[27]
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.867     2.032    module2/clk_i_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[27]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.134     1.648    module2/clk_freq_div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  module2/clk_freq_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.126     1.805    module2/clk_freq_div_cnt[23]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  module2/clk_freq_div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.915    module2/data0[23]
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[23]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.649    module2/clk_freq_div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    module2/clk_i_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  module2/clk_freq_div_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  module2/clk_freq_div_cnt_reg[31]/Q
                         net (fo=2, routed)           0.127     1.804    module2/clk_freq_div_cnt[31]
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  module2/clk_freq_div_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.914    module2/data0[31]
    SLICE_X2Y113         FDRE                                         r  module2/clk_freq_div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module2/clk_i_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  module2/clk_freq_div_cnt_reg[31]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.134     1.647    module2/clk_freq_div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.514    module2/clk_i_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  module2/clk_freq_div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.125     1.804    module2/clk_freq_div_cnt[27]
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  module2/clk_freq_div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.950    module2/data0[28]
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.867     2.032    module2/clk_i_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  module2/clk_freq_div_cnt_reg[28]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.134     1.648    module2/clk_freq_div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  module2/clk_freq_div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     1.806    module2/clk_freq_div_cnt[7]
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  module2/clk_freq_div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.952    module2/data0[8]
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    module2/clk_i_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  module2/clk_freq_div_cnt_reg[8]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.134     1.650    module2/clk_freq_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  module2/clk_freq_div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.125     1.805    module2/clk_freq_div_cnt[19]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.951 r  module2/clk_freq_div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.951    module2/data0[20]
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  module2/clk_freq_div_cnt_reg[20]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.649    module2/clk_freq_div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 module2/clk_freq_div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module2/clk_freq_div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  module2/clk_freq_div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.126     1.805    module2/clk_freq_div_cnt[23]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.951 r  module2/clk_freq_div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.951    module2/data0[24]
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    module2/clk_i_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  module2/clk_freq_div_cnt_reg[24]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.134     1.649    module2/clk_freq_div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    module1/digit_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y110    module1/digit_o_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    module1/digit_o_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y111    module1/digit_o_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y110    module1/digit_o_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y110    module1/digit_o_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y110    module1/digit_o_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    module1/digit_o_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    module1/digit_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    module1/digit_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    module1/digit_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    module1/digit_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    module1/digit_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    module1/digit_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    module1/digit_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111    module1/digit_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111    module1/digit_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    module1/digit_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    module1/digit_o_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    module1/digit_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    module1/digit_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    module1/digit_o_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    module1/digit_o_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    module1/digit_o_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    module1/digit_o_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111    module1/digit_o_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111    module1/digit_o_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    module1/digit_o_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110    module1/digit_o_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 4.493ns (42.036%)  route 6.196ns (57.964%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[1]/Q
                         net (fo=15, routed)          1.455     7.220    module1/led7_seg_o_OBUF[0]_inst_i_1_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I4_O)        0.124     7.344 r  module1/led7_seg_o_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.775     8.119    module2/led7_seg_o__0[6]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.150     8.269 r  module2/led7_seg_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.966    12.235    led7_seg_o_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.763    15.999 r  led7_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.999    led7_seg_o[6]
    R10                                                               r  led7_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.259ns  (logic 4.281ns (41.729%)  route 5.978ns (58.271%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[1]/Q
                         net (fo=15, routed)          1.313     7.078    module1/led7_seg_o_OBUF[0]_inst_i_1_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I4_O)        0.124     7.202 r  module1/led7_seg_o_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.928     8.130    module2/led7_seg_o__0[7]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.254 r  module2/led7_seg_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.737    11.991    led7_seg_o_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.568 r  led7_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.568    led7_seg_o[7]
    T10                                                               r  led7_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.690ns  (logic 4.238ns (43.732%)  route 5.452ns (56.268%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[1]/Q
                         net (fo=15, routed)          1.534     7.299    module1/led7_seg_o_OBUF[0]_inst_i_1_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  module1/led7_seg_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.826     8.250    module2/led7_seg_o__0[3]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.124     8.374 r  module2/led7_seg_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.092    11.465    led7_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.999 r  led7_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.999    led7_seg_o[3]
    P15                                                               r  led7_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.649ns  (logic 4.265ns (44.199%)  route 5.384ns (55.801%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[1]/Q
                         net (fo=15, routed)          1.528     7.293    module1/led7_seg_o_OBUF[0]_inst_i_1_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.124     7.417 r  module1/led7_seg_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.505     7.923    module2/led7_seg_o__0[2]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.124     8.047 r  module2/led7_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.351    11.397    led7_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.958 r  led7_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.958    led7_seg_o[2]
    T11                                                               r  led7_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.154ns (47.192%)  route 4.649ns (52.808%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[2]/Q
                         net (fo=14, routed)          0.912     6.677    module2/p_0_in
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.124     6.801 r  module2/led7_an_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.737    10.538    led7_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.112 r  led7_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.112    led7_an_o[2]
    T9                                                                r  led7_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.437ns (52.992%)  route 3.936ns (47.008%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[0]/Q
                         net (fo=16, routed)          1.215     6.981    module1/led7_seg_o_OBUF[0]_inst_i_1
    SLICE_X5Y111         LUT6 (Prop_lut6_I3_O)        0.124     7.105 r  module1/led7_seg_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.416     7.521    module2/led7_seg_o__0[1]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.118     7.639 r  module2/led7_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.305     9.943    led7_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.683 r  led7_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.683    led7_seg_o[1]
    L18                                                               r  led7_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 4.197ns (50.595%)  route 4.098ns (49.405%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[1]/Q
                         net (fo=15, routed)          1.530     7.295    module1/led7_seg_o_OBUF[0]_inst_i_1_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  module1/led7_seg_o_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.659     8.078    module2/led7_seg_o__0[5]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.124     8.202 r  module2/led7_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.910    10.112    led7_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.605 r  led7_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.605    led7_seg_o[5]
    K16                                                               r  led7_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 4.482ns (55.315%)  route 3.621ns (44.685%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[1]/Q
                         net (fo=15, routed)          1.306     7.071    module1/led7_seg_o_OBUF[0]_inst_i_1_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I4_O)        0.124     7.195 r  module1/led7_seg_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.597     7.792    module2/led7_seg_o__0[4]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.150     7.942 r  module2/led7_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.718     9.660    led7_seg_o_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.412 r  led7_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.412    led7_seg_o[4]
    K13                                                               r  led7_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.352ns (58.564%)  route 3.079ns (41.436%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.707     5.309    module2/clk_i_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  module2/active_digit_reg[0]/Q
                         net (fo=16, routed)          1.194     6.960    module2/active_digit_reg[0]_0
    SLICE_X0Y109         LUT3 (Prop_lut3_I0_O)        0.152     7.112 r  module2/led7_an_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.884     8.996    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744    12.740 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.740    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/digit_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.382ns  (logic 4.243ns (57.474%)  route 3.139ns (42.526%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.709     5.311    module1/clk_i_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  module1/digit_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  module1/digit_o_reg[8]/Q
                         net (fo=1, routed)           1.314     7.081    module1/digit_o_reg_n_0_[8]
    SLICE_X0Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.205 r  module1/led7_seg_o_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.158     7.363    module2/led7_seg_o__0[0]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.124     7.487 r  module2/led7_seg_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.155    led7_seg_o_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.539    12.693 r  led7_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.693    led7_seg_o[0]
    H15                                                               r  led7_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module1/digit_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.471ns (72.052%)  route 0.570ns (27.948%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.513    module1/clk_i_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  module1/digit_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  module1/digit_o_reg[24]/Q
                         net (fo=1, routed)           0.180     1.834    module1/digit_o_reg_n_0_[24]
    SLICE_X0Y111         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  module1/led7_seg_o_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.058     1.937    module2/led7_seg_o__0[0]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.045     1.982 r  module2/led7_seg_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.315    led7_seg_o_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.554 r  led7_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.554    led7_seg_o[0]
    H15                                                               r  led7_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.380ns (66.858%)  route 0.684ns (33.142%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  module2/active_digit_reg[2]/Q
                         net (fo=14, routed)          0.241     1.898    module2/p_0_in
    SLICE_X4Y110         LUT2 (Prop_lut2_I0_O)        0.045     1.943 r  module2/led7_seg_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.387    led7_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.581 r  led7_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.581    led7_seg_o[5]
    K16                                                               r  led7_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.422ns (67.512%)  route 0.684ns (32.488%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.515    module2/clk_i_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  module2/active_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  module2/active_digit_reg[0]/Q
                         net (fo=16, routed)          0.317     1.974    module2/active_digit_reg[0]_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.045     2.019 r  module2/led7_an_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.386    led7_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.622 r  led7_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.622    led7_an_o[0]
    J17                                                               r  led7_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.489ns (69.665%)  route 0.649ns (30.335%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  module2/active_digit_reg[1]/Q
                         net (fo=15, routed)          0.214     1.872    module2/active_digit_reg[1]_0
    SLICE_X0Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.917 r  module2/led7_an_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.434     2.351    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.303     3.654 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.654    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.504ns (68.455%)  route 0.693ns (31.545%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  module2/active_digit_reg[1]/Q
                         net (fo=15, routed)          0.307     1.965    module2/active_digit_reg[1]_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.043     2.008 r  module2/led7_an_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.393    led7_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.713 r  led7_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.713    led7_an_o[3]
    J14                                                               r  led7_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.498ns (66.974%)  route 0.739ns (33.026%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  module2/active_digit_reg[2]/Q
                         net (fo=14, routed)          0.377     2.034    module2/p_0_in
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.044     2.078 r  module2/led7_seg_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.440    led7_seg_o_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.753 r  led7_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.753    led7_seg_o[4]
    K13                                                               r  led7_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/digit_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.534ns (64.794%)  route 0.834ns (35.206%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.514    module1/clk_i_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  module1/digit_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  module1/digit_o_reg[25]/Q
                         net (fo=1, routed)           0.086     1.741    module1/digit_o_reg_n_0_[25]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  module1/led7_seg_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.150     1.936    module2/led7_seg_o__0[1]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.048     1.984 r  module2/led7_seg_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.598     2.582    led7_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.882 r  led7_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.882    led7_seg_o[1]
    L18                                                               r  led7_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.420ns (51.939%)  route 1.314ns (48.061%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  module2/active_digit_reg[2]/Q
                         net (fo=14, routed)          0.377     2.034    module2/p_0_in
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     2.079 r  module2/led7_seg_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.938     3.017    led7_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.251 r  led7_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.251    led7_seg_o[3]
    P15                                                               r  led7_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/digit_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.492ns (53.164%)  route 1.315ns (46.836%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.514    module1/clk_i_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  module1/digit_o_reg[2]/Q
                         net (fo=1, routed)           0.086     1.741    module1/digit_o_reg_n_0_[2]
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  module1/led7_seg_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.168     1.954    module2/led7_seg_o__0[2]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     1.999 r  module2/led7_seg_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.061     3.060    led7_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.321 r  led7_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.321    led7_seg_o[2]
    T11                                                               r  led7_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/active_digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led7_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.978ns  (logic 1.463ns (49.147%)  route 1.514ns (50.853%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    module2/clk_i_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  module2/active_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  module2/active_digit_reg[2]/Q
                         net (fo=14, routed)          0.302     1.960    module2/p_0_in
    SLICE_X0Y109         LUT2 (Prop_lut2_I0_O)        0.045     2.005 r  module2/led7_seg_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.212     3.217    led7_seg_o_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.494 r  led7_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.494    led7_seg_o[7]
    T10                                                               r  led7_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.607ns (30.697%)  route 3.628ns (69.303%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.484     3.967    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124     4.091 r  module1/digit_o[29]_i_1/O
                         net (fo=4, routed)           1.143     5.235    module1/digit_o[29]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  module1/digit_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585     5.007    module1/clk_i_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  module1/digit_o_reg[21]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.225ns  (logic 1.607ns (30.756%)  route 3.618ns (69.244%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.484     3.967    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124     4.091 r  module1/digit_o[29]_i_1/O
                         net (fo=4, routed)           1.133     5.225    module1/digit_o[29]_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585     5.007    module1/clk_i_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[5]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 1.607ns (31.375%)  route 3.515ns (68.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.136     3.618    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124     3.742 r  module1/digit_o[26]_i_1/O
                         net (fo=4, routed)           1.379     5.122    module1/digit_o[26]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  module1/digit_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584     5.006    module1/clk_i_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  module1/digit_o_reg[26]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.103ns  (logic 1.636ns (32.054%)  route 3.468ns (67.946%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.470     3.953    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.153     4.106 r  module1/digit_o[31]_i_2/O
                         net (fo=4, routed)           0.997     5.103    module1/digit_o[31]_i_2_n_0
    SLICE_X6Y110         FDRE                                         r  module1/digit_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585     5.007    module1/clk_i_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  module1/digit_o_reg[15]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.607ns (31.510%)  route 3.493ns (68.490%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.484     3.967    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124     4.091 r  module1/digit_o[29]_i_1/O
                         net (fo=4, routed)           1.008     5.100    module1/digit_o[29]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  module1/digit_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584     5.006    module1/clk_i_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  module1/digit_o_reg[29]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.090ns  (logic 1.636ns (32.140%)  route 3.454ns (67.860%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.470     3.953    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.153     4.106 r  module1/digit_o[31]_i_2/O
                         net (fo=4, routed)           0.983     5.090    module1/digit_o[31]_i_2_n_0
    SLICE_X4Y111         FDRE                                         r  module1/digit_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.584     5.006    module1/clk_i_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  module1/digit_o_reg[31]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.078ns  (logic 1.607ns (31.646%)  route 3.471ns (68.354%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.484     3.967    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124     4.091 r  module1/digit_o[29]_i_1/O
                         net (fo=4, routed)           0.986     5.078    module1/digit_o[29]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  module1/digit_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585     5.007    module1/clk_i_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  module1/digit_o_reg[13]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.607ns (31.710%)  route 3.460ns (68.290%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.136     3.618    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.124     3.742 r  module1/digit_o[26]_i_1/O
                         net (fo=4, routed)           1.325     5.067    module1/digit_o[26]_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585     5.007    module1/clk_i_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[2]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 1.631ns (32.242%)  route 3.427ns (67.758%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.136     3.618    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.148     3.766 r  module1/digit_o[30]_i_1/O
                         net (fo=4, routed)           1.292     5.058    module1/digit_o[30]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  module1/digit_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585     5.007    module1/clk_i_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  module1/digit_o_reg[22]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            module1/digit_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 1.631ns (32.559%)  route 3.378ns (67.440%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_i_IBUF[3]_inst/O
                         net (fo=7, routed)           2.136     3.618    module1/sw_i_IBUF[3]
    SLICE_X6Y121         LUT4 (Prop_lut4_I0_O)        0.148     3.766 r  module1/digit_o[30]_i_1/O
                         net (fo=4, routed)           1.243     5.009    module1/digit_o[30]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  module1/digit_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.585     5.007    module1/clk_i_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  module1/digit_o_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            module1/digit_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.296ns (42.089%)  route 0.407ns (57.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 f  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 f  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.407     0.658    module1/sw_i_IBUF[5]
    SLICE_X0Y105         LUT1 (Prop_lut1_I0_O)        0.045     0.703 r  module1/digit_o[8]_i_1/O
                         net (fo=1, routed)           0.000     0.703    module1/digit_o[8]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  module1/digit_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    module1/clk_i_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  module1/digit_o_reg[8]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            module1/digit_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.278ns (37.202%)  route 0.469ns (62.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_i_IBUF[0]_inst/O
                         net (fo=10, routed)          0.469     0.747    module1/btn_i_IBUF[0]
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module1/clk_i_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[2]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            module1/digit_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.278ns (37.202%)  route 0.469ns (62.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_i_IBUF[0]_inst/O
                         net (fo=10, routed)          0.469     0.747    module1/btn_i_IBUF[0]
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module1/clk_i_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  module1/digit_o_reg[5]/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            module1/digit_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.296ns (37.878%)  route 0.485ns (62.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 f  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 f  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.485     0.735    module1/sw_i_IBUF[6]
    SLICE_X0Y115         LUT1 (Prop_lut1_I0_O)        0.045     0.780 r  module1/digit_o[16]_i_1/O
                         net (fo=1, routed)           0.000     0.780    module1/digit_o[16]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  module1/digit_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.865     2.030    module1/clk_i_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  module1/digit_o_reg[16]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            module1/digit_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.301ns (38.486%)  route 0.482ns (61.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.482     0.738    module1/sw_i_IBUF[4]
    SLICE_X0Y109         LUT1 (Prop_lut1_I0_O)        0.045     0.783 r  module1/digit_o[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    module1/digit_o[0]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  module1/digit_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    module1/clk_i_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  module1/digit_o_reg[0]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            module1/digit_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.278ns (35.174%)  route 0.512ns (64.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_i_IBUF[0]_inst/O
                         net (fo=10, routed)          0.512     0.790    module1/btn_i_IBUF[0]
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module1/clk_i_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[1]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            module1/digit_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.278ns (35.174%)  route 0.512ns (64.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_i_IBUF[0]_inst/O
                         net (fo=10, routed)          0.512     0.790    module1/btn_i_IBUF[0]
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module1/clk_i_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[3]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            module1/digit_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.278ns (35.174%)  route 0.512ns (64.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_i_IBUF[0]_inst/O
                         net (fo=10, routed)          0.512     0.790    module1/btn_i_IBUF[0]
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module1/clk_i_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[4]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            module1/digit_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.278ns (35.174%)  route 0.512ns (64.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_i_IBUF[0]_inst/O
                         net (fo=10, routed)          0.512     0.790    module1/btn_i_IBUF[0]
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module1/clk_i_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[6]/C

Slack:                    inf
  Source:                 btn_i[0]
                            (input port)
  Destination:            module1/digit_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.278ns (35.174%)  route 0.512ns (64.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  btn_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_i[0]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_i_IBUF[0]_inst/O
                         net (fo=10, routed)          0.512     0.790    module1/btn_i_IBUF[0]
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.866     2.031    module1/clk_i_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  module1/digit_o_reg[7]/C





