#ifndef _XRDP_GPL_AG_H_
#define _XRDP_GPL_AG_H_

#include "ru.h"

/******************************************************************************
 * XRDP_ Registers
 ******************************************************************************/
extern const ru_reg_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_REG;
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_REG_OFFSET 0x00000000

extern const ru_reg_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_REG;
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_REG_OFFSET 0x00000004

extern const ru_reg_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_REG;
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_REG_OFFSET 0x00000008

extern const ru_reg_rec QM_GLOBAL_CFG_FPM_CONTROL_REG;
#define QM_GLOBAL_CFG_FPM_CONTROL_REG_OFFSET 0x0000000c

extern const ru_reg_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_CONTROL_REG;
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_CONTROL_REG_OFFSET 0x00000010

extern const ru_reg_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_LOWER_THR_REG;
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_LOWER_THR_REG_OFFSET 0x00000014

extern const ru_reg_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_MID_THR_REG;
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_MID_THR_REG_OFFSET 0x00000018

extern const ru_reg_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_HIGHER_THR_REG;
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_HIGHER_THR_REG_OFFSET 0x0000001c

extern const ru_reg_rec QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_REG;
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_REG_OFFSET 0x00000020

extern const ru_reg_rec QM_GLOBAL_CFG_QM_PD_CONGESTION_CONTROL_REG;
#define QM_GLOBAL_CFG_QM_PD_CONGESTION_CONTROL_REG_OFFSET 0x00000024

extern const ru_reg_rec QM_GLOBAL_CFG_ABS_DROP_QUEUE_REG;
#define QM_GLOBAL_CFG_ABS_DROP_QUEUE_REG_OFFSET 0x00000028

extern const ru_reg_rec QM_GLOBAL_CFG_AGGREGATION_CTRL_REG;
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_REG_OFFSET 0x0000002c

extern const ru_reg_rec QM_GLOBAL_CFG_FPM_BASE_ADDR_REG;
#define QM_GLOBAL_CFG_FPM_BASE_ADDR_REG_OFFSET 0x00000030

extern const ru_reg_rec QM_GLOBAL_CFG_FPM_COHERENT_BASE_ADDR_REG;
#define QM_GLOBAL_CFG_FPM_COHERENT_BASE_ADDR_REG_OFFSET 0x00000034

extern const ru_reg_rec QM_GLOBAL_CFG_DDR_SOP_OFFSET_REG;
#define QM_GLOBAL_CFG_DDR_SOP_OFFSET_REG_OFFSET 0x00000038

extern const ru_reg_rec QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_REG;
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_REG_OFFSET 0x0000003c

extern const ru_reg_rec QM_GLOBAL_CFG_DQM_FULL_REG;
#define QM_GLOBAL_CFG_DQM_FULL_REG_OFFSET 0x00000040

#define QM_GLOBAL_CFG_DQM_FULL_REG_RAM_CNT 0x00000008

extern const ru_reg_rec QM_GLOBAL_CFG_DQM_NOT_EMPTY_REG;
#define QM_GLOBAL_CFG_DQM_NOT_EMPTY_REG_OFFSET 0x00000070

#define QM_GLOBAL_CFG_DQM_NOT_EMPTY_REG_RAM_CNT 0x00000008

extern const ru_reg_rec QM_GLOBAL_CFG_DQM_POP_READY_REG;
#define QM_GLOBAL_CFG_DQM_POP_READY_REG_OFFSET 0x000000a0

#define QM_GLOBAL_CFG_DQM_POP_READY_REG_RAM_CNT 0x00000008

extern const ru_reg_rec QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_REG;
#define QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_REG_OFFSET 0x000000d0

#define QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_REG_RAM_CNT 0x00000008

extern const ru_reg_rec QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_REG;
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_REG_OFFSET 0x00000100

extern const ru_reg_rec QM_GLOBAL_CFG_QM_FPM_BUFFER_GRP_RES_REG;
#define QM_GLOBAL_CFG_QM_FPM_BUFFER_GRP_RES_REG_OFFSET 0x00000104

#define QM_GLOBAL_CFG_QM_FPM_BUFFER_GRP_RES_REG_RAM_CNT 0x00000001

extern const ru_reg_rec QM_GLOBAL_CFG_QM_FPM_BUFFER_GBL_THR_REG;
#define QM_GLOBAL_CFG_QM_FPM_BUFFER_GBL_THR_REG_OFFSET 0x0000010c

extern const ru_reg_rec QM_GLOBAL_CFG_QM_FLOW_CTRL_RNR_CFG_REG;
#define QM_GLOBAL_CFG_QM_FLOW_CTRL_RNR_CFG_REG_OFFSET 0x00000110

extern const ru_reg_rec QM_GLOBAL_CFG_QM_FLOW_CTRL_INTR_REG;
#define QM_GLOBAL_CFG_QM_FLOW_CTRL_INTR_REG_OFFSET 0x00000114

extern const ru_reg_rec QM_GLOBAL_CFG_QM_FPM_UG_GBL_CNT_REG;
#define QM_GLOBAL_CFG_QM_FPM_UG_GBL_CNT_REG_OFFSET 0x00000118

extern const ru_reg_rec QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_REG;
#define QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_REG_OFFSET 0x0000011c

extern const ru_reg_rec QM_FPM_POOLS_THR_REG;
#define QM_FPM_POOLS_THR_REG_OFFSET 0x00000200

#define QM_FPM_POOLS_THR_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_FPM_USR_GRP_LOWER_THR_REG;
#define QM_FPM_USR_GRP_LOWER_THR_REG_OFFSET 0x00000280

#define QM_FPM_USR_GRP_LOWER_THR_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_FPM_USR_GRP_MID_THR_REG;
#define QM_FPM_USR_GRP_MID_THR_REG_OFFSET 0x00000284

#define QM_FPM_USR_GRP_MID_THR_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_FPM_USR_GRP_HIGHER_THR_REG;
#define QM_FPM_USR_GRP_HIGHER_THR_REG_OFFSET 0x00000288

#define QM_FPM_USR_GRP_HIGHER_THR_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_FPM_USR_GRP_CNT_REG;
#define QM_FPM_USR_GRP_CNT_REG_OFFSET 0x0000028c

#define QM_FPM_USR_GRP_CNT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_RUNNER_GRP_RNR_CONFIG_REG;
#define QM_RUNNER_GRP_RNR_CONFIG_REG_OFFSET 0x00000300

#define QM_RUNNER_GRP_RNR_CONFIG_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_RUNNER_GRP_QUEUE_CONFIG_REG;
#define QM_RUNNER_GRP_QUEUE_CONFIG_REG_OFFSET 0x00000304

#define QM_RUNNER_GRP_QUEUE_CONFIG_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_RUNNER_GRP_PDFIFO_CONFIG_REG;
#define QM_RUNNER_GRP_PDFIFO_CONFIG_REG_OFFSET 0x00000308

#define QM_RUNNER_GRP_PDFIFO_CONFIG_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_REG;
#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_REG_OFFSET 0x0000030c

#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_INTR_CTRL_ISR_REG;
#define QM_INTR_CTRL_ISR_REG_OFFSET 0x00000400

extern const ru_reg_rec QM_INTR_CTRL_ISM_REG;
#define QM_INTR_CTRL_ISM_REG_OFFSET 0x00000404

extern const ru_reg_rec QM_INTR_CTRL_IER_REG;
#define QM_INTR_CTRL_IER_REG_OFFSET 0x00000408

extern const ru_reg_rec QM_INTR_CTRL_ITR_REG;
#define QM_INTR_CTRL_ITR_REG_OFFSET 0x0000040c

extern const ru_reg_rec QM_CLK_GATE_CLK_GATE_CNTRL_REG;
#define QM_CLK_GATE_CLK_GATE_CNTRL_REG_OFFSET 0x00000500

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_REG_OFFSET 0x00000600

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_REG_OFFSET 0x00000610

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_REG_OFFSET 0x00000614

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_REG_OFFSET 0x00000618

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_REG_OFFSET 0x0000061c

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_REG_OFFSET 0x00000620

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_REG_OFFSET 0x00000624

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_REG_OFFSET 0x00000628

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_REG_OFFSET 0x0000062c

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_QUEUE_CONTEXT_CONTEXT_REG;
#define QM_QUEUE_CONTEXT_CONTEXT_REG_OFFSET 0x00000800

#define QM_QUEUE_CONTEXT_CONTEXT_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec QM_WRED_PROFILE_COLOR_MIN_THR_0_REG;
#define QM_WRED_PROFILE_COLOR_MIN_THR_0_REG_OFFSET 0x00001000

#define QM_WRED_PROFILE_COLOR_MIN_THR_0_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_WRED_PROFILE_COLOR_MIN_THR_1_REG;
#define QM_WRED_PROFILE_COLOR_MIN_THR_1_REG_OFFSET 0x00001004

#define QM_WRED_PROFILE_COLOR_MIN_THR_1_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_WRED_PROFILE_COLOR_MAX_THR_0_REG;
#define QM_WRED_PROFILE_COLOR_MAX_THR_0_REG_OFFSET 0x00001010

#define QM_WRED_PROFILE_COLOR_MAX_THR_0_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_WRED_PROFILE_COLOR_MAX_THR_1_REG;
#define QM_WRED_PROFILE_COLOR_MAX_THR_1_REG_OFFSET 0x00001014

#define QM_WRED_PROFILE_COLOR_MAX_THR_1_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_WRED_PROFILE_COLOR_SLOPE_0_REG;
#define QM_WRED_PROFILE_COLOR_SLOPE_0_REG_OFFSET 0x00001020

#define QM_WRED_PROFILE_COLOR_SLOPE_0_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_WRED_PROFILE_COLOR_SLOPE_1_REG;
#define QM_WRED_PROFILE_COLOR_SLOPE_1_REG_OFFSET 0x00001024

#define QM_WRED_PROFILE_COLOR_SLOPE_1_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_COPY_DECISION_PROFILE_THR_REG;
#define QM_COPY_DECISION_PROFILE_THR_REG_OFFSET 0x00001800

#define QM_COPY_DECISION_PROFILE_THR_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_TOTAL_VALID_COUNTER_COUNTER_REG;
#define QM_TOTAL_VALID_COUNTER_COUNTER_REG_OFFSET 0x00002000

#define QM_TOTAL_VALID_COUNTER_COUNTER_REG_RAM_CNT 0x0000023f

extern const ru_reg_rec QM_DQM_VALID_COUNTER_COUNTER_REG;
#define QM_DQM_VALID_COUNTER_COUNTER_REG_OFFSET 0x00003000

#define QM_DQM_VALID_COUNTER_COUNTER_REG_RAM_CNT 0x0000023f

extern const ru_reg_rec QM_DROP_COUNTER_COUNTER_REG;
#define QM_DROP_COUNTER_COUNTER_REG_OFFSET 0x00004000

#define QM_DROP_COUNTER_COUNTER_REG_RAM_CNT 0x0000023f

extern const ru_reg_rec QM_EPON_RPT_CNT_COUNTER_REG;
#define QM_EPON_RPT_CNT_COUNTER_REG_OFFSET 0x00005000

#define QM_EPON_RPT_CNT_COUNTER_REG_RAM_CNT 0x0000013f

extern const ru_reg_rec QM_EPON_RPT_CNT_QUEUE_STATUS_REG;
#define QM_EPON_RPT_CNT_QUEUE_STATUS_REG_OFFSET 0x00005500

#define QM_EPON_RPT_CNT_QUEUE_STATUS_REG_RAM_CNT 0x00000004

extern const ru_reg_rec QM_RD_DATA_POOL0_REG;
#define QM_RD_DATA_POOL0_REG_OFFSET 0x00005800

extern const ru_reg_rec QM_RD_DATA_POOL1_REG;
#define QM_RD_DATA_POOL1_REG_OFFSET 0x00005804

extern const ru_reg_rec QM_RD_DATA_POOL2_REG;
#define QM_RD_DATA_POOL2_REG_OFFSET 0x00005808

extern const ru_reg_rec QM_RD_DATA_POOL3_REG;
#define QM_RD_DATA_POOL3_REG_OFFSET 0x0000580c

extern const ru_reg_rec QM_PDFIFO_PTR_REG;
#define QM_PDFIFO_PTR_REG_OFFSET 0x00006000

#define QM_PDFIFO_PTR_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec QM_UPDATE_FIFO_PTR_REG;
#define QM_UPDATE_FIFO_PTR_REG_OFFSET 0x00006500

#define QM_UPDATE_FIFO_PTR_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec QM_RD_DATA_REG;
#define QM_RD_DATA_REG_OFFSET 0x00008800

#define QM_RD_DATA_REG_RAM_CNT 0x00000004

extern const ru_reg_rec QM_POP_REG;
#define QM_POP_REG_OFFSET 0x00008820

extern const ru_reg_rec QM_CM_COMMON_INPUT_FIFO_DATA_REG;
#define QM_CM_COMMON_INPUT_FIFO_DATA_REG_OFFSET 0x00009000

#define QM_CM_COMMON_INPUT_FIFO_DATA_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_NORMAL_RMT_FIFO_DATA_REG;
#define QM_NORMAL_RMT_FIFO_DATA_REG_OFFSET 0x00009100

#define QM_NORMAL_RMT_FIFO_DATA_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec QM_NON_DELAYED_RMT_FIFO_DATA_REG;
#define QM_NON_DELAYED_RMT_FIFO_DATA_REG_OFFSET 0x00009200

#define QM_NON_DELAYED_RMT_FIFO_DATA_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec QM_EGRESS_DATA_FIFO_DATA_REG;
#define QM_EGRESS_DATA_FIFO_DATA_REG_OFFSET 0x00009300

#define QM_EGRESS_DATA_FIFO_DATA_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_EGRESS_RR_FIFO_DATA_REG;
#define QM_EGRESS_RR_FIFO_DATA_REG_OFFSET 0x00009400

#define QM_EGRESS_RR_FIFO_DATA_REG_RAM_CNT 0x00000001

extern const ru_reg_rec QM_EGRESS_BB_INPUT_FIFO_DATA_REG;
#define QM_EGRESS_BB_INPUT_FIFO_DATA_REG_OFFSET 0x00009500

#define QM_EGRESS_BB_INPUT_FIFO_DATA_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_EGRESS_BB_OUTPUT_FIFO_DATA_REG;
#define QM_EGRESS_BB_OUTPUT_FIFO_DATA_REG_OFFSET 0x00009600

#define QM_EGRESS_BB_OUTPUT_FIFO_DATA_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec QM_BB_OUTPUT_FIFO_DATA_REG;
#define QM_BB_OUTPUT_FIFO_DATA_REG_OFFSET 0x00009700

#define QM_BB_OUTPUT_FIFO_DATA_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec QM_NON_DELAYED_OUT_FIFO_DATA_REG;
#define QM_NON_DELAYED_OUT_FIFO_DATA_REG_OFFSET 0x00009800

#define QM_NON_DELAYED_OUT_FIFO_DATA_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec QM_CONTEXT_DATA_REG;
#define QM_CONTEXT_DATA_REG_OFFSET 0x0000a000

#define QM_CONTEXT_DATA_REG_RAM_CNT 0x0000047f

extern const ru_reg_rec QM_DEBUG_SEL_REG;
#define QM_DEBUG_SEL_REG_OFFSET 0x00016000

extern const ru_reg_rec QM_DEBUG_BUS_LSB_REG;
#define QM_DEBUG_BUS_LSB_REG_OFFSET 0x00016004

extern const ru_reg_rec QM_DEBUG_BUS_MSB_REG;
#define QM_DEBUG_BUS_MSB_REG_OFFSET 0x00016008

extern const ru_reg_rec QM_QM_SPARE_CONFIG_REG;
#define QM_QM_SPARE_CONFIG_REG_OFFSET 0x0001600c

extern const ru_reg_rec QM_GOOD_LVL1_PKTS_CNT_REG;
#define QM_GOOD_LVL1_PKTS_CNT_REG_OFFSET 0x00016010

extern const ru_reg_rec QM_GOOD_LVL1_BYTES_CNT_REG;
#define QM_GOOD_LVL1_BYTES_CNT_REG_OFFSET 0x00016014

extern const ru_reg_rec QM_GOOD_LVL2_PKTS_CNT_REG;
#define QM_GOOD_LVL2_PKTS_CNT_REG_OFFSET 0x00016018

extern const ru_reg_rec QM_GOOD_LVL2_BYTES_CNT_REG;
#define QM_GOOD_LVL2_BYTES_CNT_REG_OFFSET 0x0001601c

extern const ru_reg_rec QM_COPIED_PKTS_CNT_REG;
#define QM_COPIED_PKTS_CNT_REG_OFFSET 0x00016020

extern const ru_reg_rec QM_COPIED_BYTES_CNT_REG;
#define QM_COPIED_BYTES_CNT_REG_OFFSET 0x00016024

extern const ru_reg_rec QM_AGG_PKTS_CNT_REG;
#define QM_AGG_PKTS_CNT_REG_OFFSET 0x00016028

extern const ru_reg_rec QM_AGG_BYTES_CNT_REG;
#define QM_AGG_BYTES_CNT_REG_OFFSET 0x0001602c

extern const ru_reg_rec QM_AGG_1_PKTS_CNT_REG;
#define QM_AGG_1_PKTS_CNT_REG_OFFSET 0x00016030

extern const ru_reg_rec QM_AGG_2_PKTS_CNT_REG;
#define QM_AGG_2_PKTS_CNT_REG_OFFSET 0x00016034

extern const ru_reg_rec QM_AGG_3_PKTS_CNT_REG;
#define QM_AGG_3_PKTS_CNT_REG_OFFSET 0x00016038

extern const ru_reg_rec QM_AGG_4_PKTS_CNT_REG;
#define QM_AGG_4_PKTS_CNT_REG_OFFSET 0x0001603c

extern const ru_reg_rec QM_WRED_DROP_CNT_REG;
#define QM_WRED_DROP_CNT_REG_OFFSET 0x00016040

extern const ru_reg_rec QM_FPM_CONGESTION_DROP_CNT_REG;
#define QM_FPM_CONGESTION_DROP_CNT_REG_OFFSET 0x00016048

extern const ru_reg_rec QM_DDR_PD_CONGESTION_DROP_CNT_REG;
#define QM_DDR_PD_CONGESTION_DROP_CNT_REG_OFFSET 0x00016050

extern const ru_reg_rec QM_DDR_BYTE_CONGESTION_DROP_CNT_REG;
#define QM_DDR_BYTE_CONGESTION_DROP_CNT_REG_OFFSET 0x00016054

extern const ru_reg_rec QM_QM_PD_CONGESTION_DROP_CNT_REG;
#define QM_QM_PD_CONGESTION_DROP_CNT_REG_OFFSET 0x00016058

extern const ru_reg_rec QM_QM_ABS_REQUEUE_CNT_REG;
#define QM_QM_ABS_REQUEUE_CNT_REG_OFFSET 0x0001605c

extern const ru_reg_rec QM_FPM_PREFETCH_FIFO0_STATUS_REG;
#define QM_FPM_PREFETCH_FIFO0_STATUS_REG_OFFSET 0x00016060

extern const ru_reg_rec QM_FPM_PREFETCH_FIFO1_STATUS_REG;
#define QM_FPM_PREFETCH_FIFO1_STATUS_REG_OFFSET 0x00016064

extern const ru_reg_rec QM_FPM_PREFETCH_FIFO2_STATUS_REG;
#define QM_FPM_PREFETCH_FIFO2_STATUS_REG_OFFSET 0x00016068

extern const ru_reg_rec QM_FPM_PREFETCH_FIFO3_STATUS_REG;
#define QM_FPM_PREFETCH_FIFO3_STATUS_REG_OFFSET 0x0001606c

extern const ru_reg_rec QM_NORMAL_RMT_FIFO_STATUS_REG;
#define QM_NORMAL_RMT_FIFO_STATUS_REG_OFFSET 0x00016070

extern const ru_reg_rec QM_NON_DELAYED_RMT_FIFO_STATUS_REG;
#define QM_NON_DELAYED_RMT_FIFO_STATUS_REG_OFFSET 0x00016074

extern const ru_reg_rec QM_NON_DELAYED_OUT_FIFO_STATUS_REG;
#define QM_NON_DELAYED_OUT_FIFO_STATUS_REG_OFFSET 0x00016078

extern const ru_reg_rec QM_PRE_CM_FIFO_STATUS_REG;
#define QM_PRE_CM_FIFO_STATUS_REG_OFFSET 0x0001607c

extern const ru_reg_rec QM_CM_RD_PD_FIFO_STATUS_REG;
#define QM_CM_RD_PD_FIFO_STATUS_REG_OFFSET 0x00016080

extern const ru_reg_rec QM_CM_WR_PD_FIFO_STATUS_REG;
#define QM_CM_WR_PD_FIFO_STATUS_REG_OFFSET 0x00016084

extern const ru_reg_rec QM_CM_COMMON_INPUT_FIFO_STATUS_REG;
#define QM_CM_COMMON_INPUT_FIFO_STATUS_REG_OFFSET 0x00016088

extern const ru_reg_rec QM_BB0_OUTPUT_FIFO_STATUS_REG;
#define QM_BB0_OUTPUT_FIFO_STATUS_REG_OFFSET 0x0001608c

extern const ru_reg_rec QM_BB1_OUTPUT_FIFO_STATUS_REG;
#define QM_BB1_OUTPUT_FIFO_STATUS_REG_OFFSET 0x00016090

extern const ru_reg_rec QM_BB1_INPUT_FIFO_STATUS_REG;
#define QM_BB1_INPUT_FIFO_STATUS_REG_OFFSET 0x00016094

extern const ru_reg_rec QM_EGRESS_DATA_FIFO_STATUS_REG;
#define QM_EGRESS_DATA_FIFO_STATUS_REG_OFFSET 0x00016098

extern const ru_reg_rec QM_EGRESS_RR_FIFO_STATUS_REG;
#define QM_EGRESS_RR_FIFO_STATUS_REG_OFFSET 0x0001609c

extern const ru_reg_rec QM_BB_ROUTE_OVR_REG;
#define QM_BB_ROUTE_OVR_REG_OFFSET 0x000160a0

#define QM_BB_ROUTE_OVR_REG_RAM_CNT 0x00000001

extern const ru_reg_rec QM_QM_INGRESS_STAT_REG;
#define QM_QM_INGRESS_STAT_REG_OFFSET 0x000160b0

extern const ru_reg_rec QM_QM_EGRESS_STAT_REG;
#define QM_QM_EGRESS_STAT_REG_OFFSET 0x000160b4

extern const ru_reg_rec QM_QM_CM_STAT_REG;
#define QM_QM_CM_STAT_REG_OFFSET 0x000160b8

extern const ru_reg_rec QM_QM_FPM_PREFETCH_STAT_REG;
#define QM_QM_FPM_PREFETCH_STAT_REG_OFFSET 0x000160bc

extern const ru_reg_rec QM_QM_CONNECT_ACK_COUNTER_REG;
#define QM_QM_CONNECT_ACK_COUNTER_REG_OFFSET 0x000160c0

extern const ru_reg_rec QM_QM_DDR_WR_REPLY_COUNTER_REG;
#define QM_QM_DDR_WR_REPLY_COUNTER_REG_OFFSET 0x000160c4

extern const ru_reg_rec QM_QM_DDR_PIPE_BYTE_COUNTER_REG;
#define QM_QM_DDR_PIPE_BYTE_COUNTER_REG_OFFSET 0x000160c8

extern const ru_reg_rec QM_QM_ABS_REQUEUE_VALID_COUNTER_REG;
#define QM_QM_ABS_REQUEUE_VALID_COUNTER_REG_OFFSET 0x000160cc

extern const ru_reg_rec QM_QM_ILLEGAL_PD_CAPTURE_REG;
#define QM_QM_ILLEGAL_PD_CAPTURE_REG_OFFSET 0x000160d0

#define QM_QM_ILLEGAL_PD_CAPTURE_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_QM_INGRESS_PROCESSED_PD_CAPTURE_REG;
#define QM_QM_INGRESS_PROCESSED_PD_CAPTURE_REG_OFFSET 0x000160e0

#define QM_QM_INGRESS_PROCESSED_PD_CAPTURE_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_QM_CM_PROCESSED_PD_CAPTURE_REG;
#define QM_QM_CM_PROCESSED_PD_CAPTURE_REG_OFFSET 0x000160f0

#define QM_QM_CM_PROCESSED_PD_CAPTURE_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_FPM_POOL_DROP_CNT_REG;
#define QM_FPM_POOL_DROP_CNT_REG_OFFSET 0x00016100

#define QM_FPM_POOL_DROP_CNT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_FPM_GRP_DROP_CNT_REG;
#define QM_FPM_GRP_DROP_CNT_REG_OFFSET 0x00016110

#define QM_FPM_GRP_DROP_CNT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_FPM_BUFFER_RES_DROP_CNT_REG;
#define QM_FPM_BUFFER_RES_DROP_CNT_REG_OFFSET 0x00016120

extern const ru_reg_rec QM_PSRAM_EGRESS_CONG_DRP_CNT_REG;
#define QM_PSRAM_EGRESS_CONG_DRP_CNT_REG_OFFSET 0x00016124

extern const ru_reg_rec QM_DATA_REG;
#define QM_DATA_REG_OFFSET 0x00020000

#define QM_DATA_REG_RAM_CNT 0x000023ff

extern const ru_reg_rec QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_VPB_BASE_REG;
#define QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_VPB_BASE_REG_OFFSET 0x00040004

extern const ru_reg_rec QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_VPB_MASK_REG;
#define QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_VPB_MASK_REG_OFFSET 0x00040008

extern const ru_reg_rec QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_APB_BASE_REG;
#define QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_APB_BASE_REG_OFFSET 0x0004000c

extern const ru_reg_rec QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_APB_MASK_REG;
#define QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_APB_MASK_REG_OFFSET 0x00040010

extern const ru_reg_rec QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_DQM_BASE_REG;
#define QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_DQM_BASE_REG_OFFSET 0x00040014

extern const ru_reg_rec QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_DQM_MASK_REG;
#define QM_XRDP_UBUS_TOP_QM_XRDP_UBUS_SLV_DQM_MASK_REG_OFFSET 0x00040018

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_MACTYPE_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_MACTYPE_REG_OFFSET 0x00050000

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_BBCFG_1_TX_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_BBCFG_1_TX_REG_OFFSET 0x00050004

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_BBCFG_2_TX_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_BBCFG_2_TX_REG_OFFSET 0x00050008

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DDRCFG_TX_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DDRCFG_TX_REG_OFFSET 0x0005000c

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_RNRCFG_1_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_RNRCFG_1_REG_OFFSET 0x00050010

#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_RNRCFG_1_REG_RAM_CNT 0x00000001

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_RNRCFG_2_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_RNRCFG_2_REG_OFFSET 0x00050018

#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_RNRCFG_2_REG_RAM_CNT 0x00000001

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DMACFG_TX_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DMACFG_TX_REG_OFFSET 0x00050020

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_SDMACFG_TX_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_SDMACFG_TX_REG_OFFSET 0x00050024

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_SBPMCFG_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_SBPMCFG_REG_OFFSET 0x00050028

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG_OFFSET 0x0005002c

#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG_RAM_CNT 0x00000001

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG_OFFSET 0x00050034

#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG_RAM_CNT 0x00000001

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DFIFOCTRL_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DFIFOCTRL_REG_OFFSET 0x0005003c

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_ARB_CFG_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_ARB_CFG_REG_OFFSET 0x00050040

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_BBROUTE_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_BBROUTE_REG_OFFSET 0x00050044

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_Q2RNR_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_Q2RNR_REG_OFFSET 0x00050048

#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_Q2RNR_REG_RAM_CNT 0x00000013

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_TXRSTCMD_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_TXRSTCMD_REG_OFFSET 0x000500b0

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DBGSEL_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_DBGSEL_REG_OFFSET 0x000500b4

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_REG;
#define QM_BBH_TX_QM_BBHTX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_REG_OFFSET 0x000500b8

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PDBASE_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PDBASE_REG_OFFSET 0x00050400

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PDSIZE_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PDSIZE_REG_OFFSET 0x00050450

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PDWKUPH_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PDWKUPH_REG_OFFSET 0x00050500

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PD_BYTE_TH_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PD_BYTE_TH_REG_OFFSET 0x00050550

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PD_BYTE_TH_EN_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PD_BYTE_TH_EN_REG_OFFSET 0x00050600

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PDEMPTY_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_PDEMPTY_REG_OFFSET 0x00050604

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_TXTHRESH_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_TXTHRESH_REG_OFFSET 0x00050608

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_EEE_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_EEE_REG_OFFSET 0x0005060c

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_TS_REG;
#define QM_BBH_TX_QM_BBHTX_LAN_CONFIGURATIONS_TS_REG_OFFSET 0x00050610

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SRAMPD_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SRAMPD_REG_OFFSET 0x00050700

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DDRPD_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DDRPD_REG_OFFSET 0x00050704

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_PDDROP_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_PDDROP_REG_OFFSET 0x00050708

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_STSCNT_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_STSCNT_REG_OFFSET 0x00050710

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_STSDROP_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_STSDROP_REG_OFFSET 0x00050714

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_MSGCNT_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_MSGCNT_REG_OFFSET 0x00050718

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_MSGDROP_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_MSGDROP_REG_OFFSET 0x0005071c

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_GETNEXTNULL_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_GETNEXTNULL_REG_OFFSET 0x00050720

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_FLUSHPKTS_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_FLUSHPKTS_REG_OFFSET 0x00050724

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_LENERR_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_LENERR_REG_OFFSET 0x00050728

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_AGGRLENERR_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_AGGRLENERR_REG_OFFSET 0x0005072c

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SRAMPKT_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SRAMPKT_REG_OFFSET 0x00050730

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DDRPKT_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DDRPKT_REG_OFFSET 0x00050734

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SRAMBYTE_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SRAMBYTE_REG_OFFSET 0x00050738

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DDRBYTE_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DDRBYTE_REG_OFFSET 0x0005073c

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SWRDEN_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SWRDEN_REG_OFFSET 0x00050740

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SWRDADDR_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SWRDADDR_REG_OFFSET 0x00050744

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SWRDDATA_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_SWRDDATA_REG_OFFSET 0x00050748

extern const ru_reg_rec QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DBGOUTREG_REG;
#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DBGOUTREG_REG_OFFSET 0x00050750

#define QM_BBH_TX_QM_BBHTX_DEBUG_COUNTERS_DBGOUTREG_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_BBROUTEOVRD_REG;
#define QM_DMA_QM_DMA_CONFIG_BBROUTEOVRD_REG_OFFSET 0x00060000

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_NUM_OF_WRITES_REG;
#define QM_DMA_QM_DMA_CONFIG_NUM_OF_WRITES_REG_OFFSET 0x00060004

#define QM_DMA_QM_DMA_CONFIG_NUM_OF_WRITES_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_NUM_OF_READS_REG;
#define QM_DMA_QM_DMA_CONFIG_NUM_OF_READS_REG_OFFSET 0x00060024

#define QM_DMA_QM_DMA_CONFIG_NUM_OF_READS_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_U_THRESH_REG;
#define QM_DMA_QM_DMA_CONFIG_U_THRESH_REG_OFFSET 0x00060044

#define QM_DMA_QM_DMA_CONFIG_U_THRESH_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_PRI_REG;
#define QM_DMA_QM_DMA_CONFIG_PRI_REG_OFFSET 0x00060064

#define QM_DMA_QM_DMA_CONFIG_PRI_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_PERIPH_SOURCE_REG;
#define QM_DMA_QM_DMA_CONFIG_PERIPH_SOURCE_REG_OFFSET 0x00060084

#define QM_DMA_QM_DMA_CONFIG_PERIPH_SOURCE_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_WEIGHT_REG;
#define QM_DMA_QM_DMA_CONFIG_WEIGHT_REG_OFFSET 0x000600a4

#define QM_DMA_QM_DMA_CONFIG_WEIGHT_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_PTRRST_REG;
#define QM_DMA_QM_DMA_CONFIG_PTRRST_REG_OFFSET 0x000600d0

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_MAX_OTF_REG;
#define QM_DMA_QM_DMA_CONFIG_MAX_OTF_REG_OFFSET 0x000600d4

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_CLK_GATE_CNTRL_REG;
#define QM_DMA_QM_DMA_CONFIG_CLK_GATE_CNTRL_REG_OFFSET 0x000600d8

extern const ru_reg_rec QM_DMA_QM_DMA_CONFIG_DBG_SEL_REG;
#define QM_DMA_QM_DMA_CONFIG_DBG_SEL_REG_OFFSET 0x000600e0

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_NEMPTY_REG;
#define QM_DMA_QM_DMA_DEBUG_NEMPTY_REG_OFFSET 0x00060100

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_URGNT_REG;
#define QM_DMA_QM_DMA_DEBUG_URGNT_REG_OFFSET 0x00060104

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_SELSRC_REG;
#define QM_DMA_QM_DMA_DEBUG_SELSRC_REG_OFFSET 0x00060108

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_REQ_CNT_RX_REG;
#define QM_DMA_QM_DMA_DEBUG_REQ_CNT_RX_REG_OFFSET 0x00060110

#define QM_DMA_QM_DMA_DEBUG_REQ_CNT_RX_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_REQ_CNT_TX_REG;
#define QM_DMA_QM_DMA_DEBUG_REQ_CNT_TX_REG_OFFSET 0x00060130

#define QM_DMA_QM_DMA_DEBUG_REQ_CNT_TX_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_REQ_CNT_RX_ACC_REG;
#define QM_DMA_QM_DMA_DEBUG_REQ_CNT_RX_ACC_REG_OFFSET 0x00060150

#define QM_DMA_QM_DMA_DEBUG_REQ_CNT_RX_ACC_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_REQ_CNT_TX_ACC_REG;
#define QM_DMA_QM_DMA_DEBUG_REQ_CNT_TX_ACC_REG_OFFSET 0x00060170

#define QM_DMA_QM_DMA_DEBUG_REQ_CNT_TX_ACC_REG_RAM_CNT 0x00000007

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_RDADD_REG;
#define QM_DMA_QM_DMA_DEBUG_RDADD_REG_OFFSET 0x00060200

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_RDVALID_REG;
#define QM_DMA_QM_DMA_DEBUG_RDVALID_REG_OFFSET 0x00060204

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_RDDATA_REG;
#define QM_DMA_QM_DMA_DEBUG_RDDATA_REG_OFFSET 0x00060208

#define QM_DMA_QM_DMA_DEBUG_RDDATA_REG_RAM_CNT 0x00000003

extern const ru_reg_rec QM_DMA_QM_DMA_DEBUG_RDDATARDY_REG;
#define QM_DMA_QM_DMA_DEBUG_RDDATARDY_REG_OFFSET 0x00060218

extern const ru_reg_rec DQM_FPM_ADDR_REG;
#define DQM_FPM_ADDR_REG_OFFSET 0x00000000

extern const ru_reg_rec DQM_IRQ_STS_REG;
#define DQM_IRQ_STS_REG_OFFSET 0x00000004

extern const ru_reg_rec DQM_IRQ_MSK_REG;
#define DQM_IRQ_MSK_REG_OFFSET 0x00000008

extern const ru_reg_rec DQM_BUF_SIZE_REG;
#define DQM_BUF_SIZE_REG_OFFSET 0x0000000c

extern const ru_reg_rec DQM_BUF_BASE_REG;
#define DQM_BUF_BASE_REG_OFFSET 0x00000010

extern const ru_reg_rec DQM_TOKENS_USED_REG;
#define DQM_TOKENS_USED_REG_OFFSET 0x00000018

extern const ru_reg_rec DQM_NUM_PUSHED_REG;
#define DQM_NUM_PUSHED_REG_OFFSET 0x0000001c

extern const ru_reg_rec DQM_NUM_POPPED_REG;
#define DQM_NUM_POPPED_REG_OFFSET 0x00000020

extern const ru_reg_rec DQM_DIAG_SEL_REG;
#define DQM_DIAG_SEL_REG_OFFSET 0x00000024

extern const ru_reg_rec DQM_DIAG_DATA_REG;
#define DQM_DIAG_DATA_REG_OFFSET 0x00000028

extern const ru_reg_rec DQM_IRQ_TST_REG;
#define DQM_IRQ_TST_REG_OFFSET 0x0000002c

extern const ru_reg_rec DQM_TOKEN_FIFO_REG;
#define DQM_TOKEN_FIFO_REG_OFFSET 0x00000034

#define DQM_TOKEN_FIFO_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec DQM_STATUS_REG;
#define DQM_STATUS_REG_OFFSET 0x000007b4

#define DQM_STATUS_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec DQM_HEAD_PTR_REG;
#define DQM_HEAD_PTR_REG_OFFSET 0x00000fb4

#define DQM_HEAD_PTR_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DQM_TAIL_PTR_REG;
#define DQM_TAIL_PTR_REG_OFFSET 0x00000fb8

#define DQM_TAIL_PTR_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DQM_DQMOL_SIZE_REG;
#define DQM_DQMOL_SIZE_REG_OFFSET 0x00001fb4

#define DQM_DQMOL_SIZE_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec DQM_DQMOL_CFGA_REG;
#define DQM_DQMOL_CFGA_REG_OFFSET 0x00001fb8

#define DQM_DQMOL_CFGA_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec DQM_DQMOL_CFGB_REG;
#define DQM_DQMOL_CFGB_REG_OFFSET 0x00001fbc

#define DQM_DQMOL_CFGB_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec DQM_DQMOL_PUSHTOKEN_REG;
#define DQM_DQMOL_PUSHTOKEN_REG_OFFSET 0x00001fc4

#define DQM_DQMOL_PUSHTOKEN_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec DQM_DQMOL_PUSHTOKENNEXT_REG;
#define DQM_DQMOL_PUSHTOKENNEXT_REG_OFFSET 0x00001fc8

#define DQM_DQMOL_PUSHTOKENNEXT_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec DQM_DQMOL_POPTOKEN_REG;
#define DQM_DQMOL_POPTOKEN_REG_OFFSET 0x00001fcc

#define DQM_DQMOL_POPTOKEN_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec DQM_DQMOL_POPTOKENNEXT_REG;
#define DQM_DQMOL_POPTOKENNEXT_REG_OFFSET 0x00001fd0

#define DQM_DQMOL_POPTOKENNEXT_REG_RAM_CNT 0x0000011f

extern const ru_reg_rec DQM_QSM_DATA_REG;
#define DQM_QSM_DATA_REG_OFFSET 0x0001ffb4

#define DQM_QSM_DATA_REG_RAM_CNT 0x00008fff

extern const ru_reg_rec RNR_MEM_HIGH_REG;
#define RNR_MEM_HIGH_REG_OFFSET 0x00000000

#define RNR_MEM_HIGH_REG_RAM_CNT 0x000007ff

extern const ru_reg_rec RNR_MEM_LOW_REG;
#define RNR_MEM_LOW_REG_OFFSET 0x00000004

#define RNR_MEM_LOW_REG_RAM_CNT 0x000007ff

extern const ru_reg_rec RNR_INST_MEM_ENTRY_REG;
#define RNR_INST_MEM_ENTRY_REG_OFFSET 0x00000000

#define RNR_INST_MEM_ENTRY_REG_RAM_CNT 0x00001fff

extern const ru_reg_rec RNR_CNTXT_MEM_ENTRY_REG;
#define RNR_CNTXT_MEM_ENTRY_REG_OFFSET 0x00000000

#define RNR_CNTXT_MEM_ENTRY_REG_RAM_CNT 0x000001ff

extern const ru_reg_rec RNR_PRED_MEM_ENTRY_REG;
#define RNR_PRED_MEM_ENTRY_REG_OFFSET 0x00000000

#define RNR_PRED_MEM_ENTRY_REG_RAM_CNT 0x000001ff

extern const ru_reg_rec RNR_REGS_CFG_GLOBAL_CTRL_REG;
#define RNR_REGS_CFG_GLOBAL_CTRL_REG_OFFSET 0x00000000

extern const ru_reg_rec RNR_REGS_CFG_CPU_WAKEUP_REG;
#define RNR_REGS_CFG_CPU_WAKEUP_REG_OFFSET 0x00000004

extern const ru_reg_rec RNR_REGS_CFG_INT_CTRL_REG;
#define RNR_REGS_CFG_INT_CTRL_REG_OFFSET 0x00000008

extern const ru_reg_rec RNR_REGS_CFG_INT_MASK_REG;
#define RNR_REGS_CFG_INT_MASK_REG_OFFSET 0x0000000c

extern const ru_reg_rec RNR_REGS_CFG_GEN_CFG_REG;
#define RNR_REGS_CFG_GEN_CFG_REG_OFFSET 0x00000030

extern const ru_reg_rec RNR_REGS_CFG_CAM_CFG_REG;
#define RNR_REGS_CFG_CAM_CFG_REG_OFFSET 0x00000034

extern const ru_reg_rec RNR_REGS_CFG_DDR_CFG_REG;
#define RNR_REGS_CFG_DDR_CFG_REG_OFFSET 0x00000040

extern const ru_reg_rec RNR_REGS_CFG_PSRAM_CFG_REG;
#define RNR_REGS_CFG_PSRAM_CFG_REG_OFFSET 0x00000044

extern const ru_reg_rec RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_REG;
#define RNR_REGS_CFG_RAMRD_RANGE_MASK_CFG_REG_OFFSET 0x00000048

extern const ru_reg_rec RNR_REGS_CFG_SCH_CFG_REG;
#define RNR_REGS_CFG_SCH_CFG_REG_OFFSET 0x0000004c

extern const ru_reg_rec RNR_REGS_CFG_BKPT_CFG_REG;
#define RNR_REGS_CFG_BKPT_CFG_REG_OFFSET 0x00000050

extern const ru_reg_rec RNR_REGS_CFG_BKPT_IMM_REG;
#define RNR_REGS_CFG_BKPT_IMM_REG_OFFSET 0x00000054

extern const ru_reg_rec RNR_REGS_CFG_BKPT_STS_REG;
#define RNR_REGS_CFG_BKPT_STS_REG_OFFSET 0x00000058

extern const ru_reg_rec RNR_REGS_CFG_PC_STS_REG;
#define RNR_REGS_CFG_PC_STS_REG_OFFSET 0x0000005c

extern const ru_reg_rec RNR_REGS_CFG_PROFILING_STS_REG;
#define RNR_REGS_CFG_PROFILING_STS_REG_OFFSET 0x000000b0

extern const ru_reg_rec RNR_REGS_CFG_PROFILING_CFG_0_REG;
#define RNR_REGS_CFG_PROFILING_CFG_0_REG_OFFSET 0x000000b4

extern const ru_reg_rec RNR_REGS_CFG_PROFILING_CFG_1_REG;
#define RNR_REGS_CFG_PROFILING_CFG_1_REG_OFFSET 0x000000b8

extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT1_REG;
#define RNR_REGS_CFG_STALL_CNT1_REG_OFFSET 0x000000c0

extern const ru_reg_rec RNR_REGS_CFG_STALL_CNT2_REG;
#define RNR_REGS_CFG_STALL_CNT2_REG_OFFSET 0x000000c4

extern const ru_reg_rec RNR_REGS_CFG_IDLE_CNT1_REG;
#define RNR_REGS_CFG_IDLE_CNT1_REG_OFFSET 0x000000c8

extern const ru_reg_rec RNR_REGS_CFG_JMP_CNT_REG;
#define RNR_REGS_CFG_JMP_CNT_REG_OFFSET 0x000000cc

extern const ru_reg_rec RNR_REGS_CFG_METAL_FIX_REG_REG;
#define RNR_REGS_CFG_METAL_FIX_REG_REG_OFFSET 0x000000f0

extern const ru_reg_rec RNR_REGS_DBG_DESIGN_DBG_CTRL_REG;
#define RNR_REGS_DBG_DESIGN_DBG_CTRL_REG_OFFSET 0x000002b4

extern const ru_reg_rec RNR_REGS_DBG_DESIGN_DBG_DATA_REG;
#define RNR_REGS_DBG_DESIGN_DBG_DATA_REG_OFFSET 0x000002b8

extern const ru_reg_rec RNR_QUAD_UBUS_SLV_RES_CNTRL_REG;
#define RNR_QUAD_UBUS_SLV_RES_CNTRL_REG_OFFSET 0x00000000

extern const ru_reg_rec RNR_QUAD_UBUS_SLV_VPB_BASE_REG;
#define RNR_QUAD_UBUS_SLV_VPB_BASE_REG_OFFSET 0x00000004

extern const ru_reg_rec RNR_QUAD_UBUS_SLV_VPB_MASK_REG;
#define RNR_QUAD_UBUS_SLV_VPB_MASK_REG_OFFSET 0x00000008

extern const ru_reg_rec RNR_QUAD_UBUS_SLV_APB_BASE_REG;
#define RNR_QUAD_UBUS_SLV_APB_BASE_REG_OFFSET 0x0000000c

extern const ru_reg_rec RNR_QUAD_UBUS_SLV_APB_MASK_REG;
#define RNR_QUAD_UBUS_SLV_APB_MASK_REG_OFFSET 0x00000010

extern const ru_reg_rec RNR_QUAD_UBUS_SLV_DQM_BASE_REG;
#define RNR_QUAD_UBUS_SLV_DQM_BASE_REG_OFFSET 0x00000014

extern const ru_reg_rec RNR_QUAD_UBUS_SLV_DQM_MASK_REG;
#define RNR_QUAD_UBUS_SLV_DQM_MASK_REG_OFFSET 0x00000018

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_ENG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_ENG_REG_OFFSET 0x00000400

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_PARSER_MISC_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_PARSER_MISC_CFG_REG_OFFSET 0x00000404

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_VID_0_1_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_VID_0_1_REG_OFFSET 0x00000408

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_VID_2_3_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_VID_2_3_REG_OFFSET 0x0000040c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_VID_4_5_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_VID_4_5_REG_OFFSET 0x00000410

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_VID_6_7_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_VID_6_7_REG_OFFSET 0x00000414

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTER0_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTER0_CFG_REG_OFFSET 0x00000418

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTER1_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTER1_CFG_REG_OFFSET 0x0000041c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTER0_MASK_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTER0_MASK_CFG_REG_OFFSET 0x00000428

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTER1_MASK_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTER1_MASK_CFG_REG_OFFSET 0x0000042c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTERS_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_IP_FILTERS_CFG_REG_OFFSET 0x00000438

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_SNAP_ORG_CODE_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_SNAP_ORG_CODE_REG_OFFSET 0x0000043c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_PPP_IP_PROT_CODE_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_PPP_IP_PROT_CODE_REG_OFFSET 0x00000440

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_ETHTYPE_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_ETHTYPE_REG_OFFSET 0x00000444

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_USER_ETHTYPE_0_1_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_USER_ETHTYPE_0_1_REG_OFFSET 0x00000448

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_USER_ETHTYPE_2_3_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_USER_ETHTYPE_2_3_REG_OFFSET 0x0000044c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_USER_ETHTYPE_CONFIG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_USER_ETHTYPE_CONFIG_REG_OFFSET 0x00000450

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_IPV6_HDR_EXT_FLTR_MASK_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_IPV6_HDR_EXT_FLTR_MASK_CFG_REG_OFFSET 0x00000454

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_NEST_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_NEST_REG_OFFSET 0x00000458

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_HARD_NEST_0_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_HARD_NEST_0_REG_OFFSET 0x0000045c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_HARD_NEST_1_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_HARD_NEST_1_REG_OFFSET 0x00000460

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_HARD_NEST_2_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_QTAG_HARD_NEST_2_REG_OFFSET 0x00000464

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_USER_IP_PROT_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_USER_IP_PROT_REG_OFFSET 0x00000468

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT0_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT0_VAL_L_REG_OFFSET 0x00000470

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT0_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT0_VAL_H_REG_OFFSET 0x00000474

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT1_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT1_VAL_L_REG_OFFSET 0x00000478

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT1_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT1_VAL_H_REG_OFFSET 0x0000047c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT2_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT2_VAL_L_REG_OFFSET 0x00000480

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT2_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT2_VAL_H_REG_OFFSET 0x00000484

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT3_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT3_VAL_L_REG_OFFSET 0x00000488

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT3_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT3_VAL_H_REG_OFFSET 0x0000048c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT4_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT4_VAL_L_REG_OFFSET 0x00000490

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT4_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT4_VAL_H_REG_OFFSET 0x00000494

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT5_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT5_VAL_L_REG_OFFSET 0x00000498

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT5_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT5_VAL_H_REG_OFFSET 0x0000049c

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT6_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT6_VAL_L_REG_OFFSET 0x000004a0

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT6_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT6_VAL_H_REG_OFFSET 0x000004a4

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT7_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT7_VAL_L_REG_OFFSET 0x000004a8

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT7_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT7_VAL_H_REG_OFFSET 0x000004ac

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT8_VAL_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT8_VAL_L_REG_OFFSET 0x000004b0

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT8_VAL_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT8_VAL_H_REG_OFFSET 0x000004b4

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT0_MASK_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT0_MASK_L_REG_OFFSET 0x000004c8

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT0_MASK_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT0_MASK_H_REG_OFFSET 0x000004cc

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT1_MASK_L_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT1_MASK_L_REG_OFFSET 0x000004d0

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT1_MASK_H_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT1_MASK_H_REG_OFFSET 0x000004d4

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT_VALID_CFG_0_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT_VALID_CFG_0_REG_OFFSET 0x000004d8

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT_VALID_CFG_1_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT_VALID_CFG_1_REG_OFFSET 0x000004dc

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT_VALID_CFG_2_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_DA_FILT_VALID_CFG_2_REG_OFFSET 0x000004e0

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_GRE_PROTOCOL_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_GRE_PROTOCOL_CFG_REG_OFFSET 0x000004e4

extern const ru_reg_rec RNR_QUAD_PARSER_CORE_CONFIGURATION_PROP_TAG_CFG_REG;
#define RNR_QUAD_PARSER_CORE_CONFIGURATION_PROP_TAG_CFG_REG_OFFSET 0x000004e8

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_DMA_ARB_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_DMA_ARB_CFG_REG_OFFSET 0x00000500

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PSRAM0_BASE_REG;
#define RNR_QUAD_GENERAL_CONFIG_PSRAM0_BASE_REG_OFFSET 0x00000504

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PSRAM1_BASE_REG;
#define RNR_QUAD_GENERAL_CONFIG_PSRAM1_BASE_REG_OFFSET 0x00000508

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PSRAM2_BASE_REG;
#define RNR_QUAD_GENERAL_CONFIG_PSRAM2_BASE_REG_OFFSET 0x0000050c

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PSRAM3_BASE_REG;
#define RNR_QUAD_GENERAL_CONFIG_PSRAM3_BASE_REG_OFFSET 0x00000510

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_DDR0_BASE_REG;
#define RNR_QUAD_GENERAL_CONFIG_DDR0_BASE_REG_OFFSET 0x00000514

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_DDR1_BASE_REG;
#define RNR_QUAD_GENERAL_CONFIG_DDR1_BASE_REG_OFFSET 0x00000518

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PSRAM0_MASK_REG;
#define RNR_QUAD_GENERAL_CONFIG_PSRAM0_MASK_REG_OFFSET 0x0000051c

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PSRAM1_MASK_REG;
#define RNR_QUAD_GENERAL_CONFIG_PSRAM1_MASK_REG_OFFSET 0x00000520

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PSRAM2_MASK_REG;
#define RNR_QUAD_GENERAL_CONFIG_PSRAM2_MASK_REG_OFFSET 0x00000524

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PSRAM3_MASK_REG;
#define RNR_QUAD_GENERAL_CONFIG_PSRAM3_MASK_REG_OFFSET 0x00000528

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_DDR0_MASK_REG;
#define RNR_QUAD_GENERAL_CONFIG_DDR0_MASK_REG_OFFSET 0x0000052c

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_DDR1_MASK_REG;
#define RNR_QUAD_GENERAL_CONFIG_DDR1_MASK_REG_OFFSET 0x00000530

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PROFILING_CONFIG_REG;
#define RNR_QUAD_GENERAL_CONFIG_PROFILING_CONFIG_REG_OFFSET 0x00000534

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_PROFILING_COUNTER_REG;
#define RNR_QUAD_GENERAL_CONFIG_PROFILING_COUNTER_REG_OFFSET 0x00000538

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_0_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_0_CFG_REG_OFFSET 0x00000540

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_1_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_1_CFG_REG_OFFSET 0x00000544

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_2_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_2_CFG_REG_OFFSET 0x00000548

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_3_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_3_CFG_REG_OFFSET 0x0000054c

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_4_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_4_CFG_REG_OFFSET 0x00000550

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_5_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_5_CFG_REG_OFFSET 0x00000554

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_6_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_6_CFG_REG_OFFSET 0x00000558

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_7_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_7_CFG_REG_OFFSET 0x0000055c

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_BKPT_GEN_CFG_REG;
#define RNR_QUAD_GENERAL_CONFIG_BKPT_GEN_CFG_REG_OFFSET 0x00000560

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_POWERSAVE_CONFIG_REG;
#define RNR_QUAD_GENERAL_CONFIG_POWERSAVE_CONFIG_REG_OFFSET 0x00000570

extern const ru_reg_rec RNR_QUAD_GENERAL_CONFIG_POWERSAVE_STATUS_REG;
#define RNR_QUAD_GENERAL_CONFIG_POWERSAVE_STATUS_REG_OFFSET 0x00000574

extern const ru_reg_rec RNR_QUAD_DEBUG_FIFO_CONFIG_REG;
#define RNR_QUAD_DEBUG_FIFO_CONFIG_REG_OFFSET 0x00000600

extern const ru_reg_rec RNR_QUAD_DEBUG_PSRAM_HDR_FIFO_STATUS_REG;
#define RNR_QUAD_DEBUG_PSRAM_HDR_FIFO_STATUS_REG_OFFSET 0x00000604

extern const ru_reg_rec RNR_QUAD_DEBUG_PSRAM_DATA_FIFO_STATUS_REG;
#define RNR_QUAD_DEBUG_PSRAM_DATA_FIFO_STATUS_REG_OFFSET 0x00000608

extern const ru_reg_rec RNR_QUAD_DEBUG_DDR_HDR_FIFO_STATUS_REG;
#define RNR_QUAD_DEBUG_DDR_HDR_FIFO_STATUS_REG_OFFSET 0x0000060c

extern const ru_reg_rec RNR_QUAD_DEBUG_DDR_DATA_FIFO_STATUS_REG;
#define RNR_QUAD_DEBUG_DDR_DATA_FIFO_STATUS_REG_OFFSET 0x00000610

extern const ru_reg_rec RNR_QUAD_DEBUG_DDR_DATA_FIFO_STATUS2_REG;
#define RNR_QUAD_DEBUG_DDR_DATA_FIFO_STATUS2_REG_OFFSET 0x00000614

extern const ru_reg_rec RNR_QUAD_DEBUG_PSRAM_HDR_FIFO_DATA1_REG;
#define RNR_QUAD_DEBUG_PSRAM_HDR_FIFO_DATA1_REG_OFFSET 0x00000620

extern const ru_reg_rec RNR_QUAD_DEBUG_PSRAM_HDR_FIFO_DATA2_REG;
#define RNR_QUAD_DEBUG_PSRAM_HDR_FIFO_DATA2_REG_OFFSET 0x00000624

extern const ru_reg_rec RNR_QUAD_DEBUG_PSRAM_DATA_FIFO_DATA1_REG;
#define RNR_QUAD_DEBUG_PSRAM_DATA_FIFO_DATA1_REG_OFFSET 0x00000628

extern const ru_reg_rec RNR_QUAD_DEBUG_PSRAM_DATA_FIFO_DATA2_REG;
#define RNR_QUAD_DEBUG_PSRAM_DATA_FIFO_DATA2_REG_OFFSET 0x0000062c

extern const ru_reg_rec RNR_QUAD_DEBUG_DDR_HDR_FIFO_DATA1_REG;
#define RNR_QUAD_DEBUG_DDR_HDR_FIFO_DATA1_REG_OFFSET 0x00000630

extern const ru_reg_rec RNR_QUAD_DEBUG_DDR_HDR_FIFO_DATA2_REG;
#define RNR_QUAD_DEBUG_DDR_HDR_FIFO_DATA2_REG_OFFSET 0x00000634

extern const ru_reg_rec RNR_QUAD_EXT_FLOWCTRL_CONFIG_TOKEN_VAL_REG;
#define RNR_QUAD_EXT_FLOWCTRL_CONFIG_TOKEN_VAL_REG_OFFSET 0x00000800

#define RNR_QUAD_EXT_FLOWCTRL_CONFIG_TOKEN_VAL_REG_RAM_CNT 0x00000023

extern const ru_reg_rec RNR_QUAD_UBUS_DECODE_CFG_PSRAM_UBUS_DECODE_REG;
#define RNR_QUAD_UBUS_DECODE_CFG_PSRAM_UBUS_DECODE_REG_OFFSET 0x00000a00

#define RNR_QUAD_UBUS_DECODE_CFG_PSRAM_UBUS_DECODE_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec RNR_QUAD_UBUS_DECODE_CFG_DDR_UBUS_DECODE_REG;
#define RNR_QUAD_UBUS_DECODE_CFG_DDR_UBUS_DECODE_REG_OFFSET 0x00000a40

#define RNR_QUAD_UBUS_DECODE_CFG_DDR_UBUS_DECODE_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec PSRAM_CONFIGURATIONS_CTRL_REG;
#define PSRAM_CONFIGURATIONS_CTRL_REG_OFFSET 0x00000000

extern const ru_reg_rec PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_REG;
#define PSRAM_CONFIGURATIONS_CLK_GATE_CNTRL_REG_OFFSET 0x0000000c

extern const ru_reg_rec PSRAM_PM_COUNTERS_MUEN_REG;
#define PSRAM_PM_COUNTERS_MUEN_REG_OFFSET 0x00000100

extern const ru_reg_rec PSRAM_PM_COUNTERS_BWCL_REG;
#define PSRAM_PM_COUNTERS_BWCL_REG_OFFSET 0x00000104

extern const ru_reg_rec PSRAM_PM_COUNTERS_BWEN_REG;
#define PSRAM_PM_COUNTERS_BWEN_REG_OFFSET 0x00000108

extern const ru_reg_rec PSRAM_PM_COUNTERS_MAX_TIME_REG;
#define PSRAM_PM_COUNTERS_MAX_TIME_REG_OFFSET 0x00000110

#define PSRAM_PM_COUNTERS_MAX_TIME_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_ACC_TIME_REG;
#define PSRAM_PM_COUNTERS_ACC_TIME_REG_OFFSET 0x00000130

#define PSRAM_PM_COUNTERS_ACC_TIME_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_ACC_REQ_REG;
#define PSRAM_PM_COUNTERS_ACC_REQ_REG_OFFSET 0x00000150

#define PSRAM_PM_COUNTERS_ACC_REQ_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_LAST_ACC_TIME_REG;
#define PSRAM_PM_COUNTERS_LAST_ACC_TIME_REG_OFFSET 0x00000170

#define PSRAM_PM_COUNTERS_LAST_ACC_TIME_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_LAST_ACC_REQ_REG;
#define PSRAM_PM_COUNTERS_LAST_ACC_REQ_REG_OFFSET 0x00000190

#define PSRAM_PM_COUNTERS_LAST_ACC_REQ_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_WR_CNT_ACC_REG;
#define PSRAM_PM_COUNTERS_BW_WR_CNT_ACC_REG_OFFSET 0x000001b0

extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_RD_CNT_ACC_REG;
#define PSRAM_PM_COUNTERS_BW_RD_CNT_ACC_REG_OFFSET 0x000001b4

extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_WR_CNT_REG;
#define PSRAM_PM_COUNTERS_BW_WR_CNT_REG_OFFSET 0x000001b8

#define PSRAM_PM_COUNTERS_BW_WR_CNT_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_RD_CNT_REG;
#define PSRAM_PM_COUNTERS_BW_RD_CNT_REG_OFFSET 0x000001d8

#define PSRAM_PM_COUNTERS_BW_RD_CNT_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_ACC_REG;
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_ACC_REG_OFFSET 0x000001f8

extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_ACC_REG;
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_ACC_REG_OFFSET 0x000001fc

extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_REG;
#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_REG_OFFSET 0x00000200

#define PSRAM_PM_COUNTERS_BW_WR_CNT_LAST_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_REG;
#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_REG_OFFSET 0x00000220

#define PSRAM_PM_COUNTERS_BW_RD_CNT_LAST_REG_RAM_CNT 0x00000006

extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_REQ_REG;
#define PSRAM_PM_COUNTERS_ARB_REQ_REG_OFFSET 0x00000240

extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_ARB_REG;
#define PSRAM_PM_COUNTERS_ARB_ARB_REG_OFFSET 0x00000244

extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_COMB_REG;
#define PSRAM_PM_COUNTERS_ARB_COMB_REG_OFFSET 0x00000248

extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_COMB_4_REG;
#define PSRAM_PM_COUNTERS_ARB_COMB_4_REG_OFFSET 0x0000024c

extern const ru_reg_rec PSRAM_PM_COUNTERS_ARB_COMB_BANKS_REG;
#define PSRAM_PM_COUNTERS_ARB_COMB_BANKS_REG_OFFSET 0x00000250

extern const ru_reg_rec PSRAM_DEBUG_DBGSEL_REG;
#define PSRAM_DEBUG_DBGSEL_REG_OFFSET 0x00000300

extern const ru_reg_rec PSRAM_DEBUG_DBGBUS_REG;
#define PSRAM_DEBUG_DBGBUS_REG_OFFSET 0x00000304

extern const ru_reg_rec PSRAM_DEBUG_REQ_VEC_REG;
#define PSRAM_DEBUG_REQ_VEC_REG_OFFSET 0x00000308

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_CFG1_REG;
#define PSRAM_DEBUG_DBG_CAP_CFG1_REG_OFFSET 0x00000380

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_CFG2_REG;
#define PSRAM_DEBUG_DBG_CAP_CFG2_REG_OFFSET 0x00000384

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_ST_REG;
#define PSRAM_DEBUG_DBG_CAP_ST_REG_OFFSET 0x00000388

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_W0_REG;
#define PSRAM_DEBUG_DBG_CAP_W0_REG_OFFSET 0x00000390

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_W1_REG;
#define PSRAM_DEBUG_DBG_CAP_W1_REG_OFFSET 0x00000394

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_W2_REG;
#define PSRAM_DEBUG_DBG_CAP_W2_REG_OFFSET 0x00000398

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_W3_REG;
#define PSRAM_DEBUG_DBG_CAP_W3_REG_OFFSET 0x0000039c

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_WMSK_REG;
#define PSRAM_DEBUG_DBG_CAP_WMSK_REG_OFFSET 0x000003a0

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_R0_REG;
#define PSRAM_DEBUG_DBG_CAP_R0_REG_OFFSET 0x000003b0

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_R1_REG;
#define PSRAM_DEBUG_DBG_CAP_R1_REG_OFFSET 0x000003b4

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_R2_REG;
#define PSRAM_DEBUG_DBG_CAP_R2_REG_OFFSET 0x000003b8

extern const ru_reg_rec PSRAM_DEBUG_DBG_CAP_R3_REG;
#define PSRAM_DEBUG_DBG_CAP_R3_REG_OFFSET 0x000003bc

extern const ru_reg_rec PSRAM_MEM_MEMORY_DATA_REG;
#define PSRAM_MEM_MEMORY_DATA_REG_OFFSET 0x00000000

#define PSRAM_MEM_MEMORY_DATA_REG_RAM_CNT 0x0001ffff

extern const ru_reg_rec FPM_FPM_CTL_REG;
#define FPM_FPM_CTL_REG_OFFSET 0x00000000

extern const ru_reg_rec FPM_FPM_CFG1_REG;
#define FPM_FPM_CFG1_REG_OFFSET 0x00000004

extern const ru_reg_rec FPM_FPM_WEIGHT_REG;
#define FPM_FPM_WEIGHT_REG_OFFSET 0x00000008

extern const ru_reg_rec FPM_FPM_BB_CFG_REG;
#define FPM_FPM_BB_CFG_REG_OFFSET 0x0000000c

extern const ru_reg_rec FPM_POOL1_INTR_MSK_REG;
#define FPM_POOL1_INTR_MSK_REG_OFFSET 0x00000010

extern const ru_reg_rec FPM_POOL1_INTR_STS_REG;
#define FPM_POOL1_INTR_STS_REG_OFFSET 0x00000014

extern const ru_reg_rec FPM_POOL1_STALL_MSK_REG;
#define FPM_POOL1_STALL_MSK_REG_OFFSET 0x00000018

extern const ru_reg_rec FPM_POOL2_INTR_MSK_REG;
#define FPM_POOL2_INTR_MSK_REG_OFFSET 0x0000001c

extern const ru_reg_rec FPM_POOL2_INTR_STS_REG;
#define FPM_POOL2_INTR_STS_REG_OFFSET 0x00000020

extern const ru_reg_rec FPM_POOL2_STALL_MSK_REG;
#define FPM_POOL2_STALL_MSK_REG_OFFSET 0x00000024

extern const ru_reg_rec FPM_POOL1_CFG1_REG;
#define FPM_POOL1_CFG1_REG_OFFSET 0x00000040

extern const ru_reg_rec FPM_POOL1_CFG2_REG;
#define FPM_POOL1_CFG2_REG_OFFSET 0x00000044

extern const ru_reg_rec FPM_POOL1_CFG3_REG;
#define FPM_POOL1_CFG3_REG_OFFSET 0x00000048

extern const ru_reg_rec FPM_POOL1_STAT1_REG;
#define FPM_POOL1_STAT1_REG_OFFSET 0x00000050

extern const ru_reg_rec FPM_POOL1_STAT2_REG;
#define FPM_POOL1_STAT2_REG_OFFSET 0x00000054

extern const ru_reg_rec FPM_POOL1_STAT3_REG;
#define FPM_POOL1_STAT3_REG_OFFSET 0x00000058

extern const ru_reg_rec FPM_POOL1_STAT4_REG;
#define FPM_POOL1_STAT4_REG_OFFSET 0x0000005c

extern const ru_reg_rec FPM_POOL1_STAT5_REG;
#define FPM_POOL1_STAT5_REG_OFFSET 0x00000060

extern const ru_reg_rec FPM_POOL1_STAT6_REG;
#define FPM_POOL1_STAT6_REG_OFFSET 0x00000064

extern const ru_reg_rec FPM_POOL1_STAT7_REG;
#define FPM_POOL1_STAT7_REG_OFFSET 0x00000068

extern const ru_reg_rec FPM_POOL1_STAT8_REG;
#define FPM_POOL1_STAT8_REG_OFFSET 0x0000006c

extern const ru_reg_rec FPM_POOL2_STAT1_REG;
#define FPM_POOL2_STAT1_REG_OFFSET 0x00000070

extern const ru_reg_rec FPM_POOL2_STAT2_REG;
#define FPM_POOL2_STAT2_REG_OFFSET 0x00000074

extern const ru_reg_rec FPM_POOL2_STAT3_REG;
#define FPM_POOL2_STAT3_REG_OFFSET 0x00000078

extern const ru_reg_rec FPM_POOL2_STAT4_REG;
#define FPM_POOL2_STAT4_REG_OFFSET 0x0000007c

extern const ru_reg_rec FPM_POOL2_STAT5_REG;
#define FPM_POOL2_STAT5_REG_OFFSET 0x00000080

extern const ru_reg_rec FPM_POOL2_STAT6_REG;
#define FPM_POOL2_STAT6_REG_OFFSET 0x00000084

extern const ru_reg_rec FPM_POOL2_STAT7_REG;
#define FPM_POOL2_STAT7_REG_OFFSET 0x00000088

extern const ru_reg_rec FPM_POOL2_STAT8_REG;
#define FPM_POOL2_STAT8_REG_OFFSET 0x0000008c

extern const ru_reg_rec FPM_POOL1_XON_XOFF_CFG_REG;
#define FPM_POOL1_XON_XOFF_CFG_REG_OFFSET 0x000000c0

extern const ru_reg_rec FPM_FPM_NOT_EMPTY_CFG_REG;
#define FPM_FPM_NOT_EMPTY_CFG_REG_OFFSET 0x000000d0

extern const ru_reg_rec FPM_MEM_CTL_REG;
#define FPM_MEM_CTL_REG_OFFSET 0x00000100

extern const ru_reg_rec FPM_MEM_DATA1_REG;
#define FPM_MEM_DATA1_REG_OFFSET 0x00000104

extern const ru_reg_rec FPM_MEM_DATA2_REG;
#define FPM_MEM_DATA2_REG_OFFSET 0x00000108

extern const ru_reg_rec FPM_TOKEN_RECOVER_CTL_REG;
#define FPM_TOKEN_RECOVER_CTL_REG_OFFSET 0x00000130

extern const ru_reg_rec FPM_SHORT_AGING_TIMER_REG;
#define FPM_SHORT_AGING_TIMER_REG_OFFSET 0x00000134

extern const ru_reg_rec FPM_LONG_AGING_TIMER_REG;
#define FPM_LONG_AGING_TIMER_REG_OFFSET 0x00000138

extern const ru_reg_rec FPM_CACHE_RECYCLE_TIMER_REG;
#define FPM_CACHE_RECYCLE_TIMER_REG_OFFSET 0x0000013c

extern const ru_reg_rec FPM_EXPIRED_TOKEN_COUNT_POOL1_REG;
#define FPM_EXPIRED_TOKEN_COUNT_POOL1_REG_OFFSET 0x00000140

extern const ru_reg_rec FPM_RECOVERED_TOKEN_COUNT_POOL1_REG;
#define FPM_RECOVERED_TOKEN_COUNT_POOL1_REG_OFFSET 0x00000144

extern const ru_reg_rec FPM_EXPIRED_TOKEN_COUNT_POOL2_REG;
#define FPM_EXPIRED_TOKEN_COUNT_POOL2_REG_OFFSET 0x00000148

extern const ru_reg_rec FPM_RECOVERED_TOKEN_COUNT_POOL2_REG;
#define FPM_RECOVERED_TOKEN_COUNT_POOL2_REG_OFFSET 0x0000014c

extern const ru_reg_rec FPM_TOKEN_RECOVER_START_END_POOL1_REG;
#define FPM_TOKEN_RECOVER_START_END_POOL1_REG_OFFSET 0x00000150

extern const ru_reg_rec FPM_TOKEN_RECOVER_START_END_POOL2_REG;
#define FPM_TOKEN_RECOVER_START_END_POOL2_REG_OFFSET 0x00000154

extern const ru_reg_rec FPM_POOL1_ALLOC_DEALLOC_REG;
#define FPM_POOL1_ALLOC_DEALLOC_REG_OFFSET 0x00000200

extern const ru_reg_rec FPM_POOL2_ALLOC_DEALLOC_REG;
#define FPM_POOL2_ALLOC_DEALLOC_REG_OFFSET 0x00000208

extern const ru_reg_rec FPM_POOL3_ALLOC_DEALLOC_REG;
#define FPM_POOL3_ALLOC_DEALLOC_REG_OFFSET 0x00000210

extern const ru_reg_rec FPM_POOL4_ALLOC_DEALLOC_REG;
#define FPM_POOL4_ALLOC_DEALLOC_REG_OFFSET 0x00000218

extern const ru_reg_rec FPM_SPARE_REG;
#define FPM_SPARE_REG_OFFSET 0x00000220

extern const ru_reg_rec FPM_POOL_MULTI_REG;
#define FPM_POOL_MULTI_REG_OFFSET 0x00000224

extern const ru_reg_rec FPM_SEARCH_MEMORY_HIGH_REG;
#define FPM_SEARCH_MEMORY_HIGH_REG_OFFSET 0x00004000

#define FPM_SEARCH_MEMORY_HIGH_REG_RAM_CNT 0x00000117

extern const ru_reg_rec FPM_SEARCH_MEMORY_LOW_REG;
#define FPM_SEARCH_MEMORY_LOW_REG_OFFSET 0x00004004

#define FPM_SEARCH_MEMORY_LOW_REG_RAM_CNT 0x00000117

extern const ru_reg_rec FPM_MCAST_MEMORY_HIGH_REG;
#define FPM_MCAST_MEMORY_HIGH_REG_OFFSET 0x00010000

#define FPM_MCAST_MEMORY_HIGH_REG_RAM_CNT 0x000007ff

extern const ru_reg_rec FPM_MCAST_MEMORY_LOW_REG;
#define FPM_MCAST_MEMORY_LOW_REG_OFFSET 0x00010004

#define FPM_MCAST_MEMORY_LOW_REG_RAM_CNT 0x000007ff

extern const ru_reg_rec FPM_FPM_BB_FORCE_REG;
#define FPM_FPM_BB_FORCE_REG_OFFSET 0x00030000

extern const ru_reg_rec FPM_FPM_BB_FORCED_CTRL_REG;
#define FPM_FPM_BB_FORCED_CTRL_REG_OFFSET 0x00030004

extern const ru_reg_rec FPM_FPM_BB_FORCED_ADDR_REG;
#define FPM_FPM_BB_FORCED_ADDR_REG_OFFSET 0x00030008

extern const ru_reg_rec FPM_FPM_BB_FORCED_DATA_REG;
#define FPM_FPM_BB_FORCED_DATA_REG_OFFSET 0x0003000c

extern const ru_reg_rec FPM_FPM_BB_DECODE_CFG_REG;
#define FPM_FPM_BB_DECODE_CFG_REG_OFFSET 0x00030010

extern const ru_reg_rec FPM_FPM_BB_DBG_CFG_REG;
#define FPM_FPM_BB_DBG_CFG_REG_OFFSET 0x00030014

extern const ru_reg_rec FPM_FPM_BB_DBG_RXFIFO_STS_REG;
#define FPM_FPM_BB_DBG_RXFIFO_STS_REG_OFFSET 0x00030018

extern const ru_reg_rec FPM_FPM_BB_DBG_TXFIFO_STS_REG;
#define FPM_FPM_BB_DBG_TXFIFO_STS_REG_OFFSET 0x0003001c

extern const ru_reg_rec FPM_FPM_BB_DBG_RXFIFO_DATA1_REG;
#define FPM_FPM_BB_DBG_RXFIFO_DATA1_REG_OFFSET 0x00030020

extern const ru_reg_rec FPM_FPM_BB_DBG_RXFIFO_DATA2_REG;
#define FPM_FPM_BB_DBG_RXFIFO_DATA2_REG_OFFSET 0x00030024

extern const ru_reg_rec FPM_FPM_BB_DBG_TXFIFO_DATA1_REG;
#define FPM_FPM_BB_DBG_TXFIFO_DATA1_REG_OFFSET 0x00030028

extern const ru_reg_rec FPM_FPM_BB_DBG_TXFIFO_DATA2_REG;
#define FPM_FPM_BB_DBG_TXFIFO_DATA2_REG_OFFSET 0x0003002c

extern const ru_reg_rec FPM_FPM_BB_DBG_TXFIFO_DATA3_REG;
#define FPM_FPM_BB_DBG_TXFIFO_DATA3_REG_OFFSET 0x00030030

extern const ru_reg_rec DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_REG;
#define DSPTCHR_REORDER_CFG_DSPTCHR_REORDR_CFG_REG_OFFSET 0x00000000

extern const ru_reg_rec DSPTCHR_REORDER_CFG_VQ_EN_REG;
#define DSPTCHR_REORDER_CFG_VQ_EN_REG_OFFSET 0x00000004

extern const ru_reg_rec DSPTCHR_REORDER_CFG_BB_CFG_REG;
#define DSPTCHR_REORDER_CFG_BB_CFG_REG_OFFSET 0x00000008

extern const ru_reg_rec DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_REG;
#define DSPTCHR_REORDER_CFG_CLK_GATE_CNTRL_REG_OFFSET 0x0000000c

extern const ru_reg_rec DSPTCHR_CONGESTION_INGRS_CONGSTN_REG;
#define DSPTCHR_CONGESTION_INGRS_CONGSTN_REG_OFFSET 0x00000080

#define DSPTCHR_CONGESTION_INGRS_CONGSTN_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_CONGESTION_EGRS_CONGSTN_REG;
#define DSPTCHR_CONGESTION_EGRS_CONGSTN_REG_OFFSET 0x00000100

#define DSPTCHR_CONGESTION_EGRS_CONGSTN_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_REG;
#define DSPTCHR_CONGESTION_TOTAL_EGRS_CONGSTN_REG_OFFSET 0x00000180

extern const ru_reg_rec DSPTCHR_CONGESTION_GLBL_CONGSTN_REG;
#define DSPTCHR_CONGESTION_GLBL_CONGSTN_REG_OFFSET 0x00000184

extern const ru_reg_rec DSPTCHR_CONGESTION_CONGSTN_STATUS_REG;
#define DSPTCHR_CONGESTION_CONGSTN_STATUS_REG_OFFSET 0x00000188

extern const ru_reg_rec DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_LOW_REG;
#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_LOW_REG_OFFSET 0x0000018c

extern const ru_reg_rec DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_HIGH_REG;
#define DSPTCHR_CONGESTION_PER_Q_INGRS_CONGSTN_HIGH_REG_OFFSET 0x00000190

extern const ru_reg_rec DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_LOW_REG;
#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_LOW_REG_OFFSET 0x00000194

extern const ru_reg_rec DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_HIGH_REG;
#define DSPTCHR_CONGESTION_PER_Q_EGRS_CONGSTN_HIGH_REG_OFFSET 0x00000198

extern const ru_reg_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_REG;
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_REG_OFFSET 0x00000280

#define DSPTCHR_INGRS_QUEUES_Q_INGRS_SIZE_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_REG;
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_REG_OFFSET 0x00000300

#define DSPTCHR_INGRS_QUEUES_Q_INGRS_LIMITS_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_REG;
#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_REG_OFFSET 0x00000380

#define DSPTCHR_INGRS_QUEUES_Q_INGRS_COHRENCY_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QUEUE_MAPPING_CRDT_CFG_REG;
#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_REG_OFFSET 0x00000400

#define DSPTCHR_QUEUE_MAPPING_CRDT_CFG_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_REG;
#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_REG_OFFSET 0x00000480

#define DSPTCHR_QUEUE_MAPPING_PD_DSPTCH_ADD_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec DSPTCHR_QUEUE_MAPPING_Q_DEST_REG;
#define DSPTCHR_QUEUE_MAPPING_Q_DEST_REG_OFFSET 0x000004c0

extern const ru_reg_rec DSPTCHR_POOL_SIZES_CMN_POOL_LMT_REG;
#define DSPTCHR_POOL_SIZES_CMN_POOL_LMT_REG_OFFSET 0x000004d0

extern const ru_reg_rec DSPTCHR_POOL_SIZES_CMN_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_CMN_POOL_SIZE_REG_OFFSET 0x000004d4

extern const ru_reg_rec DSPTCHR_POOL_SIZES_GRNTED_POOL_LMT_REG;
#define DSPTCHR_POOL_SIZES_GRNTED_POOL_LMT_REG_OFFSET 0x000004d8

extern const ru_reg_rec DSPTCHR_POOL_SIZES_GRNTED_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_GRNTED_POOL_SIZE_REG_OFFSET 0x000004dc

extern const ru_reg_rec DSPTCHR_POOL_SIZES_MULTI_CST_POOL_LMT_REG;
#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_LMT_REG_OFFSET 0x000004e0

extern const ru_reg_rec DSPTCHR_POOL_SIZES_MULTI_CST_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_MULTI_CST_POOL_SIZE_REG_OFFSET 0x000004e4

extern const ru_reg_rec DSPTCHR_POOL_SIZES_RNR_POOL_LMT_REG;
#define DSPTCHR_POOL_SIZES_RNR_POOL_LMT_REG_OFFSET 0x000004e8

extern const ru_reg_rec DSPTCHR_POOL_SIZES_RNR_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_RNR_POOL_SIZE_REG_OFFSET 0x000004ec

extern const ru_reg_rec DSPTCHR_POOL_SIZES_PRCSSING_POOL_SIZE_REG;
#define DSPTCHR_POOL_SIZES_PRCSSING_POOL_SIZE_REG_OFFSET 0x000004f0

extern const ru_reg_rec DSPTCHR_MASK_MSK_TSK_255_0_REG;
#define DSPTCHR_MASK_MSK_TSK_255_0_REG_OFFSET 0x00000500

#define DSPTCHR_MASK_MSK_TSK_255_0_REG_RAM_CNT 0x0000003f

extern const ru_reg_rec DSPTCHR_MASK_MSK_Q_REG;
#define DSPTCHR_MASK_MSK_Q_REG_OFFSET 0x00000600

#define DSPTCHR_MASK_MSK_Q_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DSPTCHR_MASK_DLY_Q_REG;
#define DSPTCHR_MASK_DLY_Q_REG_OFFSET 0x00000620

extern const ru_reg_rec DSPTCHR_MASK_NON_DLY_Q_REG;
#define DSPTCHR_MASK_NON_DLY_Q_REG_OFFSET 0x00000624

extern const ru_reg_rec DSPTCHR_EGRS_QUEUES_EGRS_DLY_QM_CRDT_REG;
#define DSPTCHR_EGRS_QUEUES_EGRS_DLY_QM_CRDT_REG_OFFSET 0x00000630

extern const ru_reg_rec DSPTCHR_EGRS_QUEUES_EGRS_NON_DLY_QM_CRDT_REG;
#define DSPTCHR_EGRS_QUEUES_EGRS_NON_DLY_QM_CRDT_REG_OFFSET 0x00000634

extern const ru_reg_rec DSPTCHR_EGRS_QUEUES_TOTAL_Q_EGRS_SIZE_REG;
#define DSPTCHR_EGRS_QUEUES_TOTAL_Q_EGRS_SIZE_REG_OFFSET 0x00000638

extern const ru_reg_rec DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_REG;
#define DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_REG_OFFSET 0x00000680

#define DSPTCHR_EGRS_QUEUES_PER_Q_EGRS_SIZE_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_REG;
#define DSPTCHR_WAKEUP_CONTROL_WKUP_REQ_REG_OFFSET 0x00000770

extern const ru_reg_rec DSPTCHR_WAKEUP_CONTROL_WKUP_THRSHLD_REG;
#define DSPTCHR_WAKEUP_CONTROL_WKUP_THRSHLD_REG_OFFSET 0x00000774

extern const ru_reg_rec DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_REG;
#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_REG_OFFSET 0x00000780

#define DSPTCHR_DISPTCH_SCHEDULING_DWRR_INFO_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_REG;
#define DSPTCHR_DISPTCH_SCHEDULING_VLD_CRDT_REG_OFFSET 0x00000800

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_LB_CFG_REG;
#define DSPTCHR_LOAD_BALANCING_LB_CFG_REG_OFFSET 0x00000850

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_0_1_REG_OFFSET 0x00000860

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_2_3_REG_OFFSET 0x00000864

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_4_5_REG_OFFSET 0x00000868

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_6_7_REG_OFFSET 0x0000086c

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_8_9_REG_OFFSET 0x00000870

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_10_11_REG_OFFSET 0x00000874

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_12_13_REG_OFFSET 0x00000878

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_REG;
#define DSPTCHR_LOAD_BALANCING_FREE_TASK_14_15_REG_OFFSET 0x0000087c

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_REG;
#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_REG_OFFSET 0x00000900

#define DSPTCHR_LOAD_BALANCING_TSK_TO_RG_MAPPING_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_REG;
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_0_3_REG_OFFSET 0x00000980

extern const ru_reg_rec DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_REG;
#define DSPTCHR_LOAD_BALANCING_RG_AVLABL_TSK_4_7_REG_OFFSET 0x00000984

extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISR_REG_OFFSET 0x00000990

extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISM_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ISM_REG_OFFSET 0x00000994

extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_IER_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_IER_REG_OFFSET 0x00000998

extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ITR_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_0_ITR_REG_OFFSET 0x0000099c

extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISR_REG_OFFSET 0x000009a0

extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISM_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ISM_REG_OFFSET 0x000009a4

extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_IER_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_IER_REG_OFFSET 0x000009a8

extern const ru_reg_rec DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ITR_REG;
#define DSPTCHR_DSPTCHER_REORDR_TOP_INTR_CTRL_1_ITR_REG_OFFSET 0x000009ac

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_REG;
#define DSPTCHR_DEBUG_DBG_BYPSS_CNTRL_REG_OFFSET 0x000009b0

extern const ru_reg_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_REG;
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_0_7_REG_OFFSET 0x000009b4

extern const ru_reg_rec DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_REG;
#define DSPTCHR_DEBUG_GLBL_TSK_CNT_8_15_REG_OFFSET 0x000009b8

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_BUS_CNTRL_REG;
#define DSPTCHR_DEBUG_DBG_BUS_CNTRL_REG_OFFSET 0x000009bc

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_0_REG;
#define DSPTCHR_DEBUG_DBG_VEC_0_REG_OFFSET 0x000009c0

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_1_REG;
#define DSPTCHR_DEBUG_DBG_VEC_1_REG_OFFSET 0x000009c4

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_2_REG;
#define DSPTCHR_DEBUG_DBG_VEC_2_REG_OFFSET 0x000009c8

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_3_REG;
#define DSPTCHR_DEBUG_DBG_VEC_3_REG_OFFSET 0x000009cc

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_4_REG;
#define DSPTCHR_DEBUG_DBG_VEC_4_REG_OFFSET 0x000009d0

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_5_REG;
#define DSPTCHR_DEBUG_DBG_VEC_5_REG_OFFSET 0x000009d4

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_6_REG;
#define DSPTCHR_DEBUG_DBG_VEC_6_REG_OFFSET 0x000009d8

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_7_REG;
#define DSPTCHR_DEBUG_DBG_VEC_7_REG_OFFSET 0x000009dc

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_8_REG;
#define DSPTCHR_DEBUG_DBG_VEC_8_REG_OFFSET 0x000009e0

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_9_REG;
#define DSPTCHR_DEBUG_DBG_VEC_9_REG_OFFSET 0x000009e4

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_10_REG;
#define DSPTCHR_DEBUG_DBG_VEC_10_REG_OFFSET 0x000009e8

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_11_REG;
#define DSPTCHR_DEBUG_DBG_VEC_11_REG_OFFSET 0x000009ec

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_12_REG;
#define DSPTCHR_DEBUG_DBG_VEC_12_REG_OFFSET 0x000009f0

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_13_REG;
#define DSPTCHR_DEBUG_DBG_VEC_13_REG_OFFSET 0x000009f4

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_14_REG;
#define DSPTCHR_DEBUG_DBG_VEC_14_REG_OFFSET 0x000009f8

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_15_REG;
#define DSPTCHR_DEBUG_DBG_VEC_15_REG_OFFSET 0x000009fc

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_16_REG;
#define DSPTCHR_DEBUG_DBG_VEC_16_REG_OFFSET 0x00000a00

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_17_REG;
#define DSPTCHR_DEBUG_DBG_VEC_17_REG_OFFSET 0x00000a04

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_18_REG;
#define DSPTCHR_DEBUG_DBG_VEC_18_REG_OFFSET 0x00000a08

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_19_REG;
#define DSPTCHR_DEBUG_DBG_VEC_19_REG_OFFSET 0x00000a0c

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_20_REG;
#define DSPTCHR_DEBUG_DBG_VEC_20_REG_OFFSET 0x00000a10

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_21_REG;
#define DSPTCHR_DEBUG_DBG_VEC_21_REG_OFFSET 0x00000a14

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_22_REG;
#define DSPTCHR_DEBUG_DBG_VEC_22_REG_OFFSET 0x00000a18

extern const ru_reg_rec DSPTCHR_DEBUG_DBG_VEC_23_REG;
#define DSPTCHR_DEBUG_DBG_VEC_23_REG_OFFSET 0x00000a1c

extern const ru_reg_rec DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_REG;
#define DSPTCHR_DEBUG_STATISTICS_DBG_STTSTCS_CTRL_REG_OFFSET 0x00000a70

extern const ru_reg_rec DSPTCHR_DEBUG_STATISTICS_DBG_CNT_REG;
#define DSPTCHR_DEBUG_STATISTICS_DBG_CNT_REG_OFFSET 0x00000a80

#define DSPTCHR_DEBUG_STATISTICS_DBG_CNT_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_HEAD_REG;
#define DSPTCHR_QDES_HEAD_REG_OFFSET 0x00002000

#define DSPTCHR_QDES_HEAD_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_BFOUT_REG;
#define DSPTCHR_QDES_BFOUT_REG_OFFSET 0x00002004

#define DSPTCHR_QDES_BFOUT_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_BUFIN_REG;
#define DSPTCHR_QDES_BUFIN_REG_OFFSET 0x00002008

#define DSPTCHR_QDES_BUFIN_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_TAIL_REG;
#define DSPTCHR_QDES_TAIL_REG_OFFSET 0x0000200c

#define DSPTCHR_QDES_TAIL_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_FBDNULL_REG;
#define DSPTCHR_QDES_FBDNULL_REG_OFFSET 0x00002010

#define DSPTCHR_QDES_FBDNULL_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_NULLBD_REG;
#define DSPTCHR_QDES_NULLBD_REG_OFFSET 0x00002014

#define DSPTCHR_QDES_NULLBD_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_BUFAVAIL_REG;
#define DSPTCHR_QDES_BUFAVAIL_REG_OFFSET 0x00002018

#define DSPTCHR_QDES_BUFAVAIL_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_REG_Q_HEAD_REG;
#define DSPTCHR_QDES_REG_Q_HEAD_REG_OFFSET 0x00002600

#define DSPTCHR_QDES_REG_Q_HEAD_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec DSPTCHR_QDES_REG_VIQ_HEAD_VLD_REG;
#define DSPTCHR_QDES_REG_VIQ_HEAD_VLD_REG_OFFSET 0x00002680

extern const ru_reg_rec DSPTCHR_QDES_REG_VIQ_CHRNCY_VLD_REG;
#define DSPTCHR_QDES_REG_VIQ_CHRNCY_VLD_REG_OFFSET 0x00002684

extern const ru_reg_rec DSPTCHR_QDES_REG_VEQ_HEAD_VLD_REG;
#define DSPTCHR_QDES_REG_VEQ_HEAD_VLD_REG_OFFSET 0x00002688

extern const ru_reg_rec DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_REG;
#define DSPTCHR_QDES_REG_QDES_BUF_AVL_CNTRL_REG_OFFSET 0x0000268c

extern const ru_reg_rec DSPTCHR_FLLDES_HEAD_REG;
#define DSPTCHR_FLLDES_HEAD_REG_OFFSET 0x00002700

extern const ru_reg_rec DSPTCHR_FLLDES_BFOUT_REG;
#define DSPTCHR_FLLDES_BFOUT_REG_OFFSET 0x00002704

extern const ru_reg_rec DSPTCHR_FLLDES_BFIN_REG;
#define DSPTCHR_FLLDES_BFIN_REG_OFFSET 0x00002708

extern const ru_reg_rec DSPTCHR_FLLDES_TAIL_REG;
#define DSPTCHR_FLLDES_TAIL_REG_OFFSET 0x0000270c

extern const ru_reg_rec DSPTCHR_FLLDES_FLLDROP_REG;
#define DSPTCHR_FLLDES_FLLDROP_REG_OFFSET 0x00002710

extern const ru_reg_rec DSPTCHR_FLLDES_LTINT_REG;
#define DSPTCHR_FLLDES_LTINT_REG_OFFSET 0x00002714

extern const ru_reg_rec DSPTCHR_FLLDES_BUFAVAIL_REG;
#define DSPTCHR_FLLDES_BUFAVAIL_REG_OFFSET 0x00002720

extern const ru_reg_rec DSPTCHR_FLLDES_FREEMIN_REG;
#define DSPTCHR_FLLDES_FREEMIN_REG_OFFSET 0x00002724

extern const ru_reg_rec DSPTCHR_BDRAM_DATA_REG;
#define DSPTCHR_BDRAM_DATA_REG_OFFSET 0x00003000

#define DSPTCHR_BDRAM_DATA_REG_RAM_CNT 0x000003ff

extern const ru_reg_rec DSPTCHR_PDRAM_DATA_REG;
#define DSPTCHR_PDRAM_DATA_REG_OFFSET 0x00004000

#define DSPTCHR_PDRAM_DATA_REG_RAM_CNT 0x00000fff

extern const ru_reg_rec UBUS_MSTR_EN_REG;
#define UBUS_MSTR_EN_REG_OFFSET 0x00000000

extern const ru_reg_rec UBUS_MSTR_REQ_CNTRL_REG;
#define UBUS_MSTR_REQ_CNTRL_REG_OFFSET 0x00000004

extern const ru_reg_rec UBUS_MSTR_HYST_CTRL_REG;
#define UBUS_MSTR_HYST_CTRL_REG_OFFSET 0x00000008

extern const ru_reg_rec UBUS_MSTR_HP_REG;
#define UBUS_MSTR_HP_REG_OFFSET 0x0000000c

extern const ru_reg_rec UBUS_MSTR_REPLY_ADD_REG;
#define UBUS_MSTR_REPLY_ADD_REG_OFFSET 0x00000010

extern const ru_reg_rec UBUS_MSTR_REPLY_DATA_REG;
#define UBUS_MSTR_REPLY_DATA_REG_OFFSET 0x00000014

extern const ru_reg_rec UBUS_SLV_VPB_BASE_REG;
#define UBUS_SLV_VPB_BASE_REG_OFFSET 0x00000004

extern const ru_reg_rec UBUS_SLV_VPB_MASK_REG;
#define UBUS_SLV_VPB_MASK_REG_OFFSET 0x00000008

extern const ru_reg_rec UBUS_SLV_APB_BASE_REG;
#define UBUS_SLV_APB_BASE_REG_OFFSET 0x0000000c

extern const ru_reg_rec UBUS_SLV_APB_MASK_REG;
#define UBUS_SLV_APB_MASK_REG_OFFSET 0x00000010

extern const ru_reg_rec UBUS_SLV_DQM_BASE_REG;
#define UBUS_SLV_DQM_BASE_REG_OFFSET 0x00000014

extern const ru_reg_rec UBUS_SLV_DQM_MASK_REG;
#define UBUS_SLV_DQM_MASK_REG_OFFSET 0x00000018

extern const ru_reg_rec UBUS_SLV_RNR_INTR_CTRL_ISR_REG;
#define UBUS_SLV_RNR_INTR_CTRL_ISR_REG_OFFSET 0x00000080

extern const ru_reg_rec UBUS_SLV_RNR_INTR_CTRL_ISM_REG;
#define UBUS_SLV_RNR_INTR_CTRL_ISM_REG_OFFSET 0x00000084

extern const ru_reg_rec UBUS_SLV_RNR_INTR_CTRL_IER_REG;
#define UBUS_SLV_RNR_INTR_CTRL_IER_REG_OFFSET 0x00000088

extern const ru_reg_rec UBUS_SLV_RNR_INTR_CTRL_ITR_REG;
#define UBUS_SLV_RNR_INTR_CTRL_ITR_REG_OFFSET 0x0000008c

extern const ru_reg_rec UBUS_SLV_PROFILING_CFG_REG;
#define UBUS_SLV_PROFILING_CFG_REG_OFFSET 0x00000100

extern const ru_reg_rec UBUS_SLV_PROFILING_STATUS_REG;
#define UBUS_SLV_PROFILING_STATUS_REG_OFFSET 0x00000104

extern const ru_reg_rec UBUS_SLV_PROFILING_COUNTER_REG;
#define UBUS_SLV_PROFILING_COUNTER_REG_OFFSET 0x00000108

extern const ru_reg_rec UBUS_SLV_PROFILING_START_VALUE_REG;
#define UBUS_SLV_PROFILING_START_VALUE_REG_OFFSET 0x0000010c

extern const ru_reg_rec UBUS_SLV_PROFILING_STOP_VALUE_REG;
#define UBUS_SLV_PROFILING_STOP_VALUE_REG_OFFSET 0x00000110

extern const ru_reg_rec UBUS_SLV_PROFILING_CYCLE_NUM_REG;
#define UBUS_SLV_PROFILING_CYCLE_NUM_REG_OFFSET 0x00000114

extern const ru_reg_rec XLIF_RX_IF_IF_DIS_REG;
#define XLIF_RX_IF_IF_DIS_REG_OFFSET 0x00000000

extern const ru_reg_rec XLIF_RX_IF_OFLW_FLAG_REG;
#define XLIF_RX_IF_OFLW_FLAG_REG_OFFSET 0x00000004

extern const ru_reg_rec XLIF_RX_IF_ERR_FLAG_REG;
#define XLIF_RX_IF_ERR_FLAG_REG_OFFSET 0x00000008

extern const ru_reg_rec XLIF_RX_FLOW_CONTROL_COSMAP_EN_REG;
#define XLIF_RX_FLOW_CONTROL_COSMAP_EN_REG_OFFSET 0x00000000

extern const ru_reg_rec XLIF_RX_FLOW_CONTROL_COSMAP_REG;
#define XLIF_RX_FLOW_CONTROL_COSMAP_REG_OFFSET 0x00000004

extern const ru_reg_rec XLIF_TX_IF_IF_ENABLE_REG;
#define XLIF_TX_IF_IF_ENABLE_REG_OFFSET 0x00000000

extern const ru_reg_rec XLIF_TX_IF_READ_CREDITS_REG;
#define XLIF_TX_IF_READ_CREDITS_REG_OFFSET 0x00000004

extern const ru_reg_rec XLIF_TX_IF_SET_CREDITS_REG;
#define XLIF_TX_IF_SET_CREDITS_REG_OFFSET 0x00000008

extern const ru_reg_rec XLIF_TX_IF_OUT_CTRL_REG;
#define XLIF_TX_IF_OUT_CTRL_REG_OFFSET 0x0000000c

extern const ru_reg_rec XLIF_TX_IF_URUN_PORT_ENABLE_REG;
#define XLIF_TX_IF_URUN_PORT_ENABLE_REG_OFFSET 0x00000010

extern const ru_reg_rec XLIF_TX_IF_TX_THRESHOLD_REG;
#define XLIF_TX_IF_TX_THRESHOLD_REG_OFFSET 0x00000014

extern const ru_reg_rec XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_REG;
#define XLIF_TX_FLOW_CONTROL_COSMAP_EN_STAT_REG_OFFSET 0x00000000

extern const ru_reg_rec XLIF_TX_FLOW_CONTROL_COSMAP_STAT_REG;
#define XLIF_TX_FLOW_CONTROL_COSMAP_STAT_REG_OFFSET 0x00000004

extern const ru_reg_rec DEBUG_BUS_BUS_SEL_REG;
#define DEBUG_BUS_BUS_SEL_REG_OFFSET 0x00000000

extern const ru_reg_rec XLIF_EEE_IND_REG;
#define XLIF_EEE_IND_REG_OFFSET 0x00000000

extern const ru_reg_rec SBPM_REGS_INIT_FREE_LIST_REG;
#define SBPM_REGS_INIT_FREE_LIST_REG_OFFSET 0x00000000

extern const ru_reg_rec SBPM_REGS_BN_ALLOC_REG;
#define SBPM_REGS_BN_ALLOC_REG_OFFSET 0x00000004

extern const ru_reg_rec SBPM_REGS_BN_ALLOC_RPLY_REG;
#define SBPM_REGS_BN_ALLOC_RPLY_REG_OFFSET 0x00000008

extern const ru_reg_rec SBPM_REGS_BN_FREE_WITH_CONTXT_LOW_REG;
#define SBPM_REGS_BN_FREE_WITH_CONTXT_LOW_REG_OFFSET 0x0000000c

extern const ru_reg_rec SBPM_REGS_BN_FREE_WITH_CONTXT_HIGH_REG;
#define SBPM_REGS_BN_FREE_WITH_CONTXT_HIGH_REG_OFFSET 0x00000010

extern const ru_reg_rec SBPM_REGS_MCST_INC_REG;
#define SBPM_REGS_MCST_INC_REG_OFFSET 0x00000014

extern const ru_reg_rec SBPM_REGS_MCST_INC_RPLY_REG;
#define SBPM_REGS_MCST_INC_RPLY_REG_OFFSET 0x00000018

extern const ru_reg_rec SBPM_REGS_BN_CONNECT_REG;
#define SBPM_REGS_BN_CONNECT_REG_OFFSET 0x0000001c

extern const ru_reg_rec SBPM_REGS_BN_CONNECT_RPLY_REG;
#define SBPM_REGS_BN_CONNECT_RPLY_REG_OFFSET 0x00000020

extern const ru_reg_rec SBPM_REGS_GET_NEXT_REG;
#define SBPM_REGS_GET_NEXT_REG_OFFSET 0x00000024

extern const ru_reg_rec SBPM_REGS_GET_NEXT_RPLY_REG;
#define SBPM_REGS_GET_NEXT_RPLY_REG_OFFSET 0x00000028

extern const ru_reg_rec SBPM_REGS_SBPM_CLK_GATE_CNTRL_REG;
#define SBPM_REGS_SBPM_CLK_GATE_CNTRL_REG_OFFSET 0x0000002c

extern const ru_reg_rec SBPM_REGS_BN_FREE_WITHOUT_CONTXT_REG;
#define SBPM_REGS_BN_FREE_WITHOUT_CONTXT_REG_OFFSET 0x00000038

extern const ru_reg_rec SBPM_REGS_BN_FREE_WITHOUT_CONTXT_RPLY_REG;
#define SBPM_REGS_BN_FREE_WITHOUT_CONTXT_RPLY_REG_OFFSET 0x0000003c

extern const ru_reg_rec SBPM_REGS_BN_FREE_WITH_CONTXT_RPLY_REG;
#define SBPM_REGS_BN_FREE_WITH_CONTXT_RPLY_REG_OFFSET 0x00000040

extern const ru_reg_rec SBPM_REGS_SBPM_GL_TRSH_REG;
#define SBPM_REGS_SBPM_GL_TRSH_REG_OFFSET 0x0000004c

extern const ru_reg_rec SBPM_REGS_SBPM_UG0_TRSH_REG;
#define SBPM_REGS_SBPM_UG0_TRSH_REG_OFFSET 0x00000050

extern const ru_reg_rec SBPM_REGS_SBPM_UG1_TRSH_REG;
#define SBPM_REGS_SBPM_UG1_TRSH_REG_OFFSET 0x00000054

extern const ru_reg_rec SBPM_REGS_SBPM_DBG_REG;
#define SBPM_REGS_SBPM_DBG_REG_OFFSET 0x00000074

extern const ru_reg_rec SBPM_REGS_SBPM_UG0_BAC_REG;
#define SBPM_REGS_SBPM_UG0_BAC_REG_OFFSET 0x00000078

extern const ru_reg_rec SBPM_REGS_SBPM_UG1_BAC_REG;
#define SBPM_REGS_SBPM_UG1_BAC_REG_OFFSET 0x0000007c

extern const ru_reg_rec SBPM_REGS_SBPM_GL_BAC_REG;
#define SBPM_REGS_SBPM_GL_BAC_REG_OFFSET 0x00000098

extern const ru_reg_rec SBPM_REGS_SBPM_UG0_EXCL_HIGH_TRSH_REG;
#define SBPM_REGS_SBPM_UG0_EXCL_HIGH_TRSH_REG_OFFSET 0x0000009c

extern const ru_reg_rec SBPM_REGS_SBPM_UG1_EXCL_HIGH_TRSH_REG;
#define SBPM_REGS_SBPM_UG1_EXCL_HIGH_TRSH_REG_OFFSET 0x00000100

extern const ru_reg_rec SBPM_REGS_SBPM_UG0_EXCL_LOW_TRSH_REG;
#define SBPM_REGS_SBPM_UG0_EXCL_LOW_TRSH_REG_OFFSET 0x00000104

extern const ru_reg_rec SBPM_REGS_SBPM_UG1_EXCL_LOW_TRSH_REG;
#define SBPM_REGS_SBPM_UG1_EXCL_LOW_TRSH_REG_OFFSET 0x00000108

extern const ru_reg_rec SBPM_REGS_SBPM_UG_STATUS_REG;
#define SBPM_REGS_SBPM_UG_STATUS_REG_OFFSET 0x0000011c

extern const ru_reg_rec SBPM_REGS_ERROR_HANDLING_PARAMS_REG;
#define SBPM_REGS_ERROR_HANDLING_PARAMS_REG_OFFSET 0x00000138

extern const ru_reg_rec SBPM_REGS_SBPM_IIR_LOW_REG;
#define SBPM_REGS_SBPM_IIR_LOW_REG_OFFSET 0x00000148

extern const ru_reg_rec SBPM_REGS_SBPM_IIR_HIGH_REG;
#define SBPM_REGS_SBPM_IIR_HIGH_REG_OFFSET 0x0000014c

extern const ru_reg_rec SBPM_REGS_SBPM_DBG_VEC0_REG;
#define SBPM_REGS_SBPM_DBG_VEC0_REG_OFFSET 0x00000150

extern const ru_reg_rec SBPM_REGS_SBPM_DBG_VEC1_REG;
#define SBPM_REGS_SBPM_DBG_VEC1_REG_OFFSET 0x00000154

extern const ru_reg_rec SBPM_REGS_SBPM_DBG_VEC2_REG;
#define SBPM_REGS_SBPM_DBG_VEC2_REG_OFFSET 0x00000174

extern const ru_reg_rec SBPM_REGS_SBPM_DBG_VEC3_REG;
#define SBPM_REGS_SBPM_DBG_VEC3_REG_OFFSET 0x00000178

extern const ru_reg_rec SBPM_REGS_SBPM_SP_BBH_LOW_REG;
#define SBPM_REGS_SBPM_SP_BBH_LOW_REG_OFFSET 0x0000017c

extern const ru_reg_rec SBPM_REGS_SBPM_SP_BBH_HIGH_REG;
#define SBPM_REGS_SBPM_SP_BBH_HIGH_REG_OFFSET 0x00000180

extern const ru_reg_rec SBPM_REGS_SBPM_SP_RNR_LOW_REG;
#define SBPM_REGS_SBPM_SP_RNR_LOW_REG_OFFSET 0x00000184

extern const ru_reg_rec SBPM_REGS_SBPM_SP_RNR_HIGH_REG;
#define SBPM_REGS_SBPM_SP_RNR_HIGH_REG_OFFSET 0x00000188

extern const ru_reg_rec SBPM_REGS_SBPM_UG_MAP_LOW_REG;
#define SBPM_REGS_SBPM_UG_MAP_LOW_REG_OFFSET 0x0000018c

extern const ru_reg_rec SBPM_REGS_SBPM_UG_MAP_HIGH_REG;
#define SBPM_REGS_SBPM_UG_MAP_HIGH_REG_OFFSET 0x00000190

extern const ru_reg_rec SBPM_REGS_SBPM_NACK_MASK_LOW_REG;
#define SBPM_REGS_SBPM_NACK_MASK_LOW_REG_OFFSET 0x00000194

extern const ru_reg_rec SBPM_REGS_SBPM_NACK_MASK_HIGH_REG;
#define SBPM_REGS_SBPM_NACK_MASK_HIGH_REG_OFFSET 0x00000198

extern const ru_reg_rec SBPM_REGS_SBPM_EXCL_MASK_LOW_REG;
#define SBPM_REGS_SBPM_EXCL_MASK_LOW_REG_OFFSET 0x0000019c

extern const ru_reg_rec SBPM_REGS_SBPM_EXCL_MASK_HIGH_REG;
#define SBPM_REGS_SBPM_EXCL_MASK_HIGH_REG_OFFSET 0x000001a0

extern const ru_reg_rec SBPM_REGS_SBPM_RADDR_DECODER_REG;
#define SBPM_REGS_SBPM_RADDR_DECODER_REG_OFFSET 0x000001a4

extern const ru_reg_rec SBPM_REGS_SBPM_WR_DATA_REG;
#define SBPM_REGS_SBPM_WR_DATA_REG_OFFSET 0x000001a8

extern const ru_reg_rec SBPM_REGS_SBPM_UG_BAC_MAX_REG;
#define SBPM_REGS_SBPM_UG_BAC_MAX_REG_OFFSET 0x000001ac

extern const ru_reg_rec SBPM_REGS_SBPM_SPARE_REG;
#define SBPM_REGS_SBPM_SPARE_REG_OFFSET 0x000001b0

extern const ru_reg_rec SBPM_INTR_CTRL_ISR_REG;
#define SBPM_INTR_CTRL_ISR_REG_OFFSET 0x00000200

extern const ru_reg_rec SBPM_INTR_CTRL_ISM_REG;
#define SBPM_INTR_CTRL_ISM_REG_OFFSET 0x00000204

extern const ru_reg_rec SBPM_INTR_CTRL_IER_REG;
#define SBPM_INTR_CTRL_IER_REG_OFFSET 0x00000208

extern const ru_reg_rec SBPM_INTR_CTRL_ITR_REG;
#define SBPM_INTR_CTRL_ITR_REG_OFFSET 0x0000020c

extern const ru_reg_rec DMA_CONFIG_BBROUTEOVRD_REG;
#define DMA_CONFIG_BBROUTEOVRD_REG_OFFSET 0x00000000

extern const ru_reg_rec DMA_CONFIG_NUM_OF_WRITES_REG;
#define DMA_CONFIG_NUM_OF_WRITES_REG_OFFSET 0x00000004

#define DMA_CONFIG_NUM_OF_WRITES_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_CONFIG_NUM_OF_READS_REG;
#define DMA_CONFIG_NUM_OF_READS_REG_OFFSET 0x00000024

#define DMA_CONFIG_NUM_OF_READS_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_CONFIG_U_THRESH_REG;
#define DMA_CONFIG_U_THRESH_REG_OFFSET 0x00000044

#define DMA_CONFIG_U_THRESH_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_CONFIG_PRI_REG;
#define DMA_CONFIG_PRI_REG_OFFSET 0x00000064

#define DMA_CONFIG_PRI_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_CONFIG_PERIPH_SOURCE_REG;
#define DMA_CONFIG_PERIPH_SOURCE_REG_OFFSET 0x00000084

#define DMA_CONFIG_PERIPH_SOURCE_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_CONFIG_WEIGHT_REG;
#define DMA_CONFIG_WEIGHT_REG_OFFSET 0x000000a4

#define DMA_CONFIG_WEIGHT_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_CONFIG_PTRRST_REG;
#define DMA_CONFIG_PTRRST_REG_OFFSET 0x000000d0

extern const ru_reg_rec DMA_CONFIG_MAX_OTF_REG;
#define DMA_CONFIG_MAX_OTF_REG_OFFSET 0x000000d4

extern const ru_reg_rec DMA_CONFIG_CLK_GATE_CNTRL_REG;
#define DMA_CONFIG_CLK_GATE_CNTRL_REG_OFFSET 0x000000d8

extern const ru_reg_rec DMA_CONFIG_DBG_SEL_REG;
#define DMA_CONFIG_DBG_SEL_REG_OFFSET 0x000000e0

extern const ru_reg_rec DMA_DEBUG_NEMPTY_REG;
#define DMA_DEBUG_NEMPTY_REG_OFFSET 0x00000100

extern const ru_reg_rec DMA_DEBUG_URGNT_REG;
#define DMA_DEBUG_URGNT_REG_OFFSET 0x00000104

extern const ru_reg_rec DMA_DEBUG_SELSRC_REG;
#define DMA_DEBUG_SELSRC_REG_OFFSET 0x00000108

extern const ru_reg_rec DMA_DEBUG_REQ_CNT_RX_REG;
#define DMA_DEBUG_REQ_CNT_RX_REG_OFFSET 0x00000110

#define DMA_DEBUG_REQ_CNT_RX_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_DEBUG_REQ_CNT_TX_REG;
#define DMA_DEBUG_REQ_CNT_TX_REG_OFFSET 0x00000130

#define DMA_DEBUG_REQ_CNT_TX_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_DEBUG_REQ_CNT_RX_ACC_REG;
#define DMA_DEBUG_REQ_CNT_RX_ACC_REG_OFFSET 0x00000150

#define DMA_DEBUG_REQ_CNT_RX_ACC_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_DEBUG_REQ_CNT_TX_ACC_REG;
#define DMA_DEBUG_REQ_CNT_TX_ACC_REG_OFFSET 0x00000170

#define DMA_DEBUG_REQ_CNT_TX_ACC_REG_RAM_CNT 0x00000007

extern const ru_reg_rec DMA_DEBUG_RDADD_REG;
#define DMA_DEBUG_RDADD_REG_OFFSET 0x00000200

extern const ru_reg_rec DMA_DEBUG_RDVALID_REG;
#define DMA_DEBUG_RDVALID_REG_OFFSET 0x00000204

extern const ru_reg_rec DMA_DEBUG_RDDATA_REG;
#define DMA_DEBUG_RDDATA_REG_OFFSET 0x00000208

#define DMA_DEBUG_RDDATA_REG_RAM_CNT 0x00000003

extern const ru_reg_rec DMA_DEBUG_RDDATARDY_REG;
#define DMA_DEBUG_RDDATARDY_REG_OFFSET 0x00000218

extern const ru_reg_rec TCAM_CONTEXT_RAM_TCAM_TCAM_CONTEXT_RAM_CONTEXT_REG;
#define TCAM_CONTEXT_RAM_TCAM_TCAM_CONTEXT_RAM_CONTEXT_REG_OFFSET 0x00000000

#define TCAM_CONTEXT_RAM_TCAM_TCAM_CONTEXT_RAM_CONTEXT_REG_RAM_CNT 0x000007ff

extern const ru_reg_rec TCAM_CFG_TCAM_TCAM_CFG_BANK_EN_REG;
#define TCAM_CFG_TCAM_TCAM_CFG_BANK_EN_REG_OFFSET 0x00002000

extern const ru_reg_rec TCAM_CFG_TCAM_TCAM_CFG_GLOBAL_MASK_REG;
#define TCAM_CFG_TCAM_TCAM_CFG_GLOBAL_MASK_REG_OFFSET 0x00002010

#define TCAM_CFG_TCAM_TCAM_CFG_GLOBAL_MASK_REG_RAM_CNT 0x00000007

extern const ru_reg_rec TCAM_COUNTERS_TCAM_TCAM_COUNTERS_SRCH_256_REG;
#define TCAM_COUNTERS_TCAM_TCAM_COUNTERS_SRCH_256_REG_OFFSET 0x00002100

extern const ru_reg_rec TCAM_COUNTERS_TCAM_TCAM_COUNTERS_HIT_256_REG;
#define TCAM_COUNTERS_TCAM_TCAM_COUNTERS_HIT_256_REG_OFFSET 0x00002104

extern const ru_reg_rec TCAM_COUNTERS_TCAM_TCAM_COUNTERS_SRCH_512_REG;
#define TCAM_COUNTERS_TCAM_TCAM_COUNTERS_SRCH_512_REG_OFFSET 0x00002108

extern const ru_reg_rec TCAM_COUNTERS_TCAM_TCAM_COUNTERS_HIT_512_REG;
#define TCAM_COUNTERS_TCAM_TCAM_COUNTERS_HIT_512_REG_OFFSET 0x0000210c

extern const ru_reg_rec TCAM_INDIRECT_TCAM_TCAM_INDIRECT_OP_REG;
#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_OP_REG_OFFSET 0x00002200

extern const ru_reg_rec TCAM_INDIRECT_TCAM_TCAM_INDIRECT_OP_DONE_REG;
#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_OP_DONE_REG_OFFSET 0x00002204

extern const ru_reg_rec TCAM_INDIRECT_TCAM_TCAM_INDIRECT_ADDR_REG;
#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_ADDR_REG_OFFSET 0x00002208

extern const ru_reg_rec TCAM_INDIRECT_TCAM_TCAM_INDIRECT_VLID_IN_REG;
#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_VLID_IN_REG_OFFSET 0x0000220c

extern const ru_reg_rec TCAM_INDIRECT_TCAM_TCAM_INDIRECT_VLID_OUT_REG;
#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_VLID_OUT_REG_OFFSET 0x00002214

extern const ru_reg_rec TCAM_INDIRECT_TCAM_TCAM_INDIRECT_RSLT_REG;
#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_RSLT_REG_OFFSET 0x00002218

extern const ru_reg_rec TCAM_INDIRECT_TCAM_TCAM_INDIRECT_KEY_IN_REG;
#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_KEY_IN_REG_OFFSET 0x00002220

#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_KEY_IN_REG_RAM_CNT 0x00000007

extern const ru_reg_rec TCAM_INDIRECT_TCAM_TCAM_INDIRECT_KEY_OUT_REG;
#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_KEY_OUT_REG_OFFSET 0x00002240

#define TCAM_INDIRECT_TCAM_TCAM_INDIRECT_KEY_OUT_REG_RAM_CNT 0x00000007

extern const ru_reg_rec TCAM_DEBUG_BUS_TCAM_DEBUG_BUS_SELECT_REG;
#define TCAM_DEBUG_BUS_TCAM_DEBUG_BUS_SELECT_REG_OFFSET 0x00002500

extern const ru_reg_rec HASH_GENERAL_CONFIGURATION_PWR_SAV_EN_REG;
#define HASH_GENERAL_CONFIGURATION_PWR_SAV_EN_REG_OFFSET 0x00000000

extern const ru_reg_rec HASH_GENERAL_CONFIGURATION_PAD_HIGH_REG;
#define HASH_GENERAL_CONFIGURATION_PAD_HIGH_REG_OFFSET 0x00000004

extern const ru_reg_rec HASH_GENERAL_CONFIGURATION_PAD_LOW_REG;
#define HASH_GENERAL_CONFIGURATION_PAD_LOW_REG_OFFSET 0x00000008

extern const ru_reg_rec HASH_GENERAL_CONFIGURATION_MULT_HIT_ERR_REG;
#define HASH_GENERAL_CONFIGURATION_MULT_HIT_ERR_REG_OFFSET 0x0000000c

extern const ru_reg_rec HASH_GENERAL_CONFIGURATION_UNDO_FIX_REG;
#define HASH_GENERAL_CONFIGURATION_UNDO_FIX_REG_OFFSET 0x00000010

extern const ru_reg_rec HASH_PM_COUNTERS_HITS_REG;
#define HASH_PM_COUNTERS_HITS_REG_OFFSET 0x00000100

extern const ru_reg_rec HASH_PM_COUNTERS_SRCHS_REG;
#define HASH_PM_COUNTERS_SRCHS_REG_OFFSET 0x00000104

extern const ru_reg_rec HASH_PM_COUNTERS_MISS_REG;
#define HASH_PM_COUNTERS_MISS_REG_OFFSET 0x00000108

extern const ru_reg_rec HASH_PM_COUNTERS_HIT_1ST_ACS_REG;
#define HASH_PM_COUNTERS_HIT_1ST_ACS_REG_OFFSET 0x0000010c

extern const ru_reg_rec HASH_PM_COUNTERS_HIT_2ND_ACS_REG;
#define HASH_PM_COUNTERS_HIT_2ND_ACS_REG_OFFSET 0x00000110

extern const ru_reg_rec HASH_PM_COUNTERS_HIT_3RD_ACS_REG;
#define HASH_PM_COUNTERS_HIT_3RD_ACS_REG_OFFSET 0x00000114

extern const ru_reg_rec HASH_PM_COUNTERS_HIT_4TH_ACS_REG;
#define HASH_PM_COUNTERS_HIT_4TH_ACS_REG_OFFSET 0x00000118

extern const ru_reg_rec HASH_PM_COUNTERS_FRZ_CNT_REG;
#define HASH_PM_COUNTERS_FRZ_CNT_REG_OFFSET 0x00000150

extern const ru_reg_rec HASH_LKUP_TBL_CFG_TBL_CFG_REG;
#define HASH_LKUP_TBL_CFG_TBL_CFG_REG_OFFSET 0x00000200

#define HASH_LKUP_TBL_CFG_TBL_CFG_REG_RAM_CNT 0x00000006

extern const ru_reg_rec HASH_LKUP_TBL_CFG_KEY_MASK_HIGH_REG;
#define HASH_LKUP_TBL_CFG_KEY_MASK_HIGH_REG_OFFSET 0x00000204

#define HASH_LKUP_TBL_CFG_KEY_MASK_HIGH_REG_RAM_CNT 0x00000006

extern const ru_reg_rec HASH_LKUP_TBL_CFG_KEY_MASK_LOW_REG;
#define HASH_LKUP_TBL_CFG_KEY_MASK_LOW_REG_OFFSET 0x00000208

#define HASH_LKUP_TBL_CFG_KEY_MASK_LOW_REG_RAM_CNT 0x00000006

extern const ru_reg_rec HASH_LKUP_TBL_CFG_CNTXT_CFG_REG;
#define HASH_LKUP_TBL_CFG_CNTXT_CFG_REG_OFFSET 0x0000020c

#define HASH_LKUP_TBL_CFG_CNTXT_CFG_REG_RAM_CNT 0x00000006

extern const ru_reg_rec HASH_CAM_CONFIGURATION_CNTXT_CFG_REG;
#define HASH_CAM_CONFIGURATION_CNTXT_CFG_REG_OFFSET 0x00000400

extern const ru_reg_rec HASH_CAM_INDIRECT_OP_REG;
#define HASH_CAM_INDIRECT_OP_REG_OFFSET 0x00000800

extern const ru_reg_rec HASH_CAM_INDIRECT_OP_DONE_REG;
#define HASH_CAM_INDIRECT_OP_DONE_REG_OFFSET 0x00000804

extern const ru_reg_rec HASH_CAM_INDIRECT_ADDR_REG;
#define HASH_CAM_INDIRECT_ADDR_REG_OFFSET 0x00000808

extern const ru_reg_rec HASH_CAM_INDIRECT_VLID_IN_REG;
#define HASH_CAM_INDIRECT_VLID_IN_REG_OFFSET 0x0000080c

extern const ru_reg_rec HASH_CAM_INDIRECT_VLID_OUT_REG;
#define HASH_CAM_INDIRECT_VLID_OUT_REG_OFFSET 0x00000814

extern const ru_reg_rec HASH_CAM_INDIRECT_RSLT_REG;
#define HASH_CAM_INDIRECT_RSLT_REG_OFFSET 0x00000818

extern const ru_reg_rec HASH_CAM_INDIRECT_KEY_IN_REG;
#define HASH_CAM_INDIRECT_KEY_IN_REG_OFFSET 0x00000820

#define HASH_CAM_INDIRECT_KEY_IN_REG_RAM_CNT 0x00000001

extern const ru_reg_rec HASH_CAM_INDIRECT_KEY_OUT_REG;
#define HASH_CAM_INDIRECT_KEY_OUT_REG_OFFSET 0x00000840

#define HASH_CAM_INDIRECT_KEY_OUT_REG_RAM_CNT 0x00000001

extern const ru_reg_rec HASH_CAM_BIST_BIST_STATUS_REG;
#define HASH_CAM_BIST_BIST_STATUS_REG_OFFSET 0x00000900

extern const ru_reg_rec HASH_CAM_BIST_BIST_DBG_COMPARE_EN_REG;
#define HASH_CAM_BIST_BIST_DBG_COMPARE_EN_REG_OFFSET 0x00000904

extern const ru_reg_rec HASH_CAM_BIST_BIST_DBG_DATA_REG;
#define HASH_CAM_BIST_BIST_DBG_DATA_REG_OFFSET 0x00000908

extern const ru_reg_rec HASH_CAM_BIST_BIST_DBG_DATA_SLICE_OR_STATUS_SEL_REG;
#define HASH_CAM_BIST_BIST_DBG_DATA_SLICE_OR_STATUS_SEL_REG_OFFSET 0x0000090c

extern const ru_reg_rec HASH_CAM_BIST_BIST_DBG_DATA_VALID_REG;
#define HASH_CAM_BIST_BIST_DBG_DATA_VALID_REG_OFFSET 0x00000910

extern const ru_reg_rec HASH_CAM_BIST_BIST_EN_REG;
#define HASH_CAM_BIST_BIST_EN_REG_OFFSET 0x00000914

extern const ru_reg_rec HASH_CAM_BIST_BIST_MODE_REG;
#define HASH_CAM_BIST_BIST_MODE_REG_OFFSET 0x00000918

extern const ru_reg_rec HASH_CAM_BIST_BIST_RST_L_REG;
#define HASH_CAM_BIST_BIST_RST_L_REG_OFFSET 0x0000091c

extern const ru_reg_rec HASH_CAM_BIST_BIST_SKIP_ERROR_CNT_REG;
#define HASH_CAM_BIST_BIST_SKIP_ERROR_CNT_REG_OFFSET 0x00000920

extern const ru_reg_rec HASH_CAM_BIST_DBG_EN_REG;
#define HASH_CAM_BIST_DBG_EN_REG_OFFSET 0x00000924

extern const ru_reg_rec HASH_CAM_BIST_BIST_CASCADE_SELECT_REG;
#define HASH_CAM_BIST_BIST_CASCADE_SELECT_REG_OFFSET 0x00000928

extern const ru_reg_rec HASH_CAM_BIST_BIST_BLOCK_SELECT_REG;
#define HASH_CAM_BIST_BIST_BLOCK_SELECT_REG_OFFSET 0x0000092c

extern const ru_reg_rec HASH_CAM_BIST_BIST_REPAIR_ENABLE_REG;
#define HASH_CAM_BIST_BIST_REPAIR_ENABLE_REG_OFFSET 0x00000930

extern const ru_reg_rec HASH_INTR_CTRL_ISR_REG;
#define HASH_INTR_CTRL_ISR_REG_OFFSET 0x00000a00

extern const ru_reg_rec HASH_INTR_CTRL_ISM_REG;
#define HASH_INTR_CTRL_ISM_REG_OFFSET 0x00000a04

extern const ru_reg_rec HASH_INTR_CTRL_IER_REG;
#define HASH_INTR_CTRL_IER_REG_OFFSET 0x00000a08

extern const ru_reg_rec HASH_INTR_CTRL_ITR_REG;
#define HASH_INTR_CTRL_ITR_REG_OFFSET 0x00000a0c

extern const ru_reg_rec HASH_DEBUG_DBG0_REG;
#define HASH_DEBUG_DBG0_REG_OFFSET 0x00000a30

extern const ru_reg_rec HASH_DEBUG_DBG1_REG;
#define HASH_DEBUG_DBG1_REG_OFFSET 0x00000a34

extern const ru_reg_rec HASH_DEBUG_DBG2_REG;
#define HASH_DEBUG_DBG2_REG_OFFSET 0x00000a38

extern const ru_reg_rec HASH_DEBUG_DBG3_REG;
#define HASH_DEBUG_DBG3_REG_OFFSET 0x00000a3c

extern const ru_reg_rec HASH_DEBUG_DBG4_REG;
#define HASH_DEBUG_DBG4_REG_OFFSET 0x00000a40

extern const ru_reg_rec HASH_DEBUG_DBG5_REG;
#define HASH_DEBUG_DBG5_REG_OFFSET 0x00000a44

extern const ru_reg_rec HASH_DEBUG_DBG6_REG;
#define HASH_DEBUG_DBG6_REG_OFFSET 0x00000a48

extern const ru_reg_rec HASH_DEBUG_DBG7_REG;
#define HASH_DEBUG_DBG7_REG_OFFSET 0x00000a4c

extern const ru_reg_rec HASH_DEBUG_DBG8_REG;
#define HASH_DEBUG_DBG8_REG_OFFSET 0x00000a50

extern const ru_reg_rec HASH_DEBUG_DBG9_REG;
#define HASH_DEBUG_DBG9_REG_OFFSET 0x00000a54

extern const ru_reg_rec HASH_DEBUG_DBG10_REG;
#define HASH_DEBUG_DBG10_REG_OFFSET 0x00000a58

extern const ru_reg_rec HASH_DEBUG_DBG11_REG;
#define HASH_DEBUG_DBG11_REG_OFFSET 0x00000a5c

extern const ru_reg_rec HASH_DEBUG_DBG12_REG;
#define HASH_DEBUG_DBG12_REG_OFFSET 0x00000a60

extern const ru_reg_rec HASH_DEBUG_DBG13_REG;
#define HASH_DEBUG_DBG13_REG_OFFSET 0x00000a64

extern const ru_reg_rec HASH_DEBUG_DBG14_REG;
#define HASH_DEBUG_DBG14_REG_OFFSET 0x00000a68

extern const ru_reg_rec HASH_DEBUG_DBG15_REG;
#define HASH_DEBUG_DBG15_REG_OFFSET 0x00000a6c

extern const ru_reg_rec HASH_DEBUG_DBG16_REG;
#define HASH_DEBUG_DBG16_REG_OFFSET 0x00000a70

extern const ru_reg_rec HASH_DEBUG_DBG17_REG;
#define HASH_DEBUG_DBG17_REG_OFFSET 0x00000a74

extern const ru_reg_rec HASH_DEBUG_DBG18_REG;
#define HASH_DEBUG_DBG18_REG_OFFSET 0x00000a78

extern const ru_reg_rec HASH_DEBUG_DBG19_REG;
#define HASH_DEBUG_DBG19_REG_OFFSET 0x00000a7c

extern const ru_reg_rec HASH_DEBUG_DBG20_REG;
#define HASH_DEBUG_DBG20_REG_OFFSET 0x00000a80

extern const ru_reg_rec HASH_DEBUG_DBG_SEL_REG;
#define HASH_DEBUG_DBG_SEL_REG_OFFSET 0x00000a84

extern const ru_reg_rec HASH_AGING_RAM_AGING_REG;
#define HASH_AGING_RAM_AGING_REG_OFFSET 0x00007000

#define HASH_AGING_RAM_AGING_REG_RAM_CNT 0x000000c1

extern const ru_reg_rec HASH_CONTEXT_RAM_CONTEXT_47_24_REG;
#define HASH_CONTEXT_RAM_CONTEXT_47_24_REG_OFFSET 0x00008000

#define HASH_CONTEXT_RAM_CONTEXT_47_24_REG_RAM_CNT 0x00000cbf

extern const ru_reg_rec HASH_CONTEXT_RAM_CONTEXT_23_0_REG;
#define HASH_CONTEXT_RAM_CONTEXT_23_0_REG_OFFSET 0x00008004

#define HASH_CONTEXT_RAM_CONTEXT_23_0_REG_RAM_CNT 0x00000cbf

extern const ru_reg_rec HASH_RAM_ENG_HIGH_REG;
#define HASH_RAM_ENG_HIGH_REG_OFFSET 0x00010000

#define HASH_RAM_ENG_HIGH_REG_RAM_CNT 0x000017ff

extern const ru_reg_rec HASH_RAM_ENG_LOW_REG;
#define HASH_RAM_ENG_LOW_REG_OFFSET 0x00010004

#define HASH_RAM_ENG_LOW_REG_RAM_CNT 0x000017ff

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_CONFIGURATIONS_RSLT_F_FULL_THR_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_CONFIGURATIONS_RSLT_F_FULL_THR_REG_OFFSET 0x00000000

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_CONFIGURATIONS_DEC_ROUT_OVRIDE_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_CONFIGURATIONS_DEC_ROUT_OVRIDE_REG_OFFSET 0x00000004

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_CONFIGURATIONS_CLK_GATE_CNTRL_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_CONFIGURATIONS_CLK_GATE_CNTRL_REG_OFFSET 0x0000000c

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_FIFOS_INGFIFO_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_INGFIFO_REG_OFFSET 0x00000100

#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_INGFIFO_REG_RAM_CNT 0x0000007f

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_FIFOS_CMDFIFO_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_CMDFIFO_REG_OFFSET 0x00000500

#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_CMDFIFO_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_FIFOS_RSLTFIFO_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_RSLTFIFO_REG_OFFSET 0x00000600

#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_RSLTFIFO_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_FIFOS_EGFIFO_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_EGFIFO_REG_OFFSET 0x00000700

#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_EGFIFO_REG_RAM_CNT 0x00000007

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_FIFOS_RPPRMARR_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_RPPRMARR_REG_OFFSET 0x00000800

#define BAC_IF_BACIF_BLOCK_BACIF_FIFOS_RPPRMARR_REG_RAM_CNT 0x00000007

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ING_F_CNT_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ING_F_CNT_REG_OFFSET 0x00000c00

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_CMD_F_CNT_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_CMD_F_CNT_REG_OFFSET 0x00000c04

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ENG_CMD_CNT_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ENG_CMD_CNT_REG_OFFSET 0x00000c08

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ENG_RSLT_CNT_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ENG_RSLT_CNT_REG_OFFSET 0x00000c10

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_RSLT_F_CNT_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_RSLT_F_CNT_REG_OFFSET 0x00000c14

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_EGR_F_CNT_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_EGR_F_CNT_REG_OFFSET 0x00000c18

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ERR_CMDLNG_C_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ERR_CMDLNG_C_REG_OFFSET 0x00000c30

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ERR_PARAMS_OF_C_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ERR_PARAMS_OF_C_REG_OFFSET 0x00000c34

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ERR_PARAMS_UF_C_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_ERR_PARAMS_UF_C_REG_OFFSET 0x00000c38

extern const ru_reg_rec BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_GEN_CFG_REG;
#define BAC_IF_BACIF_BLOCK_BACIF_PM_COUNTERS_GEN_CFG_REG_OFFSET 0x00000cfc

extern const ru_reg_rec CNPL_MEMORY_DATA_REG;
#define CNPL_MEMORY_DATA_REG_OFFSET 0x00000000

#define CNPL_MEMORY_DATA_REG_RAM_CNT 0x00000dff

extern const ru_reg_rec CNPL_COUNTERS_CONFIGURATIONS_CN_LOC_PROF_REG;
#define CNPL_COUNTERS_CONFIGURATIONS_CN_LOC_PROF_REG_OFFSET 0x00004000

#define CNPL_COUNTERS_CONFIGURATIONS_CN_LOC_PROF_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec CNPL_POLICERS_CONFIGURATIONS_PL_LOC_PROF0_REG;
#define CNPL_POLICERS_CONFIGURATIONS_PL_LOC_PROF0_REG_OFFSET 0x00004100

#define CNPL_POLICERS_CONFIGURATIONS_PL_LOC_PROF0_REG_RAM_CNT 0x00000001

extern const ru_reg_rec CNPL_POLICERS_CONFIGURATIONS_PL_LOC_PROF1_REG;
#define CNPL_POLICERS_CONFIGURATIONS_PL_LOC_PROF1_REG_OFFSET 0x00004108

#define CNPL_POLICERS_CONFIGURATIONS_PL_LOC_PROF1_REG_RAM_CNT 0x00000001

extern const ru_reg_rec CNPL_POLICERS_CONFIGURATIONS_PL_CALC_TYPE_REG;
#define CNPL_POLICERS_CONFIGURATIONS_PL_CALC_TYPE_REG_OFFSET 0x00004110

#define CNPL_POLICERS_CONFIGURATIONS_PL_CALC_TYPE_REG_RAM_CNT 0x00000002

extern const ru_reg_rec CNPL_POLICERS_CONFIGURATIONS_PER_UP_REG;
#define CNPL_POLICERS_CONFIGURATIONS_PER_UP_REG_OFFSET 0x00004120

extern const ru_reg_rec CNPL_MISC_ARB_PRM_REG;
#define CNPL_MISC_ARB_PRM_REG_OFFSET 0x00004200

extern const ru_reg_rec CNPL_SW_IF_SW_CMD_REG;
#define CNPL_SW_IF_SW_CMD_REG_OFFSET 0x00004300

extern const ru_reg_rec CNPL_SW_IF_SW_STAT_REG;
#define CNPL_SW_IF_SW_STAT_REG_OFFSET 0x00004304

extern const ru_reg_rec CNPL_SW_IF_SW_PL_RSLT_REG;
#define CNPL_SW_IF_SW_PL_RSLT_REG_OFFSET 0x00004310

extern const ru_reg_rec CNPL_SW_IF_SW_PL_RD_REG;
#define CNPL_SW_IF_SW_PL_RD_REG_OFFSET 0x00004314

#define CNPL_SW_IF_SW_PL_RD_REG_RAM_CNT 0x00000001

extern const ru_reg_rec CNPL_SW_IF_SW_CNT_RD_REG;
#define CNPL_SW_IF_SW_CNT_RD_REG_OFFSET 0x00004320

#define CNPL_SW_IF_SW_CNT_RD_REG_RAM_CNT 0x00000007

extern const ru_reg_rec CNPL_PM_COUNTERS_ENG_CMDS_REG;
#define CNPL_PM_COUNTERS_ENG_CMDS_REG_OFFSET 0x00004400

#define CNPL_PM_COUNTERS_ENG_CMDS_REG_RAM_CNT 0x0000000a

extern const ru_reg_rec CNPL_PM_COUNTERS_CMD_WAIT_REG;
#define CNPL_PM_COUNTERS_CMD_WAIT_REG_OFFSET 0x00004440

#define CNPL_PM_COUNTERS_CMD_WAIT_REG_RAM_CNT 0x00000001

extern const ru_reg_rec CNPL_PM_COUNTERS_TOT_CYC_REG;
#define CNPL_PM_COUNTERS_TOT_CYC_REG_OFFSET 0x00004450

extern const ru_reg_rec CNPL_PM_COUNTERS_GNT_CYC_REG;
#define CNPL_PM_COUNTERS_GNT_CYC_REG_OFFSET 0x00004454

extern const ru_reg_rec CNPL_PM_COUNTERS_ARB_CYC_REG;
#define CNPL_PM_COUNTERS_ARB_CYC_REG_OFFSET 0x00004458

extern const ru_reg_rec CNPL_PM_COUNTERS_PL_UP_ERR_REG;
#define CNPL_PM_COUNTERS_PL_UP_ERR_REG_OFFSET 0x00004460

extern const ru_reg_rec CNPL_PM_COUNTERS_GEN_CFG_REG;
#define CNPL_PM_COUNTERS_GEN_CFG_REG_OFFSET 0x000044fc

extern const ru_reg_rec CNPL_DEBUG_DBGSEL_REG;
#define CNPL_DEBUG_DBGSEL_REG_OFFSET 0x00004500

extern const ru_reg_rec CNPL_DEBUG_DBGBUS_REG;
#define CNPL_DEBUG_DBGBUS_REG_OFFSET 0x00004504

extern const ru_reg_rec CNPL_DEBUG_REQ_VEC_REG;
#define CNPL_DEBUG_REQ_VEC_REG_OFFSET 0x00004508

extern const ru_reg_rec CNPL_DEBUG_POL_UP_ST_REG;
#define CNPL_DEBUG_POL_UP_ST_REG_OFFSET 0x00004510

extern const ru_reg_rec NATC_CONTROL_STATUS_REG;
#define NATC_CONTROL_STATUS_REG_OFFSET 0x00000000

extern const ru_reg_rec NATC_CONTROL_STATUS2_REG;
#define NATC_CONTROL_STATUS2_REG_OFFSET 0x00000004

extern const ru_reg_rec NATC_TABLE_CONTROL_REG;
#define NATC_TABLE_CONTROL_REG_OFFSET 0x00000008

extern const ru_reg_rec NATC_ENG_COMMAND_STATUS_REG;
#define NATC_ENG_COMMAND_STATUS_REG_OFFSET 0x00000000

extern const ru_reg_rec NATC_ENG_HASH_REG;
#define NATC_ENG_HASH_REG_OFFSET 0x00000008

extern const ru_reg_rec NATC_ENG_HIT_COUNT_REG;
#define NATC_ENG_HIT_COUNT_REG_OFFSET 0x0000000c

extern const ru_reg_rec NATC_ENG_BYTE_COUNT_REG;
#define NATC_ENG_BYTE_COUNT_REG_OFFSET 0x00000010

extern const ru_reg_rec NATC_ENG_PKT_LEN_REG;
#define NATC_ENG_PKT_LEN_REG_OFFSET 0x00000014

extern const ru_reg_rec NATC_ENG_KEY_RESULT_REG;
#define NATC_ENG_KEY_RESULT_REG_OFFSET 0x00000020

#define NATC_ENG_KEY_RESULT_REG_RAM_CNT 0x00000011

extern const ru_reg_rec NATC_CFG_TBL_DDR_KEY_BASE_ADDRESS_LOWER_REG;
#define NATC_CFG_TBL_DDR_KEY_BASE_ADDRESS_LOWER_REG_OFFSET 0x00000000

extern const ru_reg_rec NATC_CFG_TBL_DDR_KEY_BASE_ADDRESS_UPPER_REG;
#define NATC_CFG_TBL_DDR_KEY_BASE_ADDRESS_UPPER_REG_OFFSET 0x00000004

extern const ru_reg_rec NATC_CFG_TBL_DDR_RESULT_BASE_ADDRESS_LOWER_REG;
#define NATC_CFG_TBL_DDR_RESULT_BASE_ADDRESS_LOWER_REG_OFFSET 0x00000008

extern const ru_reg_rec NATC_CFG_TBL_DDR_RESULT_BASE_ADDRESS_UPPER_REG;
#define NATC_CFG_TBL_DDR_RESULT_BASE_ADDRESS_UPPER_REG_OFFSET 0x0000000c

extern const ru_reg_rec NATC_CTRS_TBL_CACHE_HIT_COUNT_REG;
#define NATC_CTRS_TBL_CACHE_HIT_COUNT_REG_OFFSET 0x00000000

extern const ru_reg_rec NATC_CTRS_TBL_CACHE_MISS_COUNT_REG;
#define NATC_CTRS_TBL_CACHE_MISS_COUNT_REG_OFFSET 0x00000004

extern const ru_reg_rec NATC_CTRS_TBL_DDR_REQUEST_COUNT_REG;
#define NATC_CTRS_TBL_DDR_REQUEST_COUNT_REG_OFFSET 0x00000008

extern const ru_reg_rec NATC_CTRS_TBL_DDR_EVICT_COUNT_REG;
#define NATC_CTRS_TBL_DDR_EVICT_COUNT_REG_OFFSET 0x0000000c

extern const ru_reg_rec NATC_CTRS_TBL_DDR_BLOCK_COUNT_REG;
#define NATC_CTRS_TBL_DDR_BLOCK_COUNT_REG_OFFSET 0x00000010

extern const ru_reg_rec NATC_KEY_MASK_TBL_KEY_MASK_REG;
#define NATC_KEY_MASK_TBL_KEY_MASK_REG_OFFSET 0x00000000

extern const ru_reg_rec NATC_DDR_CFG__DDR_SIZE_REG;
#define NATC_DDR_CFG__DDR_SIZE_REG_OFFSET 0x00000000

extern const ru_reg_rec NATC_DDR_CFG__DDR_BINS_PER_BUCKET_0_REG;
#define NATC_DDR_CFG__DDR_BINS_PER_BUCKET_0_REG_OFFSET 0x00000004

extern const ru_reg_rec NATC_DDR_CFG__DDR_BINS_PER_BUCKET_1_REG;
#define NATC_DDR_CFG__DDR_BINS_PER_BUCKET_1_REG_OFFSET 0x00000008

extern const ru_reg_rec NATC_DDR_CFG__TOTAL_LEN_REG;
#define NATC_DDR_CFG__TOTAL_LEN_REG_OFFSET 0x0000000c

extern const ru_reg_rec NATC_DDR_CFG__SM_STATUS_REG;
#define NATC_DDR_CFG__SM_STATUS_REG_OFFSET 0x00000020

extern const ru_reg_rec NATC_INDIR_C_INDIR_ADDR_REG_REG;
#define NATC_INDIR_C_INDIR_ADDR_REG_REG_OFFSET 0x00000000

extern const ru_reg_rec NATC_INDIR_C_INDIR_DATA_REG_REG;
#define NATC_INDIR_C_INDIR_DATA_REG_REG_OFFSET 0x00000010

#define NATC_INDIR_C_INDIR_DATA_REG_REG_RAM_CNT 0x00000014

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_MACTYPE_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_MACTYPE_REG_OFFSET 0x00000000

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_1_TX_REG_OFFSET 0x00000004

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_BBCFG_2_TX_REG_OFFSET 0x00000008

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRCFG_TX_REG_OFFSET 0x0000000c

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_REG_OFFSET 0x00000010

#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_1_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_REG_OFFSET 0x00000018

#define BBH_TX_COMMON_CONFIGURATIONS_RNRCFG_2_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DMACFG_TX_REG_OFFSET 0x00000020

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_SDMACFG_TX_REG_OFFSET 0x00000024

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_SBPMCFG_REG_OFFSET 0x00000028

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG_OFFSET 0x0000002c

#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEL_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG_OFFSET 0x00000034

#define BBH_TX_COMMON_CONFIGURATIONS_DDRTMBASEH_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DFIFOCTRL_REG_OFFSET 0x0000003c

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_ARB_CFG_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_ARB_CFG_REG_OFFSET 0x00000040

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_BBROUTE_REG_OFFSET 0x00000044

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_Q2RNR_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_Q2RNR_REG_OFFSET 0x00000048

#define BBH_TX_COMMON_CONFIGURATIONS_Q2RNR_REG_RAM_CNT 0x00000013

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_TXRSTCMD_REG_OFFSET 0x000000b0

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_DBGSEL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_DBGSEL_REG_OFFSET 0x000000b4

extern const ru_reg_rec BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_REG;
#define BBH_TX_COMMON_CONFIGURATIONS_CLK_GATE_CNTRL_REG_OFFSET 0x000000b8

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PDBASE_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PDBASE_REG_OFFSET 0x00000100

#define BBH_TX_WAN_CONFIGURATIONS_PDBASE_REG_RAM_CNT 0x00000013

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PDSIZE_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_REG_OFFSET 0x00000150

#define BBH_TX_WAN_CONFIGURATIONS_PDSIZE_REG_RAM_CNT 0x00000013

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_REG_OFFSET 0x00000200

#define BBH_TX_WAN_CONFIGURATIONS_PDWKUPH_REG_RAM_CNT 0x00000013

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_REG_OFFSET 0x00000250

#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_REG_RAM_CNT 0x00000013

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_EN_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PD_BYTE_TH_EN_REG_OFFSET 0x00000300

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_PDEMPTY_REG;
#define BBH_TX_WAN_CONFIGURATIONS_PDEMPTY_REG_OFFSET 0x00000304

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_REG;
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_REG_OFFSET 0x00000310

#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_1_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_REG;
#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_REG_OFFSET 0x00000320

#define BBH_TX_WAN_CONFIGURATIONS_STSRNRCFG_2_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_REG;
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_REG_OFFSET 0x00000330

#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_1_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_REG;
#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_REG_OFFSET 0x00000340

#define BBH_TX_WAN_CONFIGURATIONS_MSGRNRCFG_2_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_EPNCFG_REG;
#define BBH_TX_WAN_CONFIGURATIONS_EPNCFG_REG_OFFSET 0x00000350

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_REG;
#define BBH_TX_WAN_CONFIGURATIONS_FLOW2PORT_REG_OFFSET 0x00000354

extern const ru_reg_rec BBH_TX_WAN_CONFIGURATIONS_TS_REG;
#define BBH_TX_WAN_CONFIGURATIONS_TS_REG_OFFSET 0x00000358

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_PDBASE_REG;
#define BBH_TX_LAN_CONFIGURATIONS_PDBASE_REG_OFFSET 0x00000400

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_PDSIZE_REG;
#define BBH_TX_LAN_CONFIGURATIONS_PDSIZE_REG_OFFSET 0x00000450

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_PDWKUPH_REG;
#define BBH_TX_LAN_CONFIGURATIONS_PDWKUPH_REG_OFFSET 0x00000500

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_PD_BYTE_TH_REG;
#define BBH_TX_LAN_CONFIGURATIONS_PD_BYTE_TH_REG_OFFSET 0x00000550

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_PD_BYTE_TH_EN_REG;
#define BBH_TX_LAN_CONFIGURATIONS_PD_BYTE_TH_EN_REG_OFFSET 0x00000600

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_PDEMPTY_REG;
#define BBH_TX_LAN_CONFIGURATIONS_PDEMPTY_REG_OFFSET 0x00000604

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_TXTHRESH_REG;
#define BBH_TX_LAN_CONFIGURATIONS_TXTHRESH_REG_OFFSET 0x00000608

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_EEE_REG;
#define BBH_TX_LAN_CONFIGURATIONS_EEE_REG_OFFSET 0x0000060c

extern const ru_reg_rec BBH_TX_LAN_CONFIGURATIONS_TS_REG;
#define BBH_TX_LAN_CONFIGURATIONS_TS_REG_OFFSET 0x00000610

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SRAMPD_REG;
#define BBH_TX_DEBUG_COUNTERS_SRAMPD_REG_OFFSET 0x00000700

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DDRPD_REG;
#define BBH_TX_DEBUG_COUNTERS_DDRPD_REG_OFFSET 0x00000704

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_PDDROP_REG;
#define BBH_TX_DEBUG_COUNTERS_PDDROP_REG_OFFSET 0x00000708

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_STSCNT_REG;
#define BBH_TX_DEBUG_COUNTERS_STSCNT_REG_OFFSET 0x00000710

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_STSDROP_REG;
#define BBH_TX_DEBUG_COUNTERS_STSDROP_REG_OFFSET 0x00000714

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_MSGCNT_REG;
#define BBH_TX_DEBUG_COUNTERS_MSGCNT_REG_OFFSET 0x00000718

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_MSGDROP_REG;
#define BBH_TX_DEBUG_COUNTERS_MSGDROP_REG_OFFSET 0x0000071c

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_GETNEXTNULL_REG;
#define BBH_TX_DEBUG_COUNTERS_GETNEXTNULL_REG_OFFSET 0x00000720

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_FLUSHPKTS_REG;
#define BBH_TX_DEBUG_COUNTERS_FLUSHPKTS_REG_OFFSET 0x00000724

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_LENERR_REG;
#define BBH_TX_DEBUG_COUNTERS_LENERR_REG_OFFSET 0x00000728

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_AGGRLENERR_REG;
#define BBH_TX_DEBUG_COUNTERS_AGGRLENERR_REG_OFFSET 0x0000072c

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SRAMPKT_REG;
#define BBH_TX_DEBUG_COUNTERS_SRAMPKT_REG_OFFSET 0x00000730

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DDRPKT_REG;
#define BBH_TX_DEBUG_COUNTERS_DDRPKT_REG_OFFSET 0x00000734

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SRAMBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_SRAMBYTE_REG_OFFSET 0x00000738

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DDRBYTE_REG;
#define BBH_TX_DEBUG_COUNTERS_DDRBYTE_REG_OFFSET 0x0000073c

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SWRDEN_REG;
#define BBH_TX_DEBUG_COUNTERS_SWRDEN_REG_OFFSET 0x00000740

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SWRDADDR_REG;
#define BBH_TX_DEBUG_COUNTERS_SWRDADDR_REG_OFFSET 0x00000744

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_SWRDDATA_REG;
#define BBH_TX_DEBUG_COUNTERS_SWRDDATA_REG_OFFSET 0x00000748

extern const ru_reg_rec BBH_TX_DEBUG_COUNTERS_DBGOUTREG_REG;
#define BBH_TX_DEBUG_COUNTERS_DBGOUTREG_REG_OFFSET 0x00000750

#define BBH_TX_DEBUG_COUNTERS_DBGOUTREG_REG_RAM_CNT 0x0000001f

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_BBCFG_REG;
#define BBH_RX_GENERAL_CONFIGURATION_BBCFG_REG_OFFSET 0x00000000

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_DISPVIQ_REG;
#define BBH_RX_GENERAL_CONFIGURATION_DISPVIQ_REG_OFFSET 0x00000004

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_PATTERNDATALSB_REG;
#define BBH_RX_GENERAL_CONFIGURATION_PATTERNDATALSB_REG_OFFSET 0x00000008

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_PATTERNDATAMSB_REG;
#define BBH_RX_GENERAL_CONFIGURATION_PATTERNDATAMSB_REG_OFFSET 0x0000000c

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_PATTERNMASKLSB_REG;
#define BBH_RX_GENERAL_CONFIGURATION_PATTERNMASKLSB_REG_OFFSET 0x00000010

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_PATTERNMASKMSB_REG;
#define BBH_RX_GENERAL_CONFIGURATION_PATTERNMASKMSB_REG_OFFSET 0x00000014

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_EXCLQCFG_REG;
#define BBH_RX_GENERAL_CONFIGURATION_EXCLQCFG_REG_OFFSET 0x00000018

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_SDMAADDR_REG;
#define BBH_RX_GENERAL_CONFIGURATION_SDMAADDR_REG_OFFSET 0x0000001c

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_SDMACFG_REG;
#define BBH_RX_GENERAL_CONFIGURATION_SDMACFG_REG_OFFSET 0x00000020

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_MINPKT0_REG;
#define BBH_RX_GENERAL_CONFIGURATION_MINPKT0_REG_OFFSET 0x00000024

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_MAXPKT0_REG;
#define BBH_RX_GENERAL_CONFIGURATION_MAXPKT0_REG_OFFSET 0x00000028

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_MAXPKT1_REG;
#define BBH_RX_GENERAL_CONFIGURATION_MAXPKT1_REG_OFFSET 0x0000002c

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_SOPOFFSET_REG;
#define BBH_RX_GENERAL_CONFIGURATION_SOPOFFSET_REG_OFFSET 0x00000030

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_FLOWCTRL_REG;
#define BBH_RX_GENERAL_CONFIGURATION_FLOWCTRL_REG_OFFSET 0x00000034

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_CRCOMITDIS_REG;
#define BBH_RX_GENERAL_CONFIGURATION_CRCOMITDIS_REG_OFFSET 0x00000038

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_ENABLE_REG;
#define BBH_RX_GENERAL_CONFIGURATION_ENABLE_REG_OFFSET 0x0000003c

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_G9991EN_REG;
#define BBH_RX_GENERAL_CONFIGURATION_G9991EN_REG_OFFSET 0x00000040

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_PERFLOWTH_REG;
#define BBH_RX_GENERAL_CONFIGURATION_PERFLOWTH_REG_OFFSET 0x00000044

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_PERFLOWSETS_REG;
#define BBH_RX_GENERAL_CONFIGURATION_PERFLOWSETS_REG_OFFSET 0x00000048

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_MINPKTSEL0_REG;
#define BBH_RX_GENERAL_CONFIGURATION_MINPKTSEL0_REG_OFFSET 0x00000050

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_MINPKTSEL1_REG;
#define BBH_RX_GENERAL_CONFIGURATION_MINPKTSEL1_REG_OFFSET 0x00000054

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_MAXPKTSEL0_REG;
#define BBH_RX_GENERAL_CONFIGURATION_MAXPKTSEL0_REG_OFFSET 0x00000058

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_MAXPKTSEL1_REG;
#define BBH_RX_GENERAL_CONFIGURATION_MAXPKTSEL1_REG_OFFSET 0x0000005c

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_MACMODE_REG;
#define BBH_RX_GENERAL_CONFIGURATION_MACMODE_REG_OFFSET 0x00000060

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_SBPMCFG_REG;
#define BBH_RX_GENERAL_CONFIGURATION_SBPMCFG_REG_OFFSET 0x00000064

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_RXRSTRST_REG;
#define BBH_RX_GENERAL_CONFIGURATION_RXRSTRST_REG_OFFSET 0x00000068

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_RXDBGSEL_REG;
#define BBH_RX_GENERAL_CONFIGURATION_RXDBGSEL_REG_OFFSET 0x0000006c

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_BBHRX_RADDR_DECODER_REG;
#define BBH_RX_GENERAL_CONFIGURATION_BBHRX_RADDR_DECODER_REG_OFFSET 0x00000070

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_NONETH_REG;
#define BBH_RX_GENERAL_CONFIGURATION_NONETH_REG_OFFSET 0x00000074

extern const ru_reg_rec BBH_RX_GENERAL_CONFIGURATION_CLK_GATE_CNTRL_REG;
#define BBH_RX_GENERAL_CONFIGURATION_CLK_GATE_CNTRL_REG_OFFSET 0x00000078

extern const ru_reg_rec BBH_RX_PM_COUNTERS_INPKT_REG;
#define BBH_RX_PM_COUNTERS_INPKT_REG_OFFSET 0x00000100

extern const ru_reg_rec BBH_RX_PM_COUNTERS_THIRDFLOW_REG;
#define BBH_RX_PM_COUNTERS_THIRDFLOW_REG_OFFSET 0x00000104

extern const ru_reg_rec BBH_RX_PM_COUNTERS_SOPASOP_REG;
#define BBH_RX_PM_COUNTERS_SOPASOP_REG_OFFSET 0x00000108

extern const ru_reg_rec BBH_RX_PM_COUNTERS_TOOSHORT_REG;
#define BBH_RX_PM_COUNTERS_TOOSHORT_REG_OFFSET 0x0000010c

extern const ru_reg_rec BBH_RX_PM_COUNTERS_TOOLONG_REG;
#define BBH_RX_PM_COUNTERS_TOOLONG_REG_OFFSET 0x00000110

extern const ru_reg_rec BBH_RX_PM_COUNTERS_CRCERROR_REG;
#define BBH_RX_PM_COUNTERS_CRCERROR_REG_OFFSET 0x00000114

extern const ru_reg_rec BBH_RX_PM_COUNTERS_ENCRYPTERROR_REG;
#define BBH_RX_PM_COUNTERS_ENCRYPTERROR_REG_OFFSET 0x00000118

extern const ru_reg_rec BBH_RX_PM_COUNTERS_DISPCONG_REG;
#define BBH_RX_PM_COUNTERS_DISPCONG_REG_OFFSET 0x0000011c

extern const ru_reg_rec BBH_RX_PM_COUNTERS_NOSBPMSBN_REG;
#define BBH_RX_PM_COUNTERS_NOSBPMSBN_REG_OFFSET 0x00000124

extern const ru_reg_rec BBH_RX_PM_COUNTERS_NOSDMACD_REG;
#define BBH_RX_PM_COUNTERS_NOSDMACD_REG_OFFSET 0x0000012c

extern const ru_reg_rec BBH_RX_PM_COUNTERS_INPLOAM_REG;
#define BBH_RX_PM_COUNTERS_INPLOAM_REG_OFFSET 0x00000130

extern const ru_reg_rec BBH_RX_PM_COUNTERS_CRCERRORPLOAM_REG;
#define BBH_RX_PM_COUNTERS_CRCERRORPLOAM_REG_OFFSET 0x00000134

extern const ru_reg_rec BBH_RX_PM_COUNTERS_DISPCONGPLOAM_REG;
#define BBH_RX_PM_COUNTERS_DISPCONGPLOAM_REG_OFFSET 0x00000138

extern const ru_reg_rec BBH_RX_PM_COUNTERS_NOSBPMSBNPLOAM_REG;
#define BBH_RX_PM_COUNTERS_NOSBPMSBNPLOAM_REG_OFFSET 0x0000013c

extern const ru_reg_rec BBH_RX_PM_COUNTERS_NOSDMACDPLOAM_REG;
#define BBH_RX_PM_COUNTERS_NOSDMACDPLOAM_REG_OFFSET 0x00000140

extern const ru_reg_rec BBH_RX_PM_COUNTERS_EPONTYPERROR_REG;
#define BBH_RX_PM_COUNTERS_EPONTYPERROR_REG_OFFSET 0x00000144

extern const ru_reg_rec BBH_RX_PM_COUNTERS_RUNTERROR_REG;
#define BBH_RX_PM_COUNTERS_RUNTERROR_REG_OFFSET 0x00000148

extern const ru_reg_rec BBH_RX_DEBUG_CNTXTX0LSB_REG;
#define BBH_RX_DEBUG_CNTXTX0LSB_REG_OFFSET 0x00000200

extern const ru_reg_rec BBH_RX_DEBUG_CNTXTX0MSB_REG;
#define BBH_RX_DEBUG_CNTXTX0MSB_REG_OFFSET 0x00000204

extern const ru_reg_rec BBH_RX_DEBUG_CNTXTX1LSB_REG;
#define BBH_RX_DEBUG_CNTXTX1LSB_REG_OFFSET 0x00000208

extern const ru_reg_rec BBH_RX_DEBUG_CNTXTX1MSB_REG;
#define BBH_RX_DEBUG_CNTXTX1MSB_REG_OFFSET 0x0000020c

extern const ru_reg_rec BBH_RX_DEBUG_CNTXTX0INGRESS_REG;
#define BBH_RX_DEBUG_CNTXTX0INGRESS_REG_OFFSET 0x00000210

extern const ru_reg_rec BBH_RX_DEBUG_CNTXTX1INGRESS_REG;
#define BBH_RX_DEBUG_CNTXTX1INGRESS_REG_OFFSET 0x00000214

extern const ru_reg_rec BBH_RX_DEBUG_IBUW_REG;
#define BBH_RX_DEBUG_IBUW_REG_OFFSET 0x00000218

extern const ru_reg_rec BBH_RX_DEBUG_BBUW_REG;
#define BBH_RX_DEBUG_BBUW_REG_OFFSET 0x0000021c

extern const ru_reg_rec BBH_RX_DEBUG_CFUW_REG;
#define BBH_RX_DEBUG_CFUW_REG_OFFSET 0x00000220

extern const ru_reg_rec BBH_RX_DEBUG_ACKCNT_REG;
#define BBH_RX_DEBUG_ACKCNT_REG_OFFSET 0x00000224

extern const ru_reg_rec BBH_RX_DEBUG_COHERENCYCNT_REG;
#define BBH_RX_DEBUG_COHERENCYCNT_REG_OFFSET 0x00000228

extern const ru_reg_rec BBH_RX_DEBUG_DBGVEC_REG;
#define BBH_RX_DEBUG_DBGVEC_REG_OFFSET 0x0000022c

extern const ru_reg_rec BBH_RX_DEBUG_UFUW_REG;
#define BBH_RX_DEBUG_UFUW_REG_OFFSET 0x00000230

extern const ru_reg_rec BBH_RX_DEBUG_CREDITCNT_REG;
#define BBH_RX_DEBUG_CREDITCNT_REG_OFFSET 0x00000234

extern const ru_reg_rec BBH_RX_DEBUG_SDMACNT_REG;
#define BBH_RX_DEBUG_SDMACNT_REG_OFFSET 0x00000238

extern const ru_reg_rec BBH_RX_DEBUG_CMFUW_REG;
#define BBH_RX_DEBUG_CMFUW_REG_OFFSET 0x0000023c

extern const ru_reg_rec BBH_RX_DEBUG_SBNFIFO_REG;
#define BBH_RX_DEBUG_SBNFIFO_REG_OFFSET 0x00000240

#define BBH_RX_DEBUG_SBNFIFO_REG_RAM_CNT 0x0000000f

extern const ru_reg_rec BBH_RX_DEBUG_CMDFIFO_REG;
#define BBH_RX_DEBUG_CMDFIFO_REG_OFFSET 0x00000280

#define BBH_RX_DEBUG_CMDFIFO_REG_RAM_CNT 0x00000003

extern const ru_reg_rec BBH_RX_DEBUG_SBNRECYCLEFIFO_REG;
#define BBH_RX_DEBUG_SBNRECYCLEFIFO_REG_OFFSET 0x00000290

#define BBH_RX_DEBUG_SBNRECYCLEFIFO_REG_RAM_CNT 0x00000001

extern const ru_reg_rec BBH_RX_DEBUG_COHERENCYCNT2_REG;
#define BBH_RX_DEBUG_COHERENCYCNT2_REG_OFFSET 0x000002a0

extern const ru_reg_rec BBH_RX_DEBUG_DROPSTATUS_REG;
#define BBH_RX_DEBUG_DROPSTATUS_REG_OFFSET 0x000002a4



/******************************************************************************
 * XRDP_ Blocks
 ******************************************************************************/
extern const ru_block_rec QM_BLOCK;
extern const ru_block_rec DQM_BLOCK;
extern const ru_block_rec RNR_MEM_BLOCK;
extern const ru_block_rec RNR_INST_BLOCK;
extern const ru_block_rec RNR_CNTXT_BLOCK;
extern const ru_block_rec RNR_PRED_BLOCK;
extern const ru_block_rec RNR_REGS_BLOCK;
extern const ru_block_rec RNR_QUAD_BLOCK;
extern const ru_block_rec PSRAM_BLOCK;
extern const ru_block_rec PSRAM_MEM_BLOCK;
extern const ru_block_rec FPM_BLOCK;
extern const ru_block_rec DSPTCHR_BLOCK;
extern const ru_block_rec UBUS_MSTR_BLOCK;
extern const ru_block_rec UBUS_SLV_BLOCK;
extern const ru_block_rec XLIF_RX_IF_BLOCK;
extern const ru_block_rec XLIF_RX_FLOW_CONTROL_BLOCK;
extern const ru_block_rec XLIF_TX_IF_BLOCK;
extern const ru_block_rec XLIF_TX_FLOW_CONTROL_BLOCK;
extern const ru_block_rec DEBUG_BUS_BLOCK;
extern const ru_block_rec XLIF_EEE_BLOCK;
extern const ru_block_rec SBPM_BLOCK;
extern const ru_block_rec DMA_BLOCK;
extern const ru_block_rec TCAM_BLOCK;
extern const ru_block_rec HASH_BLOCK;
extern const ru_block_rec BAC_IF_BLOCK;
extern const ru_block_rec CNPL_BLOCK;
extern const ru_block_rec NATC_BLOCK;
extern const ru_block_rec NATC_ENG_BLOCK;
extern const ru_block_rec NATC_CFG_BLOCK;
extern const ru_block_rec NATC_CTRS_BLOCK;
extern const ru_block_rec NATC_KEY_MASK_BLOCK;
extern const ru_block_rec NATC_DDR_CFG_BLOCK;
extern const ru_block_rec NATC_INDIR_BLOCK;
extern const ru_block_rec BBH_TX_BLOCK;
extern const ru_block_rec BBH_RX_BLOCK;
extern const ru_block_rec *RU_ALL_BLOCKS[];


#define RU_BLK_COUNT 35
#define RU_REG_COUNT 969


#endif /* End of file XRDP_.h */
