============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 07 2019  08:45:25 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1171 ps) Setup Check with Pin u_mtm_Alu_core/CTL_reg[0]/CLK->D
           View: WC_av
          Group: clk
     Startpoint: (R) u_mtm_Alu_core/B_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) u_mtm_Alu_core/CTL_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      92                  
       Uncertainty:-     300                  
     Required Time:=   19608                  
      Launch Clock:-       0                  
         Data Path:-   18438                  
             Slack:=    1171                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags     Arc     Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_core/B_reg[1]/CLK         -       -         R     (arrival)          269    -     0     -       0 
  u_mtm_Alu_core/B_reg[1]/NQ          -       CLK->NQ   F     UCL_DFF              1 16.6   202   606     606 
  u_mtm_Alu_core/g26384/AUS           -       EIN->AUS  R     UCL_INV2             3 33.8   199   136     741 
  u_mtm_Alu_core/g8508/AUS            -       EIN->AUS  R     UCL_BUF              3 31.2   185   211     952 
  u_mtm_Alu_core/sub_264_41/g968/AUS  -       EIN0->AUS F     UCL_NAND2_WIDEN      1 18.8   215   149    1102 
  u_mtm_Alu_core/sub_264_41/g944/AUS  -       EIN0->AUS R     UCL_NAND2_2          1 18.8   183   138    1240 
  u_mtm_Alu_core/sub_264_41/g943/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   201   135    1375 
  u_mtm_Alu_core/sub_264_41/g941/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   183   120    1495 
  u_mtm_Alu_core/sub_264_41/g940/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   205   135    1630 
  u_mtm_Alu_core/sub_264_41/g938/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   230   122    1752 
  u_mtm_Alu_core/sub_264_41/g937/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   209   143    1895 
  u_mtm_Alu_core/sub_264_41/g935/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   230   122    2017 
  u_mtm_Alu_core/sub_264_41/g934/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   209   143    2160 
  u_mtm_Alu_core/sub_264_41/g932/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   230   122    2282 
  u_mtm_Alu_core/sub_264_41/g931/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   209   143    2425 
  u_mtm_Alu_core/sub_264_41/g929/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   230   122    2548 
  u_mtm_Alu_core/sub_264_41/g928/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   209   143    2691 
  u_mtm_Alu_core/sub_264_41/g926/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   230   122    2813 
  u_mtm_Alu_core/sub_264_41/g925/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 32.9   209   143    2956 
  u_mtm_Alu_core/sub_264_41/g923/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   230   122    3078 
  u_mtm_Alu_core/sub_264_41/g922/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 28.0   192   133    3211 
  u_mtm_Alu_core/sub_264_41/g920/AUS  -       EIN1->AUS F     UCL_AON2B_2          1 18.0   223   235    3446 
  u_mtm_Alu_core/sub_264_41/g918/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   423    3870 
  u_mtm_Alu_core/sub_264_41/g917/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    4308 
  u_mtm_Alu_core/sub_264_41/g916/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    4746 
  u_mtm_Alu_core/sub_264_41/g915/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    5184 
  u_mtm_Alu_core/sub_264_41/g914/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    5622 
  u_mtm_Alu_core/sub_264_41/g913/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    6060 
  u_mtm_Alu_core/sub_264_41/g912/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    6498 
  u_mtm_Alu_core/sub_264_41/g911/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    6936 
  u_mtm_Alu_core/sub_264_41/g910/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    7374 
  u_mtm_Alu_core/sub_264_41/g909/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    7812 
  u_mtm_Alu_core/sub_264_41/g908/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    8250 
  u_mtm_Alu_core/sub_264_41/g907/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    8689 
  u_mtm_Alu_core/sub_264_41/g906/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    9127 
  u_mtm_Alu_core/sub_264_41/g905/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438    9565 
  u_mtm_Alu_core/sub_264_41/g904/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   10003 
  u_mtm_Alu_core/sub_264_41/g903/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   10441 
  u_mtm_Alu_core/sub_264_41/g902/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   10879 
  u_mtm_Alu_core/sub_264_41/g901/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   11317 
  u_mtm_Alu_core/sub_264_41/g900/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   11755 
  u_mtm_Alu_core/sub_264_41/g899/COUT -       CIN->COUT F     UCL_FA               1 18.0   284   438   12193 
  u_mtm_Alu_core/sub_264_41/g898/COUT -       CIN->COUT F     UCL_FA               2 27.2   365   492   12686 
  u_mtm_Alu_core/sub_264_41/g896/AUS  -       EIN0->AUS F     UCL_XOR              3 31.4   712   513   13199 
  u_mtm_Alu_core/g26093/AUS           -       EIN0->AUS R     UCL_MUX2A            1 12.9   456   319   13518 
  u_mtm_Alu_core/g25934/AUS           -       EIN1->AUS F     UCL_MUX2             2 21.6   523   351   13869 
  u_mtm_Alu_core/g25812/AUS           -       EIN0->AUS R     UCL_AOI21            1 12.2   561   367   14236 
  u_mtm_Alu_core/g25761/AUS           -       EIN2->AUS F     UCL_OAI21            3 41.2   809   464   14700 
  u_mtm_Alu_core/g25079/AUS           -       EIN0->AUS F     UCL_XOR              1 18.5   514   466   15165 
  u_mtm_Alu_core/g25073/AUS           -       EIN0->AUS F     UCL_XOR              1 18.5   510   433   15598 
  u_mtm_Alu_core/g25069/AUS           -       EIN0->AUS F     UCL_XOR              1 18.5   510   432   16030 
  u_mtm_Alu_core/g25064/AUS           -       EIN0->AUS F     UCL_XOR              2 32.6   729   541   16571 
  u_mtm_Alu_core/g25058/AUS           -       EIN0->AUS F     UCL_XOR              1 18.5   519   457   17028 
  u_mtm_Alu_core/g25049/AUS           -       EIN0->AUS F     UCL_XOR              1 18.5   509   433   17461 
  u_mtm_Alu_core/g25043/AUS           -       EIN0->AUS F     UCL_XOR              1 13.0   428   389   17850 
  u_mtm_Alu_core/g25023/AUS           -       EIN0->AUS R     UCL_AOI21            1 13.1   564   364   18214 
  u_mtm_Alu_core/g25019/AUS           -       EIN0->AUS F     UCL_NOR2             1 13.2   298   223   18438 
  u_mtm_Alu_core/CTL_reg[0]/D         <<<     -         F     UCL_DFF              1    -     -     0   18438 
#-------------------------------------------------------------------------------------------------------------

