<!--
**********************************************************
 Generated by SpectaReg from PDTi (www.productive-eda.com)
 SpectaReg Revision: 579
 Generated from ViewFileTemplate at: comp_mmreg.html.gen
 ViewFileTemplate Revision: 1057
 Generation date: Thu Nov 29 19:26:02 GMT 2012
**********************************************************
-->

<!--
**************************************************************************
Confidential & Proprietary Property of Productivity Design Tools Inc. (PDTi).
Copyright (c) Productivity Design Tools Inc. (PDTi) 2006, 2007, 2008. All rights reserved.
**************************************************************************
**************************************************************************
*********** THIS FILE GENERATED BY SPECTAGEN - DO NOT EDIT ***************
**************************************************************************
**************************************************************************
**************************************************************************
-->


<html>
<!--
     ***********************************************************************
     Component: Grg
     ***********************************************************************
-->
	<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
		<title>Grg Component's Memory Mapped Registers</title>
		<link rel="stylesheet" type="text/css" href="comp_mmreg.css">
	</head>
	<body>
	<h2>Grg Component's Memory Mapped Registers</h2>
	<h3><a name="Register_Summary">Register Summary</a></h3>
	<table class="registerSummary">
		<thead>
		<tr>
			<th>Offset</th>
			<th>Register Name</th>
			<th>R/W</th>
			<th>Reset Value (hex)</th>
		</tr>
		</thead>
		<tbody>
						<tr class="abRow">
			  			<td colspan="4">GRG</td>
						</tr>
						<tr>
			  			<td>0x20000000</td>
			  			<td><a href="#GRG.Id-0x20000000">Id</a></td>
			  			<td>R</td>
			  			<td>5F475247</td>
						</tr>
						<tr>
			  			<td>0x20000004</td>
			  			<td><a href="#GRG.Rev-0x20000004">Rev</a></td>
			  			<td>R</td>
			  			<td>00000103</td>
						</tr>
						<tr>
			  			<td>0x20000008</td>
			  			<td><a href="#GRG.ChipRev-0x20000008">ChipRev</a></td>
			  			<td>R</td>
			  			<td>00010800</td>
						</tr>
						<tr>
			  			<td>0x2000000C</td>
			  			<td><a href="#GRG.ConfigMode-0x2000000C">ConfigMode</a></td>
			  			<td>RW</td>
			  			<td>01000000</td>
						</tr>
						<tr>
			  			<td>0x20000010</td>
			  			<td><a href="#GRG.ModRst-0x20000010">ModRst</a></td>
			  			<td>RW</td>
			  			<td>00000030</td>
						</tr>
						<tr>
			  			<td>0x20000014</td>
			  			<td><a href="#GRG.IntMsk-0x20000014">IntMsk</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000018</td>
			  			<td><a href="#GRG.IntFlg-0x20000018">IntFlg</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">GPIO</td>
						</tr>
						<tr>
			  			<td>0x20000030</td>
			  			<td><a href="#GPIO.Dir-0x20000030">Dir</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000034</td>
			  			<td><a href="#GPIO.In-0x20000034">In</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000038</td>
			  			<td><a href="#GPIO.Out-0x20000038">Out</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">I2CMDIO</td>
						</tr>
						<tr>
			  			<td>0x20000040</td>
			  			<td><a href="#I2CMDIO.Control-0x20000040">Control</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000044</td>
			  			<td><a href="#I2CMDIO.Wdata-0x20000044">Wdata</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000048</td>
			  			<td><a href="#I2CMDIO.Rdata-0x20000048">Rdata</a></td>
			  			<td>R</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">PLL</td>
						</tr>
						<tr>
			  			<td>0x20000050</td>
			  			<td><a href="#PLL.PllConfig-0x20000050">PllConfig</a></td>
			  			<td>RW</td>
			  			<td>00101010</td>
						</tr>
			  			<tr><td>0x20000054</td>
			  			<td><a href="#PLL.PllConfig2-0x20000054">PllConfig2</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
			  			<tr><td>0x20000058</td>
			  			<td><a href="#PLL.PllConfig3-0x20000058">PllConfig3</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x2000005C</td>
			  			<td><a href="#PLL.FreqTest-0x2000005C">FreqTest</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						</tr>
			  			<tr><td>0x20000060</td>
			  			<td><a href="#PLL.PllConfig4-0x20000060">PllConfig4</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr class="abRow">
			  			<td colspan="4">IOCFG</td>
						</tr>
						<tr>
			  			<td>0x20000064</td>
			  			<td><a href="#IOCFG.GpioDrive-0x20000064">GpioDrive</a></td>
			  			<td>RW</td>
			  			<td>FFFFFFFF</td>
						</tr>
						<tr>
			  			<td>0x20000068</td>
			  			<td><a href="#IOCFG.GpioPull-0x20000068">GpioPull</a></td>
			  			<td>RW</td>
			  			<td>55555555</td>
						</tr>
						<tr>
			  			<td>0x2000006C</td>
			  			<td><a href="#IOCFG.GpioSchmittSlew-0x2000006C">GpioSchmittSlew</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000070</td>
			  			<td><a href="#IOCFG.GpioMux-0x20000070">GpioMux</a></td>
			  			<td>RW</td>
			  			<td>00000000</td>
						</tr>
						<tr>
			  			<td>0x20000074</td>
			  			<td><a href="#IOCFG.ClmTx-0x20000074">ClmTx</a></td>
			  			<td>RW</td>
			  			<td>1555007F</td>
						</tr>
						<tr>
			  			<td>0x20000078</td>
			  			<td><a href="#IOCFG.ClmRx-0x20000078">ClmRx</a></td>
			  			<td>RW</td>
			  			<td>00005555</td>
						</tr>
						<tr>
			  			<td>0x2000007C</td>
			  			<td><a href="#IOCFG.RefClk-0x2000007C">RefClk</a></td>
			  			<td>RW</td>
			  			<td>00000055</td>
						</tr>


	</tbody>
	</table>

	<h3>Register Descriptions</h3>
	<!--
		**********************************************************************
	 	Description of the Id Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GRG.Id-0x20000000">Id</a></h3>
	<p class="text">Offset: 0x20000000</p>
	<p class="text">Global registers ASCII identification register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31:0</td>
		  				<td><p>Id[31:0]</p></td>
		  				<td>
								<p>Global registers ASCII identification field.</p>

							</td>
		  				<td>R</td>
		  				<td>_GRG</td>
		  				<td>ascii</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Rev Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GRG.Rev-0x20000004">Rev</a></h3>
	<p class="text">Offset: 0x20000004</p>
	<p class="text">Global registers revision register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:16</td>
		  				<td class="nameCol">RESERVED_BITS31_16</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>15:8</td>
		  				<td><p>CvsMajor[7:0]</p></td>
		  				<td>
								<p>Global registers major revision field.  This field relates to the pre-decimal CVS version number, as seen in the format: MAJOR.MINOR</p>

							</td>
		  				<td>R</td>
		  				<td>1</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>7:0</td>
		  				<td><p>CvsMinor[7:0]</p></td>
		  				<td>
								<p>Global registers minor revision field.  This field relates to the post-decimal CVS version number, as seen in the format: MAJOR.MINOR</p>

							</td>
		  				<td>R</td>
		  				<td>3</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ChipRev Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GRG.ChipRev-0x20000008">ChipRev</a></h3>
	<p class="text">Offset: 0x20000008</p>
	<p class="text">Chip release revision register.  Chip release revisions are in the format: MAJOR.MINOR.DEBUG</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:24</td>
		  				<td class="nameCol">RESERVED_BITS31_24</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>23:16</td>
		  				<td><p>Major[7:0]</p></td>
		  				<td>
								<p>Chip release major revision field. The chip release version number is in in the format: MAJOR.MINOR.DEBUG<br><br>Note: The incrementing of this field is reserved for major milestones.</p>

							</td>
		  				<td>R</td>
		  				<td>0x01</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>15:8</td>
		  				<td><p>Minor[7:0]</p></td>
		  				<td>
								<p>Chip release major revision field. The chip release version number is in in the format: MAJOR.MINOR.DEBUG<br><br>Note: The incrementing of this field is reserved for minor milestones.</p>

							</td>
		  				<td>R</td>
		  				<td>0x08</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>7:0</td>
		  				<td><p>Debug[7:0]</p></td>
		  				<td>
								<p>Chip release debug revision field. The chip release version number is in in the format: MAJOR.MINOR.DEBUG<br><br>Note: The incrementing of this field is reserved for internal debug builds.</p>

							</td>
		  				<td>R</td>
		  				<td>0x00</td>
		  				<td>unsigned</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ConfigMode Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GRG.ConfigMode-0x2000000C">ConfigMode</a></h3>
	<p class="text">Offset: 0x2000000C</p>
	<p class="text">Chip configuration register.  These fields include the most significant option selections regarding chip operation.  <br><br>Note: These fields are driven off chip.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:27</td>
		  				<td class="nameCol">RESERVED_BITS31_27</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>26:24</td>
		  				<td><p>VPortId[2:0]</p></td>
		  				<td>
								<p>Identification Index.<br><br>LEX: N/A (leave default).<br>REX: REX Identification Index (for clarity use values 2-15 only).<br>- this identification index is compared to the downstream "VPORT" Frame Header field to determine if packet should be received.  Note: REX will receive any downstream "VPORT=0" packets (broadcast - ie. SOFs).  Additionally this value is placed into the "VPORT" Frame Header field for all upstream packets generated by REX; allowing LEX to identify the REX of origin.<br><br>FALSE PATH FIELD</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>unsigned</td>
					</tr>
						<tr>
        	  	<td>23:20</td>
		  				<td><p>VariantID[3:0]</p></td>
		  				<td>
								<p>This is the product varient dependent upon the ProductID.  For example it may indicate a specific packaging options.<br></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
						<tr>

        	  	<td>19:16</td>
		  				<td><p>PlatformID[3:0]</p></td>
		  				<td>
								<p>0:    Virtex5 GE Development Platform<br>1:    UON Spartan6 LX 45<br>2: Core2300 TBI<br>3: Core2300 MII/GMII<br>4-15: RSVD Future</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15:14</td>
		  				<td class="nameCol">RESERVED_BITS15_14</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>13</td>
		  				<td><p>PhyL2FEn</p></td>
		  				<td>
								<p>PHY ethernet level 2 framing enable field.  This field is must NOT be set "1" unless PhyIPFEn is also set "1".</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>12:8</td>
		  				<td><p>PhyMode[4:0]</p></td>
		  				<td>
								<p> Refer to documentation for more information about this register</p>

							</td>
		  				<td>R</td>
		  				<td>00000</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">7:4</td>
		  				<td class="nameCol">RESERVED_BITS7_4</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>CfgLexRex</p></td>
		  				<td>
								<p>LEX/REX configuration field.  This field indicates whether the system is to be configured for LEX or REX operation.<br><br>0 = LEX<br>1 = REX<br><br>FALSE PATH FIELD</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>CfgUSBMode</p></td>
		  				<td>
								<p>Default USB speed configuration field.  This field indicates the desired default USB speed for the system.<br><br>0 = full speed<br>1 = high speed<br><br>Note: When CfgUSBMode = 0 the system will default to full speed even if a HS host or device is connected<br>Note: When CfgUSBMode = 1 the system will operate at the speed of the host and device.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1:0</td>
		  				<td><p>BootSel[1:0]</p></td>
		  				<td>
								<p>00 : Program/Boot from UART<br>01 : Boot from Serial Flash<br>10 : Reserved/Boot from IRAM<br>11 : Boot from ROM</p>

							</td>
		  				<td>R</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ModRst Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GRG.ModRst-0x20000010">ModRst</a></h3>
	<p class="text">Offset: 0x20000010</p>
	<p class="text">Module reset register. <br><br>All module reset enables are active high.<br> (1)- In Reset<br> (0)- Out of reset</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:8</td>
		  				<td class="nameCol">RESERVED_BITS31_8</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>UlmEn</p></td>
		  				<td>
								<p>ULM module reset enable field.<br> * Synchronized to XUSB clock Domain<br> * Also reset with XusbCoreEn<br> * In general should not be used (needed)</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>ClmEn</p></td>
		  				<td>
								<p>CLM module reset enable field. Reset for CLM registers and any logic in XUSB clock domain in CLM. <br><br>  * Synchronized to XUSB clock Domain<br>  * Also reset with XusbCoreEn<br>  * In general should not be used</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>CtmPhyEn</p></td>
		  				<td>
								<p>CTM_PHY module reset enable field.<br><br>* Synchronized to CTM Phy clock Domain<br>* Default in reset, software required to pull out of reset<br>* Care needs to be taken to co-ordinate resets with interface logic to XUSB and CRM clock domains<br>* Clears/Resets both sides of XCTM AFIFO<br>* Resets CTM_PHY_CLK logic</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>CrmPhyEn</p></td>
		  				<td>
								<p>CRM_PHY module reset enable field. Resets all CRM Phy related logic.<br><br>* Synchronized to CRM clock Domain<br>* Default in reset, software required to pull out of reset<br>* Care needs to be taken to co-ordinate resets with interface logic to XUSB and CTM clock domains<br>* Clears/Resets both sides of XCRM AFIFO<br>* Resets CRM_PHY_CLK logic</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>XctmEn</p></td>
		  				<td>
								<p>XCTM reset enable field.  <br><br>  * Synchronized to XUSB clock Domain<br>  * Also reset with XusbCoreEn<br>  * In general should not be used</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>XcrmEn</p></td>
		  				<td>
								<p>XCRM reset enable field.  <br><br>  * Synchronized to XUSB clock Domain<br>  * Also reset with XusbCoreEn<br>  * In general should not be used</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>XusbCoreEn</p></td>
		  				<td>
								<p>XUSB core reset enable field. Resets all XUSB Core modules in XUSB clock domain (ULM, XPSA, LEX/REX, XSST, XICS, XCPUI, XCTM, XCRM, CLM). Does not put processor or GRG regs or modules into reset.<br>  <br> * Synced to XUSB clock domain</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>XusbEn</p></td>
		  				<td>
								<p>System soft reset enable field.  Active high reset.<br><br>0 = not in reset (normal operation)<br>1 = in reset<br><br>Note: asserting this will cause a system wide soft reset including this register (which will clear this bit).</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntMsk Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GRG.IntMsk-0x20000014">IntMsk</a></h3>
	<p class="text">Offset: 0x20000014</p>
	<p class="text">Interrupt mask register.<br><br>0 = interrupt disabled.<br>1 = interrupt enabled.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:27</td>
		  				<td class="nameCol">RESERVED_BITS31_27</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>26</td>
		  				<td><p>I2CFifoAlmostEmpty</p></td>
		  				<td>
								<p>I2C FIFO almost empty interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>I2CFifoAlmostFull</p></td>
		  				<td>
								<p>I2C FIFO almost full interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>I2CMdioDone</p></td>
		  				<td>
								<p>I2C/MDIO transaction complete interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">23:19</td>
		  				<td class="nameCol">RESERVED_BITS23_19</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>18</td>
		  				<td><p>CtmPllLock</p></td>
		  				<td>
								<p>CTM PLL Lock interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>CrmPllLock</p></td>
		  				<td>
								<p>CRM PLL Lock interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>ClmPllLock</p></td>
		  				<td>
								<p>CLM PLL Lock interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>15</td>
		  				<td><p>Gpio15</p></td>
		  				<td>
								<p>GPIO 15 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        	  	<tr><td>14</td>
		  				<td><p>Gpio14</p></td>
		  				<td>
								<p>GPIO 14 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        	  	<tr><td>13</td>
		  				<td><p>Gpio13</p></td>
		  				<td>
								<p>GPIO 13 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        	  	<tr><td>12</td>
		  				<td><p>Gpio12</p></td>
		  				<td>
								<p>GPIO 12 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>11</td>
		  				<td><p>Gpio11</p></td>
		  				<td>
								<p>GPIO 11 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>Gpio10</p></td>
		  				<td>
								<p>GPIO 10 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>Gpio9</p></td>
		  				<td>
								<p>GPIO 9 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Gpio8</p></td>
		  				<td>
								<p>GPIO 8 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Gpio7</p></td>
		  				<td>
								<p>GPIO 7 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Gpio6</p></td>
		  				<td>
								<p>GPIO 6 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Gpio5</p></td>
		  				<td>
								<p>GPIO 5 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Gpio4</p></td>
		  				<td>
								<p>GPIO 4 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>Gpio3</p></td>
		  				<td>
								<p>GPIO 3 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Gpio2</p></td>
		  				<td>
								<p>GPIO 2 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Gpio1</p></td>
		  				<td>
								<p>GPIO 1 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Gpio0</p></td>
		  				<td>
								<p>GPIO 0 interrupt mask field.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the IntFlg Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GRG.IntFlg-0x20000018">IntFlg</a></h3>
	<p class="text">Offset: 0x20000018</p>
	<p class="text">Interrupt flag register.<br><br>0 = no interrupt event detected<br>1 = interrupt event detected<br><br>Note: If the corresponding interrupt mask field (Grg.IntMsk.xxx) is asserted and the corresponding interrupt source field (Grg.GpioIn.xxx) is asserted the interrupt flag will assert.<br>Note: write '1' to clear field.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31</td>
		  				<td><p>UnservicedInterrupts</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">30:27</td>
		  				<td class="nameCol">RESERVED_BITS30_27</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>26</td>
		  				<td><p>I2CFifoAlmostEmpty</p></td>
		  				<td>
								<p>I2C FIFO almost empty interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>I2CFifoAlmostFull</p></td>
		  				<td>
								<p>I2C FIFO almost full interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>I2CMdioDone</p></td>
		  				<td>
								<p>I2C/MDIO transaction complete interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">23:19</td>
		  				<td class="nameCol">RESERVED_BITS23_19</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>18</td>
		  				<td><p>CtmPllLock</p></td>
		  				<td>
								<p>CTM PLL LOCK event interrupt flag field.<br><br>SEVERITY: INFORMATIONAL/WARNING/FAILURE</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>CrmPllLock</p></td>
		  				<td>
								<p>CRM PLL LOCK event interrupt flag field.<br><br>SEVERITY: INFORMATIONAL/WARNING/FAILURE</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>ClmPllLock</p></td>
		  				<td>
								<p>CLM PLL LOCK event interrupt flag field.<br><br>SEVERITY: INFORMATIONAL/WARNING/FAILURE</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>15</td>
		  				<td><p>Gpio15</p></td>
		  				<td>
								<p>GPIO 15 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>14</td>
		  				<td><p>Gpio14</p></td>
		  				<td>
								<p>GPIO 14 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>13</td>
		  				<td><p>Gpio13</p></td>
		  				<td>
								<p>GPIO 13 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>12</td>
		  				<td><p>Gpio12</p></td>
		  				<td>
								<p>GPIO 12 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>11</td>
		  				<td><p>Gpio11</p></td>
		  				<td>
								<p>GPIO 11 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>10</td>
		  				<td><p>Gpio10</p></td>
		  				<td>
								<p>GPIO 10 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>Gpio9</p></td>
		  				<td>
								<p>GPIO 9 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>Gpio8</p></td>
		  				<td>
								<p>GPIO 8 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>7</td>
		  				<td><p>Gpio7</p></td>
		  				<td>
								<p>GPIO 7 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>6</td>
		  				<td><p>Gpio6</p></td>
		  				<td>
								<p>GPIO 6 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Gpio5</p></td>
		  				<td>
								<p>GPIO 5 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>Gpio4</p></td>
		  				<td>
								<p>GPIO 4 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3</td>
		  				<td><p>Gpio3</p></td>
		  				<td>
								<p>GPIO 3 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>2</td>
		  				<td><p>Gpio2</p></td>
		  				<td>
								<p>GPIO 2 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Gpio1</p></td>
		  				<td>
								<p>GPIO 1 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Gpio0</p></td>
		  				<td>
								<p>GPIO 0 interrupt flag field.<br><br>SEVERITY: INFORMATIONAL</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Dir Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GPIO.Dir-0x20000030">Dir</a></h3>
	<p class="text">Offset: 0x20000030</p>
	<p class="text">GPIO direction select register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:16</td>
		  				<td class="nameCol">RESERVED_BITS31_16</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>15:0</td>
		  				<td><p>Dir[15:0]</p></td>
		  				<td>
								<p>GPIO direction selection field.  Each GPIO bit location can be individually configured as input or output accordingly:<br><br>0 = use the corresponding GPIO bit as input<br>1 = use the corresponding GPIO bit as output</p>

							</td>
		  				<td>RW</td>
		  				<td>0000000000000000</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the In Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GPIO.In-0x20000034">In</a></h3>
	<p class="text">Offset: 0x20000034</p>
	<p class="text">GPIO input register.<br>  IntSrc bits trigger on change of state - rising edge and falling edge<br>  In[15:0] - GPIO input status, valid when GPIO direction set to In</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31</td>
		  				<td><p>IntSrc15</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>30</td>
		  				<td><p>IntSrc14</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>29</td>
		  				<td><p>IntSrc13</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>28</td>
		  				<td><p>IntSrc12</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>27</td>
		  				<td><p>IntSrc11</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>26</td>
		  				<td><p>IntSrc10</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>IntSrc9</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>IntSrc8</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>23</td>
		  				<td><p>IntSrc7</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>22</td>
		  				<td><p>IntSrc6</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>21</td>
		  				<td><p>IntSrc5</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>20</td>
		  				<td><p>IntSrc4</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>19</td>
		  				<td><p>IntSrc3</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>18</td>
		  				<td><p>IntSrc2</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>17</td>
		  				<td><p>IntSrc1</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>IntSrc0</p></td>
		  				<td>
								<p></p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>15:0</td>
		  				<td><p>In[15:0]</p></td>
		  				<td>
								<p>Set Dir register to In for the specific bits that are inputs.</p>

							</td>
		  				<td>R</td>
		  				<td>0000000000000000</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Out Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="GPIO.Out-0x20000038">Out</a></h3>
	<p class="text">Offset: 0x20000038</p>
	<p class="text">GPIO output register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:15</td>
		  				<td class="nameCol">RESERVED_BITS31_16</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>15:0</td>
		  				<td><p>Out[15:0]</p></td>
		  				<td>
								<p>GPIO output field.  A '1' or '0' value written to any bit within this field will appear on the corresponding GPIO pin when it is configured as an output.  To configure the direction of a GPIO bit see the Grg.GpioDir register.</p>

							</td>
		  				<td>RW</td>
		  				<td>000000000000</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Control Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="I2CMDIO.Control-0x20000040">Control</a></h3>
	<p class="text">Offset: 0x20000040</p>
	<p class="text">MDIO control register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
        		<tr>
        	  	<td>31</td>
		  				<td><p>I2cMdioDone</p></td>
		  				<td>
								<p>MDIO/I2C transaction complete interrupt source field.  Pulsed '1' on completion of transaction.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>30</td>
		  				<td><p>TrnErr</p></td>
		  				<td>
								<p>I2C ONLY: Transaction error.  Indicates the transaction stopped abnormally either due to a slave NAK'ing the transaction.  This bit is sticky until either the mode changes or the GO bit is set again.<br><br>In the case of generating a wake up packet to the ATMEL ATSHA204 Security chip a 0x00 byte will be written to the bus at the lowest system speed.  This byte should exceed the 60us.  This may generate a transaction error, however that is fine because this is only signalling and not actually packet transfer.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>29</td>
		  				<td><p>FifoAlmostFull</p></td>
		  				<td>
								<p>I2C ONLY: High threshold for the I2C FIFO. If set then there are 4 bytes or more in the FIFO.  When receiving block transfers on the I2C this will indicate that the software should start read data out of the FIFO before data starts getting lost.  There is no indication the FIFO overflowed.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>28</td>
		  				<td><p>FifoAlmostEmpty</p></td>
		  				<td>
								<p>I2C ONLY: Low threshold for the I2C FIFO. Then there is 4 bytes or less in the fifo.  When transmitting this can be used to indicate that the FIFO should have more data written into it if more than 8 bytes of data need to be transmitted to the device.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>27</td>
		  				<td><p>FifoFull</p></td>
		  				<td>
								<p>I2C ONLY: Data path FIFO is full indication.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>26</td>
		  				<td><p>FifoEmpty</p></td>
		  				<td>
								<p>I2C ONLY: Dath path FIFO is empty indication.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>25</td>
		  				<td><p>ForceSDAn</p></td>
		  				<td>
								<p>I2C ONLY: Force SDA pin on I2C bus to be driven low. Software sets and clears this bit.  <br><br>One use for this is used to generate the wakeup signalling for the ATMEL-ATSHA204 part.  Software is required to set this bit for a minumum of 60us and then release this bit for a minimum of 2.5ms before it can access the part.  If software doesn't wait 2.5ms minimum before accessesing the i2c after such a wakeup event then the part may not respond to transactions.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>24</td>
		  				<td><p>PortSel</p></td>
		  				<td>
								<p>I2C ONLY: Port select field. This bit allows two different physical port resources to be used to access the I2C.  This is required on GE due to part placement and routing of the physical PCB.  If set to 1 then the USB hub I2C port is used, if cleared to 0 then the ATMEL security device is selected.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>23:22</td>
		  				<td><p>SpeedSel[1:0]</p></td>
		  				<td>
								<p>I2C ONLY: Speed selection field.<br><br>00 =    30KHz - Slow Speed<br>01 =   400Khz - Fast Speed<br>10 =  1000Khz - Fast Plus<br>11 = reserved</p>

							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>21:14</td>
		  				<td><p>PhyAddr[7:0]</p></td>
		  				<td>
								<p>PHY address field.<br><br>MDIO Mode: MDIO PHY address field.  <br>I2C  Mode: I2C Slave Device address field.<br><br>Must be set appropriately before setting the I2CMDIO.Control.Go = 1.</p>

							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>hexadecimal</td>
					</tr>
        		<tr>
        	  	<td>13:6</td>
		  				<td><p>RdBytesRegAddr[7:0]</p></td>
		  				<td>
								<p>MDIO Mode: PHY register address field. <br>I2C  Mode: Software sets this field to tell the controller how many bytes it needs to read from the I2C device before ending the transaction.  Note the FIFO read depth is 8 bytes and anything greater than 8 in this field will cause it to stop at 8 bytes.<br><br>Must be set appropriately before setting the I2CMDIO.Control.Go = 1.</p>

							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>hexadecimal</td>
					</tr>
        		<tr>
        	  	<td>5</td>
		  				<td><p>Clear</p></td>
		  				<td>
								<p>I2C ONLY: Clear all data-path and state machines request.  Software sets this bit to force the I2C controller to clear all data-path and state machines.  Software must release this bit when ready.  Software is required to drive this bit for a minimum of 2 clock cycles.  This bit is NOT self clearing.<br><br>0 = Normal Operation<br>1 = Clear</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>IndirectMode</p></td>
		  				<td>
								<p>MDIO ONLY: MDIO access type selection field.<br><br>0 = MDIO direct access<br>1 = MDIO indirect access<br><br>Indirect access mode notes: (register behavior difference from direct accesses)<br><br>I2CMDIO.Control.PhyAddr:<br>xxxXXXXX = 5bit port address<br><br>I2CMDIO.Control.RdBytesAddress:<br>xxx00000 = reserved<br>xxx00001 = PMD/PMA<br>xxx00010 = WIS<br>xxx00011 = PCS<br>xxx00100 = PHY XS<br>xxx00101 = DTE XS<br>xxxother = reserved<br><br>I2CMDIO.Wdata.Wdata<br>Address Access = Address<br>Write Access   = Write Data<br><br>Must be set appropriately before setting the I2CMDIO.Control.Go = 1.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>3:2</td>
		  				<td><p>AccessMode[1:0]</p></td>
		  				<td>
								<p>Transaction access mode selection field. <br><br>MDIO - I2CMDIO.Control.IndirectMode=0<br>10 = read<br>01 = write<br><br>MDIO - I2CMDIO.Control.IndirectMode=0<br>00 = Address<br>01 = Write<br>11 = Read<br>10 = Read-Post Inc (for back-2-back reading without additional address accesses)<br><br>I2C Mode - I2CMDIO.Control.IndirectMode=na - see notes<br>00 - I2C Direct Read<br>01 - I2C Write<br>10 - I2C SMBUS Byte Read<br>11 - I2C SMbus Block Read<br><br>Notes: I2C Write: this includes staight write, SMBus Byte Write, SMBus Block Write<br>               a. Schmittraight Write<br>               b. SMBus Write (depending on the type of transaction required the fifo data will need to be formatted to match)<br>       I2C SMBUS Byte Read: Software will set RdBytes to the value of the number of bytes it wants to read and it will write the register offset into the wdata fifo. The controller will manage all the addressing and repeated start bits.<br>       I2C SMbus Block Read: The first byte of data from the device and used to set the limit for the number of bytes to be read. The value in the RdBytes register will be ignored.<br><br>Must be set appropriately before setting the I2CMDIO.Control.Go = 1.</p>

							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>I2cMdioSel</p></td>
		  				<td>
								<p>I2C/MDIO transaction selection.<br><br>0 = MDIO<br>1 = I2C<br><br>Must be set appropriately before setting the I2CMDIO.Control.Go = 1.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>MDIO/I2C transaction GO field.<br><br>Note: this field is cleared upon completion of the transaction.<br>Note: do not set field until read '0'.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Wdata Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="I2CMDIO.Wdata-0x20000044">Wdata</a></h3>
	<p class="text">Offset: 0x20000044</p>
	<p class="text">MDIO write data register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:16</td>
		  				<td class="nameCol">RESERVED_BITS31_16</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>15:0</td>
		  				<td><p>Wdata[15:0]</p></td>
		  				<td>
								<p>MDIO Mode:<br>MDIO write data field.  All 16 bits are used in this access mode.  Must be set appropriately before setting the MDIO.Control.Go = 1.<br><br>I2C Mode:<br>Only the lower 8 bits are used to write data into the I2C master FIFO.  The FIFO write depth is 8 bytes max.  Writing to much to fast will cause the transaction to fail.</p>

							</td>
		  				<td>RW</td>
		  				<td>0000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the Rdata Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="I2CMDIO.Rdata-0x20000048">Rdata</a></h3>
	<p class="text">Offset: 0x20000048</p>
	<p class="text">MDIO read data register.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:16</td>
		  				<td class="nameCol">RESERVED_BITS31_16</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>15:0</td>
		  				<td><p>Rdata[15:0]</p></td>
		  				<td>
								<p>MDIO read data field.  Sample upon completion of a read (MDIO.Control.Go = 0).<br>Note: If following a MDIO read a MDIO write is performed before reading this field the Rdata from the MDIO read will be overwritten with the MDIO write Wdata.<br><br>I2C Mode:<br>Only the lower 8 bits are used to return the read data into the I2C master FIFO.  The FIFO read depth is 8 bytes max.  Software is required to indicate how many bytes the read from the device during a read transaction.  When the go bit is cleared the FIFO will hold a maximum value of 8 bytes or a minimum of MDIO.Control.RdBytesRegAddr.  Which ever is smaller.</p>

							</td>
		  				<td>R</td>
		  				<td>0000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the PllConfig Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="PLL.PllConfig-0x20000050">PllConfig</a></h3>
	<p class="text">Offset: 0x20000050</p>
	<p class="text"></p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:21</td>
		  				<td class="nameCol">RESERVED_BITS31_21</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>20</td>
		  				<td><p>CtmReset</p></td>
		  				<td>
								<p>CTM PLL reset field.  Active high reset.<br><br>0 = not in reset (normal operation)<br>1 = in reset</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>

        	  	<td>19:18</td>
		  				<td><p>CtmClkSel</p></td>
		  				<td>
								<p> Please refer to GE clocking document for more information on clock selection</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>

        	  	<td>17</td>
		  				<td><p>CtmLockEvent</p></td>
		  				<td>
								<p>PLL LOCK status change event indication field.  This field is the corresponding CxMPllLock interrupt source field.  It is pulsed on any change of LOCK status.  Not useful as a read field, for lock status use the LOCK field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>16</td>
		  				<td><p>CtmLock</p></td>
		  				<td>
								<p>Lock = 1 when FREF (input clock/M) and FFBK (feedback clock/N) phases are within 5% of each other. If phase detector subsequently indicates loss of lock, Lock = 0.<br><br>Note: maximum time to lock is less than 500 REFCK cycles.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">15:13</td>
		  				<td class="nameCol">RESERVED_BITS15_13</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>12</td>
		  				<td><p>CrmReset</p></td>
		  				<td>
								<p>CRM PLL reset field.  Active high reset.<br><br>0 = not in reset (normal operation)<br>1 = in reset</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">11:10</td>
		  				<td class="nameCol">RESERVED_BITS11_10</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>9</td>
		  				<td><p>CrmLockEvent</p></td>
		  				<td>
								<p>PLL LOCK status change event indication field.  This field is the corresponding CxMPllLock interrupt source field.  It is pulsed on any change of LOCK status.  Not useful as a read field, for lock status use the LOCK field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>8</td>
		  				<td><p>CrmLock</p></td>
		  				<td>
								<p>Lock = 1 when FREF (input clock/M) and FFBK (feedback clock/N) phases are within 5% of each other. If phase detector subsequently indicates loss of lock, Lock = 0.<br><br>Note: maximum time to lock is less than 500 REFCK cycles.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">7:5</td>
		  				<td class="nameCol">RESERVED_BITS7_5</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>4</td>
		  				<td><p>ClmReset</p></td>
		  				<td>
								<p>CLM PLL reset field.  Active high reset.<br><br>0 = not in reset (normal operation)<br>1 = in reset</p>

							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td class="bitsCol">3:2</td>
		  				<td class="nameCol">RESERVED_BITS3_2</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>ClmLockEvent</p></td>
		  				<td>
								<p>PLL LOCK status change event indication field.  This field is the corresponding CxMPllLock interrupt source field.  It is pulsed on any change of LOCK status.  Not useful as a read field, for lock status use the LOCK field.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>ClmLock</p></td>
		  				<td>
								<p>CLM PLL phase locked indication field.  Lock = 1 when FREF (input clock/M) and FFBK (feedback clock/N) phases are within 5% of each other. If phase detector subsequently indicates loss of lock, Lock = 0.<br><br>Note: maximum time to lock is less than 500 REFCK cycles.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the PllConfig2 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="PLL.PllConfig2-0x20000054">PllConfig2</a></h3>
	<p class="text">Offset: 0x20000054</p>
	<p class="text"> Generic PLL control register repurposed based on platform ID</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:0</td>
		  				<td><p>Gen[31:0]</p></td>
		  				<td>
								<p> Refer to the GE clocking manual for more information </p>

							</td>
		  				<td>RW</td>
		  				<td>0x00000000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the PllConfig3 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="PLL.PllConfig3-0x20000058">PllConfig3</a></h3>
	<p class="text">Offset: 0x20000058</p>
	<p class="text"> Generic PLL control register repurposed based on platform ID</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:0</td>
		  				<td><p>Gen[31:0]</p></td>
		  				<td>
								<p> Refer to the GE clocking manual for more information </p>

							</td>
		  				<td>RW</td>
		  				<td>0x00000000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the FreqTest Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="PLL.FreqTest-0x2000005C">FreqTest</a></h3>
	<p class="text">Offset: 0x2000005C</p>
	<p class="text">Frequency test register. Allows comparing the CTM and CRM reference clocks and the CTM and CRM PHY clocks against the known XUSB clock (60MHz) for acquiring frequency measurements.</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td class="bitsCol">31:28</td>
		  				<td class="nameCol">RESERVED_BITS31_28</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>27:24</td>
		  				<td><p>Reset[3:0]</p></td>
		  				<td>
								<p>Reset (active-high) counter and synchronizers inside Clock Detect Module for clocks:<br>
                   <br>
                   Reset[0]: CRM PHY Clock<br>
                   Reset[1]: CTM PHY Clock<br>
                   Reset[2]: CRM Reference Clock<br>
                   Reset[3]: CTM Reference Clock</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>23:16</td>
		  				<td><p>Xusb[7:0]</p></td>
		  				<td>
								<p>XUSB clock frequency test result field.  This field contains the frequency count for the XUSB clock.  This value can be compared against the PLL.FreqTest.Cxm result to obtain the frequency of the selected Cxm clock.<br><br>Ex: PLL.FreqTest.Cxm &gt; PLL.FreqTest.Xusb<br>- PLL.FreqTest.Cxm = 11111111 : PLL.FreqTest.Xusb = 01001111<br>- (11111111/01001111)*60MHz = (255/79)*60MHz = 193.7MHz<br>Ex: PLL.FreqTest.Cxm &lt; PLL.FreqTest.Xusb<br>- PLL.FreqTest.Cxm = 01001111 : PLL.FreqTest.Xusb = 11111111<br>- (01001111/11111111)*60MHz = (79/255)*60MHz = 18.6MHz  <br><br>Note: the frequency test is complete when either PLL.FreqTest.Cxm or PLL.FreqTest.Xusb = 11111111.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>15:8</td>
		  				<td><p>Cxm[7:0]</p></td>
		  				<td>
								<p>Selected clock frequency test result field.  Depending on the status of Grg.FreqTest.Select this field will contain the frequency count for the CLM, CTM, or CRM clock.  This value can be compared against the PLL.FreqTest.Xusb result to obtain the frequency of the selected clock.<br><br>Ex: PLL.FreqTest.Cxm &gt; PLL.FreqTest.Xusb<br>- PLL.FreqTest.Cxm = 11111111 : PLL.FreqTest.Xusb = 01001111<br>- (11111111/01001111)*60MHz = (255/79)*60MHz = 193.7MHz<br>Ex: PLL.FreqTest.Cxm &lt; PLL.FreqTest.Xusb<br>- PLL.FreqTest.Cxm = 01001111 : PLL.FreqTest.Xusb = 11111111<br>- (01001111/11111111)*60MHz = (79/255)*60MHz = 18.6MHz  <br><br>Note: the frequency test is complete when either PLL.FreqTest.Cxm or PLL.FreqTest.Xusb = 11111111.</p>

							</td>
		  				<td>R</td>
		  				<td>0</td>
		  				<td>unsigned</td>
					</tr>
        		<tr>
        	  	<td>7:4</td>
		  				<td><p>Select[3:0]</p></td>
		  				<td>
								<p>Frequency test clock selection field:<br>
									<br>
									4'b0000: CRM PHY Clock<br>
									4'b0001: CTM PHY Clock<br>
									4'b0010: CRM Reference Clock<br>
									4'b0011: CTM Reference Clock<br>
									4'b0100 - 4'b1111: Reserved<br>
                </p>

							</td>
		  				<td>RW</td>
		  				<td>0000</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td class="bitsCol">3:2</td>
		  				<td class="nameCol">RESERVED_BITS3_2</td>
		  				<td class="descCol">N/A</td>
		  				<td class="rwCol">N/A</td>
		  				<td class="rstCol">N/A</td>
		  				<td class="valTypeCol">N/A</td>
						</tr>
        		<tr>
        	  	<td>1</td>
		  				<td><p>Clear</p></td>
		  				<td>
								<p>Frequency counter clear field.  Before setting the Grg.FreqTest.Go bit the XUSB and CLM/CTM/CRM clock frequency counters must be cleared.  To clear the clock frequency counters 2 steps are required:<br><br>1) write Grg.FreqTest.Clear = 1<br>2) then write Grg.FreqTest.Clear = 0<br><br>Note: The time required to do both of these steps assures that the Grg.FreqTest.Clear is maintained '1' for long enough to clear the CLM/CTM/CRM clock domain frequency counter.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
        		<tr>
        	  	<td>0</td>
		  				<td><p>Go</p></td>
		  				<td>
								<p>Frequency counter GO field.  Set '1' to start frequency counters.  This field is automatically cleared when clock result bit fields Grg.FreqTest.Xusb and Grg.FreqTest.Cxm are ready to be read.<br><br>Note: Only set Grg.FreqTest.Go = 1 after cycling the Grg.FreqTest.Clear.</p>

							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the PllConfig4 Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="PLL.PllConfig4-0x20000060">PllConfig4</a></h3>
	<p class="text">Offset: 0x20000060</p>
	<p class="text"> Generic PLL control register repurposed based on platform ID</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:0</td>
		  				<td><p>Gen[31:0]</p></td>
		  				<td>
								<p> Refer to the GE clocking manual for more information </p>

							</td>
		  				<td>RW</td>
		  				<td>0x00000000</td>
		  				<td>hexadecimal</td>
					</tr>

			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the GpioDrive Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="IOCFG.GpioDrive-0x20000064">GpioDrive</a></h3>
	<p class="text">Offset: 0x20000064</p>
	<p class="text">GPIO Output Drive Strength Controls<br>
    <br>
    Drive (Output Drive Strength):<br>
    00:  4mA<br>
    01:  8mA<br>
    10: 12mA<br>
    11: 16mA<br>
  </p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:30</td>
		  				<td><p>Drive[15]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>29:28</td>
		  				<td><p>Drive[14]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>27:26</td>
		  				<td><p>Drive[13]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>25:24</td>
		  				<td><p>Drive[12]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>23:22</td>
		  				<td><p>Drive[11]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>21:20</td>
		  				<td><p>Drive[10]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>19:18</td>
		  				<td><p>Drive[9]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>17:16</td>
		  				<td><p>Drive[8]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>15:14</td>
		  				<td><p>Drive[7]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>13:12</td>
		  				<td><p>Drive[6]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>11:10</td>
		  				<td><p>Drive[5]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>9:8</td>
		  				<td><p>Drive[4]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>7:6</td>
		  				<td><p>Drive[3]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>5:4</td>
		  				<td><p>Drive[2]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>3:2</td>
		  				<td><p>Drive[1]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>1:0</td>
		  				<td><p>Drive[0]</p></td>
		  				<td>
								<p>See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>11</td>
		  				<td>binary</td>
					</tr>
			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the GpioPull Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="IOCFG.GpioPull-0x20000068">GpioPull</a></h3>
	<p class="text">Offset: 0x20000068</p>
	<p class="text">GPIO Pull-Up/Pull-Down Controls<br>
    <br>
    Pull (Input Pull-Up / Pull-Down):<br>
    00: None<br>
    01: Pull-Down<br>
    10: Pull-Up<br>
    11: Keeper<br>
  </p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:30</td>
		  				<td><p>Pull[15]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>29:28</td>
		  				<td><p>Pull[14]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>27:26</td>
		  				<td><p>Pull[13]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>25:24</td>
		  				<td><p>Pull[12]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>23:22</td>
		  				<td><p>Pull[11]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>21:20</td>
		  				<td><p>Pull[10]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>19:18</td>
		  				<td><p>Pull[9]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>17:16</td>
		  				<td><p>Pull[8]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>15:14</td>
		  				<td><p>Pull[7]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>13:12</td>
		  				<td><p>Pull[6]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>11:10</td>
		  				<td><p>Pull[5]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>9:8</td>
		  				<td><p>Pull[4]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>7:6</td>
		  				<td><p>Pull[3]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>5:4</td>
		  				<td><p>Pull[2]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>3:2</td>
		  				<td><p>Pull[1]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>1:0</td>
		  				<td><p>Pull[0]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the GpioSchmittSlew Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="IOCFG.GpioSchmittSlew-0x2000006C">GpioSchmittSlew</a></h3>
	<p class="text">Offset: 0x2000006C</p>
	<p class="text">GPIO Input Schmitt Trigger and Output Slew Rate Controls<br>
    <br>
    Schmitt (Input Schmitt Trigger):<br>
    0: Normal<br>
    1: Schmitt Trigger<br>
    <br>
    Slew (Output Slew Rate):<br>
    0: Fast<br>
    1: Slow<br>
  </p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31</td>
		  				<td><p>Slew[15]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>30</td>
		  				<td><p>Slew[14]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>29</td>
		  				<td><p>Slew[13]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>28</td>
		  				<td><p>Slew[12]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>27</td>
		  				<td><p>Slew[11]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>26</td>
		  				<td><p>Slew[10]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>25</td>
		  				<td><p>Slew[9]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>24</td>
		  				<td><p>Slew[8]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>23</td>
		  				<td><p>Slew[7]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>22</td>
		  				<td><p>Slew[6]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>21</td>
		  				<td><p>Slew[5]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>20</td>
		  				<td><p>Slew[4]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>19</td>
		  				<td><p>Slew[3]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>18</td>
		  				<td><p>Slew[2]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>17</td>
		  				<td><p>Slew[1]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>16</td>
		  				<td><p>Slew[0]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>15</td>
		  				<td><p>Schmitt[15]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>14</td>
		  				<td><p>Schmitt[14]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>13</td>
		  				<td><p>Schmitt[13]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>12</td>
		  				<td><p>Schmitt[12]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>11</td>
		  				<td><p>Schmitt[11]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>10</td>
		  				<td><p>Schmitt[10]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>9</td>
		  				<td><p>Schmitt[9]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>8</td>
		  				<td><p>Schmitt[8]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>7</td>
		  				<td><p>Schmitt[7]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>6</td>
		  				<td><p>Schmitt[6]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>5</td>
		  				<td><p>Schmitt[5]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>4</td>
		  				<td><p>Schmitt[4]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>3</td>
		  				<td><p>Schmitt[3]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>2</td>
		  				<td><p>Schmitt[2]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>1</td>
		  				<td><p>Schmitt[1]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
					</tr>
						<tr>
        	  	<td>0</td>
		  				<td><p>Schmitt[0]</p></td>
		  				<td>
								<p>see header above</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the GpioMux Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="IOCFG.GpioMux-0x20000070">GpioMux</a></h3>
	<p class="text">Offset: 0x20000070</p>
	<p class="text">GPIO Output Mux Controls</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:16</td>
		  				<td><p>RESERVED_BITS31_16</p></td>
		  				<td>N/A</td>
		  				<td>N/A</td>
		  				<td>N/A</td>
		  				<td>N/A</td>
					</tr>
						<tr>
        	  	<td>15</td>
		  				<td><p>Mux[15]</p></td>
		  				<td>
								<p>0: GPIO[15]<br>
                   1: HSSQ</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>14</td>
		  				<td><p>Mux[14]</p></td>
		  				<td>
								<p>0: GPIO[14]<br>
                   1: RXERROR</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>13</td>
		  				<td><p>Mux[13]</p></td>
		  				<td>
								<p>0: GPIO[13]<br>
                   1: RXACTIVE</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>12</td>
		  				<td><p>Mux[12]</p></td>
		  				<td>
								<p>0: GPIO[12]<br>
                   1: RXVALID</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>11</td>
		  				<td><p>Mux[11]</p></td>
		  				<td>
								<p>0: GPIO[11]<br>
                   1: RX_RCV</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>10</td>
		  				<td><p>Mux[10]</p></td>
		  				<td>
								<p>0: GPIO[10]<br>
                   1: RX_DM</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>9</td>
		  				<td><p>Mux[9]</p></td>
		  				<td>
								<p>0: GPIO[9]<br>
                   1: RX_DP</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>8</td>
		  				<td><p>Mux[8]</p></td>
		  				<td>
								<p>0: GPIO[8]<br>
                   1: TXREADY</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>7</td>
		  				<td><p>Mux[7]</p></td>
		  				<td>
								<p>0: GPIO[7]<br>
                   1: TXVALID</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>6</td>
		  				<td><p>Mux[6]</p></td>
		  				<td>
								<p>0: GPIO[6]<br>
                   1: TERMSELECT</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>5</td>
		  				<td><p>Mux[5]</p></td>
		  				<td>
								<p>0: GPIO[5]<br>
                   1: OPMODE_1</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>4</td>
		  				<td><p>Mux[4]</p></td>
		  				<td>
								<p>0: GPIO[4]<br>
                   1: OPMODE_0</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>3</td>
		  				<td><p>Mux[3]</p></td>
		  				<td>
								<p>0: GPIO[3]<br>
                   1: XCVRSELECT_1</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>2</td>
		  				<td><p>Mux[2]</p></td>
		  				<td>
								<p>0: GPIO[2]<br>
                   1: XCVRSELECT_0</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>1</td>
		  				<td><p>Mux[1]</p></td>
		  				<td>
								<p>0: GPIO[1]<br>
                   1: LINESTATE_1</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>0</td>
		  				<td><p>Mux[0]</p></td>
		  				<td>
								<p>0: GPIO[0]<br>
                   1: LINESTATE_0</p>
							</td>
		  				<td>rw</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ClmTx Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="IOCFG.ClmTx-0x20000074">ClmTx</a></h3>
	<p class="text">Offset: 0x20000074</p>
	<p class="text">CLM Output Controls<br>
    <br>
    Enable (Output Enable):<br>
    0: Disable (Hi-Z)<br>
    1: Enable  (Drive)<br>
    <br>
    Slew (Output Slew Rate):<br>
    0: Fast<br>
    1: Slow<br>
    <br>
    Drive (Output Drive Strenth):<br>
    00:  4mA<br>
    01:  8mA<br>
    10: 12mA<br>
    11: 16mA<br>
  </p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:30</td>
		  				<td><p>Drive[7]</p></td>
		  				<td>
								<p>Reserved</p>
							</td>
		  				<td>RW</td>
		  				<td>00</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>29:28</td>
		  				<td><p>Drive[6]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[7:4] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>27:26</td>
		  				<td><p>Drive[5]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[3:2] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>25:24</td>
		  				<td><p>Drive[4]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[1] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>23:22</td>
		  				<td><p>Drive[3]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[0] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>21:20</td>
		  				<td><p>Drive[2]</p></td>
		  				<td>
								<p>O_CLM_TX_EN - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>19:18</td>
		  				<td><p>Drive[1]</p></td>
		  				<td>
								<p>O_CLM_TX_ER - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>17:16</td>
		  				<td><p>Drive[0]</p></td>
		  				<td>
								<p>O_CLM_TX_CLK - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>15</td>
		  				<td><p>Slew[7]</p></td>
		  				<td>
								<p>Reserved</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>14</td>
		  				<td><p>Slew[6]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[7:4] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>13</td>
		  				<td><p>Slew[5]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[3:2] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>12</td>
		  				<td><p>Slew[4]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[1] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>11</td>
		  				<td><p>Slew[3]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[0] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>10</td>
		  				<td><p>Slew[2]</p></td>
		  				<td>
								<p>O_CLM_TX_EN - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>9</td>
		  				<td><p>Slew[1]</p></td>
		  				<td>
								<p>O_CLM_TX_ER - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>8</td>
		  				<td><p>Slew[0]</p></td>
		  				<td>
								<p>O_CLM_TX_CLK - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>7</td>
		  				<td><p>Enable[7]</p></td>
		  				<td>
								<p>Reserved</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>6</td>
		  				<td><p>Enable[6]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[7:4] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>5</td>
		  				<td><p>Enable[5]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[3:2] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>4</td>
		  				<td><p>Enable[4]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[1] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>3</td>
		  				<td><p>Enable[3]</p></td>
		  				<td>
								<p>O_CLM_TX_DATA[0] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>2</td>
		  				<td><p>Enable[2]</p></td>
		  				<td>
								<p>O_CLM_TX_EN - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>1</td>
		  				<td><p>Enable[1]</p></td>
		  				<td>
								<p>O_CLM_TX_ER - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>0</td>
		  				<td><p>Enable[0]</p></td>
		  				<td>
								<p>O_CLM_TX_CLK - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>1</td>
		  				<td>binary</td>
					</tr>
			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the ClmRx Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="IOCFG.ClmRx-0x20000078">ClmRx</a></h3>
	<p class="text">Offset: 0x20000078</p>
	<p class="text">CLM Input Controls<br>
    <br>
    Pull (Input Pull-Up / Pull-Down):<br>
    00: None<br>
    01: Pull-Down<br>
    10: Pull-Up<br>
    11: Keeper<br>
    <br>
    Schmitt (Input Schmitt Trigger):<br>
    0: Normal<br>
    1: Schmitt Trigger<br>
  </p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:24</td>
		  				<td><p>RESERVED_BITS31_24</p></td>
		  				<td>
								<p>N/A</p>
							</td>
		  				<td>N/A</td>
		  				<td>N/A</td>
		  				<td>N/A</td>
					</tr>
						<tr>
        	  	<td>23</td>
		  				<td><p>Schmitt[7]</p></td>
		  				<td>
								<p>I_CLM_TX_FC - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>22</td>
		  				<td><p>Schmitt[6]</p></td>
		  				<td>
								<p>I_CLM_RX_DATA[7:4] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>21</td>
		  				<td><p>Schmitt[5]</p></td>
		  				<td>
								<p>I_CLM_RX_DATA[3:2] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>20</td>
		  				<td><p>Schmitt[4]</p></td>
		  				<td>
								<p>I_CLM_RX_DATA[1] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>19</td>
		  				<td><p>Schmitt[3]</p></td>
		  				<td>
								<p>I_CLM_RX_DATA[0] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>18</td>
		  				<td><p>Schmitt[2]</p></td>
		  				<td>
								<p>I_CLM_RX_DV - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>17</td>
		  				<td><p>Schmitt[1]</p></td>
		  				<td>
								<p>I_CLM_RX_ER - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>16</td>
		  				<td><p>Schmitt[0]</p></td>
		  				<td>
								<p>I_CLM_RX_CLK - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>0</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>15:14</td>
		  				<td><p>Pull[7]</p></td>
		  				<td>
								<p>I_CLM_TX_FC - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>13:12</td>
		  				<td><p>Pull[6]</p></td>
		  				<td>
								<p>I_CLM_RX_DATA[7:4] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>11:10</td>
		  				<td><p>Pull[5]</p></td>
		  				<td>
								<p>I_CLM_RX_DATA[3:2] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>9:8</td>
		  				<td><p>Pull[4]</p></td>
		  				<td>
								<p>I_CLM_RX_DATA[1] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>7:6</td>
		  				<td><p>Pull[3]</p></td>
		  				<td>
								<p>I_CLM_RX_DATA[0] - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>5:4</td>
		  				<td><p>Pull[2]</p></td>
		  				<td>
								<p>I_CLM_RX_DV - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>3:2</td>
		  				<td><p>Pull[1]</p></td>
		  				<td>
								<p>I_CLM_RX_ER - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>1:0</td>
		  				<td><p>Pull[0]</p></td>
		  				<td>
								<p>I_CLM_RX_CLK - See header above</p>
							</td>
		  				<td>RW</td>
		  				<td>01</td>
		  				<td>binary</td>
					</tr>
			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<!--
		**********************************************************************
	 	Description of the RefClk Register and it's BitFields
		**********************************************************************
	-->
	<h3><a name="IOCFG.RefClk-0x2000007C">RefClk</a></h3>
	<p class="text">Offset: 0x2000007C</p>
	<p class="text">Input and Output Reference Clock Controls</p>

	<table class="bitFields">
		<colgroup span="5">
		<col class="bitsCol">
		<col class="nameCol">
		<col class="descCol">
		<col class="rwCol">
		<col class="rstCol">
		<col class="valTypeCol">
				</colgroup>
				<thead>
	 			<tr>
		 			<th>Bits</th>
	 				<th>Field Name</th>
					<th>Description</th>
					<th>R/W</th>
	 				<th>Reset Value</th>
	 				<th>Value Type</th>
	    	</tr>
				</thead>
				<tbody>
						<tr>
        	  	<td>31:16</td>
		  				<td><p>RESERVED_BITS31_16</p></td>
		  				<td>
								<p>N/A</p>
							</td>
		  				<td>N/A</td>
		  				<td>N/A</td>
		  				<td>N/A</td>
					</tr>
						<tr>
        	  	<td>15:12</td>
		  				<td><p>In1</p></td>
		  				<td>
								<p>In1[3] - Reserved<br>
                  <br>
                  In1[2] - Input Schmitt Trigger:<br>
                  0: Normal<br>
                  1: Schmitt Trigger<br>
                  <br>
                  In1[1:0] - Input Pull-Up / Pull-Down:<br>
                  00: None<br>
                  01: Pull-Down<br>
                  10: Pull-Up<br>
                  11: Keeper</p>
							</td>
		  				<td>RW</td>
		  				<td>0000</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>11:8</td>
		  				<td><p>In0</p></td>
		  				<td>
								<p>In0[3] - Reserved<br>
                  <br>
                  In0[2] - Input Schmitt Trigger:<br>
                  0: Normal<br>
                  1: Schmitt Trigger<br>
                  <br>
                  In0[1:0] - Input Pull-Up / Pull-Down:<br>
                  00: None<br>
                  01: Pull-Down<br>
                  10: Pull-Up<br>
                  11: Keeper</p>
							</td>
		  				<td>RW</td>
		  				<td>0000</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>7:4</td>
		  				<td><p>Out1</p></td>
		  				<td>
								<p>Out1[3:2] - Output Drive Strength:<br>
                  00:  4mA<br>
                  01:  8mA<br>
                  10: 12mA<br>
                  11: 16mA<br>
                  <br>
                  Out1[1] - Output Slew Rate:<br>
                  0: Fast<br>
                  1: Slow<br>
                  <br>
                  Out1[0] - Output Enable:<br>
                  0: Disable (Hi-Z)<br>
                  1: Enable  (Drive)</p>
							</td>
		  				<td>RW</td>
		  				<td>0101</td>
		  				<td>binary</td>
					</tr>
						<tr>
        	  	<td>3:0</td>
		  				<td><p>Out0</p></td>
		  				<td>
								<p>Out0[3:2] - Output Drive Strength:<br>
                  00:  4mA<br>
                  01:  8mA<br>
                  10: 12mA<br>
                  11: 16mA<br>
                  <br>
                  Out0[1] - Output Slew Rate:<br>
                  0: Fast<br>
                  1: Slow<br>
                  <br>
                  Out0[0] - Output Enable:<br>
                  0: Disable (Hi-Z)<br>
                  1: Enable  (Drive)</p>
							</td>
		  				<td>RW</td>
		  				<td>0101</td>
		  				<td>binary</td>
					</tr>
			</tbody>
      </table>
			<p><a class="back" href="#Register_Summary">Back to Register Summary Table</a></p>
	<table class="footer">
	<tbody><tr>
		<td><p>Grg Memory Mapped Registers</p></td>
		<td><p align="center">©2009 Productivity Design Tools Inc. (PDTi)</p></td>
		<td><p align="right">Generated using <a href="http://www.productive-eda.com/">PDTi</a> SpectaReg.</p></td>
	</tr>
	</tbody></table>


</body></html>
