 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 21:59:37 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_File_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_File_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[6] (Register_File_8_x_16)               0.00       0.48 f
  U0_ALU/B[6] (ALU_16_bit)                                0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_60/b[6] (ALU_16_bit_DW_div_uns_0)            0.00       0.70 f
  U0_ALU/div_60/U70/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_60/U67/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_60/U65/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_60/U62/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_60/U40/Y (CLKMX2X2M)                         0.24       1.72 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_60/U63/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_60/U46/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_60/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_60/U64/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_60/U51/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.04 f
  U0_ALU/div_60/U66/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_60/U55/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.01 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_60/U68/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_60/U58/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.36 f
  U0_ALU/div_60/U69/Y (AND2X1M)                           0.32       9.68 f
  U0_ALU/div_60/U60/Y (CLKMX2X2M)                         0.25       9.93 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.39 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.71 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.01 f
  U0_ALU/div_60/U71/Y (AND2X1M)                           0.34      12.35 f
  U0_ALU/div_60/U61/Y (CLKMX2X2M)                         0.24      12.59 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.04 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.37 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.70 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.02 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.35 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.68 f
  U0_ALU/div_60/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      15.00 f
  U0_ALU/div_60/quotient[0] (ALU_16_bit_DW_div_uns_0)     0.00      15.00 f
  U0_ALU/U31/Y (AOI222X1M)                                0.41      15.41 r
  U0_ALU/U28/Y (AOI31X2M)                                 0.14      15.55 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.55 f
  data arrival time                                                 15.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.08


  Startpoint: U0_SYS_CTRL/cmd_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/latch_out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg_reg[1]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/cmd_reg_reg[1]/QN (DFFRX1M)                 0.44       0.44 r
  U0_SYS_CTRL/clk_en (SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4)
                                                          0.00       0.44 r
  U0_CLK_GATE/clk_en (CLK_GATE)                           0.00       0.44 r
  U0_CLK_GATE/latch_out_reg/D (TLATNX2M)                  0.00       0.44 r
  data arrival time                                                  0.44

  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_CLK_GATE/latch_out_reg/GN (TLATNX2M)                 0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        9.36

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                            10.00   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                         9.90   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.51       0.51 f
  U0_ClkDiv/U22/Y (INVX2M)                                0.08       0.59 r
  U0_ClkDiv/U72/Y (CLKNAND2X2M)                           0.10       0.69 f
  U0_ClkDiv/U73/Y (AOI22X1M)                              0.19       0.88 r
  U0_ClkDiv/U74/Y (NOR3X1M)                               0.07       0.95 f
  U0_ClkDiv/U80/Y (AND4X1M)                               0.27       1.22 f
  U0_ClkDiv/U16/Y (AO22X1M)                               0.35       1.57 f
  U0_ClkDiv/U3/Y (AOI221XLM)                              0.56       2.12 r
  U0_ClkDiv/U5/Y (INVX2M)                                 0.28       2.41 f
  U0_ClkDiv/U19/Y (OAI32X1M)                              0.16       2.56 r
  U0_ClkDiv/flag_reg/D (DFFRQX2M)                         0.00       2.56 r
  data arrival time                                                  2.56

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/flag_reg/CK (DFFRQX2M)                        0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      268.19


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/rx_in_s (UART)                                  0.00      54.29 f
  U0_UART/u_rx/rx_in (UART_RX)                            0.00      54.29 f
  U0_UART/u_rx/u_RX_FSM/rx_in (RX_FSM)                    0.00      54.29 f
  U0_UART/u_rx/u_RX_FSM/U3/Y (OAI31X1M)                   0.43      54.73 r
  U0_UART/u_rx/u_RX_FSM/enable (RX_FSM)                   0.00      54.73 r
  U0_UART/u_rx/u_edge_bit_counter/enable (edge_bit_counter)
                                                          0.00      54.73 r
  U0_UART/u_rx/u_edge_bit_counter/U5/Y (INVX2M)           0.14      54.87 f
  U0_UART/u_rx/u_edge_bit_counter/U4/Y (NOR2X2M)          0.31      55.18 r
  U0_UART/u_rx/u_edge_bit_counter/U6/Y (AOI21X2M)         0.09      55.27 f
  U0_UART/u_rx/u_edge_bit_counter/U14/Y (OA21X2M)         0.17      55.45 f
  U0_UART/u_rx/u_edge_bit_counter/U13/Y (OAI32X1M)        0.11      55.55 r
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      55.55 r
  data arrival time                                                 55.55

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/u_rx/u_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.55
  --------------------------------------------------------------------------
  slack (MET)                                                      215.20


  Startpoint: U0_UART/u_tx/u_mux/tx_out_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u_tx/u_mux/tx_out_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_UART/u_tx/u_mux/tx_out_reg/Q (DFFRQX2M)              0.87       0.87 r
  U0_UART/u_tx/u_mux/tx_out (mux)                         0.00       0.87 r
  U0_UART/u_tx/tx_out (UART_TX)                           0.00       0.87 r
  U0_UART/tx_out_s (UART)                                 0.00       0.87 r
  UART_TX_O (out)                                         0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_TX_CLK (rise edge)                        8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                     6944.13


1
