Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'SDRAM_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o SDRAM_top_map.ncd SDRAM_top.ngd SDRAM_top.pcf 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Sep 22 12:09:05 2023

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                   544 out of  11,440    4%
    Number used as Flip Flops:                 544
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        560 out of   5,720    9%
    Number used as logic:                      502 out of   5,720    8%
      Number using O6 output only:             262
      Number using O5 output only:              74
      Number using O5 and O6:                  166
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:     58
      Number with same-slice register load:     50
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   205 out of   1,430   14%
  Number of MUXCYs used:                       240 out of   2,860    8%
  Number of LUT Flip Flop pairs used:          649
    Number with an unused Flip Flop:           209 out of     649   32%
    Number with an unused LUT:                  89 out of     649   13%
    Number of fully used LUT-FF pairs:         351 out of     649   54%
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:             112 out of  11,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     102   50%
    Number of LOCed IOBs:                       51 out of      51  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         3 out of      32    9%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.30

Peak Memory Usage:  322 MB
Total REAL time to MAP completion:  6 secs 
Total CPU time to MAP completion:   1 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Place:1206 - This design contains a global buffer instance,
   <INST0_PLL_base50mhz_25mhz/clkout1_buf>, driving the net, <CLOCK_50MHZ>, that
   is driving the following (first 30) non-clock load pins off chip.
   < PIN: SDRAM_CLK.O; >
   This design practice, in Spartan-6, can lead to an unroutable situation due
   to limitations in the global routing. If the design does route there may be
   excessive delay or skew on this net. It is recommended to use a Clock
   Forwarding technique to create a reliable and repeatable low skew solution:
   instantiate an ODDR2 component; tie the .D0 pin to Logic1; tie the .D1 pin to
   Logic0; tie the clock net to be forwarded to .C0; tie the inverted clock to
   .C1. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was
   applied on COMP.PIN <INST0_PLL_base50mhz_25mhz/clkout1_buf.O> allowing your
   design to continue. This constraint disables all clock placer rules related
   to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <INST0_PLL_base50mhz_25mhz/clkout1_buf>,
   driving the net, <CLOCK_50MHZ>, that is driving the following (first 30)
   non-clock load pins.
   < PIN: SDRAM_CLK.O; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <INST0_PLL_base50mhz_25mhz/clkout1_buf.O> allowing your design to continue.
   This constraint disables all clock placer rules related to the specified
   COMP.PIN.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fif
   o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_
   i<1> has no load.
INFO:LIT:395 - The above info message is repeated 14 more times for the
   following (max. 5 shown):
   INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fif
   o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_
   i<0>,
   INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fif
   o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
   ,
   INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fif
   o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft
   _i,
   INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fif
   o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_
   stg_inst/Q_reg<0>,
   INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_
   i<6>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  35 block(s) removed
   8 block(s) optimized away
  35 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i<1>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i<0>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd_
tmp<0>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_0_r
stpot" (ROM) removed.
  The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_0_r
stpot" is sourceless and has been removed.
   Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_0"
(FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/diff_wr_rd[
10]_GND_182_o_add_3_OUT<1>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/rd_dc_i_1"
(SFF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwf
t_leaving_empty_fwft_OR_7_o" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
(FF) removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
(FF) removed.
  The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
is sourceless and has been removed.
   Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwf
t_leaving_empty_fwft_OR_7_o1" (ROM) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_i
nst/D<0>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_i
nst/Q_reg_0" (FF) removed.
  The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_i
nst/Q_reg<0>" is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_i
nst/D<0>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_i
nst/Q_reg_0" (FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_X
OR_10_o" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>"
is sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is
sourceless and has been removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_184_o_G
ND_184_o_sub_2_OUT<6>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
(FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_184_o_G
ND_184_o_sub_2_OUT<5>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
(FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_184_o_G
ND_184_o_sub_2_OUT<4>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
(FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_184_o_G
ND_184_o_sub_2_OUT<3>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
(FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_184_o_G
ND_184_o_sub_2_OUT<2>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
(FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_184_o_G
ND_184_o_sub_2_OUT<1>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
(FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/GND_184_o_G
ND_184_o_sub_2_OUT<0>" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
(FF) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft
_leaving_empty_fwft_OR_7_o" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
(FF) removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
(FF) removed.
  The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
is sourceless and has been removed.
   Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft
_leaving_empty_fwft_OR_7_o1" (ROM) removed.
The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XO
R_76_o" is sourceless and has been removed.
 Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/D<0>" is sourceless and has been removed.
   Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_in
st/Q_reg_0" (FF) removed.
    The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/D<0>" is sourceless and has been removed.
     Sourceless block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg_0" (FF) removed.
      The signal
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_in
st/Q_reg<0>" is sourceless and has been removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[
1]_XOR_76_o_xo<0>1" (ROM) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_18
4_o_GND_184_o_sub_2_OUT<11:0>_xor<0>" (XOR) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_18
4_o_GND_184_o_sub_2_OUT<11:0>_xor<1>" (XOR) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_18
4_o_GND_184_o_sub_2_OUT<11:0>_xor<2>" (XOR) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_18
4_o_GND_184_o_sub_2_OUT<11:0>_xor<3>" (XOR) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_18
4_o_GND_184_o_sub_2_OUT<11:0>_xor<4>" (XOR) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_18
4_o_GND_184_o_sub_2_OUT<11:0>_xor<5>" (XOR) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_18
4_o_GND_184_o_sub_2_OUT<11:0>_xor<6>" (XOR) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR
[1]_XOR_10_o_xo<0>1" (ROM) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/Madd_diff_w
r_rd[10]_GND_182_o_add_3_OUT_xor<1>11_INV_0" (BUF) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/Msub_diff_w
r_rd_tmp_xor<0>" (XOR) removed.
Unused block
"INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
(FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND
		INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/U0/xst_fifo_
generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gna
tivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/XST_GND
VCC 		INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8/XST_VCC
GND
		INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/U0/xst_fifo
_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gn
ativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/XST_GND
VCC 		INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| H_Sync_sign                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Rst_n                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SDRAM_A_ADDR<0>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<1>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<2>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<3>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<4>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<5>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<6>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<7>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<8>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<9>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<10>                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_A_ADDR<11>                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_BANK_ADDR<0>                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_BANK_ADDR<1>                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_CAS_N                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_CKE                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_CLK                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_CS_N                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<2>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<3>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<4>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<5>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<6>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<7>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<8>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<9>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<10>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<11>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<12>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<13>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<14>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQ<15>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQM<0>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_DQM<1>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_RAS_N                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDRAM_WE_N                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Sys_clk                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| V_Sync_sign                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| blue_sign<0>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| blue_sign<1>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| grenn_sign<0>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| grenn_sign<1>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| grenn_sign<2>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| red_sign<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| red_sign<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| red_sign<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rx                                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
