###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          471   # Number of WRITE/WRITEP commands
num_reads_done                 =       228458   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       204595   # Number of read row buffer hits
num_read_cmds                  =       228461   # Number of READ/READP commands
num_writes_done                =          473   # Number of read requests issued
num_write_row_hits             =          300   # Number of write row buffer hits
num_act_cmds                   =        24052   # Number of ACT commands
num_pre_cmds                   =        24030   # Number of PRE commands
num_ondemand_pres              =         6215   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8916959   # Cyles of rank active rank.0
rank_active_cycles.1           =      8476855   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1083041   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1523145   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       205234   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          642   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          139   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          121   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          229   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          541   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1150   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          613   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           24   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           27   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20214   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           19   # Write cmd latency (cycles)
write_latency[100-119]         =           14   # Write cmd latency (cycles)
write_latency[120-139]         =           10   # Write cmd latency (cycles)
write_latency[140-159]         =            5   # Write cmd latency (cycles)
write_latency[160-179]         =            2   # Write cmd latency (cycles)
write_latency[180-199]         =            3   # Write cmd latency (cycles)
write_latency[200-]            =          403   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       134627   # Read request latency (cycles)
read_latency[40-59]            =        48398   # Read request latency (cycles)
read_latency[60-79]            =        17053   # Read request latency (cycles)
read_latency[80-99]            =         4902   # Read request latency (cycles)
read_latency[100-119]          =         3141   # Read request latency (cycles)
read_latency[120-139]          =         2316   # Read request latency (cycles)
read_latency[140-159]          =         1587   # Read request latency (cycles)
read_latency[160-179]          =         1317   # Read request latency (cycles)
read_latency[180-199]          =         1141   # Read request latency (cycles)
read_latency[200-]             =        13976   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.35123e+06   # Write energy
read_energy                    =  9.21155e+08   # Read energy
act_energy                     =  6.58063e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   5.1986e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   7.3111e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.56418e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.28956e+09   # Active standby energy rank.1
average_read_latency           =      64.2957   # Average read request latency (cycles)
average_interarrival           =      43.6806   # Average request interarrival latency (cycles)
total_energy                   =  1.37987e+10   # Total energy (pJ)
average_power                  =      1379.87   # Average power (mW)
average_bandwidth              =      1.95354   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4066   # Number of WRITE/WRITEP commands
num_reads_done                 =       231316   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       204918   # Number of read row buffer hits
num_read_cmds                  =       231320   # Number of READ/READP commands
num_writes_done                =         4071   # Number of read requests issued
num_write_row_hits             =         3255   # Number of write row buffer hits
num_act_cmds                   =        27231   # Number of ACT commands
num_pre_cmds                   =        27211   # Number of PRE commands
num_ondemand_pres              =        10209   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8657437   # Cyles of rank active rank.0
rank_active_cycles.1           =      8632549   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1342563   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1367451   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       211724   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          623   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          158   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          124   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          231   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          540   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1139   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          631   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           20   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           24   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20177   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           27   # Write cmd latency (cycles)
write_latency[60-79]           =           56   # Write cmd latency (cycles)
write_latency[80-99]           =          140   # Write cmd latency (cycles)
write_latency[100-119]         =          146   # Write cmd latency (cycles)
write_latency[120-139]         =          112   # Write cmd latency (cycles)
write_latency[140-159]         =          171   # Write cmd latency (cycles)
write_latency[160-179]         =          166   # Write cmd latency (cycles)
write_latency[180-199]         =          107   # Write cmd latency (cycles)
write_latency[200-]            =         3136   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       133475   # Read request latency (cycles)
read_latency[40-59]            =        47396   # Read request latency (cycles)
read_latency[60-79]            =        19723   # Read request latency (cycles)
read_latency[80-99]            =         5451   # Read request latency (cycles)
read_latency[100-119]          =         3980   # Read request latency (cycles)
read_latency[120-139]          =         3127   # Read request latency (cycles)
read_latency[140-159]          =         1723   # Read request latency (cycles)
read_latency[160-179]          =         1361   # Read request latency (cycles)
read_latency[180-199]          =         1221   # Read request latency (cycles)
read_latency[200-]             =        13859   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.02975e+07   # Write energy
read_energy                    =  9.32682e+08   # Read energy
act_energy                     =   7.4504e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   6.4443e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.56376e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.40224e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.38671e+09   # Active standby energy rank.1
average_read_latency           =      62.9861   # Average read request latency (cycles)
average_interarrival           =      42.4824   # Average request interarrival latency (cycles)
total_energy                   =  1.38219e+10   # Total energy (pJ)
average_power                  =      1382.19   # Average power (mW)
average_bandwidth              =      2.00864   # Average bandwidth
