{"vcs1":{"timestamp_begin":1727429618.319896335, "rt":1.34, "ut":0.64, "st":0.20}}
{"vcselab":{"timestamp_begin":1727429619.749703736, "rt":0.94, "ut":0.39, "st":0.14}}
{"link":{"timestamp_begin":1727429620.757082340, "rt":0.41, "ut":0.18, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727429617.735033044}
{"VCS_COMP_START_TIME": 1727429617.735033044}
{"VCS_COMP_END_TIME": 1727429622.588200612}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+prog4 +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog4 +notimingcheck"}
{"vcs1": {"peak_mem": 350496}}
{"vcselab": {"peak_mem": 225800}}
