\documentclass[10pt,a4paper]{article}
\usepackage{geometry}
\usepackage{geometry}
\geometry{
	a4paper,
	top=0.5cm,
	margin=2.0cm,
	headheight=1.5cm,
	includeheadfoot
 }
 
\usepackage{amsmath}
\usepackage{amsfonts}
\usepackage{amssymb}
\usepackage{graphicx}
\usepackage{lmodern}
\usepackage{enumitem}
\usepackage{gensymb}

%\usepackage[latin1]{inputenc}
\usepackage[USenglish,british,american,australian,english]{babel}

\usepackage{fancyhdr}
\usepackage{fancybox}
\usepackage{graphicx}
\usepackage[usenames, dvipsnames]{xcolor}

\usepackage{ulem}
\usepackage{lipsum}% just to generate text for the example
\usepackage{ifthen}

\setlength{\parindent}{0pt} % get rid of annoying indents

\author{David Lanzend√∂rfer}
\title{Process datasheet: LibreSilicon 1um (hightech)}

\fancyhead[L]{
	\ifthenelse{\value{page}=1}{
		\large{\textbf{Libre Silicon 1.0$\mu m$ process:}} \\
		\textcolor{Blue}{\huge{\textbf{LS1UH}}} \\
		\small{\textbf{Hightech variant}}	 \\	
	}{
		\textcolor{Blue}{\huge{\textbf{LS1UH}}} \\
	}
}

\rhead{
	\includegraphics[width=2.0cm]{img/LSA-lightblue.png} \\
}

\addtolength{\headheight}{2\baselineskip}
\addtolength{\headheight}{0.61pt}

\pagestyle{fancy}

\renewcommand{\section}[1]{
	\vspace{20pt}
	\fcolorbox{RoyalBlue}{RoyalBlue}{
		\begin{minipage}{\textwidth}
			\textcolor{white}{\textbf{\uppercase{#1}}}
		\end{minipage}
	}
}

%\renewcommand{\headrulewidth}{0pt}

\usepackage[scaled]{helvet}
\renewcommand\familydefault{\sfdefault}
\usepackage[T1]{fontenc}

\begin{document}
\section{description}

\begin{minipage}[t]{0.45\textwidth}
	The LibreSilicons LS1UH process is a contemporary engineered 1.0 micron modular mixed signal CMOS technology for high reliability.
	Based upon the common single poly with up to 3 metal layers 1.0 micron drawn gate length and a twin-well process,
	enriched with newer features as non-volatile memory. The platform is ideal for mixed-signal applications in harsh environments,
	as well as emdedded systems
	\end{minipage}\hspace{20pt}\begin{minipage}[t]{0.45\textwidth}
	reliable over large temperature and voltage supply ranges. Fitting for many applications in infrastructure,
	industrial and consumer market. Delivered NDA-free with industrial standard design rules, precise SPICE models, analog and digital libraries.
	IPs and development kits support the process for free and open source tools.
\end{minipage}




\section{key features overview}

\begin{minipage}[t]{0.45\textwidth}
	\begin{itemize}[itemsep=0pt]
		\item 1.0-micron single poly, up to three-metal
		\item Twin-well CMOS process
		\item Lateral PNP/NPN BJT devices
		\item Integrated digital, analog and NVM in a single process
		\item Wide supply voltage range from 3.0V to 18V (max. 40V)
		\item Extended temperature range from -55$\degree C$ up to +125$\degree C$
		\item Shallow trench isolation for all MOS devices
	\end{itemize}
\end{minipage}\hspace{20pt}\begin{minipage}[t]{0.45\textwidth}
	\begin{itemize}[itemsep=0pt]
		\item Insensitive towards cosmic radiation
		\item ESD protected
		\item Low-noise PMOS/NMOS transistors
		\item High-reliability NVM using SONOS technology
		\item 7 corner case models (typical/worst/best)
		\item Community based
		\item Under free license, no NDA
	\end{itemize}
\end{minipage}

\section{applications}

\begin{minipage}[t]{0.45\textwidth}
	\begin{itemize}[itemsep=0pt]
		\item Analog and mixed-signal Circuits
		\item Avionics
		\item Infrastructure
	\end{itemize}
\end{minipage}\hspace{20pt}\begin{minipage}[t]{0.45\textwidth}
	\begin{itemize}[itemsep=0pt]
		\item Automotive
		\item Robotics
		\item Safety
	\end{itemize}
\end{minipage}

\section{primitive devices}

\begin{minipage}[t]{0.45\textwidth}
	\begin{itemize}[itemsep=0pt]
		\item PMOS/NMOS transistors
		\item SONOS flash cells
		\item Lateral PNP/NPN BJTs
	\end{itemize}
\end{minipage}\hspace{20pt}\begin{minipage}[t]{0.45\textwidth}
	\begin{itemize}[itemsep=0pt]
		\item SRAM cells
		\item Poly, Metal, Diffusion Resistors
		\item Protection, Polysilicon diodes
	\end{itemize}
\end{minipage}

\end{document}
