
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.91

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.48 source latency wr_ptr[2]$_DFFE_PN0P_/CLK ^
  -0.49 target latency mem[8][0]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net42 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.26    0.26    0.25    1.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    1.49 ^ rd_ptr[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.49   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.39    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00    0.30 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.09    0.07    0.18    0.48 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.48 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.26    0.74   library removal time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: wr_data[6] (input port clocked by core_clock)
Endpoint: mem[4][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v wr_data[6] (in)
                                         wr_data[6] (net)
                  0.00    0.00    0.20 v input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.17    0.17    0.18    0.38 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net14 (net)
                  0.17    0.00    0.38 v _537_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    0.60 v _537_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _089_ (net)
                  0.07    0.00    0.60 v mem[4][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.39    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00    0.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18    0.48 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.48 ^ mem[4][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.48   clock reconvergence pessimism
                          0.08    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net42 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.26    0.26    0.25    1.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    1.49 ^ wr_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.31    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.39    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00   10.30 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.07    0.18   10.48 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.48 ^ wr_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                          0.08   10.56   library recovery time
                                 10.56   data required time
-----------------------------------------------------------------------------
                                 10.56   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  9.08   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.39    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00    0.30 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.09    0.07    0.18    0.48 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.48 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.36    0.61    1.09 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.36    0.00    1.09 ^ _785_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.01    0.07    0.19    1.27 ^ _785_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _390_ (net)
                  0.07    0.00    1.27 ^ _394_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.13    1.40 v _394_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _358_ (net)
                  0.17    0.00    1.40 v _771_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     5    0.12    0.30    0.90    2.31 ^ _771_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net21 (net)
                  0.30    0.00    2.31 ^ _392_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.21    0.17    2.48 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _378_ (net)
                  0.21    0.00    2.48 v _779_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.12    0.24    2.72 v _779_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _379_ (net)
                  0.12    0.00    2.72 v _683_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.27    2.99 v _683_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _277_ (net)
                  0.11    0.00    2.99 v _684_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.27    0.17    3.16 ^ _684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _278_ (net)
                  0.27    0.00    3.16 ^ _687_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.22    0.10    3.27 v _687_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _281_ (net)
                  0.22    0.00    3.27 v _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.31    1.06    0.65    3.91 ^ _691_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _285_ (net)
                  1.06    0.00    3.91 ^ _770_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.08    0.35    0.40    4.32 ^ _770_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         net33 (net)
                  0.35    0.00    4.32 ^ output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.57    4.89 ^ output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         peek_data[7] (net)
                  0.08    0.00    4.89 ^ peek_data[7] (out)
                                  4.89   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.89   data arrival time
-----------------------------------------------------------------------------
                                  4.91   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net42 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.26    0.26    0.25    1.49 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.26    0.00    1.49 ^ wr_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.31    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.39    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00   10.30 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.07    0.18   10.48 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.48 ^ wr_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                          0.08   10.56   library recovery time
                                 10.56   data required time
-----------------------------------------------------------------------------
                                 10.56   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  9.08   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.31    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.39    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.39    0.00    0.30 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.09    0.07    0.18    0.48 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.48 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.36    0.61    1.09 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.36    0.00    1.09 ^ _785_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.01    0.07    0.19    1.27 ^ _785_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _390_ (net)
                  0.07    0.00    1.27 ^ _394_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.13    1.40 v _394_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _358_ (net)
                  0.17    0.00    1.40 v _771_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     5    0.12    0.30    0.90    2.31 ^ _771_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net21 (net)
                  0.30    0.00    2.31 ^ _392_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.21    0.17    2.48 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _378_ (net)
                  0.21    0.00    2.48 v _779_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.12    0.24    2.72 v _779_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _379_ (net)
                  0.12    0.00    2.72 v _683_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.27    2.99 v _683_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _277_ (net)
                  0.11    0.00    2.99 v _684_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.27    0.17    3.16 ^ _684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _278_ (net)
                  0.27    0.00    3.16 ^ _687_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.22    0.10    3.27 v _687_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _281_ (net)
                  0.22    0.00    3.27 v _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.31    1.06    0.65    3.91 ^ _691_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _285_ (net)
                  1.06    0.00    3.91 ^ _770_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.08    0.35    0.40    4.32 ^ _770_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         net33 (net)
                  0.35    0.00    4.32 ^ output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.57    4.89 ^ output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         peek_data[7] (net)
                  0.08    0.00    4.89 ^ peek_data[7] (out)
                                  4.89   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.89   data arrival time
-----------------------------------------------------------------------------
                                  4.91   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.7447847127914429

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6231

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21944400668144226

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9836

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.52    1.00 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.24    1.24 ^ _417_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    1.41 v _418_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.45    1.85 ^ _775_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.46    2.32 v _397_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
   0.36    2.67 v _407_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.27    2.95 v _408_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    3.15 v _409_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.19    3.34 v _410_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.44    3.78 ^ _493_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.25    4.03 v _674_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    4.03 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.03   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.48 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.48   clock reconvergence pessimism
  -0.12   10.37   library setup time
          10.37   data required time
---------------------------------------------------------
          10.37   data required time
          -4.03   data arrival time
---------------------------------------------------------
           6.33   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[10][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem[10][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.85 ^ mem[10][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    1.01 ^ _447_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.01 ^ mem[10][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.01   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem[10][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.48   clock reconvergence pessimism
   0.02    0.50   library hold time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -1.01   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4818

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4823

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.8919

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.9081

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
100.331160

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.64e-02   7.58e-03   8.67e-08   3.40e-02  19.4%
Combinational          6.97e-02   4.33e-02   1.53e-07   1.13e-01  64.3%
Clock                  2.08e-02   7.82e-03   4.34e-07   2.86e-02  16.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-01   5.87e-02   6.73e-07   1.76e-01 100.0%
                          66.6%      33.4%       0.0%
