[INF:CM0023] Creating log file ../../build/tests/PreprocFunc/slpp_all/surelog.log.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/PreprocFunc/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
[NTE:PP0105] inc.h:2: Multiply defined macro "min",
             dut.sv:2: previous definition.

Running: cd ../../build/tests/PreprocFunc/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<368> s<367> l<5:1> el<4:2>
n<> u<1> t<Module_keyword> p<5> s<2> l<5:1> el<5:7>
n<asym_ram> u<2> t<StringConst> p<5> s<4> l<5:8> el<5:16>
n<> u<3> t<Port> p<4> l<5:18> el<5:18>
n<> u<4> t<List_of_ports> p<5> c<3> l<5:17> el<5:19>
n<> u<5> t<Module_nonansi_header> p<365> c<1> s<22> l<5:1> el<5:20>
n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<6:11> el<6:11>
n<WIDTHB> u<7> t<StringConst> p<14> s<13> l<6:11> el<6:17>
n<4> u<8> t<IntConst> p<9> l<6:20> el<6:21>
n<> u<9> t<Primary_literal> p<10> c<8> l<6:20> el<6:21>
n<> u<10> t<Constant_primary> p<11> c<9> l<6:20> el<6:21>
n<> u<11> t<Constant_expression> p<12> c<10> l<6:20> el<6:21>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<6:20> el<6:21>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<6:20> el<6:21>
n<> u<14> t<Param_assignment> p<15> c<7> l<6:11> el<6:21>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<6:11> el<6:21>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<6:1> el<6:21>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<6:1> el<6:22>
n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<6:1> el<6:22>
n<> u<19> t<Module_common_item> p<20> c<18> l<6:1> el<6:22>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<6:1> el<6:22>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<6:1> el<6:22>
n<> u<22> t<Module_item> p<365> c<21> s<39> l<6:1> el<6:22>
n<> u<23> t<Data_type_or_implicit> p<33> s<32> l<7:11> el<7:11>
n<WIDTHA> u<24> t<StringConst> p<31> s<30> l<7:11> el<7:17>
n<4> u<25> t<IntConst> p<26> l<7:20> el<7:21>
n<> u<26> t<Primary_literal> p<27> c<25> l<7:20> el<7:21>
n<> u<27> t<Constant_primary> p<28> c<26> l<7:20> el<7:21>
n<> u<28> t<Constant_expression> p<29> c<27> l<7:20> el<7:21>
n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<7:20> el<7:21>
n<> u<30> t<Constant_param_expression> p<31> c<29> l<7:20> el<7:21>
n<> u<31> t<Param_assignment> p<32> c<24> l<7:11> el<7:21>
n<> u<32> t<List_of_param_assignments> p<33> c<31> l<7:11> el<7:21>
n<> u<33> t<Parameter_declaration> p<34> c<23> l<7:1> el<7:21>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<7:1> el<7:22>
n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<7:1> el<7:22>
n<> u<36> t<Module_common_item> p<37> c<35> l<7:1> el<7:22>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<7:1> el<7:22>
n<> u<38> t<Non_port_module_item> p<39> c<37> l<7:1> el<7:22>
n<> u<39> t<Module_item> p<365> c<38> s<233> l<7:1> el<7:22>
n<> u<40> t<IntegerAtomType_Int> p<41> l<13:10> el<13:17>
n<> u<41> t<Data_type> p<42> c<40> l<13:10> el<13:17>
n<> u<42> t<Function_data_type> p<43> c<41> l<13:10> el<13:17>
n<> u<43> t<Function_data_type_or_implicit> p<226> c<42> s<44> l<13:10> el<13:17>
n<log2> u<44> t<StringConst> p<226> s<52> l<13:18> el<13:22>
n<> u<45> t<TfPortDir_Inp> p<51> s<48> l<14:1> el<14:6>
n<> u<46> t<IntegerAtomType_Int> p<47> l<14:7> el<14:14>
n<> u<47> t<Data_type> p<48> c<46> l<14:7> el<14:14>
n<> u<48> t<Data_type_or_implicit> p<51> c<47> s<50> l<14:7> el<14:14>
n<value> u<49> t<StringConst> p<50> l<14:15> el<14:20>
n<> u<50> t<List_of_tf_variable_identifiers> p<51> c<49> l<14:15> el<14:20>
n<> u<51> t<Tf_port_declaration> p<52> c<45> l<14:1> el<14:21>
n<> u<52> t<Tf_item_declaration> p<226> c<51> s<71> l<14:1> el<14:21>
n<> u<53> t<IntVec_TypeReg> p<64> s<63> l<15:1> el<15:4>
n<31> u<54> t<IntConst> p<55> l<15:6> el<15:8>
n<> u<55> t<Primary_literal> p<56> c<54> l<15:6> el<15:8>
n<> u<56> t<Constant_primary> p<57> c<55> l<15:6> el<15:8>
n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<15:6> el<15:8>
n<0> u<58> t<IntConst> p<59> l<15:9> el<15:10>
n<> u<59> t<Primary_literal> p<60> c<58> l<15:9> el<15:10>
n<> u<60> t<Constant_primary> p<61> c<59> l<15:9> el<15:10>
n<> u<61> t<Constant_expression> p<62> c<60> l<15:9> el<15:10>
n<> u<62> t<Constant_range> p<63> c<57> l<15:6> el<15:10>
n<> u<63> t<Packed_dimension> p<64> c<62> l<15:5> el<15:11>
n<> u<64> t<Data_type> p<68> c<53> s<67> l<15:1> el<15:11>
n<shifted> u<65> t<StringConst> p<66> l<15:12> el<15:19>
n<> u<66> t<Variable_decl_assignment> p<67> c<65> l<15:12> el<15:19>
n<> u<67> t<List_of_variable_decl_assignments> p<68> c<66> l<15:12> el<15:19>
n<> u<68> t<Variable_declaration> p<69> c<64> l<15:1> el<15:20>
n<> u<69> t<Data_declaration> p<70> c<68> l<15:1> el<15:20>
n<> u<70> t<Block_item_declaration> p<71> c<69> l<15:1> el<15:20>
n<> u<71> t<Tf_item_declaration> p<226> c<70> s<80> l<15:1> el<15:20>
n<> u<72> t<IntegerAtomType_Int> p<73> l<16:1> el<16:8>
n<> u<73> t<Data_type> p<77> c<72> s<76> l<16:1> el<16:8>
n<res> u<74> t<StringConst> p<75> l<16:9> el<16:12>
n<> u<75> t<Variable_decl_assignment> p<76> c<74> l<16:9> el<16:12>
n<> u<76> t<List_of_variable_decl_assignments> p<77> c<75> l<16:9> el<16:12>
n<> u<77> t<Variable_declaration> p<78> c<73> l<16:1> el<16:13>
n<> u<78> t<Data_declaration> p<79> c<77> l<16:1> el<16:13>
n<> u<79> t<Block_item_declaration> p<80> c<78> l<16:1> el<16:13>
n<> u<80> t<Tf_item_declaration> p<226> c<79> s<224> l<16:1> el<16:13>
n<value> u<81> t<StringConst> p<82> l<18:6> el<18:11>
n<> u<82> t<Primary_literal> p<83> c<81> l<18:6> el<18:11>
n<> u<83> t<Primary> p<84> c<82> l<18:6> el<18:11>
n<> u<84> t<Expression> p<90> c<83> s<89> l<18:6> el<18:11>
n<2> u<85> t<IntConst> p<86> l<18:14> el<18:15>
n<> u<86> t<Primary_literal> p<87> c<85> l<18:14> el<18:15>
n<> u<87> t<Primary> p<88> c<86> l<18:14> el<18:15>
n<> u<88> t<Expression> p<90> c<87> l<18:14> el<18:15>
n<> u<89> t<BinOp_Less> p<90> s<88> l<18:12> el<18:13>
n<> u<90> t<Expression> p<91> c<84> l<18:6> el<18:15>
n<> u<91> t<Expression_or_cond_pattern> p<92> c<90> l<18:6> el<18:15>
n<> u<92> t<Cond_predicate> p<216> c<91> s<107> l<18:6> el<18:15>
n<log2> u<93> t<StringConst> p<94> l<19:3> el<19:7>
n<> u<94> t<Ps_or_hierarchical_identifier> p<97> c<93> s<96> l<19:3> el<19:7>
n<> u<95> t<Bit_select> p<96> l<19:8> el<19:8>
n<> u<96> t<Select> p<97> c<95> l<19:8> el<19:8>
n<> u<97> t<Variable_lvalue> p<103> c<94> s<98> l<19:3> el<19:7>
n<> u<98> t<AssignOp_Assign> p<103> s<102> l<19:8> el<19:9>
n<value> u<99> t<StringConst> p<100> l<19:10> el<19:15>
n<> u<100> t<Primary_literal> p<101> c<99> l<19:10> el<19:15>
n<> u<101> t<Primary> p<102> c<100> l<19:10> el<19:15>
n<> u<102> t<Expression> p<103> c<101> l<19:10> el<19:15>
n<> u<103> t<Operator_assignment> p<104> c<97> l<19:3> el<19:15>
n<> u<104> t<Blocking_assignment> p<105> c<103> l<19:3> el<19:15>
n<> u<105> t<Statement_item> p<106> c<104> l<19:3> el<19:16>
n<> u<106> t<Statement> p<107> c<105> l<19:3> el<19:16>
n<> u<107> t<Statement_or_null> p<216> c<106> s<215> l<19:3> el<19:16>
n<shifted> u<108> t<StringConst> p<109> l<22:3> el<22:10>
n<> u<109> t<Ps_or_hierarchical_identifier> p<112> c<108> s<111> l<22:3> el<22:10>
n<> u<110> t<Bit_select> p<111> l<22:11> el<22:11>
n<> u<111> t<Select> p<112> c<110> l<22:11> el<22:11>
n<> u<112> t<Variable_lvalue> p<124> c<109> s<113> l<22:3> el<22:10>
n<> u<113> t<AssignOp_Assign> p<124> s<123> l<22:11> el<22:12>
n<value> u<114> t<StringConst> p<115> l<22:13> el<22:18>
n<> u<115> t<Primary_literal> p<116> c<114> l<22:13> el<22:18>
n<> u<116> t<Primary> p<117> c<115> l<22:13> el<22:18>
n<> u<117> t<Expression> p<123> c<116> s<122> l<22:13> el<22:18>
n<1> u<118> t<IntConst> p<119> l<22:19> el<22:20>
n<> u<119> t<Primary_literal> p<120> c<118> l<22:19> el<22:20>
n<> u<120> t<Primary> p<121> c<119> l<22:19> el<22:20>
n<> u<121> t<Expression> p<123> c<120> l<22:19> el<22:20>
n<> u<122> t<BinOp_Minus> p<123> s<121> l<22:18> el<22:19>
n<> u<123> t<Expression> p<124> c<117> l<22:13> el<22:20>
n<> u<124> t<Operator_assignment> p<125> c<112> l<22:3> el<22:20>
n<> u<125> t<Blocking_assignment> p<126> c<124> l<22:3> el<22:20>
n<> u<126> t<Statement_item> p<127> c<125> l<22:3> el<22:21>
n<> u<127> t<Statement> p<128> c<126> l<22:3> el<22:21>
n<> u<128> t<Statement_or_null> p<212> c<127> s<195> l<22:3> el<22:21>
n<res> u<129> t<StringConst> p<130> l<23:8> el<23:11>
n<> u<130> t<Ps_or_hierarchical_identifier> p<133> c<129> s<132> l<23:8> el<23:11>
n<> u<131> t<Bit_select> p<132> l<23:11> el<23:11>
n<> u<132> t<Select> p<133> c<131> l<23:11> el<23:11>
n<> u<133> t<Variable_lvalue> p<138> c<130> s<137> l<23:8> el<23:11>
n<0> u<134> t<IntConst> p<135> l<23:12> el<23:13>
n<> u<135> t<Primary_literal> p<136> c<134> l<23:12> el<23:13>
n<> u<136> t<Primary> p<137> c<135> l<23:12> el<23:13>
n<> u<137> t<Expression> p<138> c<136> l<23:12> el<23:13>
n<> u<138> t<Variable_assignment> p<139> c<133> l<23:8> el<23:13>
n<> u<139> t<List_of_variable_assignments> p<140> c<138> l<23:8> el<23:13>
n<> u<140> t<For_initialization> p<192> c<139> s<150> l<23:8> el<23:13>
n<shifted> u<141> t<StringConst> p<142> l<23:15> el<23:22>
n<> u<142> t<Primary_literal> p<143> c<141> l<23:15> el<23:22>
n<> u<143> t<Primary> p<144> c<142> l<23:15> el<23:22>
n<> u<144> t<Expression> p<150> c<143> s<149> l<23:15> el<23:22>
n<0> u<145> t<IntConst> p<146> l<23:23> el<23:24>
n<> u<146> t<Primary_literal> p<147> c<145> l<23:23> el<23:24>
n<> u<147> t<Primary> p<148> c<146> l<23:23> el<23:24>
n<> u<148> t<Expression> p<150> c<147> l<23:23> el<23:24>
n<> u<149> t<BinOp_Great> p<150> s<148> l<23:22> el<23:23>
n<> u<150> t<Expression> p<192> c<144> s<169> l<23:15> el<23:24>
n<res> u<151> t<StringConst> p<152> l<23:26> el<23:29>
n<> u<152> t<Ps_or_hierarchical_identifier> p<155> c<151> s<154> l<23:26> el<23:29>
n<> u<153> t<Bit_select> p<154> l<23:29> el<23:29>
n<> u<154> t<Select> p<155> c<153> l<23:29> el<23:29>
n<> u<155> t<Variable_lvalue> p<167> c<152> s<156> l<23:26> el<23:29>
n<> u<156> t<AssignOp_Assign> p<167> s<166> l<23:29> el<23:30>
n<res> u<157> t<StringConst> p<158> l<23:30> el<23:33>
n<> u<158> t<Primary_literal> p<159> c<157> l<23:30> el<23:33>
n<> u<159> t<Primary> p<160> c<158> l<23:30> el<23:33>
n<> u<160> t<Expression> p<166> c<159> s<165> l<23:30> el<23:33>
n<1> u<161> t<IntConst> p<162> l<23:34> el<23:35>
n<> u<162> t<Primary_literal> p<163> c<161> l<23:34> el<23:35>
n<> u<163> t<Primary> p<164> c<162> l<23:34> el<23:35>
n<> u<164> t<Expression> p<166> c<163> l<23:34> el<23:35>
n<> u<165> t<BinOp_Plus> p<166> s<164> l<23:33> el<23:34>
n<> u<166> t<Expression> p<167> c<160> l<23:30> el<23:35>
n<> u<167> t<Operator_assignment> p<168> c<155> l<23:26> el<23:35>
n<> u<168> t<For_step_assignment> p<169> c<167> l<23:26> el<23:35>
n<> u<169> t<For_step> p<192> c<168> s<190> l<23:26> el<23:35>
n<shifted> u<170> t<StringConst> p<171> l<24:4> el<24:11>
n<> u<171> t<Ps_or_hierarchical_identifier> p<174> c<170> s<173> l<24:4> el<24:11>
n<> u<172> t<Bit_select> p<173> l<24:12> el<24:12>
n<> u<173> t<Select> p<174> c<172> l<24:12> el<24:12>
n<> u<174> t<Variable_lvalue> p<186> c<171> s<175> l<24:4> el<24:11>
n<> u<175> t<AssignOp_Assign> p<186> s<185> l<24:12> el<24:13>
n<shifted> u<176> t<StringConst> p<177> l<24:14> el<24:21>
n<> u<177> t<Primary_literal> p<178> c<176> l<24:14> el<24:21>
n<> u<178> t<Primary> p<179> c<177> l<24:14> el<24:21>
n<> u<179> t<Expression> p<185> c<178> s<184> l<24:14> el<24:21>
n<1> u<180> t<IntConst> p<181> l<24:23> el<24:24>
n<> u<181> t<Primary_literal> p<182> c<180> l<24:23> el<24:24>
n<> u<182> t<Primary> p<183> c<181> l<24:23> el<24:24>
n<> u<183> t<Expression> p<185> c<182> l<24:23> el<24:24>
n<> u<184> t<BinOp_ShiftRight> p<185> s<183> l<24:21> el<24:23>
n<> u<185> t<Expression> p<186> c<179> l<24:14> el<24:24>
n<> u<186> t<Operator_assignment> p<187> c<174> l<24:4> el<24:24>
n<> u<187> t<Blocking_assignment> p<188> c<186> l<24:4> el<24:24>
n<> u<188> t<Statement_item> p<189> c<187> l<24:4> el<24:25>
n<> u<189> t<Statement> p<190> c<188> l<24:4> el<24:25>
n<> u<190> t<Statement_or_null> p<192> c<189> l<24:4> el<24:25>
n<> u<191> t<For> p<192> s<140> l<23:3> el<23:6>
n<> u<192> t<Loop_statement> p<193> c<191> l<23:3> el<24:25>
n<> u<193> t<Statement_item> p<194> c<192> l<23:3> el<24:25>
n<> u<194> t<Statement> p<195> c<193> l<23:3> el<24:25>
n<> u<195> t<Statement_or_null> p<212> c<194> s<210> l<23:3> el<24:25>
n<log2> u<196> t<StringConst> p<197> l<25:3> el<25:7>
n<> u<197> t<Ps_or_hierarchical_identifier> p<200> c<196> s<199> l<25:3> el<25:7>
n<> u<198> t<Bit_select> p<199> l<25:8> el<25:8>
n<> u<199> t<Select> p<200> c<198> l<25:8> el<25:8>
n<> u<200> t<Variable_lvalue> p<206> c<197> s<201> l<25:3> el<25:7>
n<> u<201> t<AssignOp_Assign> p<206> s<205> l<25:8> el<25:9>
n<res> u<202> t<StringConst> p<203> l<25:10> el<25:13>
n<> u<203> t<Primary_literal> p<204> c<202> l<25:10> el<25:13>
n<> u<204> t<Primary> p<205> c<203> l<25:10> el<25:13>
n<> u<205> t<Expression> p<206> c<204> l<25:10> el<25:13>
n<> u<206> t<Operator_assignment> p<207> c<200> l<25:3> el<25:13>
n<> u<207> t<Blocking_assignment> p<208> c<206> l<25:3> el<25:13>
n<> u<208> t<Statement_item> p<209> c<207> l<25:3> el<25:14>
n<> u<209> t<Statement> p<210> c<208> l<25:3> el<25:14>
n<> u<210> t<Statement_or_null> p<212> c<209> s<211> l<25:3> el<25:14>
n<> u<211> t<End> p<212> l<26:2> el<26:5>
n<> u<212> t<Seq_block> p<213> c<128> l<21:2> el<26:5>
n<> u<213> t<Statement_item> p<214> c<212> l<21:2> el<26:5>
n<> u<214> t<Statement> p<215> c<213> l<21:2> el<26:5>
n<> u<215> t<Statement_or_null> p<216> c<214> l<21:2> el<26:5>
n<> u<216> t<Conditional_statement> p<217> c<92> l<18:2> el<26:5>
n<> u<217> t<Statement_item> p<218> c<216> l<18:2> el<26:5>
n<> u<218> t<Statement> p<219> c<217> l<18:2> el<26:5>
n<> u<219> t<Statement_or_null> p<221> c<218> s<220> l<18:2> el<26:5>
n<> u<220> t<End> p<221> l<27:1> el<27:4>
n<> u<221> t<Seq_block> p<222> c<219> l<17:1> el<27:4>
n<> u<222> t<Statement_item> p<223> c<221> l<17:1> el<27:4>
n<> u<223> t<Statement> p<224> c<222> l<17:1> el<27:4>
n<> u<224> t<Function_statement_or_null> p<226> c<223> s<225> l<17:1> el<27:4>
n<> u<225> t<Endfunction> p<226> l<28:1> el<28:12>
n<> u<226> t<Function_body_declaration> p<227> c<43> l<13:10> el<28:12>
n<> u<227> t<Function_declaration> p<228> c<226> l<13:1> el<28:12>
n<> u<228> t<Package_or_generate_item_declaration> p<229> c<227> l<13:1> el<28:12>
n<> u<229> t<Module_or_generate_item_declaration> p<230> c<228> l<13:1> el<28:12>
n<> u<230> t<Module_common_item> p<231> c<229> l<13:1> el<28:12>
n<> u<231> t<Module_or_generate_item> p<232> c<230> l<13:1> el<28:12>
n<> u<232> t<Non_port_module_item> p<233> c<231> l<13:1> el<28:12>
n<> u<233> t<Module_item> p<365> c<232> s<276> l<13:1> el<28:12>
n<> u<234> t<Data_type_or_implicit> p<270> s<269> l<30:12> el<30:12>
n<maxWIDTH> u<235> t<StringConst> p<268> s<267> l<30:12> el<30:20>
n<WIDTHA> u<236> t<StringConst> p<237> l<30:25> el<30:31>
n<> u<237> t<Primary_literal> p<238> c<236> l<30:25> el<30:31>
n<> u<238> t<Constant_primary> p<239> c<237> l<30:25> el<30:31>
n<> u<239> t<Constant_expression> p<240> c<238> l<30:25> el<30:31>
n<> u<240> t<Constant_primary> p<241> c<239> l<30:24> el<30:32>
n<> u<241> t<Constant_expression> p<249> c<240> s<248> l<30:24> el<30:32>
n<WIDTHB> u<242> t<StringConst> p<243> l<30:36> el<30:42>
n<> u<243> t<Primary_literal> p<244> c<242> l<30:36> el<30:42>
n<> u<244> t<Constant_primary> p<245> c<243> l<30:36> el<30:42>
n<> u<245> t<Constant_expression> p<246> c<244> l<30:36> el<30:42>
n<> u<246> t<Constant_primary> p<247> c<245> l<30:35> el<30:43>
n<> u<247> t<Constant_expression> p<249> c<246> l<30:35> el<30:43>
n<> u<248> t<BinOp_Great> p<249> s<247> l<30:33> el<30:34>
n<> u<249> t<Constant_expression> p<262> c<241> s<250> l<30:24> el<30:43>
n<> u<250> t<Conditional_operator> p<262> s<255> l<30:44> el<30:45>
n<WIDTHA> u<251> t<StringConst> p<252> l<30:47> el<30:53>
n<> u<252> t<Primary_literal> p<253> c<251> l<30:47> el<30:53>
n<> u<253> t<Primary> p<254> c<252> l<30:47> el<30:53>
n<> u<254> t<Expression> p<255> c<253> l<30:47> el<30:53>
n<> u<255> t<Expression> p<262> c<254> s<261> l<30:46> el<30:54>
n<WIDTHB> u<256> t<StringConst> p<257> l<30:58> el<30:64>
n<> u<257> t<Primary_literal> p<258> c<256> l<30:58> el<30:64>
n<> u<258> t<Constant_primary> p<259> c<257> l<30:58> el<30:64>
n<> u<259> t<Constant_expression> p<260> c<258> l<30:58> el<30:64>
n<> u<260> t<Constant_primary> p<261> c<259> l<30:57> el<30:65>
n<> u<261> t<Constant_expression> p<262> c<260> l<30:57> el<30:65>
n<> u<262> t<Constant_expression> p<263> c<249> l<30:24> el<30:65>
n<> u<263> t<Constant_concatenation> p<264> c<262> l<30:23> el<30:66>
n<> u<264> t<Constant_primary> p<265> c<263> l<30:23> el<30:66>
n<> u<265> t<Constant_expression> p<266> c<264> l<30:23> el<30:66>
n<> u<266> t<Constant_mintypmax_expression> p<267> c<265> l<30:23> el<30:66>
n<> u<267> t<Constant_param_expression> p<268> c<266> l<30:23> el<30:66>
n<> u<268> t<Param_assignment> p<269> c<235> l<30:12> el<30:66>
n<> u<269> t<List_of_param_assignments> p<270> c<268> l<30:12> el<30:66>
n<> u<270> t<Local_parameter_declaration> p<271> c<234> l<30:1> el<30:66>
n<> u<271> t<Package_or_generate_item_declaration> p<272> c<270> l<30:1> el<30:67>
n<> u<272> t<Module_or_generate_item_declaration> p<273> c<271> l<30:1> el<30:67>
n<> u<273> t<Module_common_item> p<274> c<272> l<30:1> el<30:67>
n<> u<274> t<Module_or_generate_item> p<275> c<273> l<30:1> el<30:67>
n<> u<275> t<Non_port_module_item> p<276> c<274> l<30:1> el<30:67>
n<> u<276> t<Module_item> p<365> c<275> s<319> l<30:1> el<30:67>
n<> u<277> t<Data_type_or_implicit> p<313> s<312> l<35:12> el<35:12>
n<minWIDTH> u<278> t<StringConst> p<311> s<310> l<35:12> el<35:20>
n<WIDTHA> u<279> t<StringConst> p<280> l<35:25> el<35:31>
n<> u<280> t<Primary_literal> p<281> c<279> l<35:25> el<35:31>
n<> u<281> t<Constant_primary> p<282> c<280> l<35:25> el<35:31>
n<> u<282> t<Constant_expression> p<283> c<281> l<35:25> el<35:31>
n<> u<283> t<Constant_primary> p<284> c<282> l<35:24> el<35:32>
n<> u<284> t<Constant_expression> p<292> c<283> s<291> l<35:24> el<35:32>
n<WIDTHB> u<285> t<StringConst> p<286> l<35:36> el<35:42>
n<> u<286> t<Primary_literal> p<287> c<285> l<35:36> el<35:42>
n<> u<287> t<Constant_primary> p<288> c<286> l<35:36> el<35:42>
n<> u<288> t<Constant_expression> p<289> c<287> l<35:36> el<35:42>
n<> u<289> t<Constant_primary> p<290> c<288> l<35:35> el<35:43>
n<> u<290> t<Constant_expression> p<292> c<289> l<35:35> el<35:43>
n<> u<291> t<BinOp_Less> p<292> s<290> l<35:33> el<35:34>
n<> u<292> t<Constant_expression> p<305> c<284> s<293> l<35:24> el<35:43>
n<> u<293> t<Conditional_operator> p<305> s<298> l<35:44> el<35:45>
n<WIDTHA> u<294> t<StringConst> p<295> l<35:47> el<35:53>
n<> u<295> t<Primary_literal> p<296> c<294> l<35:47> el<35:53>
n<> u<296> t<Primary> p<297> c<295> l<35:47> el<35:53>
n<> u<297> t<Expression> p<298> c<296> l<35:47> el<35:53>
n<> u<298> t<Expression> p<305> c<297> s<304> l<35:46> el<35:54>
n<WIDTHB> u<299> t<StringConst> p<300> l<35:58> el<35:64>
n<> u<300> t<Primary_literal> p<301> c<299> l<35:58> el<35:64>
n<> u<301> t<Constant_primary> p<302> c<300> l<35:58> el<35:64>
n<> u<302> t<Constant_expression> p<303> c<301> l<35:58> el<35:64>
n<> u<303> t<Constant_primary> p<304> c<302> l<35:57> el<35:65>
n<> u<304> t<Constant_expression> p<305> c<303> l<35:57> el<35:65>
n<> u<305> t<Constant_expression> p<306> c<292> l<35:24> el<35:65>
n<> u<306> t<Constant_concatenation> p<307> c<305> l<35:23> el<35:66>
n<> u<307> t<Constant_primary> p<308> c<306> l<35:23> el<35:66>
n<> u<308> t<Constant_expression> p<309> c<307> l<35:23> el<35:66>
n<> u<309> t<Constant_mintypmax_expression> p<310> c<308> l<35:23> el<35:66>
n<> u<310> t<Constant_param_expression> p<311> c<309> l<35:23> el<35:66>
n<> u<311> t<Param_assignment> p<312> c<278> l<35:12> el<35:66>
n<> u<312> t<List_of_param_assignments> p<313> c<311> l<35:12> el<35:66>
n<> u<313> t<Local_parameter_declaration> p<314> c<277> l<35:1> el<35:66>
n<> u<314> t<Package_or_generate_item_declaration> p<315> c<313> l<35:1> el<35:67>
n<> u<315> t<Module_or_generate_item_declaration> p<316> c<314> l<35:1> el<35:67>
n<> u<316> t<Module_common_item> p<317> c<315> l<35:1> el<35:67>
n<> u<317> t<Module_or_generate_item> p<318> c<316> l<35:1> el<35:67>
n<> u<318> t<Non_port_module_item> p<319> c<317> l<35:1> el<35:67>
n<> u<319> t<Module_item> p<365> c<318> s<342> l<35:1> el<35:67>
n<> u<320> t<Data_type_or_implicit> p<336> s<335> l<39:12> el<39:12>
n<RATIO> u<321> t<StringConst> p<334> s<333> l<39:12> el<39:17>
n<maxWIDTH> u<322> t<StringConst> p<323> l<39:20> el<39:28>
n<> u<323> t<Primary_literal> p<324> c<322> l<39:20> el<39:28>
n<> u<324> t<Constant_primary> p<325> c<323> l<39:20> el<39:28>
n<> u<325> t<Constant_expression> p<331> c<324> s<330> l<39:20> el<39:28>
n<minWIDTH> u<326> t<StringConst> p<327> l<39:31> el<39:39>
n<> u<327> t<Primary_literal> p<328> c<326> l<39:31> el<39:39>
n<> u<328> t<Constant_primary> p<329> c<327> l<39:31> el<39:39>
n<> u<329> t<Constant_expression> p<331> c<328> l<39:31> el<39:39>
n<> u<330> t<BinOp_Div> p<331> s<329> l<39:29> el<39:30>
n<> u<331> t<Constant_expression> p<332> c<325> l<39:20> el<39:39>
n<> u<332> t<Constant_mintypmax_expression> p<333> c<331> l<39:20> el<39:39>
n<> u<333> t<Constant_param_expression> p<334> c<332> l<39:20> el<39:39>
n<> u<334> t<Param_assignment> p<335> c<321> l<39:12> el<39:39>
n<> u<335> t<List_of_param_assignments> p<336> c<334> l<39:12> el<39:39>
n<> u<336> t<Local_parameter_declaration> p<337> c<320> l<39:1> el<39:39>
n<> u<337> t<Package_or_generate_item_declaration> p<338> c<336> l<39:1> el<39:40>
n<> u<338> t<Module_or_generate_item_declaration> p<339> c<337> l<39:1> el<39:40>
n<> u<339> t<Module_common_item> p<340> c<338> l<39:1> el<39:40>
n<> u<340> t<Module_or_generate_item> p<341> c<339> l<39:1> el<39:40>
n<> u<341> t<Non_port_module_item> p<342> c<340> l<39:1> el<39:40>
n<> u<342> t<Module_item> p<365> c<341> s<364> l<39:1> el<39:40>
n<> u<343> t<Data_type_or_implicit> p<358> s<357> l<42:12> el<42:12>
n<log2RATIO> u<344> t<StringConst> p<356> s<355> l<42:12> el<42:21>
n<log2> u<345> t<StringConst> p<351> s<350> l<42:24> el<42:28>
n<RATIO> u<346> t<StringConst> p<347> l<42:29> el<42:34>
n<> u<347> t<Primary_literal> p<348> c<346> l<42:29> el<42:34>
n<> u<348> t<Primary> p<349> c<347> l<42:29> el<42:34>
n<> u<349> t<Expression> p<350> c<348> l<42:29> el<42:34>
n<> u<350> t<List_of_arguments> p<351> c<349> l<42:29> el<42:34>
n<> u<351> t<Subroutine_call> p<352> c<345> l<42:24> el<42:35>
n<> u<352> t<Constant_primary> p<353> c<351> l<42:24> el<42:35>
n<> u<353> t<Constant_expression> p<354> c<352> l<42:24> el<42:35>
n<> u<354> t<Constant_mintypmax_expression> p<355> c<353> l<42:24> el<42:35>
n<> u<355> t<Constant_param_expression> p<356> c<354> l<42:24> el<42:35>
n<> u<356> t<Param_assignment> p<357> c<344> l<42:12> el<42:35>
n<> u<357> t<List_of_param_assignments> p<358> c<356> l<42:12> el<42:35>
n<> u<358> t<Local_parameter_declaration> p<359> c<343> l<42:1> el<42:35>
n<> u<359> t<Package_or_generate_item_declaration> p<360> c<358> l<42:1> el<42:36>
n<> u<360> t<Module_or_generate_item_declaration> p<361> c<359> l<42:1> el<42:36>
n<> u<361> t<Module_common_item> p<362> c<360> l<42:1> el<42:36>
n<> u<362> t<Module_or_generate_item> p<363> c<361> l<42:1> el<42:36>
n<> u<363> t<Non_port_module_item> p<364> c<362> l<42:1> el<42:36>
n<> u<364> t<Module_item> p<365> c<363> l<42:1> el<42:36>
n<> u<365> t<Module_declaration> p<366> c<5> l<5:1> el<45:10>
n<> u<366> t<Description> p<367> c<365> l<5:1> el<45:10>
n<> u<367> t<Source_text> p<368> c<366> l<5:1> el<45:10>
n<> u<368> t<Top_level_rule> l<5:1> el<46:1>
[WRN:PA0205] dut.sv:5: No timescale set for "asym_ram".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:5: Compile module "work@asym_ram".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:5: Top level module "work@asym_ram".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/PreprocFunc/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/PreprocFunc/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/PreprocFunc/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@asym_ram)
|vpiName:work@asym_ram
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@asym_ram
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@asym_ram
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@asym_ram
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@asym_ram
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_logic_var: 
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@asym_ram
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@asym_ram
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@asym_ram (work@asym_ram) dut.sv:5:1: , endln:45:10, parent:work@asym_ram
  |vpiDefName:work@asym_ram
  |vpiFullName:work@asym_ram
  |vpiTaskFunc:
  \_function: (work@asym_ram.log2), line:13:1, endln:28:12, parent:work@asym_ram
    |vpiVisibility:1
    |vpiName:log2
    |vpiFullName:work@asym_ram.log2
    |vpiReturn:
    \_int_var: , line:13:10, endln:13:17
    |vpiInstance:
    \_module: work@asym_ram (work@asym_ram) dut.sv:5:1: , endln:45:10, parent:work@asym_ram
    |vpiIODecl:
    \_io_decl: (value), line:14:15, endln:14:20, parent:work@asym_ram.log2
      |vpiName:value
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:14:7, endln:14:14
    |vpiStmt:
    \_begin: (work@asym_ram.log2), line:17:1, endln:27:4, parent:work@asym_ram.log2
      |vpiFullName:work@asym_ram.log2
      |vpiStmt:
      \_if_else: , line:18:2, endln:26:5, parent:work@asym_ram.log2
        |vpiCondition:
        \_operation: , line:18:6, endln:18:15
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@asym_ram.log2.value), line:18:6, endln:18:11, parent:work@asym_ram.log2
            |vpiName:value
            |vpiFullName:work@asym_ram.log2.value
            |vpiActual:
            \_io_decl: (value), line:14:15, endln:14:20, parent:work@asym_ram.log2
          |vpiOperand:
          \_constant: , line:18:14, endln:18:15
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
        |vpiStmt:
        \_assignment: , line:19:3, endln:19:15
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@asym_ram.log2.log2), line:19:3, endln:19:7
            |vpiName:log2
            |vpiFullName:work@asym_ram.log2.log2
          |vpiRhs:
          \_ref_obj: (work@asym_ram.log2.value), line:19:10, endln:19:15
            |vpiName:value
            |vpiFullName:work@asym_ram.log2.value
        |vpiElseStmt:
        \_begin: (work@asym_ram.log2), line:21:2, endln:26:5
          |vpiFullName:work@asym_ram.log2
          |vpiStmt:
          \_assignment: , line:22:3, endln:22:20, parent:work@asym_ram.log2
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@asym_ram.log2.shifted), line:22:3, endln:22:10, parent:work@asym_ram.log2
              |vpiName:shifted
              |vpiFullName:work@asym_ram.log2.shifted
            |vpiRhs:
            \_operation: , line:22:13, endln:22:18, parent:work@asym_ram.log2
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@asym_ram.log2.value), line:22:13, endln:22:18, parent:work@asym_ram.log2
                |vpiName:value
                |vpiFullName:work@asym_ram.log2.value
              |vpiOperand:
              \_constant: , line:22:19, endln:22:20
                |vpiConstType:9
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
          |vpiStmt:
          \_for_stmt: (work@asym_ram.log2), line:23:3, endln:23:6, parent:work@asym_ram.log2
            |vpiFullName:work@asym_ram.log2
            |vpiCondition:
            \_operation: , line:23:15, endln:23:22, parent:work@asym_ram.log2
              |vpiOpType:18
              |vpiOperand:
              \_ref_obj: (work@asym_ram.log2.shifted), line:23:15, endln:23:22
                |vpiName:shifted
                |vpiFullName:work@asym_ram.log2.shifted
              |vpiOperand:
              \_constant: , line:23:23, endln:23:24
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiForInitStmt:
            \_assign_stmt: , parent:work@asym_ram.log2
              |vpiRhs:
              \_constant: , line:23:12, endln:23:13
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
              |vpiLhs:
              \_ref_obj: (work@asym_ram.log2.res), line:23:8, endln:23:11
                |vpiName:res
                |vpiFullName:work@asym_ram.log2.res
            |vpiForIncStmt:
            \_assignment: , line:23:26, endln:23:35, parent:work@asym_ram.log2
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (work@asym_ram.log2.res), line:23:26, endln:23:29, parent:work@asym_ram.log2
                |vpiName:res
                |vpiFullName:work@asym_ram.log2.res
              |vpiRhs:
              \_operation: , line:23:30, endln:23:33, parent:work@asym_ram.log2
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@asym_ram.log2.res), line:23:30, endln:23:33, parent:work@asym_ram.log2
                  |vpiName:res
                  |vpiFullName:work@asym_ram.log2.res
                |vpiOperand:
                \_constant: , line:23:34, endln:23:35
                  |vpiConstType:9
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
            |vpiStmt:
            \_assignment: , line:24:4, endln:24:24, parent:work@asym_ram.log2
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (work@asym_ram.log2.shifted), line:24:4, endln:24:11, parent:work@asym_ram.log2
                |vpiName:shifted
                |vpiFullName:work@asym_ram.log2.shifted
              |vpiRhs:
              \_operation: , line:24:14, endln:24:21, parent:work@asym_ram.log2
                |vpiOpType:23
                |vpiOperand:
                \_ref_obj: (work@asym_ram.log2.shifted), line:24:14, endln:24:21, parent:work@asym_ram.log2
                  |vpiName:shifted
                  |vpiFullName:work@asym_ram.log2.shifted
                |vpiOperand:
                \_constant: , line:24:23, endln:24:24
                  |vpiConstType:9
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
          |vpiStmt:
          \_assignment: , line:25:3, endln:25:13, parent:work@asym_ram.log2
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@asym_ram.log2.log2), line:25:3, endln:25:7, parent:work@asym_ram.log2
              |vpiName:log2
              |vpiFullName:work@asym_ram.log2.log2
            |vpiRhs:
            \_ref_obj: (work@asym_ram.log2.res), line:25:10, endln:25:13, parent:work@asym_ram.log2
              |vpiName:res
              |vpiFullName:work@asym_ram.log2.res
    |vpiVariables:
    \_logic_var: (shifted), line:15:1, endln:15:4
      |vpiName:shifted
      |vpiRange:
      \_range: , line:15:6, endln:15:10
        |vpiLeftRange:
        \_constant: , line:15:6, endln:15:8
          |vpiConstType:9
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
        |vpiRightRange:
        \_constant: , line:15:9, endln:15:10
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:15:1, endln:15:4
        |vpiRange:
        \_range: , line:15:6, endln:15:10, parent:work@asym_ram.log2
          |vpiLeftRange:
          \_constant: , line:15:6, endln:15:8
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , line:15:9, endln:15:10
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiVariables:
    \_int_var: (res), line:16:1, endln:16:8
      |vpiName:res
      |vpiTypespec:
      \_int_typespec: , line:16:1, endln:16:8
  |vpiParamAssign:
  \_param_assign: , line:6:11, endln:6:21, parent:work@asym_ram
    |vpiRhs:
    \_constant: , line:6:20, endln:6:21
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
    |vpiLhs:
    \_parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21, parent:work@asym_ram
      |vpiName:WIDTHB
      |vpiFullName:work@asym_ram.WIDTHB
      |UINT:4
  |vpiParamAssign:
  \_param_assign: , line:7:11, endln:7:21, parent:work@asym_ram
    |vpiRhs:
    \_constant: , line:7:20, endln:7:21
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
    |vpiLhs:
    \_parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21, parent:work@asym_ram
      |vpiName:WIDTHA
      |vpiFullName:work@asym_ram.WIDTHA
      |UINT:4
  |vpiParamAssign:
  \_param_assign: , line:30:12, endln:30:66, parent:work@asym_ram
    |vpiRhs:
    \_operation: , line:30:23, endln:30:66
      |vpiOpType:33
      |vpiOperand:
      \_operation: , line:30:24, endln:30:43
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:30:24, endln:30:32
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (WIDTHA), line:30:24, endln:30:32
            |vpiName:WIDTHA
          |vpiOperand:
          \_ref_obj: (WIDTHB), line:30:35, endln:30:43
            |vpiName:WIDTHB
            |vpiActual:
            \_parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21, parent:work@asym_ram
              |vpiName:WIDTHB
              |vpiFullName:work@asym_ram.WIDTHB
              |UINT:4
        |vpiOperand:
        \_ref_obj: (WIDTHA), line:30:47, endln:30:53
          |vpiName:WIDTHA
          |vpiActual:
          \_parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21, parent:work@asym_ram
            |vpiName:WIDTHA
            |vpiFullName:work@asym_ram.WIDTHA
            |UINT:4
        |vpiOperand:
        \_ref_obj: (WIDTHB), line:30:57, endln:30:65
          |vpiName:WIDTHB
          |vpiActual:
          \_parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21, parent:work@asym_ram
    |vpiLhs:
    \_parameter: (work@asym_ram.maxWIDTH), line:30:12, endln:30:66, parent:work@asym_ram
      |vpiName:maxWIDTH
      |vpiFullName:work@asym_ram.maxWIDTH
      |vpiLocalParam:1
  |vpiParamAssign:
  \_param_assign: , line:35:12, endln:35:66, parent:work@asym_ram
    |vpiRhs:
    \_operation: , line:35:23, endln:35:66
      |vpiOpType:33
      |vpiOperand:
      \_operation: , line:35:24, endln:35:43
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:35:24, endln:35:32
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (WIDTHA), line:35:24, endln:35:32
            |vpiName:WIDTHA
          |vpiOperand:
          \_ref_obj: (WIDTHB), line:35:35, endln:35:43
            |vpiName:WIDTHB
            |vpiActual:
            \_parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21, parent:work@asym_ram
        |vpiOperand:
        \_ref_obj: (WIDTHA), line:35:47, endln:35:53
          |vpiName:WIDTHA
          |vpiActual:
          \_parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21, parent:work@asym_ram
        |vpiOperand:
        \_ref_obj: (WIDTHB), line:35:57, endln:35:65
          |vpiName:WIDTHB
          |vpiActual:
          \_parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21, parent:work@asym_ram
    |vpiLhs:
    \_parameter: (work@asym_ram.minWIDTH), line:35:12, endln:35:66, parent:work@asym_ram
      |vpiName:minWIDTH
      |vpiFullName:work@asym_ram.minWIDTH
      |vpiLocalParam:1
  |vpiParamAssign:
  \_param_assign: , line:39:12, endln:39:39, parent:work@asym_ram
    |vpiRhs:
    \_operation: , line:39:20, endln:39:39
      |vpiOpType:12
      |vpiOperand:
      \_ref_obj: (maxWIDTH), line:39:20, endln:39:28
        |vpiName:maxWIDTH
      |vpiOperand:
      \_ref_obj: (minWIDTH), line:39:31, endln:39:39
        |vpiName:minWIDTH
        |vpiActual:
        \_parameter: (work@asym_ram.minWIDTH), line:35:12, endln:35:66, parent:work@asym_ram
          |vpiName:minWIDTH
          |vpiFullName:work@asym_ram.minWIDTH
          |vpiLocalParam:1
    |vpiLhs:
    \_parameter: (work@asym_ram.RATIO), line:39:12, endln:39:39, parent:work@asym_ram
      |vpiName:RATIO
      |vpiFullName:work@asym_ram.RATIO
      |vpiLocalParam:1
  |vpiParamAssign:
  \_param_assign: , line:42:12, endln:42:35, parent:work@asym_ram
    |vpiRhs:
    \_func_call: (log2), line:42:24, endln:42:35
      |vpiName:log2
      |vpiFunction:
      \_function: (work@asym_ram.log2), line:13:1, endln:28:12, parent:work@asym_ram
      |vpiArgument:
      \_ref_obj: (RATIO), line:42:29, endln:42:34, parent:log2
        |vpiName:RATIO
        |vpiActual:
        \_parameter: (work@asym_ram.RATIO), line:39:12, endln:39:39, parent:work@asym_ram
          |vpiName:RATIO
          |vpiFullName:work@asym_ram.RATIO
          |vpiLocalParam:1
    |vpiLhs:
    \_parameter: (work@asym_ram.log2RATIO), line:42:12, endln:42:35, parent:work@asym_ram
      |vpiName:log2RATIO
      |vpiFullName:work@asym_ram.log2RATIO
      |vpiLocalParam:1
  |vpiParameter:
  \_parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.maxWIDTH), line:30:12, endln:30:66, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.minWIDTH), line:35:12, endln:35:66, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.RATIO), line:39:12, endln:39:39, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.log2RATIO), line:42:12, endln:42:35, parent:work@asym_ram
|uhdmtopModules:
\_module: work@asym_ram (work@asym_ram) dut.sv:5:1: , endln:45:10
  |vpiDefName:work@asym_ram
  |vpiName:work@asym_ram
  |vpiTaskFunc:
  \_function: (work@asym_ram.log2), line:13:1, endln:28:12, parent:work@asym_ram
    |vpiVisibility:1
    |vpiName:log2
    |vpiFullName:work@asym_ram.log2
    |vpiReturn:
    \_int_var: , line:13:10, endln:13:17
    |vpiInstance:
    \_module: work@asym_ram (work@asym_ram) dut.sv:5:1: , endln:45:10
    |vpiIODecl:
    \_io_decl: (value), line:14:15, endln:14:20, parent:work@asym_ram.log2
      |vpiName:value
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:14:7, endln:14:14
    |vpiStmt:
    \_begin: (work@asym_ram.log2), line:17:1, endln:27:4, parent:work@asym_ram.log2
      |vpiFullName:work@asym_ram.log2
      |vpiStmt:
      \_if_else: , line:18:2, endln:26:5, parent:work@asym_ram.log2
        |vpiCondition:
        \_operation: , line:18:6, endln:18:15
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@asym_ram.log2.value), line:18:6, endln:18:11
            |vpiName:value
            |vpiFullName:work@asym_ram.log2.value
            |vpiActual:
            \_io_decl: (value), line:14:15, endln:14:20, parent:work@asym_ram.log2
          |vpiOperand:
          \_constant: , line:18:14, endln:18:15
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
        |vpiStmt:
        \_assignment: , line:19:3, endln:19:15
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@asym_ram.log2.log2), line:19:3, endln:19:7
            |vpiName:log2
            |vpiFullName:work@asym_ram.log2.log2
            |vpiActual:
            \_int_var: , line:13:10, endln:13:17
          |vpiRhs:
          \_ref_obj: (work@asym_ram.log2.value), line:19:10, endln:19:15
            |vpiName:value
            |vpiFullName:work@asym_ram.log2.value
            |vpiActual:
            \_io_decl: (value), line:14:15, endln:14:20, parent:work@asym_ram.log2
        |vpiElseStmt:
        \_begin: (work@asym_ram.log2), line:21:2, endln:26:5
          |vpiFullName:work@asym_ram.log2
          |vpiStmt:
          \_assignment: , line:22:3, endln:22:20, parent:work@asym_ram.log2
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@asym_ram.log2.shifted), line:22:3, endln:22:10
              |vpiName:shifted
              |vpiFullName:work@asym_ram.log2.shifted
              |vpiActual:
              \_logic_var: (work@asym_ram.log2.shifted), line:15:1, endln:15:4, parent:work@asym_ram.log2
                |vpiName:shifted
                |vpiFullName:work@asym_ram.log2.shifted
                |vpiRange:
                \_range: , line:15:6, endln:15:10, parent:work@asym_ram.log2.shifted
                  |vpiLeftRange:
                  \_constant: , line:15:6, endln:15:8
                    |vpiConstType:9
                    |vpiDecompile:31
                    |vpiSize:64
                    |UINT:31
                  |vpiRightRange:
                  \_constant: , line:15:9, endln:15:10
                    |vpiConstType:9
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                |vpiTypespec:
                \_logic_typespec: , line:15:1, endln:15:4
                  |vpiRange:
                  \_range: , line:15:6, endln:15:10, parent:work@asym_ram.log2
                    |vpiLeftRange:
                    \_constant: , line:15:6, endln:15:8
                      |vpiConstType:9
                      |vpiDecompile:31
                      |vpiSize:64
                      |UINT:31
                    |vpiRightRange:
                    \_constant: , line:15:9, endln:15:10
                      |vpiConstType:9
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
            |vpiRhs:
            \_operation: , line:22:13, endln:22:18
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@asym_ram.log2.value), line:22:13, endln:22:18
                |vpiName:value
                |vpiFullName:work@asym_ram.log2.value
                |vpiActual:
                \_io_decl: (value), line:14:15, endln:14:20, parent:work@asym_ram.log2
              |vpiOperand:
              \_constant: , line:22:19, endln:22:20
                |vpiConstType:9
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
          |vpiStmt:
          \_for_stmt: (work@asym_ram.log2), line:23:3, endln:23:6, parent:work@asym_ram.log2
            |vpiFullName:work@asym_ram.log2
            |vpiCondition:
            \_operation: , line:23:15, endln:23:22, parent:work@asym_ram.log2
              |vpiOpType:18
              |vpiOperand:
              \_ref_obj: (work@asym_ram.log2.shifted), line:23:15, endln:23:22
                |vpiName:shifted
                |vpiFullName:work@asym_ram.log2.shifted
                |vpiActual:
                \_logic_var: (work@asym_ram.log2.shifted), line:15:1, endln:15:4, parent:work@asym_ram.log2
              |vpiOperand:
              \_constant: , line:23:23, endln:23:24
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiForInitStmt:
            \_assign_stmt: , parent:work@asym_ram.log2
              |vpiRhs:
              \_constant: , line:23:12, endln:23:13
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
              |vpiLhs:
              \_ref_obj: (work@asym_ram.log2.res), line:23:8, endln:23:11
                |vpiName:res
                |vpiFullName:work@asym_ram.log2.res
                |vpiActual:
                \_int_var: (work@asym_ram.log2.res), line:16:1, endln:16:8, parent:work@asym_ram.log2
                  |vpiName:res
                  |vpiFullName:work@asym_ram.log2.res
                  |vpiTypespec:
                  \_int_typespec: , line:16:1, endln:16:8
            |vpiForIncStmt:
            \_assignment: , line:23:26, endln:23:35, parent:work@asym_ram.log2
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (work@asym_ram.log2.res), line:23:26, endln:23:29
                |vpiName:res
                |vpiFullName:work@asym_ram.log2.res
                |vpiActual:
                \_int_var: (work@asym_ram.log2.res), line:16:1, endln:16:8, parent:work@asym_ram.log2
              |vpiRhs:
              \_operation: , line:23:30, endln:23:33
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@asym_ram.log2.res), line:23:30, endln:23:33
                  |vpiName:res
                  |vpiFullName:work@asym_ram.log2.res
                  |vpiActual:
                  \_int_var: (work@asym_ram.log2.res), line:16:1, endln:16:8, parent:work@asym_ram.log2
                |vpiOperand:
                \_constant: , line:23:34, endln:23:35
                  |vpiConstType:9
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
            |vpiStmt:
            \_assignment: , line:24:4, endln:24:24, parent:work@asym_ram.log2
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (work@asym_ram.log2.shifted), line:24:4, endln:24:11
                |vpiName:shifted
                |vpiFullName:work@asym_ram.log2.shifted
                |vpiActual:
                \_logic_var: (work@asym_ram.log2.shifted), line:15:1, endln:15:4, parent:work@asym_ram.log2
              |vpiRhs:
              \_operation: , line:24:14, endln:24:21
                |vpiOpType:23
                |vpiOperand:
                \_ref_obj: (work@asym_ram.log2.shifted), line:24:14, endln:24:21
                  |vpiName:shifted
                  |vpiFullName:work@asym_ram.log2.shifted
                  |vpiActual:
                  \_logic_var: (work@asym_ram.log2.shifted), line:15:1, endln:15:4, parent:work@asym_ram.log2
                |vpiOperand:
                \_constant: , line:24:23, endln:24:24
                  |vpiConstType:9
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
          |vpiStmt:
          \_assignment: , line:25:3, endln:25:13, parent:work@asym_ram.log2
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@asym_ram.log2.log2), line:25:3, endln:25:7
              |vpiName:log2
              |vpiFullName:work@asym_ram.log2.log2
              |vpiActual:
              \_int_var: , line:13:10, endln:13:17
            |vpiRhs:
            \_ref_obj: (work@asym_ram.log2.res), line:25:10, endln:25:13
              |vpiName:res
              |vpiFullName:work@asym_ram.log2.res
              |vpiActual:
              \_int_var: (work@asym_ram.log2.res), line:16:1, endln:16:8, parent:work@asym_ram.log2
    |vpiVariables:
    \_logic_var: (work@asym_ram.log2.shifted), line:15:1, endln:15:4, parent:work@asym_ram.log2
    |vpiVariables:
    \_int_var: (work@asym_ram.log2.res), line:16:1, endln:16:8, parent:work@asym_ram.log2
  |vpiParamAssign:
  \_param_assign: , line:6:11, endln:6:21, parent:work@asym_ram
    |vpiRhs:
    \_constant: , line:6:20, endln:6:21
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
    |vpiLhs:
    \_parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21, parent:work@asym_ram
      |vpiName:WIDTHB
      |vpiFullName:work@asym_ram.WIDTHB
      |UINT:4
  |vpiParamAssign:
  \_param_assign: , line:7:11, endln:7:21, parent:work@asym_ram
    |vpiRhs:
    \_constant: , line:7:20, endln:7:21
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
    |vpiLhs:
    \_parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21, parent:work@asym_ram
      |vpiName:WIDTHA
      |vpiFullName:work@asym_ram.WIDTHA
      |UINT:4
  |vpiParamAssign:
  \_param_assign: , line:30:12, endln:30:66, parent:work@asym_ram
    |vpiRhs:
    \_constant: , line:30:23, endln:30:66
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
    |vpiLhs:
    \_parameter: (work@asym_ram.maxWIDTH), line:30:12, endln:30:66, parent:work@asym_ram
      |vpiName:maxWIDTH
      |vpiFullName:work@asym_ram.maxWIDTH
      |vpiLocalParam:1
  |vpiParamAssign:
  \_param_assign: , line:35:12, endln:35:66, parent:work@asym_ram
    |vpiRhs:
    \_constant: , line:35:23, endln:35:66
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
    |vpiLhs:
    \_parameter: (work@asym_ram.minWIDTH), line:35:12, endln:35:66, parent:work@asym_ram
      |vpiName:minWIDTH
      |vpiFullName:work@asym_ram.minWIDTH
      |vpiLocalParam:1
  |vpiParamAssign:
  \_param_assign: , line:39:12, endln:39:39, parent:work@asym_ram
    |vpiRhs:
    \_constant: , line:39:20, endln:39:39
      |vpiConstType:7
      |vpiDecompile:1
      |vpiSize:64
      |INT:1
    |vpiLhs:
    \_parameter: (work@asym_ram.RATIO), line:39:12, endln:39:39, parent:work@asym_ram
      |vpiName:RATIO
      |vpiFullName:work@asym_ram.RATIO
      |vpiLocalParam:1
  |vpiParamAssign:
  \_param_assign: , line:42:12, endln:42:35, parent:work@asym_ram
    |vpiRhs:
    \_constant: , line:42:24, endln:42:35
      |vpiConstType:7
      |vpiDecompile:1
      |vpiSize:32
      |INT:1
    |vpiLhs:
    \_parameter: (work@asym_ram.log2RATIO), line:42:12, endln:42:35, parent:work@asym_ram
      |vpiName:log2RATIO
      |vpiFullName:work@asym_ram.log2RATIO
      |vpiLocalParam:1
  |vpiParameter:
  \_parameter: (work@asym_ram.WIDTHB), line:6:11, endln:6:21, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.WIDTHA), line:7:11, endln:7:21, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.maxWIDTH), line:30:12, endln:30:66, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.minWIDTH), line:35:12, endln:35:66, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.RATIO), line:39:12, endln:39:39, parent:work@asym_ram
  |vpiParameter:
  \_parameter: (work@asym_ram.log2RATIO), line:42:12, endln:42:35, parent:work@asym_ram
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6

