// Seed: 3568964022
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  assign module_1._id_2 = 0;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd54
) (
    output wor   id_0,
    input  wire  id_1,
    output uwire _id_2,
    input  wire  id_3,
    input  tri1  id_4
);
  logic [id_2 : -1 'b0] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd53
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  integer [-1 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3
  );
endmodule
