Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 20 16:55:20 2021
| Host         : ashel-0608 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file izhikevichtestfixed1_timing_summary_routed.rpt -pb izhikevichtestfixed1_timing_summary_routed.pb -rpx izhikevichtestfixed1_timing_summary_routed.rpx -warn_on_violation
| Design       : izhikevichtestfixed1
| Device       : 7k325t-fbg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.955    -2648.732                    410                 2894        0.047        0.000                      0                 2894        4.450        0.000                       0                  2534  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -7.955    -2648.732                    410                 2894        0.047        0.000                      0                 2894        4.450        0.000                       0                  2534  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          410  Failing Endpoints,  Worst Slack       -7.955ns,  Total Violation    -2648.732ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[0]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][0]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[10]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][10]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[11]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][11]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[12]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][12]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[13]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][13]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[14]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][14]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[15]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][15]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[16]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][16]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[17]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][17]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    

Slack (VIOLATED) :        -7.955ns  (required time - arrival time)
  Source:                 izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 16.565ns (98.248%)  route 0.295ns (1.752%))
  Logic Levels:           14  (DSP48E1=14)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.743     0.743 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     2.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.622     4.553    izhikevichtestfixed1_struct/v_mux/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.216     4.769 r  izhikevichtestfixed1_struct/v_mux/pipe_16_22_reg[2][13]_replica_1/Q
                         net (fo=2, routed)           0.295     5.065    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/Q[13]_repN_1_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      2.517     7.582 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     7.582    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     8.646 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.646    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     9.710 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000     9.710    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][47]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    10.774 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    10.774    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,0][47]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    11.838 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    11.838    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,1][47]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    12.902 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    12.902    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,2][47]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    13.966 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.966    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,3][47]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    15.030 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    15.030    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,2][47]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    16.094 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    16.094    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,1][47]
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    17.158 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    17.158    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,0][47]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    18.222 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    18.222    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[3,1][47]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    19.286 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    19.286    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,2][47]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064    20.350 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.000    20.350    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,3][47]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.064    21.414 r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[18]
                         net (fo=1, routed)           0.000    21.414    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[2,3][18]
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.668    10.668 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.014    12.682    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.754 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        1.407    14.161    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y24          DSP48E1                                      r  izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.201    14.362    
                         clock uncertainty           -0.035    14.327    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.868    13.459    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 -7.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/x0_04v_2_5v/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.387%)  route 0.136ns (57.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.694     1.917    izhikevichtestfixed1_struct/x0_04v_2_5v/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X23Y99         FDRE                                         r  izhikevichtestfixed1_struct/x0_04v_2_5v/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.100     2.017 r  izhikevichtestfixed1_struct/x0_04v_2_5v/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=1, routed)           0.136     2.153    izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/d[19]
    SLICE_X23Y100        FDRE                                         r  izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.862     2.408    izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2/C
                         clock pessimism             -0.351     2.057    
    SLICE_X23Y100        FDRE (Hold_fdre_C_D)         0.049     2.106    izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/x0_04v_2_5v/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.208%)  route 0.137ns (57.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.694     1.917    izhikevichtestfixed1_struct/x0_04v_2_5v/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X23Y99         FDRE                                         r  izhikevichtestfixed1_struct/x0_04v_2_5v/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.100     2.017 r  izhikevichtestfixed1_struct/x0_04v_2_5v/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=1, routed)           0.137     2.154    izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/d[17]
    SLICE_X23Y100        FDRE                                         r  izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.862     2.408    izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X23Y100        FDRE                                         r  izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2/C
                         clock pessimism             -0.351     2.057    
    SLICE_X23Y100        FDRE (Hold_fdre_C_D)         0.044     2.101    izhikevichtestfixed1_struct/x0_04v_2_5v/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[55].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[55].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.091ns (41.046%)  route 0.131ns (58.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.639     1.862    izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X13Y113        FDRE                                         r  izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[55].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.091     1.953 r  izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[55].fde_used.u2/Q
                         net (fo=1, routed)           0.131     2.084    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/s[55]
    SLICE_X16Y112        SRL16E                                       r  izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[55].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.859     2.405    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X16Y112        SRL16E                                       r  izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[55].srlc32_used.u1/CLK
                         clock pessimism             -0.511     1.894    
    SLICE_X16Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.012    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[55].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[32].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.603%)  route 0.098ns (49.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.642     1.865    izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[32].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.100     1.965 r  izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[32].fde_used.u2/Q
                         net (fo=1, routed)           0.098     2.063    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/s[32]
    SLICE_X8Y109         SRL16E                                       r  izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.863     2.409    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X8Y109         SRL16E                                       r  izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].srlc32_used.u1/CLK
                         clock pessimism             -0.511     1.898    
    SLICE_X8Y109         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.990    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[32].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[24].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.199%)  route 0.099ns (49.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.642     1.865    izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X11Y107        FDRE                                         r  izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[24].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.100     1.965 r  izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[24].fde_used.u2/Q
                         net (fo=2, routed)           0.099     2.064    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/s[24]
    SLICE_X8Y107         SRL16E                                       r  izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.863     2.409    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X8Y107         SRL16E                                       r  izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1/CLK
                         clock pessimism             -0.511     1.898    
    SLICE_X8Y107         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.990    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.257%)  route 0.103ns (50.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.644     1.867    izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.100     1.967 r  izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/Q
                         net (fo=2, routed)           0.103     2.070    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/s[3]
    SLICE_X8Y101         SRL16E                                       r  izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.865     2.411    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X8Y101         SRL16E                                       r  izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/CLK
                         clock pessimism             -0.511     1.900    
    SLICE_X8Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.995    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[28].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.130%)  route 0.092ns (47.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.642     1.865    izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[28].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.100     1.965 r  izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[28].fde_used.u2/Q
                         net (fo=2, routed)           0.092     2.057    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/s[28]
    SLICE_X8Y107         SRL16E                                       r  izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.863     2.409    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X8Y107         SRL16E                                       r  izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].srlc32_used.u1/CLK
                         clock pessimism             -0.530     1.879    
    SLICE_X8Y107         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.981    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.155%)  route 0.136ns (59.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.643     1.866    izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.091     1.957 r  izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2/Q
                         net (fo=1, routed)           0.136     2.093    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/s[15]
    SLICE_X16Y104        SRL16E                                       r  izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.863     2.409    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X16Y104        SRL16E                                       r  izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/CLK
                         clock pessimism             -0.511     1.898    
    SLICE_X16Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.016    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[20].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.563%)  route 0.094ns (48.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.642     1.865    izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[20].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.100     1.965 r  izhikevichtestfixed1_struct/u_a_bv_u/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[20].fde_used.u2/Q
                         net (fo=2, routed)           0.094     2.059    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/s[20]
    SLICE_X14Y106        SRL16E                                       r  izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.863     2.409    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X14Y106        SRL16E                                       r  izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1/CLK
                         clock pessimism             -0.529     1.880    
    SLICE_X14Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.982    izhikevichtestfixed1_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.179%)  route 0.053ns (36.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.091     1.197    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.642     1.865    izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X17Y106        FDRE                                         r  izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y106        FDRE (Prop_fdre_C_Q)         0.091     1.956 r  izhikevichtestfixed1_struct/u_d/latency_test.extra_reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2/Q
                         net (fo=1, routed)           0.053     2.009    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/s[16]
    SLICE_X16Y106        SRL16E                                       r  izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     1.516    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2603, routed)        0.863     2.409    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X16Y106        SRL16E                                       r  izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1/CLK
                         clock pessimism             -0.533     1.876    
    SLICE_X16Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.932    izhikevichtestfixed1_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.349         10.000      8.651      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X1Y55    izhikevichtestfixed1_struct/a_bv_u/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X1Y24    izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X0Y38    izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X1Y39    izhikevichtestfixed1_struct/v_2_0_04/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X3Y54    izhikevichtestfixed1_struct/x5v/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X20Y104  izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X20Y107  izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X20Y108  izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X21Y102  izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y101  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y101  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y101  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y101  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y101  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y101  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y102  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y102  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y102  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[18].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X18Y102  izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[19].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.550         5.000       4.450      SLICE_X16Y98   izhikevichtestfixed1_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/CLK



