
SPI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001adc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  00001adc  00001b70  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800080  00800080  00001b90  2**0
                  ALLOC
  3 .stab         00001e0c  00000000  00000000  00001b90  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000015ad  00000000  00000000  0000399c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004f49  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005089  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000051f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006e42  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007d2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008adc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008c3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008ec9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009697  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 e0 0b 	jmp	0x17c0	; 0x17c0 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 f5 0b 	jmp	0x17ea	; 0x17ea <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 a3 05 	jmp	0xb46	; 0xb46 <__vector_12>
      34:	0c 94 19 08 	jmp	0x1032	; 0x1032 <__vector_13>
      38:	0c 94 f3 07 	jmp	0xfe6	; 0xfe6 <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ed       	ldi	r30, 0xDC	; 220
      68:	fa e1       	ldi	r31, 0x1A	; 26
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 38       	cpi	r26, 0x88	; 136
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 0a 0c 	call	0x1814	; 0x1814 <main>
      8a:	0c 94 6c 0d 	jmp	0x1ad8	; 0x1ad8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 35 0d 	jmp	0x1a6a	; 0x1a6a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 51 0d 	jmp	0x1aa2	; 0x1aa2 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 41 0d 	jmp	0x1a82	; 0x1a82 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 5d 0d 	jmp	0x1aba	; 0x1aba <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 41 0d 	jmp	0x1a82	; 0x1a82 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 5d 0d 	jmp	0x1aba	; 0x1aba <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 35 0d 	jmp	0x1a6a	; 0x1a6a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 51 0d 	jmp	0x1aa2	; 0x1aa2 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 41 0d 	jmp	0x1a82	; 0x1a82 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 5d 0d 	jmp	0x1aba	; 0x1aba <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 41 0d 	jmp	0x1a82	; 0x1a82 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 5d 0d 	jmp	0x1aba	; 0x1aba <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 41 0d 	jmp	0x1a82	; 0x1a82 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 5d 0d 	jmp	0x1aba	; 0x1aba <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 45 0d 	jmp	0x1a8a	; 0x1a8a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 61 0d 	jmp	0x1ac2	; 0x1ac2 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <__vector_12>:

/********** global variable to store data for interrupt state**************/
static uint8_t gu8_Var ;

void __vector_12(void)
{
     b46:	1f 92       	push	r1
     b48:	0f 92       	push	r0
     b4a:	0f b6       	in	r0, 0x3f	; 63
     b4c:	0f 92       	push	r0
     b4e:	11 24       	eor	r1, r1
     b50:	8f 93       	push	r24
     b52:	af 93       	push	r26
     b54:	bf 93       	push	r27
     b56:	ef 93       	push	r30
     b58:	ff 93       	push	r31
     b5a:	df 93       	push	r29
     b5c:	cf 93       	push	r28
     b5e:	cd b7       	in	r28, 0x3d	; 61
     b60:	de b7       	in	r29, 0x3e	; 62
	SPDR =gu8_Var;
     b62:	ef e2       	ldi	r30, 0x2F	; 47
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	80 91 81 00 	lds	r24, 0x0081
     b6a:	80 83       	st	Z, r24
	CLEAR_BIT(SPCR,SPIE);
     b6c:	ad e2       	ldi	r26, 0x2D	; 45
     b6e:	b0 e0       	ldi	r27, 0x00	; 0
     b70:	ed e2       	ldi	r30, 0x2D	; 45
     b72:	f0 e0       	ldi	r31, 0x00	; 0
     b74:	80 81       	ld	r24, Z
     b76:	8f 77       	andi	r24, 0x7F	; 127
     b78:	8c 93       	st	X, r24
}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	ff 91       	pop	r31
     b80:	ef 91       	pop	r30
     b82:	bf 91       	pop	r27
     b84:	af 91       	pop	r26
     b86:	8f 91       	pop	r24
     b88:	0f 90       	pop	r0
     b8a:	0f be       	out	0x3f, r0	; 63
     b8c:	0f 90       	pop	r0
     b8e:	1f 90       	pop	r1
     b90:	18 95       	reti

00000b92 <SPI_init>:
 * @return: returns error status
 * Description: Function to initialize SPI
 **************************************************************************/

uint8_t SPI_init(SPI_Cfg_s *cfg)
{
     b92:	df 93       	push	r29
     b94:	cf 93       	push	r28
     b96:	00 d0       	rcall	.+0      	; 0xb98 <SPI_init+0x6>
     b98:	0f 92       	push	r0
     b9a:	cd b7       	in	r28, 0x3d	; 61
     b9c:	de b7       	in	r29, 0x3e	; 62
     b9e:	9b 83       	std	Y+3, r25	; 0x03
     ba0:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t status = ERROR_OK;
     ba2:	19 82       	std	Y+1, r1	; 0x01
	if (SPI_ENABLE ==cfg->SPI_Enable)
     ba4:	ea 81       	ldd	r30, Y+2	; 0x02
     ba6:	fb 81       	ldd	r31, Y+3	; 0x03
     ba8:	86 81       	ldd	r24, Z+6	; 0x06
     baa:	81 30       	cpi	r24, 0x01	; 1
     bac:	09 f0       	breq	.+2      	; 0xbb0 <SPI_init+0x1e>
     bae:	3f c1       	rjmp	.+638    	; 0xe2e <SPI_init+0x29c>
	{
		if (MASTERMODE == cfg->SPI_Mode)
     bb0:	ea 81       	ldd	r30, Y+2	; 0x02
     bb2:	fb 81       	ldd	r31, Y+3	; 0x03
     bb4:	82 81       	ldd	r24, Z+2	; 0x02
     bb6:	81 30       	cpi	r24, 0x01	; 1
     bb8:	09 f0       	breq	.+2      	; 0xbbc <SPI_init+0x2a>
     bba:	a2 c0       	rjmp	.+324    	; 0xd00 <SPI_init+0x16e>
		{
			DIO_Init_Pin(PB4,HIGH);
     bbc:	8c e0       	ldi	r24, 0x0C	; 12
     bbe:	61 e0       	ldi	r22, 0x01	; 1
     bc0:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
			DIO_Init_Pin(PB5,HIGH);
     bc4:	8d e0       	ldi	r24, 0x0D	; 13
     bc6:	61 e0       	ldi	r22, 0x01	; 1
     bc8:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
			DIO_Init_Pin(PB6,LOW);
     bcc:	8e e0       	ldi	r24, 0x0E	; 14
     bce:	60 e0       	ldi	r22, 0x00	; 0
     bd0:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
			DIO_Init_Pin(PB7,HIGH);
     bd4:	8f e0       	ldi	r24, 0x0F	; 15
     bd6:	61 e0       	ldi	r22, 0x01	; 1
     bd8:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
			SET_BIT(SPCR,MSTR);
     bdc:	ad e2       	ldi	r26, 0x2D	; 45
     bde:	b0 e0       	ldi	r27, 0x00	; 0
     be0:	ed e2       	ldi	r30, 0x2D	; 45
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	80 61       	ori	r24, 0x10	; 16
     be8:	8c 93       	st	X, r24

			if ((cfg->Pre_Scaller >=0) && (cfg->Pre_Scaller <4))
     bea:	ea 81       	ldd	r30, Y+2	; 0x02
     bec:	fb 81       	ldd	r31, Y+3	; 0x03
     bee:	80 81       	ld	r24, Z
     bf0:	84 30       	cpi	r24, 0x04	; 4
     bf2:	08 f0       	brcs	.+2      	; 0xbf6 <SPI_init+0x64>
     bf4:	82 c0       	rjmp	.+260    	; 0xcfa <SPI_init+0x168>
			{
				SPCR= (SPCR & 0xFC) | cfg->Pre_Scaller;
     bf6:	ad e2       	ldi	r26, 0x2D	; 45
     bf8:	b0 e0       	ldi	r27, 0x00	; 0
     bfa:	ed e2       	ldi	r30, 0x2D	; 45
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	80 81       	ld	r24, Z
     c00:	98 2f       	mov	r25, r24
     c02:	9c 7f       	andi	r25, 0xFC	; 252
     c04:	ea 81       	ldd	r30, Y+2	; 0x02
     c06:	fb 81       	ldd	r31, Y+3	; 0x03
     c08:	80 81       	ld	r24, Z
     c0a:	89 2b       	or	r24, r25
     c0c:	8c 93       	st	X, r24
				if (DOUBLE_SPEED_MODE == cfg->Speed_Mode)
     c0e:	ea 81       	ldd	r30, Y+2	; 0x02
     c10:	fb 81       	ldd	r31, Y+3	; 0x03
     c12:	81 81       	ldd	r24, Z+1	; 0x01
     c14:	81 30       	cpi	r24, 0x01	; 1
     c16:	41 f4       	brne	.+16     	; 0xc28 <SPI_init+0x96>
				{
					SET_BIT(SPSR,SPI2X);
     c18:	ae e2       	ldi	r26, 0x2E	; 46
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	ee e2       	ldi	r30, 0x2E	; 46
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	81 60       	ori	r24, 0x01	; 1
     c24:	8c 93       	st	X, r24
     c26:	07 c0       	rjmp	.+14     	; 0xc36 <SPI_init+0xa4>
				}
				else
				{
					CLEAR_BIT(SPSR,SPI2X);
     c28:	ae e2       	ldi	r26, 0x2E	; 46
     c2a:	b0 e0       	ldi	r27, 0x00	; 0
     c2c:	ee e2       	ldi	r30, 0x2E	; 46
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	80 81       	ld	r24, Z
     c32:	8e 7f       	andi	r24, 0xFE	; 254
     c34:	8c 93       	st	X, r24
				}
				if (DATA_ORDER_LSB == cfg->Data_Order)
     c36:	ea 81       	ldd	r30, Y+2	; 0x02
     c38:	fb 81       	ldd	r31, Y+3	; 0x03
     c3a:	87 81       	ldd	r24, Z+7	; 0x07
     c3c:	81 30       	cpi	r24, 0x01	; 1
     c3e:	41 f4       	brne	.+16     	; 0xc50 <SPI_init+0xbe>
				{
					SET_BIT(SPCR,DORD);
     c40:	ad e2       	ldi	r26, 0x2D	; 45
     c42:	b0 e0       	ldi	r27, 0x00	; 0
     c44:	ed e2       	ldi	r30, 0x2D	; 45
     c46:	f0 e0       	ldi	r31, 0x00	; 0
     c48:	80 81       	ld	r24, Z
     c4a:	80 62       	ori	r24, 0x20	; 32
     c4c:	8c 93       	st	X, r24
     c4e:	07 c0       	rjmp	.+14     	; 0xc5e <SPI_init+0xcc>
				}
				else
				{
					CLEAR_BIT(SPCR,DORD);
     c50:	ad e2       	ldi	r26, 0x2D	; 45
     c52:	b0 e0       	ldi	r27, 0x00	; 0
     c54:	ed e2       	ldi	r30, 0x2D	; 45
     c56:	f0 e0       	ldi	r31, 0x00	; 0
     c58:	80 81       	ld	r24, Z
     c5a:	8f 7d       	andi	r24, 0xDF	; 223
     c5c:	8c 93       	st	X, r24
				}
				if (SPI_INTERRUPT == cfg->Interrupt_Mode)
     c5e:	ea 81       	ldd	r30, Y+2	; 0x02
     c60:	fb 81       	ldd	r31, Y+3	; 0x03
     c62:	83 81       	ldd	r24, Z+3	; 0x03
     c64:	81 30       	cpi	r24, 0x01	; 1
     c66:	69 f4       	brne	.+26     	; 0xc82 <SPI_init+0xf0>
				{
					SET_BIT(SREG,I);
     c68:	af e5       	ldi	r26, 0x5F	; 95
     c6a:	b0 e0       	ldi	r27, 0x00	; 0
     c6c:	ef e5       	ldi	r30, 0x5F	; 95
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	80 81       	ld	r24, Z
     c72:	80 68       	ori	r24, 0x80	; 128
     c74:	8c 93       	st	X, r24
					gu8_Int = cfg->Interrupt_Mode;
     c76:	ea 81       	ldd	r30, Y+2	; 0x02
     c78:	fb 81       	ldd	r31, Y+3	; 0x03
     c7a:	83 81       	ldd	r24, Z+3	; 0x03
     c7c:	80 93 80 00 	sts	0x0080, r24
     c80:	13 c0       	rjmp	.+38     	; 0xca8 <SPI_init+0x116>
				}
				else
				{
					CLEAR_BIT(SREG,I);
     c82:	af e5       	ldi	r26, 0x5F	; 95
     c84:	b0 e0       	ldi	r27, 0x00	; 0
     c86:	ef e5       	ldi	r30, 0x5F	; 95
     c88:	f0 e0       	ldi	r31, 0x00	; 0
     c8a:	80 81       	ld	r24, Z
     c8c:	8f 77       	andi	r24, 0x7F	; 127
     c8e:	8c 93       	st	X, r24
					CLEAR_BIT(SPCR,SPIE);
     c90:	ad e2       	ldi	r26, 0x2D	; 45
     c92:	b0 e0       	ldi	r27, 0x00	; 0
     c94:	ed e2       	ldi	r30, 0x2D	; 45
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	80 81       	ld	r24, Z
     c9a:	8f 77       	andi	r24, 0x7F	; 127
     c9c:	8c 93       	st	X, r24
					gu8_Int = cfg->Interrupt_Mode;
     c9e:	ea 81       	ldd	r30, Y+2	; 0x02
     ca0:	fb 81       	ldd	r31, Y+3	; 0x03
     ca2:	83 81       	ldd	r24, Z+3	; 0x03
     ca4:	80 93 80 00 	sts	0x0080, r24
				}
				if (CLOCK_POLARITY_HIGH == cfg->Polarity_Mode)
     ca8:	ea 81       	ldd	r30, Y+2	; 0x02
     caa:	fb 81       	ldd	r31, Y+3	; 0x03
     cac:	84 81       	ldd	r24, Z+4	; 0x04
     cae:	81 30       	cpi	r24, 0x01	; 1
     cb0:	41 f4       	brne	.+16     	; 0xcc2 <SPI_init+0x130>
				{
					SET_BIT(SPCR,CPOL);
     cb2:	ad e2       	ldi	r26, 0x2D	; 45
     cb4:	b0 e0       	ldi	r27, 0x00	; 0
     cb6:	ed e2       	ldi	r30, 0x2D	; 45
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	88 60       	ori	r24, 0x08	; 8
     cbe:	8c 93       	st	X, r24
     cc0:	07 c0       	rjmp	.+14     	; 0xcd0 <SPI_init+0x13e>
				}
				else
				{
					CLEAR_BIT(SPCR,CPOL);
     cc2:	ad e2       	ldi	r26, 0x2D	; 45
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	ed e2       	ldi	r30, 0x2D	; 45
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
     ccc:	87 7f       	andi	r24, 0xF7	; 247
     cce:	8c 93       	st	X, r24
				}
				if (SAMPLING_EDGE_TRAIL == cfg->Phase_Mode)
     cd0:	ea 81       	ldd	r30, Y+2	; 0x02
     cd2:	fb 81       	ldd	r31, Y+3	; 0x03
     cd4:	85 81       	ldd	r24, Z+5	; 0x05
     cd6:	81 30       	cpi	r24, 0x01	; 1
     cd8:	41 f4       	brne	.+16     	; 0xcea <SPI_init+0x158>
				{
					SET_BIT(SPCR,CPHA);
     cda:	ad e2       	ldi	r26, 0x2D	; 45
     cdc:	b0 e0       	ldi	r27, 0x00	; 0
     cde:	ed e2       	ldi	r30, 0x2D	; 45
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	84 60       	ori	r24, 0x04	; 4
     ce6:	8c 93       	st	X, r24
     ce8:	ab c0       	rjmp	.+342    	; 0xe40 <SPI_init+0x2ae>
				}
				else
				{
					CLEAR_BIT(SPCR,CPHA);
     cea:	ad e2       	ldi	r26, 0x2D	; 45
     cec:	b0 e0       	ldi	r27, 0x00	; 0
     cee:	ed e2       	ldi	r30, 0x2D	; 45
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	80 81       	ld	r24, Z
     cf4:	8b 7f       	andi	r24, 0xFB	; 251
     cf6:	8c 93       	st	X, r24
     cf8:	a3 c0       	rjmp	.+326    	; 0xe40 <SPI_init+0x2ae>
				}
			}
			else
			{
				status = ERROR_NOK;
     cfa:	81 e0       	ldi	r24, 0x01	; 1
     cfc:	89 83       	std	Y+1, r24	; 0x01
     cfe:	a0 c0       	rjmp	.+320    	; 0xe40 <SPI_init+0x2ae>
			}
			//SET_BIT(SPCR,SPE);
		}
		else if (SLAVEMODE == cfg->SPI_Mode)
     d00:	ea 81       	ldd	r30, Y+2	; 0x02
     d02:	fb 81       	ldd	r31, Y+3	; 0x03
     d04:	82 81       	ldd	r24, Z+2	; 0x02
     d06:	88 23       	and	r24, r24
     d08:	09 f0       	breq	.+2      	; 0xd0c <SPI_init+0x17a>
     d0a:	8e c0       	rjmp	.+284    	; 0xe28 <SPI_init+0x296>
		{
			DIO_Init_Pin(PB4,LOW);
     d0c:	8c e0       	ldi	r24, 0x0C	; 12
     d0e:	60 e0       	ldi	r22, 0x00	; 0
     d10:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
			DIO_Init_Pin(PB5,LOW);
     d14:	8d e0       	ldi	r24, 0x0D	; 13
     d16:	60 e0       	ldi	r22, 0x00	; 0
     d18:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
			DIO_Init_Pin(PB6,HIGH);
     d1c:	8e e0       	ldi	r24, 0x0E	; 14
     d1e:	61 e0       	ldi	r22, 0x01	; 1
     d20:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
			DIO_Init_Pin(PB7,LOW);
     d24:	8f e0       	ldi	r24, 0x0F	; 15
     d26:	60 e0       	ldi	r22, 0x00	; 0
     d28:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
			CLEAR_BIT(SPCR,MSTR);
     d2c:	ad e2       	ldi	r26, 0x2D	; 45
     d2e:	b0 e0       	ldi	r27, 0x00	; 0
     d30:	ed e2       	ldi	r30, 0x2D	; 45
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	80 81       	ld	r24, Z
     d36:	8f 7e       	andi	r24, 0xEF	; 239
     d38:	8c 93       	st	X, r24
			CLEAR_BIT(SPSR,SPI2X);
     d3a:	ae e2       	ldi	r26, 0x2E	; 46
     d3c:	b0 e0       	ldi	r27, 0x00	; 0
     d3e:	ee e2       	ldi	r30, 0x2E	; 46
     d40:	f0 e0       	ldi	r31, 0x00	; 0
     d42:	80 81       	ld	r24, Z
     d44:	8e 7f       	andi	r24, 0xFE	; 254
     d46:	8c 93       	st	X, r24
			CLEAR_BIT(SPCR,SPR0);
     d48:	ad e2       	ldi	r26, 0x2D	; 45
     d4a:	b0 e0       	ldi	r27, 0x00	; 0
     d4c:	ed e2       	ldi	r30, 0x2D	; 45
     d4e:	f0 e0       	ldi	r31, 0x00	; 0
     d50:	80 81       	ld	r24, Z
     d52:	8e 7f       	andi	r24, 0xFE	; 254
     d54:	8c 93       	st	X, r24
			CLEAR_BIT(SPCR,SPR1);
     d56:	ad e2       	ldi	r26, 0x2D	; 45
     d58:	b0 e0       	ldi	r27, 0x00	; 0
     d5a:	ed e2       	ldi	r30, 0x2D	; 45
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 81       	ld	r24, Z
     d60:	8d 7f       	andi	r24, 0xFD	; 253
     d62:	8c 93       	st	X, r24
			if (DATA_ORDER_LSB == cfg->Data_Order)
     d64:	ea 81       	ldd	r30, Y+2	; 0x02
     d66:	fb 81       	ldd	r31, Y+3	; 0x03
     d68:	87 81       	ldd	r24, Z+7	; 0x07
     d6a:	81 30       	cpi	r24, 0x01	; 1
     d6c:	41 f4       	brne	.+16     	; 0xd7e <SPI_init+0x1ec>
			{
				SET_BIT(SPCR,DORD);
     d6e:	ad e2       	ldi	r26, 0x2D	; 45
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	ed e2       	ldi	r30, 0x2D	; 45
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	80 62       	ori	r24, 0x20	; 32
     d7a:	8c 93       	st	X, r24
     d7c:	07 c0       	rjmp	.+14     	; 0xd8c <SPI_init+0x1fa>
			}
			else
			{
				CLEAR_BIT(SPCR,DORD);
     d7e:	ad e2       	ldi	r26, 0x2D	; 45
     d80:	b0 e0       	ldi	r27, 0x00	; 0
     d82:	ed e2       	ldi	r30, 0x2D	; 45
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	8f 7d       	andi	r24, 0xDF	; 223
     d8a:	8c 93       	st	X, r24
			}
			if (SPI_INTERRUPT == cfg->Interrupt_Mode)
     d8c:	ea 81       	ldd	r30, Y+2	; 0x02
     d8e:	fb 81       	ldd	r31, Y+3	; 0x03
     d90:	83 81       	ldd	r24, Z+3	; 0x03
     d92:	81 30       	cpi	r24, 0x01	; 1
     d94:	69 f4       	brne	.+26     	; 0xdb0 <SPI_init+0x21e>
			{
				SET_BIT(SREG,I);
     d96:	af e5       	ldi	r26, 0x5F	; 95
     d98:	b0 e0       	ldi	r27, 0x00	; 0
     d9a:	ef e5       	ldi	r30, 0x5F	; 95
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	80 68       	ori	r24, 0x80	; 128
     da2:	8c 93       	st	X, r24
				gu8_Int = cfg->Interrupt_Mode;
     da4:	ea 81       	ldd	r30, Y+2	; 0x02
     da6:	fb 81       	ldd	r31, Y+3	; 0x03
     da8:	83 81       	ldd	r24, Z+3	; 0x03
     daa:	80 93 80 00 	sts	0x0080, r24
     dae:	13 c0       	rjmp	.+38     	; 0xdd6 <SPI_init+0x244>
			}
			else
			{
				CLEAR_BIT(SREG,I);
     db0:	af e5       	ldi	r26, 0x5F	; 95
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	ef e5       	ldi	r30, 0x5F	; 95
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	8f 77       	andi	r24, 0x7F	; 127
     dbc:	8c 93       	st	X, r24
				CLEAR_BIT(SPCR,SPIE);
     dbe:	ad e2       	ldi	r26, 0x2D	; 45
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	ed e2       	ldi	r30, 0x2D	; 45
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	80 81       	ld	r24, Z
     dc8:	8f 77       	andi	r24, 0x7F	; 127
     dca:	8c 93       	st	X, r24
				gu8_Int = cfg->Interrupt_Mode;
     dcc:	ea 81       	ldd	r30, Y+2	; 0x02
     dce:	fb 81       	ldd	r31, Y+3	; 0x03
     dd0:	83 81       	ldd	r24, Z+3	; 0x03
     dd2:	80 93 80 00 	sts	0x0080, r24
			}
			if (CLOCK_POLARITY_HIGH == cfg->Polarity_Mode)
     dd6:	ea 81       	ldd	r30, Y+2	; 0x02
     dd8:	fb 81       	ldd	r31, Y+3	; 0x03
     dda:	84 81       	ldd	r24, Z+4	; 0x04
     ddc:	81 30       	cpi	r24, 0x01	; 1
     dde:	41 f4       	brne	.+16     	; 0xdf0 <SPI_init+0x25e>
			{
				SET_BIT(SPCR,CPOL);
     de0:	ad e2       	ldi	r26, 0x2D	; 45
     de2:	b0 e0       	ldi	r27, 0x00	; 0
     de4:	ed e2       	ldi	r30, 0x2D	; 45
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	88 60       	ori	r24, 0x08	; 8
     dec:	8c 93       	st	X, r24
     dee:	07 c0       	rjmp	.+14     	; 0xdfe <SPI_init+0x26c>
			}
			else
			{
				CLEAR_BIT(SPCR,CPOL);
     df0:	ad e2       	ldi	r26, 0x2D	; 45
     df2:	b0 e0       	ldi	r27, 0x00	; 0
     df4:	ed e2       	ldi	r30, 0x2D	; 45
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	80 81       	ld	r24, Z
     dfa:	87 7f       	andi	r24, 0xF7	; 247
     dfc:	8c 93       	st	X, r24
			}
			if (SAMPLING_EDGE_TRAIL == cfg->Phase_Mode)
     dfe:	ea 81       	ldd	r30, Y+2	; 0x02
     e00:	fb 81       	ldd	r31, Y+3	; 0x03
     e02:	85 81       	ldd	r24, Z+5	; 0x05
     e04:	81 30       	cpi	r24, 0x01	; 1
     e06:	41 f4       	brne	.+16     	; 0xe18 <SPI_init+0x286>
			{
				SET_BIT(SPCR,CPHA);
     e08:	ad e2       	ldi	r26, 0x2D	; 45
     e0a:	b0 e0       	ldi	r27, 0x00	; 0
     e0c:	ed e2       	ldi	r30, 0x2D	; 45
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	84 60       	ori	r24, 0x04	; 4
     e14:	8c 93       	st	X, r24
     e16:	14 c0       	rjmp	.+40     	; 0xe40 <SPI_init+0x2ae>
			}
			else
			{
				CLEAR_BIT(SPCR,CPHA);
     e18:	ad e2       	ldi	r26, 0x2D	; 45
     e1a:	b0 e0       	ldi	r27, 0x00	; 0
     e1c:	ed e2       	ldi	r30, 0x2D	; 45
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	8b 7f       	andi	r24, 0xFB	; 251
     e24:	8c 93       	st	X, r24
     e26:	0c c0       	rjmp	.+24     	; 0xe40 <SPI_init+0x2ae>
			}
			//SET_BIT(SPCR,SPE);
		}
		else
		{
			status = ERROR_NOK;
     e28:	81 e0       	ldi	r24, 0x01	; 1
     e2a:	89 83       	std	Y+1, r24	; 0x01
     e2c:	09 c0       	rjmp	.+18     	; 0xe40 <SPI_init+0x2ae>
		}
	}
	else
	{
		status = ERROR_NOK;
     e2e:	81 e0       	ldi	r24, 0x01	; 1
     e30:	89 83       	std	Y+1, r24	; 0x01
		CLEAR_BIT(SPCR,SPE);
     e32:	ad e2       	ldi	r26, 0x2D	; 45
     e34:	b0 e0       	ldi	r27, 0x00	; 0
     e36:	ed e2       	ldi	r30, 0x2D	; 45
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	80 81       	ld	r24, Z
     e3c:	8f 7b       	andi	r24, 0xBF	; 191
     e3e:	8c 93       	st	X, r24
	}
	SET_BIT(SPCR,SPE);
     e40:	ad e2       	ldi	r26, 0x2D	; 45
     e42:	b0 e0       	ldi	r27, 0x00	; 0
     e44:	ed e2       	ldi	r30, 0x2D	; 45
     e46:	f0 e0       	ldi	r31, 0x00	; 0
     e48:	80 81       	ld	r24, Z
     e4a:	80 64       	ori	r24, 0x40	; 64
     e4c:	8c 93       	st	X, r24
	return status;
     e4e:	89 81       	ldd	r24, Y+1	; 0x01
}
     e50:	0f 90       	pop	r0
     e52:	0f 90       	pop	r0
     e54:	0f 90       	pop	r0
     e56:	cf 91       	pop	r28
     e58:	df 91       	pop	r29
     e5a:	08 95       	ret

00000e5c <SPI_sendByte>:
 * @return: returns error status
 * Description: Function to send data byte using SPI
 **************************************************************************/

uint8_t SPI_sendByte(const uint8_t data)
{
     e5c:	df 93       	push	r29
     e5e:	cf 93       	push	r28
     e60:	00 d0       	rcall	.+0      	; 0xe62 <SPI_sendByte+0x6>
     e62:	cd b7       	in	r28, 0x3d	; 61
     e64:	de b7       	in	r29, 0x3e	; 62
     e66:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t status = ERROR_OK;
     e68:	19 82       	std	Y+1, r1	; 0x01
	if (SPI_POLLING == gu8_Int)
     e6a:	80 91 80 00 	lds	r24, 0x0080
     e6e:	88 23       	and	r24, r24
     e70:	51 f4       	brne	.+20     	; 0xe86 <SPI_sendByte+0x2a>
	{
		SPDR = data;
     e72:	ef e2       	ldi	r30, 0x2F	; 47
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	8a 81       	ldd	r24, Y+2	; 0x02
     e78:	80 83       	st	Z, r24
		while (BIT_IS_CLEAR(SPSR,SPIF)){}
     e7a:	ee e2       	ldi	r30, 0x2E	; 46
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	88 23       	and	r24, r24
     e82:	dc f7       	brge	.-10     	; 0xe7a <SPI_sendByte+0x1e>
     e84:	11 c0       	rjmp	.+34     	; 0xea8 <SPI_sendByte+0x4c>
	}
	else if (SPI_INTERRUPT == gu8_Int)
     e86:	80 91 80 00 	lds	r24, 0x0080
     e8a:	81 30       	cpi	r24, 0x01	; 1
     e8c:	59 f4       	brne	.+22     	; 0xea4 <SPI_sendByte+0x48>
	{
		gu8_Var = data;
     e8e:	8a 81       	ldd	r24, Y+2	; 0x02
     e90:	80 93 81 00 	sts	0x0081, r24
		SET_BIT(SPCR,SPIE);
     e94:	ad e2       	ldi	r26, 0x2D	; 45
     e96:	b0 e0       	ldi	r27, 0x00	; 0
     e98:	ed e2       	ldi	r30, 0x2D	; 45
     e9a:	f0 e0       	ldi	r31, 0x00	; 0
     e9c:	80 81       	ld	r24, Z
     e9e:	80 68       	ori	r24, 0x80	; 128
     ea0:	8c 93       	st	X, r24
     ea2:	02 c0       	rjmp	.+4      	; 0xea8 <SPI_sendByte+0x4c>
	}
	else
	{
		status = ERROR_NOK;
     ea4:	81 e0       	ldi	r24, 0x01	; 1
     ea6:	89 83       	std	Y+1, r24	; 0x01
	}
	return status;
     ea8:	89 81       	ldd	r24, Y+1	; 0x01
}
     eaa:	0f 90       	pop	r0
     eac:	0f 90       	pop	r0
     eae:	cf 91       	pop	r28
     eb0:	df 91       	pop	r29
     eb2:	08 95       	ret

00000eb4 <SPI_receiveByte>:
 * @return: returns error status
 * Description: Function to receive data byte using SPI
 **************************************************************************/

uint8_t SPI_receiveByte(uint8_t *data)
{
     eb4:	df 93       	push	r29
     eb6:	cf 93       	push	r28
     eb8:	00 d0       	rcall	.+0      	; 0xeba <SPI_receiveByte+0x6>
     eba:	0f 92       	push	r0
     ebc:	cd b7       	in	r28, 0x3d	; 61
     ebe:	de b7       	in	r29, 0x3e	; 62
     ec0:	9b 83       	std	Y+3, r25	; 0x03
     ec2:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t status=ERROR_OK;
     ec4:	19 82       	std	Y+1, r1	; 0x01
	if (SPI_POLLING == gu8_Int)
     ec6:	80 91 80 00 	lds	r24, 0x0080
     eca:	88 23       	and	r24, r24
     ecc:	61 f4       	brne	.+24     	; 0xee6 <SPI_receiveByte+0x32>
	{
		while (BIT_IS_CLEAR(SPSR,SPIF)){}
     ece:	ee e2       	ldi	r30, 0x2E	; 46
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	88 23       	and	r24, r24
     ed6:	dc f7       	brge	.-10     	; 0xece <SPI_receiveByte+0x1a>
		*data=SPDR;
     ed8:	ef e2       	ldi	r30, 0x2F	; 47
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	ea 81       	ldd	r30, Y+2	; 0x02
     ee0:	fb 81       	ldd	r31, Y+3	; 0x03
     ee2:	80 83       	st	Z, r24
     ee4:	0e c0       	rjmp	.+28     	; 0xf02 <SPI_receiveByte+0x4e>
	}
	else if (SPI_INTERRUPT == gu8_Int)
     ee6:	80 91 80 00 	lds	r24, 0x0080
     eea:	81 30       	cpi	r24, 0x01	; 1
     eec:	41 f4       	brne	.+16     	; 0xefe <SPI_receiveByte+0x4a>
	{
		SET_BIT(SPCR,SPIE);
     eee:	ad e2       	ldi	r26, 0x2D	; 45
     ef0:	b0 e0       	ldi	r27, 0x00	; 0
     ef2:	ed e2       	ldi	r30, 0x2D	; 45
     ef4:	f0 e0       	ldi	r31, 0x00	; 0
     ef6:	80 81       	ld	r24, Z
     ef8:	80 68       	ori	r24, 0x80	; 128
     efa:	8c 93       	st	X, r24
     efc:	02 c0       	rjmp	.+4      	; 0xf02 <SPI_receiveByte+0x4e>
	}
	else
	{
		status = ERROR_NOK;
     efe:	81 e0       	ldi	r24, 0x01	; 1
     f00:	89 83       	std	Y+1, r24	; 0x01
	}
	return status;
     f02:	89 81       	ldd	r24, Y+1	; 0x01
}
     f04:	0f 90       	pop	r0
     f06:	0f 90       	pop	r0
     f08:	0f 90       	pop	r0
     f0a:	cf 91       	pop	r28
     f0c:	df 91       	pop	r29
     f0e:	08 95       	ret

00000f10 <SPI_sendString>:
 * @return: returns error status
 * Description: Function to receive data byte using SPI
 **************************************************************************/

uint8_t SPI_sendString(const uint8_t *Str)
{
     f10:	df 93       	push	r29
     f12:	cf 93       	push	r28
     f14:	00 d0       	rcall	.+0      	; 0xf16 <SPI_sendString+0x6>
     f16:	00 d0       	rcall	.+0      	; 0xf18 <SPI_sendString+0x8>
     f18:	cd b7       	in	r28, 0x3d	; 61
     f1a:	de b7       	in	r29, 0x3e	; 62
     f1c:	9c 83       	std	Y+4, r25	; 0x04
     f1e:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t status = ERROR_OK;
     f20:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t loop = 0;
     f22:	19 82       	std	Y+1, r1	; 0x01
     f24:	0f c0       	rjmp	.+30     	; 0xf44 <SPI_sendString+0x34>
	while(Str[loop] != '\0')
	{
		status = SPI_sendByte(Str[loop]);
     f26:	89 81       	ldd	r24, Y+1	; 0x01
     f28:	28 2f       	mov	r18, r24
     f2a:	30 e0       	ldi	r19, 0x00	; 0
     f2c:	8b 81       	ldd	r24, Y+3	; 0x03
     f2e:	9c 81       	ldd	r25, Y+4	; 0x04
     f30:	fc 01       	movw	r30, r24
     f32:	e2 0f       	add	r30, r18
     f34:	f3 1f       	adc	r31, r19
     f36:	80 81       	ld	r24, Z
     f38:	0e 94 2e 07 	call	0xe5c	; 0xe5c <SPI_sendByte>
     f3c:	8a 83       	std	Y+2, r24	; 0x02
		loop++;
     f3e:	89 81       	ldd	r24, Y+1	; 0x01
     f40:	8f 5f       	subi	r24, 0xFF	; 255
     f42:	89 83       	std	Y+1, r24	; 0x01

uint8_t SPI_sendString(const uint8_t *Str)
{
	uint8_t status = ERROR_OK;
	uint8_t loop = 0;
	while(Str[loop] != '\0')
     f44:	89 81       	ldd	r24, Y+1	; 0x01
     f46:	28 2f       	mov	r18, r24
     f48:	30 e0       	ldi	r19, 0x00	; 0
     f4a:	8b 81       	ldd	r24, Y+3	; 0x03
     f4c:	9c 81       	ldd	r25, Y+4	; 0x04
     f4e:	fc 01       	movw	r30, r24
     f50:	e2 0f       	add	r30, r18
     f52:	f3 1f       	adc	r31, r19
     f54:	80 81       	ld	r24, Z
     f56:	88 23       	and	r24, r24
     f58:	31 f7       	brne	.-52     	; 0xf26 <SPI_sendString+0x16>
	{
		status = SPI_sendByte(Str[loop]);
		loop++;
	}
	return status;
     f5a:	8a 81       	ldd	r24, Y+2	; 0x02
}
     f5c:	0f 90       	pop	r0
     f5e:	0f 90       	pop	r0
     f60:	0f 90       	pop	r0
     f62:	0f 90       	pop	r0
     f64:	cf 91       	pop	r28
     f66:	df 91       	pop	r29
     f68:	08 95       	ret

00000f6a <SPI_receiveString>:
 * @return: returns error status
 * Description: Function to receive data byte using SPI
 **************************************************************************/

uint8_t SPI_receiveString(uint8_t *Str)
{
     f6a:	df 93       	push	r29
     f6c:	cf 93       	push	r28
     f6e:	00 d0       	rcall	.+0      	; 0xf70 <SPI_receiveString+0x6>
     f70:	00 d0       	rcall	.+0      	; 0xf72 <SPI_receiveString+0x8>
     f72:	cd b7       	in	r28, 0x3d	; 61
     f74:	de b7       	in	r29, 0x3e	; 62
     f76:	9c 83       	std	Y+4, r25	; 0x04
     f78:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t status = ERROR_OK;
     f7a:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t loop = 0;
     f7c:	19 82       	std	Y+1, r1	; 0x01
	status = SPI_receiveByte(&Str[loop]);
     f7e:	89 81       	ldd	r24, Y+1	; 0x01
     f80:	28 2f       	mov	r18, r24
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	8b 81       	ldd	r24, Y+3	; 0x03
     f86:	9c 81       	ldd	r25, Y+4	; 0x04
     f88:	82 0f       	add	r24, r18
     f8a:	93 1f       	adc	r25, r19
     f8c:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <SPI_receiveByte>
     f90:	8a 83       	std	Y+2, r24	; 0x02
     f92:	0d c0       	rjmp	.+26     	; 0xfae <SPI_receiveString+0x44>
	while(Str[loop] != '#')
	{
		loop++;
     f94:	89 81       	ldd	r24, Y+1	; 0x01
     f96:	8f 5f       	subi	r24, 0xFF	; 255
     f98:	89 83       	std	Y+1, r24	; 0x01
		status = SPI_receiveByte(&Str[loop]);
     f9a:	89 81       	ldd	r24, Y+1	; 0x01
     f9c:	28 2f       	mov	r18, r24
     f9e:	30 e0       	ldi	r19, 0x00	; 0
     fa0:	8b 81       	ldd	r24, Y+3	; 0x03
     fa2:	9c 81       	ldd	r25, Y+4	; 0x04
     fa4:	82 0f       	add	r24, r18
     fa6:	93 1f       	adc	r25, r19
     fa8:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <SPI_receiveByte>
     fac:	8a 83       	std	Y+2, r24	; 0x02
uint8_t SPI_receiveString(uint8_t *Str)
{
	uint8_t status = ERROR_OK;
	uint8_t loop = 0;
	status = SPI_receiveByte(&Str[loop]);
	while(Str[loop] != '#')
     fae:	89 81       	ldd	r24, Y+1	; 0x01
     fb0:	28 2f       	mov	r18, r24
     fb2:	30 e0       	ldi	r19, 0x00	; 0
     fb4:	8b 81       	ldd	r24, Y+3	; 0x03
     fb6:	9c 81       	ldd	r25, Y+4	; 0x04
     fb8:	fc 01       	movw	r30, r24
     fba:	e2 0f       	add	r30, r18
     fbc:	f3 1f       	adc	r31, r19
     fbe:	80 81       	ld	r24, Z
     fc0:	83 32       	cpi	r24, 0x23	; 35
     fc2:	41 f7       	brne	.-48     	; 0xf94 <SPI_receiveString+0x2a>
	{
		loop++;
		status = SPI_receiveByte(&Str[loop]);
	}
	Str[loop] = '\0';
     fc4:	89 81       	ldd	r24, Y+1	; 0x01
     fc6:	28 2f       	mov	r18, r24
     fc8:	30 e0       	ldi	r19, 0x00	; 0
     fca:	8b 81       	ldd	r24, Y+3	; 0x03
     fcc:	9c 81       	ldd	r25, Y+4	; 0x04
     fce:	fc 01       	movw	r30, r24
     fd0:	e2 0f       	add	r30, r18
     fd2:	f3 1f       	adc	r31, r19
     fd4:	10 82       	st	Z, r1
	return status;
     fd6:	8a 81       	ldd	r24, Y+2	; 0x02
}
     fd8:	0f 90       	pop	r0
     fda:	0f 90       	pop	r0
     fdc:	0f 90       	pop	r0
     fde:	0f 90       	pop	r0
     fe0:	cf 91       	pop	r28
     fe2:	df 91       	pop	r29
     fe4:	08 95       	ret

00000fe6 <__vector_14>:
void __vector_14(void)__attribute((signal,used));

void __vector_13(void)__attribute((signal,used));

void __vector_14 (void)  /************************** ISR For SENDING**********************/
{
     fe6:	1f 92       	push	r1
     fe8:	0f 92       	push	r0
     fea:	0f b6       	in	r0, 0x3f	; 63
     fec:	0f 92       	push	r0
     fee:	11 24       	eor	r1, r1
     ff0:	8f 93       	push	r24
     ff2:	af 93       	push	r26
     ff4:	bf 93       	push	r27
     ff6:	ef 93       	push	r30
     ff8:	ff 93       	push	r31
     ffa:	df 93       	push	r29
     ffc:	cf 93       	push	r28
     ffe:	cd b7       	in	r28, 0x3d	; 61
    1000:	de b7       	in	r29, 0x3e	; 62
	UDR = gu8_DataTransmit ;
    1002:	ec e2       	ldi	r30, 0x2C	; 44
    1004:	f0 e0       	ldi	r31, 0x00	; 0
    1006:	80 91 85 00 	lds	r24, 0x0085
    100a:	80 83       	st	Z, r24
	CLEAR_BIT(UCSRB,UDRIE);
    100c:	aa e2       	ldi	r26, 0x2A	; 42
    100e:	b0 e0       	ldi	r27, 0x00	; 0
    1010:	ea e2       	ldi	r30, 0x2A	; 42
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	80 81       	ld	r24, Z
    1016:	8f 7d       	andi	r24, 0xDF	; 223
    1018:	8c 93       	st	X, r24
}
    101a:	cf 91       	pop	r28
    101c:	df 91       	pop	r29
    101e:	ff 91       	pop	r31
    1020:	ef 91       	pop	r30
    1022:	bf 91       	pop	r27
    1024:	af 91       	pop	r26
    1026:	8f 91       	pop	r24
    1028:	0f 90       	pop	r0
    102a:	0f be       	out	0x3f, r0	; 63
    102c:	0f 90       	pop	r0
    102e:	1f 90       	pop	r1
    1030:	18 95       	reti

00001032 <__vector_13>:
void __vector_13 (void)
{
    1032:	1f 92       	push	r1
    1034:	0f 92       	push	r0
    1036:	0f b6       	in	r0, 0x3f	; 63
    1038:	0f 92       	push	r0
    103a:	11 24       	eor	r1, r1
    103c:	8f 93       	push	r24
    103e:	ef 93       	push	r30
    1040:	ff 93       	push	r31
    1042:	df 93       	push	r29
    1044:	cf 93       	push	r28
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62
		gu8_DataReceive = UDR ;
    104a:	ec e2       	ldi	r30, 0x2C	; 44
    104c:	f0 e0       	ldi	r31, 0x00	; 0
    104e:	80 81       	ld	r24, Z
    1050:	80 93 84 00 	sts	0x0084, r24
}
    1054:	cf 91       	pop	r28
    1056:	df 91       	pop	r29
    1058:	ff 91       	pop	r31
    105a:	ef 91       	pop	r30
    105c:	8f 91       	pop	r24
    105e:	0f 90       	pop	r0
    1060:	0f be       	out	0x3f, r0	; 63
    1062:	0f 90       	pop	r0
    1064:	1f 90       	pop	r1
    1066:	18 95       	reti

00001068 <UART_init>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
UART_ERROR UART_init(const strUART_Config *UART_Cfg)
{
    1068:	df 93       	push	r29
    106a:	cf 93       	push	r28
    106c:	cd b7       	in	r28, 0x3d	; 61
    106e:	de b7       	in	r29, 0x3e	; 62
    1070:	61 97       	sbiw	r28, 0x11	; 17
    1072:	0f b6       	in	r0, 0x3f	; 63
    1074:	f8 94       	cli
    1076:	de bf       	out	0x3e, r29	; 62
    1078:	0f be       	out	0x3f, r0	; 63
    107a:	cd bf       	out	0x3d, r28	; 61
    107c:	9b 83       	std	Y+3, r25	; 0x03
    107e:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t ERROR  = ERROR_OK;
    1080:	19 82       	std	Y+1, r1	; 0x01
			/**********************Configuration of Duplex Transmission**********************/
		switch(UART_Cfg->u8_Duplex)
    1082:	ea 81       	ldd	r30, Y+2	; 0x02
    1084:	fb 81       	ldd	r31, Y+3	; 0x03
    1086:	80 85       	ldd	r24, Z+8	; 0x08
    1088:	28 2f       	mov	r18, r24
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	39 8b       	std	Y+17, r19	; 0x11
    108e:	28 8b       	std	Y+16, r18	; 0x10
    1090:	88 89       	ldd	r24, Y+16	; 0x10
    1092:	99 89       	ldd	r25, Y+17	; 0x11
    1094:	81 30       	cpi	r24, 0x01	; 1
    1096:	91 05       	cpc	r25, r1
    1098:	c1 f0       	breq	.+48     	; 0x10ca <UART_init+0x62>
    109a:	28 89       	ldd	r18, Y+16	; 0x10
    109c:	39 89       	ldd	r19, Y+17	; 0x11
    109e:	22 30       	cpi	r18, 0x02	; 2
    10a0:	31 05       	cpc	r19, r1
    10a2:	d9 f0       	breq	.+54     	; 0x10da <UART_init+0x72>
    10a4:	88 89       	ldd	r24, Y+16	; 0x10
    10a6:	99 89       	ldd	r25, Y+17	; 0x11
    10a8:	00 97       	sbiw	r24, 0x00	; 0
    10aa:	f1 f4       	brne	.+60     	; 0x10e8 <UART_init+0x80>
		{
			case FULL_DUPLEX :
			SET_BIT(UCSRB,RXEN) ;
    10ac:	aa e2       	ldi	r26, 0x2A	; 42
    10ae:	b0 e0       	ldi	r27, 0x00	; 0
    10b0:	ea e2       	ldi	r30, 0x2A	; 42
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	80 61       	ori	r24, 0x10	; 16
    10b8:	8c 93       	st	X, r24
			SET_BIT(UCSRB,TXEN) ;
    10ba:	aa e2       	ldi	r26, 0x2A	; 42
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	ea e2       	ldi	r30, 0x2A	; 42
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	88 60       	ori	r24, 0x08	; 8
    10c6:	8c 93       	st	X, r24
    10c8:	0f c0       	rjmp	.+30     	; 0x10e8 <UART_init+0x80>
			break;

			case TRANSIMETER :
			SET_BIT(UCSRB,TXEN) ;
    10ca:	aa e2       	ldi	r26, 0x2A	; 42
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	ea e2       	ldi	r30, 0x2A	; 42
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	88 60       	ori	r24, 0x08	; 8
    10d6:	8c 93       	st	X, r24
    10d8:	07 c0       	rjmp	.+14     	; 0x10e8 <UART_init+0x80>
			break;

			case RECEIVER :
			SET_BIT(UCSRB,TXEN) ;
    10da:	aa e2       	ldi	r26, 0x2A	; 42
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	ea e2       	ldi	r30, 0x2A	; 42
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	88 60       	ori	r24, 0x08	; 8
    10e6:	8c 93       	st	X, r24
		}


		/******************Checking Speed Mode & BAUDRATE ************************************/
		//CLEAR_BIT(UBRRH,URSEL) ; /***********************to Write in UBRRH REGISTERS***********/
			switch(UART_Cfg->u8_SpeedMode)
    10e8:	ea 81       	ldd	r30, Y+2	; 0x02
    10ea:	fb 81       	ldd	r31, Y+3	; 0x03
    10ec:	80 81       	ld	r24, Z
    10ee:	28 2f       	mov	r18, r24
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	3f 87       	std	Y+15, r19	; 0x0f
    10f4:	2e 87       	std	Y+14, r18	; 0x0e
    10f6:	8e 85       	ldd	r24, Y+14	; 0x0e
    10f8:	9f 85       	ldd	r25, Y+15	; 0x0f
    10fa:	00 97       	sbiw	r24, 0x00	; 0
    10fc:	31 f0       	breq	.+12     	; 0x110a <UART_init+0xa2>
    10fe:	2e 85       	ldd	r18, Y+14	; 0x0e
    1100:	3f 85       	ldd	r19, Y+15	; 0x0f
    1102:	21 30       	cpi	r18, 0x01	; 1
    1104:	31 05       	cpc	r19, r1
    1106:	81 f0       	breq	.+32     	; 0x1128 <UART_init+0xc0>
    1108:	1e c0       	rjmp	.+60     	; 0x1146 <UART_init+0xde>
			{
			case NORMAL_SPEED :
			CLEAR_BIT(UCSRA,U2X);
    110a:	ab e2       	ldi	r26, 0x2B	; 43
    110c:	b0 e0       	ldi	r27, 0x00	; 0
    110e:	eb e2       	ldi	r30, 0x2B	; 43
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	80 81       	ld	r24, Z
    1114:	8d 7f       	andi	r24, 0xFD	; 253
    1116:	8c 93       	st	X, r24
			/**************************BAUDRATE****************************************/
			/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
			UBRRH = BAUD_PRESCALE_SINGLE>>8;
    1118:	e0 e4       	ldi	r30, 0x40	; 64
    111a:	f0 e0       	ldi	r31, 0x00	; 0
    111c:	10 82       	st	Z, r1
			UBRRL = BAUD_PRESCALE_SINGLE;
    111e:	e9 e2       	ldi	r30, 0x29	; 41
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	83 e3       	ldi	r24, 0x33	; 51
    1124:	80 83       	st	Z, r24
    1126:	11 c0       	rjmp	.+34     	; 0x114a <UART_init+0xe2>
			break;

			case DOUBLE_SPEED :
			SET_BIT(UCSRA,U2X) ;
    1128:	ab e2       	ldi	r26, 0x2B	; 43
    112a:	b0 e0       	ldi	r27, 0x00	; 0
    112c:	eb e2       	ldi	r30, 0x2B	; 43
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	82 60       	ori	r24, 0x02	; 2
    1134:	8c 93       	st	X, r24
				/**************************BAUDRATE****************************************/
				/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
			UBRRH = BAUD_PRESCALE_DOUBLE>>8;
    1136:	e0 e4       	ldi	r30, 0x40	; 64
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	10 82       	st	Z, r1
			UBRRL = BAUD_PRESCALE_DOUBLE;
    113c:	e9 e2       	ldi	r30, 0x29	; 41
    113e:	f0 e0       	ldi	r31, 0x00	; 0
    1140:	87 e6       	ldi	r24, 0x67	; 103
    1142:	80 83       	st	Z, r24
    1144:	02 c0       	rjmp	.+4      	; 0x114a <UART_init+0xe2>
			break;
			default :
			ERROR = ERROR_NOK ;
    1146:	81 e0       	ldi	r24, 0x01	; 1
    1148:	89 83       	std	Y+1, r24	; 0x01
			break ;
		}
		/**********************Synchronous or Asynchronous Operation **************/
		//SET_BIT(UCSRC,URSEL) ; /******************Setting to Access UCRSC Register********/
		switch(UART_Cfg->u8_Sync)
    114a:	ea 81       	ldd	r30, Y+2	; 0x02
    114c:	fb 81       	ldd	r31, Y+3	; 0x03
    114e:	83 81       	ldd	r24, Z+3	; 0x03
    1150:	28 2f       	mov	r18, r24
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	3d 87       	std	Y+13, r19	; 0x0d
    1156:	2c 87       	std	Y+12, r18	; 0x0c
    1158:	8c 85       	ldd	r24, Y+12	; 0x0c
    115a:	9d 85       	ldd	r25, Y+13	; 0x0d
    115c:	00 97       	sbiw	r24, 0x00	; 0
    115e:	31 f0       	breq	.+12     	; 0x116c <UART_init+0x104>
    1160:	2c 85       	ldd	r18, Y+12	; 0x0c
    1162:	3d 85       	ldd	r19, Y+13	; 0x0d
    1164:	21 30       	cpi	r18, 0x01	; 1
    1166:	31 05       	cpc	r19, r1
    1168:	81 f0       	breq	.+32     	; 0x118a <UART_init+0x122>
    116a:	17 c0       	rjmp	.+46     	; 0x119a <UART_init+0x132>
		{
			case SYNCHRONOUS:
				SET_BIT(UCSRC,URSEL) ;
    116c:	a0 e4       	ldi	r26, 0x40	; 64
    116e:	b0 e0       	ldi	r27, 0x00	; 0
    1170:	e0 e4       	ldi	r30, 0x40	; 64
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	80 81       	ld	r24, Z
    1176:	80 68       	ori	r24, 0x80	; 128
    1178:	8c 93       	st	X, r24
				SET_BIT(UCSRC,UMSEL);
    117a:	a0 e4       	ldi	r26, 0x40	; 64
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	e0 e4       	ldi	r30, 0x40	; 64
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	80 64       	ori	r24, 0x40	; 64
    1186:	8c 93       	st	X, r24
    1188:	0a c0       	rjmp	.+20     	; 0x119e <UART_init+0x136>
				break;
			case ASYNCHRONOUS:
				CLEAR_BIT(UCSRC,UMSEL);
    118a:	a0 e4       	ldi	r26, 0x40	; 64
    118c:	b0 e0       	ldi	r27, 0x00	; 0
    118e:	e0 e4       	ldi	r30, 0x40	; 64
    1190:	f0 e0       	ldi	r31, 0x00	; 0
    1192:	80 81       	ld	r24, Z
    1194:	8f 7b       	andi	r24, 0xBF	; 191
    1196:	8c 93       	st	X, r24
    1198:	02 c0       	rjmp	.+4      	; 0x119e <UART_init+0x136>
				break ;
			default:
				ERROR = ERROR_NOK ;
    119a:	81 e0       	ldi	r24, 0x01	; 1
    119c:	89 83       	std	Y+1, r24	; 0x01
		}
		/***********************FRAME DATA BITS*************************************/
		switch(UART_Cfg->u8_DataBits)
    119e:	ea 81       	ldd	r30, Y+2	; 0x02
    11a0:	fb 81       	ldd	r31, Y+3	; 0x03
    11a2:	84 81       	ldd	r24, Z+4	; 0x04
    11a4:	28 2f       	mov	r18, r24
    11a6:	30 e0       	ldi	r19, 0x00	; 0
    11a8:	3b 87       	std	Y+11, r19	; 0x0b
    11aa:	2a 87       	std	Y+10, r18	; 0x0a
    11ac:	8a 85       	ldd	r24, Y+10	; 0x0a
    11ae:	9b 85       	ldd	r25, Y+11	; 0x0b
    11b0:	87 30       	cpi	r24, 0x07	; 7
    11b2:	91 05       	cpc	r25, r1
    11b4:	c9 f1       	breq	.+114    	; 0x1228 <UART_init+0x1c0>
    11b6:	2a 85       	ldd	r18, Y+10	; 0x0a
    11b8:	3b 85       	ldd	r19, Y+11	; 0x0b
    11ba:	28 30       	cpi	r18, 0x08	; 8
    11bc:	31 05       	cpc	r19, r1
    11be:	5c f4       	brge	.+22     	; 0x11d6 <UART_init+0x16e>
    11c0:	8a 85       	ldd	r24, Y+10	; 0x0a
    11c2:	9b 85       	ldd	r25, Y+11	; 0x0b
    11c4:	85 30       	cpi	r24, 0x05	; 5
    11c6:	91 05       	cpc	r25, r1
    11c8:	89 f0       	breq	.+34     	; 0x11ec <UART_init+0x184>
    11ca:	2a 85       	ldd	r18, Y+10	; 0x0a
    11cc:	3b 85       	ldd	r19, Y+11	; 0x0b
    11ce:	26 30       	cpi	r18, 0x06	; 6
    11d0:	31 05       	cpc	r19, r1
    11d2:	11 f1       	breq	.+68     	; 0x1218 <UART_init+0x1b0>
    11d4:	41 c0       	rjmp	.+130    	; 0x1258 <UART_init+0x1f0>
    11d6:	8a 85       	ldd	r24, Y+10	; 0x0a
    11d8:	9b 85       	ldd	r25, Y+11	; 0x0b
    11da:	88 30       	cpi	r24, 0x08	; 8
    11dc:	91 05       	cpc	r25, r1
    11de:	61 f1       	breq	.+88     	; 0x1238 <UART_init+0x1d0>
    11e0:	2a 85       	ldd	r18, Y+10	; 0x0a
    11e2:	3b 85       	ldd	r19, Y+11	; 0x0b
    11e4:	29 30       	cpi	r18, 0x09	; 9
    11e6:	31 05       	cpc	r19, r1
    11e8:	79 f1       	breq	.+94     	; 0x1248 <UART_init+0x1e0>
    11ea:	36 c0       	rjmp	.+108    	; 0x1258 <UART_init+0x1f0>
		{
			case FIVE_BITS:
				CLEAR_BIT(UCSRC,UCSZ0) ;
    11ec:	a0 e4       	ldi	r26, 0x40	; 64
    11ee:	b0 e0       	ldi	r27, 0x00	; 0
    11f0:	e0 e4       	ldi	r30, 0x40	; 64
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	8d 7f       	andi	r24, 0xFD	; 253
    11f8:	8c 93       	st	X, r24
				CLEAR_BIT(UCSRC,UCSZ1) ;
    11fa:	a0 e4       	ldi	r26, 0x40	; 64
    11fc:	b0 e0       	ldi	r27, 0x00	; 0
    11fe:	e0 e4       	ldi	r30, 0x40	; 64
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	80 81       	ld	r24, Z
    1204:	8b 7f       	andi	r24, 0xFB	; 251
    1206:	8c 93       	st	X, r24
				CLEAR_BIT(UCSRB,UCSZ2) ;
    1208:	aa e2       	ldi	r26, 0x2A	; 42
    120a:	b0 e0       	ldi	r27, 0x00	; 0
    120c:	ea e2       	ldi	r30, 0x2A	; 42
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	80 81       	ld	r24, Z
    1212:	8b 7f       	andi	r24, 0xFB	; 251
    1214:	8c 93       	st	X, r24
    1216:	22 c0       	rjmp	.+68     	; 0x125c <UART_init+0x1f4>
				break;

			case SIX_BITS:
				UCSRC |= (1<<UCSZ0) | (1<<URSEL) ;
    1218:	a0 e4       	ldi	r26, 0x40	; 64
    121a:	b0 e0       	ldi	r27, 0x00	; 0
    121c:	e0 e4       	ldi	r30, 0x40	; 64
    121e:	f0 e0       	ldi	r31, 0x00	; 0
    1220:	80 81       	ld	r24, Z
    1222:	82 68       	ori	r24, 0x82	; 130
    1224:	8c 93       	st	X, r24
    1226:	1a c0       	rjmp	.+52     	; 0x125c <UART_init+0x1f4>

				break;

			case SEVEN_BITS:
				UCSRC |= (1<< UCSZ1) | (1<<URSEL);
    1228:	a0 e4       	ldi	r26, 0x40	; 64
    122a:	b0 e0       	ldi	r27, 0x00	; 0
    122c:	e0 e4       	ldi	r30, 0x40	; 64
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	84 68       	ori	r24, 0x84	; 132
    1234:	8c 93       	st	X, r24
    1236:	12 c0       	rjmp	.+36     	; 0x125c <UART_init+0x1f4>

				break;

			case EIGHT_BITS:
				UCSRC |= (1<<UCSZ1) | (1<<UCSZ0) | (1<<URSEL);
    1238:	a0 e4       	ldi	r26, 0x40	; 64
    123a:	b0 e0       	ldi	r27, 0x00	; 0
    123c:	e0 e4       	ldi	r30, 0x40	; 64
    123e:	f0 e0       	ldi	r31, 0x00	; 0
    1240:	80 81       	ld	r24, Z
    1242:	86 68       	ori	r24, 0x86	; 134
    1244:	8c 93       	st	X, r24
    1246:	0a c0       	rjmp	.+20     	; 0x125c <UART_init+0x1f4>

				break;

			case NINE_BITS:
				UCSRC |= (1<< UCSZ1) | (1<< UCSZ0) | (1<<UCSZ2) | (1<<URSEL);
    1248:	a0 e4       	ldi	r26, 0x40	; 64
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	e0 e4       	ldi	r30, 0x40	; 64
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	86 68       	ori	r24, 0x86	; 134
    1254:	8c 93       	st	X, r24
    1256:	02 c0       	rjmp	.+4      	; 0x125c <UART_init+0x1f4>

				break;
			default:
				ERROR = ERROR_NOK ;
    1258:	81 e0       	ldi	r24, 0x01	; 1
    125a:	89 83       	std	Y+1, r24	; 0x01
		}



		/****************************PARITY CHECKING****************************/
		switch(UART_Cfg->u8_Parity)
    125c:	ea 81       	ldd	r30, Y+2	; 0x02
    125e:	fb 81       	ldd	r31, Y+3	; 0x03
    1260:	85 81       	ldd	r24, Z+5	; 0x05
    1262:	28 2f       	mov	r18, r24
    1264:	30 e0       	ldi	r19, 0x00	; 0
    1266:	39 87       	std	Y+9, r19	; 0x09
    1268:	28 87       	std	Y+8, r18	; 0x08
    126a:	88 85       	ldd	r24, Y+8	; 0x08
    126c:	99 85       	ldd	r25, Y+9	; 0x09
    126e:	81 30       	cpi	r24, 0x01	; 1
    1270:	91 05       	cpc	r25, r1
    1272:	c1 f0       	breq	.+48     	; 0x12a4 <UART_init+0x23c>
    1274:	28 85       	ldd	r18, Y+8	; 0x08
    1276:	39 85       	ldd	r19, Y+9	; 0x09
    1278:	22 30       	cpi	r18, 0x02	; 2
    127a:	31 05       	cpc	r19, r1
    127c:	11 f1       	breq	.+68     	; 0x12c2 <UART_init+0x25a>
    127e:	88 85       	ldd	r24, Y+8	; 0x08
    1280:	99 85       	ldd	r25, Y+9	; 0x09
    1282:	00 97       	sbiw	r24, 0x00	; 0
    1284:	69 f5       	brne	.+90     	; 0x12e0 <UART_init+0x278>
		{
			case PARITY_DISABLED:
				CLEAR_BIT(UCSRC,UPM1);
    1286:	a0 e4       	ldi	r26, 0x40	; 64
    1288:	b0 e0       	ldi	r27, 0x00	; 0
    128a:	e0 e4       	ldi	r30, 0x40	; 64
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	80 81       	ld	r24, Z
    1290:	8f 7d       	andi	r24, 0xDF	; 223
    1292:	8c 93       	st	X, r24
				CLEAR_BIT(UCSRC,UPM0);
    1294:	a0 e4       	ldi	r26, 0x40	; 64
    1296:	b0 e0       	ldi	r27, 0x00	; 0
    1298:	e0 e4       	ldi	r30, 0x40	; 64
    129a:	f0 e0       	ldi	r31, 0x00	; 0
    129c:	80 81       	ld	r24, Z
    129e:	8f 7e       	andi	r24, 0xEF	; 239
    12a0:	8c 93       	st	X, r24
    12a2:	20 c0       	rjmp	.+64     	; 0x12e4 <UART_init+0x27c>
				break;
			case EVEN_PARITY:
				SET_BIT(UCSRC,UPM1);
    12a4:	a0 e4       	ldi	r26, 0x40	; 64
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	e0 e4       	ldi	r30, 0x40	; 64
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	80 62       	ori	r24, 0x20	; 32
    12b0:	8c 93       	st	X, r24
				CLEAR_BIT(UCSRC,UPM0);
    12b2:	a0 e4       	ldi	r26, 0x40	; 64
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	e0 e4       	ldi	r30, 0x40	; 64
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	80 81       	ld	r24, Z
    12bc:	8f 7e       	andi	r24, 0xEF	; 239
    12be:	8c 93       	st	X, r24
    12c0:	11 c0       	rjmp	.+34     	; 0x12e4 <UART_init+0x27c>
				break;
			case ODD_PARITY:
				SET_BIT(UCSRC,UPM1);
    12c2:	a0 e4       	ldi	r26, 0x40	; 64
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	e0 e4       	ldi	r30, 0x40	; 64
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	80 62       	ori	r24, 0x20	; 32
    12ce:	8c 93       	st	X, r24
				SET_BIT(UCSRC,UPM0);
    12d0:	a0 e4       	ldi	r26, 0x40	; 64
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	e0 e4       	ldi	r30, 0x40	; 64
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	80 61       	ori	r24, 0x10	; 16
    12dc:	8c 93       	st	X, r24
    12de:	02 c0       	rjmp	.+4      	; 0x12e4 <UART_init+0x27c>
				break;
			default:
				ERROR = ERROR_NOK ;
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	89 83       	std	Y+1, r24	; 0x01
				break;
		}
		/************************** STOP BITS************************************/
		switch(UART_Cfg->u8_StopBits)
    12e4:	ea 81       	ldd	r30, Y+2	; 0x02
    12e6:	fb 81       	ldd	r31, Y+3	; 0x03
    12e8:	86 81       	ldd	r24, Z+6	; 0x06
    12ea:	28 2f       	mov	r18, r24
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	3f 83       	std	Y+7, r19	; 0x07
    12f0:	2e 83       	std	Y+6, r18	; 0x06
    12f2:	8e 81       	ldd	r24, Y+6	; 0x06
    12f4:	9f 81       	ldd	r25, Y+7	; 0x07
    12f6:	00 97       	sbiw	r24, 0x00	; 0
    12f8:	31 f0       	breq	.+12     	; 0x1306 <UART_init+0x29e>
    12fa:	2e 81       	ldd	r18, Y+6	; 0x06
    12fc:	3f 81       	ldd	r19, Y+7	; 0x07
    12fe:	21 30       	cpi	r18, 0x01	; 1
    1300:	31 05       	cpc	r19, r1
    1302:	49 f0       	breq	.+18     	; 0x1316 <UART_init+0x2ae>
    1304:	10 c0       	rjmp	.+32     	; 0x1326 <UART_init+0x2be>
		{
			case ONE_STOP:
				CLEAR_BIT(UCSRC,USBS) ;
    1306:	a0 e4       	ldi	r26, 0x40	; 64
    1308:	b0 e0       	ldi	r27, 0x00	; 0
    130a:	e0 e4       	ldi	r30, 0x40	; 64
    130c:	f0 e0       	ldi	r31, 0x00	; 0
    130e:	80 81       	ld	r24, Z
    1310:	87 7f       	andi	r24, 0xF7	; 247
    1312:	8c 93       	st	X, r24
    1314:	0a c0       	rjmp	.+20     	; 0x132a <UART_init+0x2c2>
				break;
			case TWO_STOP:
				SET_BIT(UCSRC,USBS) ;
    1316:	a0 e4       	ldi	r26, 0x40	; 64
    1318:	b0 e0       	ldi	r27, 0x00	; 0
    131a:	e0 e4       	ldi	r30, 0x40	; 64
    131c:	f0 e0       	ldi	r31, 0x00	; 0
    131e:	80 81       	ld	r24, Z
    1320:	88 60       	ori	r24, 0x08	; 8
    1322:	8c 93       	st	X, r24
    1324:	02 c0       	rjmp	.+4      	; 0x132a <UART_init+0x2c2>

				break;
			default:
				ERROR = ERROR_NOK ;
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	89 83       	std	Y+1, r24	; 0x01
				break;
		}
		/********************Interrup or Polling Mode****************************/
		switch(UART_Cfg->u8_Interrupt)
    132a:	ea 81       	ldd	r30, Y+2	; 0x02
    132c:	fb 81       	ldd	r31, Y+3	; 0x03
    132e:	87 81       	ldd	r24, Z+7	; 0x07
    1330:	28 2f       	mov	r18, r24
    1332:	30 e0       	ldi	r19, 0x00	; 0
    1334:	3d 83       	std	Y+5, r19	; 0x05
    1336:	2c 83       	std	Y+4, r18	; 0x04
    1338:	8c 81       	ldd	r24, Y+4	; 0x04
    133a:	9d 81       	ldd	r25, Y+5	; 0x05
    133c:	00 97       	sbiw	r24, 0x00	; 0
    133e:	31 f0       	breq	.+12     	; 0x134c <UART_init+0x2e4>
    1340:	2c 81       	ldd	r18, Y+4	; 0x04
    1342:	3d 81       	ldd	r19, Y+5	; 0x05
    1344:	21 30       	cpi	r18, 0x01	; 1
    1346:	31 05       	cpc	r19, r1
    1348:	c9 f0       	breq	.+50     	; 0x137c <UART_init+0x314>
    134a:	16 c0       	rjmp	.+44     	; 0x1378 <UART_init+0x310>
		{
			case INTERRUPT_MODE:
			SET_BIT(UCSRB,TXCIE) ;
    134c:	aa e2       	ldi	r26, 0x2A	; 42
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	ea e2       	ldi	r30, 0x2A	; 42
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	80 64       	ori	r24, 0x40	; 64
    1358:	8c 93       	st	X, r24
			SET_BIT(UCSRB,RXCIE) ;
    135a:	aa e2       	ldi	r26, 0x2A	; 42
    135c:	b0 e0       	ldi	r27, 0x00	; 0
    135e:	ea e2       	ldi	r30, 0x2A	; 42
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	80 81       	ld	r24, Z
    1364:	80 68       	ori	r24, 0x80	; 128
    1366:	8c 93       	st	X, r24
			SET_BIT(SREG,7) ;
    1368:	af e5       	ldi	r26, 0x5F	; 95
    136a:	b0 e0       	ldi	r27, 0x00	; 0
    136c:	ef e5       	ldi	r30, 0x5F	; 95
    136e:	f0 e0       	ldi	r31, 0x00	; 0
    1370:	80 81       	ld	r24, Z
    1372:	80 68       	ori	r24, 0x80	; 128
    1374:	8c 93       	st	X, r24
    1376:	02 c0       	rjmp	.+4      	; 0x137c <UART_init+0x314>
			break;
			case POLLING_MODE:
			break;
			default:
			ERROR = ERROR_NOK ;
    1378:	81 e0       	ldi	r24, 0x01	; 1
    137a:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		return ERROR ;
    137c:	89 81       	ldd	r24, Y+1	; 0x01
}
    137e:	61 96       	adiw	r28, 0x11	; 17
    1380:	0f b6       	in	r0, 0x3f	; 63
    1382:	f8 94       	cli
    1384:	de bf       	out	0x3e, r29	; 62
    1386:	0f be       	out	0x3f, r0	; 63
    1388:	cd bf       	out	0x3d, r28	; 61
    138a:	cf 91       	pop	r28
    138c:	df 91       	pop	r29
    138e:	08 95       	ret

00001390 <UART_sendByte>:
	
UART_ERROR UART_sendByte(const uint16_t data)
{
    1390:	df 93       	push	r29
    1392:	cf 93       	push	r28
    1394:	00 d0       	rcall	.+0      	; 0x1396 <UART_sendByte+0x6>
    1396:	cd b7       	in	r28, 0x3d	; 61
    1398:	de b7       	in	r29, 0x3e	; 62
    139a:	9a 83       	std	Y+2, r25	; 0x02
    139c:	89 83       	std	Y+1, r24	; 0x01
	/*************running on interrupt Mode************/
	//while(BIT_IS_CLEAR(UCSRA,UDRE)){}
	/*gu8_DataTransmit = data ;
	SET_BIT(UCSRB,UDRIE) ;*/
	/************running on Polling Mode*************/
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    139e:	eb e2       	ldi	r30, 0x2B	; 43
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	88 2f       	mov	r24, r24
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	80 72       	andi	r24, 0x20	; 32
    13aa:	90 70       	andi	r25, 0x00	; 0
    13ac:	00 97       	sbiw	r24, 0x00	; 0
    13ae:	b9 f3       	breq	.-18     	; 0x139e <UART_sendByte+0xe>
	UDR = data;
    13b0:	ec e2       	ldi	r30, 0x2C	; 44
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	89 81       	ldd	r24, Y+1	; 0x01
    13b6:	80 83       	st	Z, r24
	return ERROR_OK ;
    13b8:	80 e0       	ldi	r24, 0x00	; 0
}
    13ba:	0f 90       	pop	r0
    13bc:	0f 90       	pop	r0
    13be:	cf 91       	pop	r28
    13c0:	df 91       	pop	r29
    13c2:	08 95       	ret

000013c4 <UART_recieveByte>:

UART_ERROR UART_recieveByte(uint8_t *pu8_Received_Data)
{
    13c4:	df 93       	push	r29
    13c6:	cf 93       	push	r28
    13c8:	00 d0       	rcall	.+0      	; 0x13ca <UART_recieveByte+0x6>
    13ca:	cd b7       	in	r28, 0x3d	; 61
    13cc:	de b7       	in	r29, 0x3e	; 62
    13ce:	9a 83       	std	Y+2, r25	; 0x02
    13d0:	89 83       	std	Y+1, r24	; 0x01
	/***********Receiving on Inerrupt Mode*********/
	/*SET_BIT(UCSRB,RXCIE) ;
	*pu8_Received_Data = gu8_DataReceive;*/
	/***********Polling on Mode*********************/
	while(BIT_IS_CLEAR(UCSRA,RXC)){}	 
    13d2:	eb e2       	ldi	r30, 0x2B	; 43
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
    13d8:	88 23       	and	r24, r24
    13da:	dc f7       	brge	.-10     	; 0x13d2 <UART_recieveByte+0xe>
    *pu8_Received_Data = UDR;
    13dc:	ec e2       	ldi	r30, 0x2C	; 44
    13de:	f0 e0       	ldi	r31, 0x00	; 0
    13e0:	80 81       	ld	r24, Z
    13e2:	e9 81       	ldd	r30, Y+1	; 0x01
    13e4:	fa 81       	ldd	r31, Y+2	; 0x02
    13e6:	80 83       	st	Z, r24
   return ERROR_OK;
    13e8:	80 e0       	ldi	r24, 0x00	; 0
}
    13ea:	0f 90       	pop	r0
    13ec:	0f 90       	pop	r0
    13ee:	cf 91       	pop	r28
    13f0:	df 91       	pop	r29
    13f2:	08 95       	ret

000013f4 <DIO_Init_Port>:
 * @param: Port_no, Port number sent by the user
 * @param: val, value to assign to port
 * Description: Function to initialize Port Direction and return status
 **************************************************************************/
uint8_t DIO_Init_Port(uint8_t Port_no , uint8_t val)
{
    13f4:	df 93       	push	r29
    13f6:	cf 93       	push	r28
    13f8:	00 d0       	rcall	.+0      	; 0x13fa <DIO_Init_Port+0x6>
    13fa:	0f 92       	push	r0
    13fc:	cd b7       	in	r28, 0x3d	; 61
    13fe:	de b7       	in	r29, 0x3e	; 62
    1400:	89 83       	std	Y+1, r24	; 0x01
    1402:	6a 83       	std	Y+2, r22	; 0x02
	if (Port_no< number_of_ports)
    1404:	89 81       	ldd	r24, Y+1	; 0x01
    1406:	84 30       	cpi	r24, 0x04	; 4
    1408:	78 f4       	brcc	.+30     	; 0x1428 <DIO_Init_Port+0x34>
	{
		*gapu8_DDR[Port_no]=val;
    140a:	89 81       	ldd	r24, Y+1	; 0x01
    140c:	88 2f       	mov	r24, r24
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	88 0f       	add	r24, r24
    1412:	99 1f       	adc	r25, r25
    1414:	fc 01       	movw	r30, r24
    1416:	e0 59       	subi	r30, 0x90	; 144
    1418:	ff 4f       	sbci	r31, 0xFF	; 255
    141a:	01 90       	ld	r0, Z+
    141c:	f0 81       	ld	r31, Z
    141e:	e0 2d       	mov	r30, r0
    1420:	8a 81       	ldd	r24, Y+2	; 0x02
    1422:	80 83       	st	Z, r24
		return ERROR_OK;
    1424:	1b 82       	std	Y+3, r1	; 0x03
    1426:	02 c0       	rjmp	.+4      	; 0x142c <DIO_Init_Port+0x38>
	}
	else
	{
		return ERROR_NOK;
    1428:	81 e0       	ldi	r24, 0x01	; 1
    142a:	8b 83       	std	Y+3, r24	; 0x03
    142c:	8b 81       	ldd	r24, Y+3	; 0x03
	}
}
    142e:	0f 90       	pop	r0
    1430:	0f 90       	pop	r0
    1432:	0f 90       	pop	r0
    1434:	cf 91       	pop	r28
    1436:	df 91       	pop	r29
    1438:	08 95       	ret

0000143a <DIO_Init_Pin>:
 * @param: val, value to assign to pin
 * Description: Function to initialize Pin Direction and return status
 **************************************************************************/

uint8_t DIO_Init_Pin(uint8_t Pin_no, uint8_t val)
{
    143a:	df 93       	push	r29
    143c:	cf 93       	push	r28
    143e:	00 d0       	rcall	.+0      	; 0x1440 <DIO_Init_Pin+0x6>
    1440:	00 d0       	rcall	.+0      	; 0x1442 <DIO_Init_Pin+0x8>
    1442:	0f 92       	push	r0
    1444:	cd b7       	in	r28, 0x3d	; 61
    1446:	de b7       	in	r29, 0x3e	; 62
    1448:	8b 83       	std	Y+3, r24	; 0x03
    144a:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t port ,pin ;
	if (Pin_no < number_of_all_pins)
    144c:	8b 81       	ldd	r24, Y+3	; 0x03
    144e:	80 32       	cpi	r24, 0x20	; 32
    1450:	08 f0       	brcs	.+2      	; 0x1454 <DIO_Init_Pin+0x1a>
    1452:	5e c0       	rjmp	.+188    	; 0x1510 <DIO_Init_Pin+0xd6>
	{
		port = Pin_no / number_of_pins;
    1454:	8b 81       	ldd	r24, Y+3	; 0x03
    1456:	86 95       	lsr	r24
    1458:	86 95       	lsr	r24
    145a:	86 95       	lsr	r24
    145c:	8a 83       	std	Y+2, r24	; 0x02
		pin = Pin_no % number_of_pins;
    145e:	8b 81       	ldd	r24, Y+3	; 0x03
    1460:	87 70       	andi	r24, 0x07	; 7
    1462:	89 83       	std	Y+1, r24	; 0x01
		if (val == HIGH)
    1464:	8c 81       	ldd	r24, Y+4	; 0x04
    1466:	81 30       	cpi	r24, 0x01	; 1
    1468:	31 f5       	brne	.+76     	; 0x14b6 <DIO_Init_Pin+0x7c>
		{
			SET_BIT(*gapu8_DDR[port],pin);
    146a:	8a 81       	ldd	r24, Y+2	; 0x02
    146c:	88 2f       	mov	r24, r24
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	88 0f       	add	r24, r24
    1472:	99 1f       	adc	r25, r25
    1474:	fc 01       	movw	r30, r24
    1476:	e0 59       	subi	r30, 0x90	; 144
    1478:	ff 4f       	sbci	r31, 0xFF	; 255
    147a:	a0 81       	ld	r26, Z
    147c:	b1 81       	ldd	r27, Z+1	; 0x01
    147e:	8a 81       	ldd	r24, Y+2	; 0x02
    1480:	88 2f       	mov	r24, r24
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	88 0f       	add	r24, r24
    1486:	99 1f       	adc	r25, r25
    1488:	fc 01       	movw	r30, r24
    148a:	e0 59       	subi	r30, 0x90	; 144
    148c:	ff 4f       	sbci	r31, 0xFF	; 255
    148e:	01 90       	ld	r0, Z+
    1490:	f0 81       	ld	r31, Z
    1492:	e0 2d       	mov	r30, r0
    1494:	80 81       	ld	r24, Z
    1496:	48 2f       	mov	r20, r24
    1498:	89 81       	ldd	r24, Y+1	; 0x01
    149a:	28 2f       	mov	r18, r24
    149c:	30 e0       	ldi	r19, 0x00	; 0
    149e:	81 e0       	ldi	r24, 0x01	; 1
    14a0:	90 e0       	ldi	r25, 0x00	; 0
    14a2:	02 2e       	mov	r0, r18
    14a4:	02 c0       	rjmp	.+4      	; 0x14aa <DIO_Init_Pin+0x70>
    14a6:	88 0f       	add	r24, r24
    14a8:	99 1f       	adc	r25, r25
    14aa:	0a 94       	dec	r0
    14ac:	e2 f7       	brpl	.-8      	; 0x14a6 <DIO_Init_Pin+0x6c>
    14ae:	84 2b       	or	r24, r20
    14b0:	8c 93       	st	X, r24
			return ERROR_OK;
    14b2:	1d 82       	std	Y+5, r1	; 0x05
    14b4:	2f c0       	rjmp	.+94     	; 0x1514 <DIO_Init_Pin+0xda>
		}
		else if (val == LOW)
    14b6:	8c 81       	ldd	r24, Y+4	; 0x04
    14b8:	88 23       	and	r24, r24
    14ba:	39 f5       	brne	.+78     	; 0x150a <DIO_Init_Pin+0xd0>
		{
			CLEAR_BIT(*gapu8_DDR[port],pin);
    14bc:	8a 81       	ldd	r24, Y+2	; 0x02
    14be:	88 2f       	mov	r24, r24
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	88 0f       	add	r24, r24
    14c4:	99 1f       	adc	r25, r25
    14c6:	fc 01       	movw	r30, r24
    14c8:	e0 59       	subi	r30, 0x90	; 144
    14ca:	ff 4f       	sbci	r31, 0xFF	; 255
    14cc:	a0 81       	ld	r26, Z
    14ce:	b1 81       	ldd	r27, Z+1	; 0x01
    14d0:	8a 81       	ldd	r24, Y+2	; 0x02
    14d2:	88 2f       	mov	r24, r24
    14d4:	90 e0       	ldi	r25, 0x00	; 0
    14d6:	88 0f       	add	r24, r24
    14d8:	99 1f       	adc	r25, r25
    14da:	fc 01       	movw	r30, r24
    14dc:	e0 59       	subi	r30, 0x90	; 144
    14de:	ff 4f       	sbci	r31, 0xFF	; 255
    14e0:	01 90       	ld	r0, Z+
    14e2:	f0 81       	ld	r31, Z
    14e4:	e0 2d       	mov	r30, r0
    14e6:	80 81       	ld	r24, Z
    14e8:	48 2f       	mov	r20, r24
    14ea:	89 81       	ldd	r24, Y+1	; 0x01
    14ec:	28 2f       	mov	r18, r24
    14ee:	30 e0       	ldi	r19, 0x00	; 0
    14f0:	81 e0       	ldi	r24, 0x01	; 1
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	02 2e       	mov	r0, r18
    14f6:	02 c0       	rjmp	.+4      	; 0x14fc <DIO_Init_Pin+0xc2>
    14f8:	88 0f       	add	r24, r24
    14fa:	99 1f       	adc	r25, r25
    14fc:	0a 94       	dec	r0
    14fe:	e2 f7       	brpl	.-8      	; 0x14f8 <DIO_Init_Pin+0xbe>
    1500:	80 95       	com	r24
    1502:	84 23       	and	r24, r20
    1504:	8c 93       	st	X, r24

			return ERROR_OK;
    1506:	1d 82       	std	Y+5, r1	; 0x05
    1508:	05 c0       	rjmp	.+10     	; 0x1514 <DIO_Init_Pin+0xda>
		}
		else
		{
			return ERROR_NOK;
    150a:	81 e0       	ldi	r24, 0x01	; 1
    150c:	8d 83       	std	Y+5, r24	; 0x05
    150e:	02 c0       	rjmp	.+4      	; 0x1514 <DIO_Init_Pin+0xda>
		}
	}
	else
	{
		return ERROR_NOK;
    1510:	81 e0       	ldi	r24, 0x01	; 1
    1512:	8d 83       	std	Y+5, r24	; 0x05
    1514:	8d 81       	ldd	r24, Y+5	; 0x05
	}
}
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	0f 90       	pop	r0
    151e:	0f 90       	pop	r0
    1520:	cf 91       	pop	r28
    1522:	df 91       	pop	r29
    1524:	08 95       	ret

00001526 <DIO_Port_Read>:
 * @param: *val, value to read from port
 * Description: Function to return Port value and return status
 **************************************************************************/

uint8_t DIO_Port_Read (uint8_t Port_no, uint8_t *val)
{
    1526:	df 93       	push	r29
    1528:	cf 93       	push	r28
    152a:	00 d0       	rcall	.+0      	; 0x152c <DIO_Port_Read+0x6>
    152c:	00 d0       	rcall	.+0      	; 0x152e <DIO_Port_Read+0x8>
    152e:	cd b7       	in	r28, 0x3d	; 61
    1530:	de b7       	in	r29, 0x3e	; 62
    1532:	89 83       	std	Y+1, r24	; 0x01
    1534:	7b 83       	std	Y+3, r23	; 0x03
    1536:	6a 83       	std	Y+2, r22	; 0x02
	if (Port_no < number_of_ports)
    1538:	89 81       	ldd	r24, Y+1	; 0x01
    153a:	84 30       	cpi	r24, 0x04	; 4
    153c:	88 f4       	brcc	.+34     	; 0x1560 <DIO_Port_Read+0x3a>
	{
		*val = *gapu8_PIN[Port_no];
    153e:	89 81       	ldd	r24, Y+1	; 0x01
    1540:	88 2f       	mov	r24, r24
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	88 0f       	add	r24, r24
    1546:	99 1f       	adc	r25, r25
    1548:	fc 01       	movw	r30, r24
    154a:	e8 58       	subi	r30, 0x88	; 136
    154c:	ff 4f       	sbci	r31, 0xFF	; 255
    154e:	01 90       	ld	r0, Z+
    1550:	f0 81       	ld	r31, Z
    1552:	e0 2d       	mov	r30, r0
    1554:	80 81       	ld	r24, Z
    1556:	ea 81       	ldd	r30, Y+2	; 0x02
    1558:	fb 81       	ldd	r31, Y+3	; 0x03
    155a:	80 83       	st	Z, r24
		return ERROR_OK;
    155c:	1c 82       	std	Y+4, r1	; 0x04
    155e:	02 c0       	rjmp	.+4      	; 0x1564 <DIO_Port_Read+0x3e>
	}
	else
	{
		return ERROR_NOK;
    1560:	81 e0       	ldi	r24, 0x01	; 1
    1562:	8c 83       	std	Y+4, r24	; 0x04
    1564:	8c 81       	ldd	r24, Y+4	; 0x04
	}
}
    1566:	0f 90       	pop	r0
    1568:	0f 90       	pop	r0
    156a:	0f 90       	pop	r0
    156c:	0f 90       	pop	r0
    156e:	cf 91       	pop	r28
    1570:	df 91       	pop	r29
    1572:	08 95       	ret

00001574 <DIO_Pin_Read>:
 * @param: *val, value to read from pin
 * Description: Function to return Pin value and return status
 **************************************************************************/

uint8_t DIO_Pin_Read (uint8_t Pin_no, uint8_t *val)
{
    1574:	df 93       	push	r29
    1576:	cf 93       	push	r28
    1578:	00 d0       	rcall	.+0      	; 0x157a <DIO_Pin_Read+0x6>
    157a:	00 d0       	rcall	.+0      	; 0x157c <DIO_Pin_Read+0x8>
    157c:	00 d0       	rcall	.+0      	; 0x157e <DIO_Pin_Read+0xa>
    157e:	cd b7       	in	r28, 0x3d	; 61
    1580:	de b7       	in	r29, 0x3e	; 62
    1582:	8b 83       	std	Y+3, r24	; 0x03
    1584:	7d 83       	std	Y+5, r23	; 0x05
    1586:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t port , pin ;
	if (Pin_no < number_of_all_pins)
    1588:	8b 81       	ldd	r24, Y+3	; 0x03
    158a:	80 32       	cpi	r24, 0x20	; 32
    158c:	90 f5       	brcc	.+100    	; 0x15f2 <DIO_Pin_Read+0x7e>
	{
		port = Pin_no / number_of_pins;
    158e:	8b 81       	ldd	r24, Y+3	; 0x03
    1590:	86 95       	lsr	r24
    1592:	86 95       	lsr	r24
    1594:	86 95       	lsr	r24
    1596:	8a 83       	std	Y+2, r24	; 0x02
		pin = Pin_no % number_of_pins;
    1598:	8b 81       	ldd	r24, Y+3	; 0x03
    159a:	87 70       	andi	r24, 0x07	; 7
    159c:	89 83       	std	Y+1, r24	; 0x01
		*val = GET_BIT(*gapu8_PIN[port],pin);
    159e:	8a 81       	ldd	r24, Y+2	; 0x02
    15a0:	88 2f       	mov	r24, r24
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	88 0f       	add	r24, r24
    15a6:	99 1f       	adc	r25, r25
    15a8:	fc 01       	movw	r30, r24
    15aa:	e8 58       	subi	r30, 0x88	; 136
    15ac:	ff 4f       	sbci	r31, 0xFF	; 255
    15ae:	01 90       	ld	r0, Z+
    15b0:	f0 81       	ld	r31, Z
    15b2:	e0 2d       	mov	r30, r0
    15b4:	80 81       	ld	r24, Z
    15b6:	48 2f       	mov	r20, r24
    15b8:	50 e0       	ldi	r21, 0x00	; 0
    15ba:	89 81       	ldd	r24, Y+1	; 0x01
    15bc:	28 2f       	mov	r18, r24
    15be:	30 e0       	ldi	r19, 0x00	; 0
    15c0:	81 e0       	ldi	r24, 0x01	; 1
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	02 c0       	rjmp	.+4      	; 0x15ca <DIO_Pin_Read+0x56>
    15c6:	88 0f       	add	r24, r24
    15c8:	99 1f       	adc	r25, r25
    15ca:	2a 95       	dec	r18
    15cc:	e2 f7       	brpl	.-8      	; 0x15c6 <DIO_Pin_Read+0x52>
    15ce:	9a 01       	movw	r18, r20
    15d0:	28 23       	and	r18, r24
    15d2:	39 23       	and	r19, r25
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	88 2f       	mov	r24, r24
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	a9 01       	movw	r20, r18
    15dc:	02 c0       	rjmp	.+4      	; 0x15e2 <DIO_Pin_Read+0x6e>
    15de:	55 95       	asr	r21
    15e0:	47 95       	ror	r20
    15e2:	8a 95       	dec	r24
    15e4:	e2 f7       	brpl	.-8      	; 0x15de <DIO_Pin_Read+0x6a>
    15e6:	ca 01       	movw	r24, r20
    15e8:	ec 81       	ldd	r30, Y+4	; 0x04
    15ea:	fd 81       	ldd	r31, Y+5	; 0x05
    15ec:	80 83       	st	Z, r24
		return ERROR_OK;
    15ee:	1e 82       	std	Y+6, r1	; 0x06
    15f0:	02 c0       	rjmp	.+4      	; 0x15f6 <DIO_Pin_Read+0x82>
	}
	else
	{
		return ERROR_NOK;
    15f2:	51 e0       	ldi	r21, 0x01	; 1
    15f4:	5e 83       	std	Y+6, r21	; 0x06
    15f6:	8e 81       	ldd	r24, Y+6	; 0x06
	}
}
    15f8:	26 96       	adiw	r28, 0x06	; 6
    15fa:	0f b6       	in	r0, 0x3f	; 63
    15fc:	f8 94       	cli
    15fe:	de bf       	out	0x3e, r29	; 62
    1600:	0f be       	out	0x3f, r0	; 63
    1602:	cd bf       	out	0x3d, r28	; 61
    1604:	cf 91       	pop	r28
    1606:	df 91       	pop	r29
    1608:	08 95       	ret

0000160a <DIO_Port_Write>:
 * @param: val, value to write to port
 * Description: Function to write Port value and return status
 **************************************************************************/

uint8_t DIO_Port_Write(uint8_t Port_no,uint8_t val)
{
    160a:	df 93       	push	r29
    160c:	cf 93       	push	r28
    160e:	00 d0       	rcall	.+0      	; 0x1610 <DIO_Port_Write+0x6>
    1610:	0f 92       	push	r0
    1612:	cd b7       	in	r28, 0x3d	; 61
    1614:	de b7       	in	r29, 0x3e	; 62
    1616:	89 83       	std	Y+1, r24	; 0x01
    1618:	6a 83       	std	Y+2, r22	; 0x02
	if (Port_no < number_of_ports)
    161a:	89 81       	ldd	r24, Y+1	; 0x01
    161c:	84 30       	cpi	r24, 0x04	; 4
    161e:	78 f4       	brcc	.+30     	; 0x163e <DIO_Port_Write+0x34>
	{
		*gapu8_PORT[Port_no]=val;
    1620:	89 81       	ldd	r24, Y+1	; 0x01
    1622:	88 2f       	mov	r24, r24
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	88 0f       	add	r24, r24
    1628:	99 1f       	adc	r25, r25
    162a:	fc 01       	movw	r30, r24
    162c:	e8 59       	subi	r30, 0x98	; 152
    162e:	ff 4f       	sbci	r31, 0xFF	; 255
    1630:	01 90       	ld	r0, Z+
    1632:	f0 81       	ld	r31, Z
    1634:	e0 2d       	mov	r30, r0
    1636:	8a 81       	ldd	r24, Y+2	; 0x02
    1638:	80 83       	st	Z, r24
		return ERROR_OK;
    163a:	1b 82       	std	Y+3, r1	; 0x03
    163c:	02 c0       	rjmp	.+4      	; 0x1642 <DIO_Port_Write+0x38>
	}
	else
	{
		return ERROR_NOK;
    163e:	81 e0       	ldi	r24, 0x01	; 1
    1640:	8b 83       	std	Y+3, r24	; 0x03
    1642:	8b 81       	ldd	r24, Y+3	; 0x03
	}
}
    1644:	0f 90       	pop	r0
    1646:	0f 90       	pop	r0
    1648:	0f 90       	pop	r0
    164a:	cf 91       	pop	r28
    164c:	df 91       	pop	r29
    164e:	08 95       	ret

00001650 <DIO_Pin_Write>:
 * @param: val, value to write to pin
 * Description: Function to write Pin value and return status
 **************************************************************************/

uint8_t DIO_Pin_Write(uint8_t Pin_no,uint8_t val)
{
    1650:	df 93       	push	r29
    1652:	cf 93       	push	r28
    1654:	00 d0       	rcall	.+0      	; 0x1656 <DIO_Pin_Write+0x6>
    1656:	00 d0       	rcall	.+0      	; 0x1658 <DIO_Pin_Write+0x8>
    1658:	0f 92       	push	r0
    165a:	cd b7       	in	r28, 0x3d	; 61
    165c:	de b7       	in	r29, 0x3e	; 62
    165e:	8b 83       	std	Y+3, r24	; 0x03
    1660:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t port,pin;
	if(Pin_no < number_of_all_pins)
    1662:	8b 81       	ldd	r24, Y+3	; 0x03
    1664:	80 32       	cpi	r24, 0x20	; 32
    1666:	08 f0       	brcs	.+2      	; 0x166a <DIO_Pin_Write+0x1a>
    1668:	5e c0       	rjmp	.+188    	; 0x1726 <DIO_Pin_Write+0xd6>
	{
		port = Pin_no / number_of_pins;
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	86 95       	lsr	r24
    166e:	86 95       	lsr	r24
    1670:	86 95       	lsr	r24
    1672:	8a 83       	std	Y+2, r24	; 0x02
		pin = Pin_no % number_of_pins;
    1674:	8b 81       	ldd	r24, Y+3	; 0x03
    1676:	87 70       	andi	r24, 0x07	; 7
    1678:	89 83       	std	Y+1, r24	; 0x01
		if (val == HIGH)
    167a:	8c 81       	ldd	r24, Y+4	; 0x04
    167c:	81 30       	cpi	r24, 0x01	; 1
    167e:	31 f5       	brne	.+76     	; 0x16cc <DIO_Pin_Write+0x7c>
		{
			SET_BIT(*gapu8_PORT[port],pin);
    1680:	8a 81       	ldd	r24, Y+2	; 0x02
    1682:	88 2f       	mov	r24, r24
    1684:	90 e0       	ldi	r25, 0x00	; 0
    1686:	88 0f       	add	r24, r24
    1688:	99 1f       	adc	r25, r25
    168a:	fc 01       	movw	r30, r24
    168c:	e8 59       	subi	r30, 0x98	; 152
    168e:	ff 4f       	sbci	r31, 0xFF	; 255
    1690:	a0 81       	ld	r26, Z
    1692:	b1 81       	ldd	r27, Z+1	; 0x01
    1694:	8a 81       	ldd	r24, Y+2	; 0x02
    1696:	88 2f       	mov	r24, r24
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	88 0f       	add	r24, r24
    169c:	99 1f       	adc	r25, r25
    169e:	fc 01       	movw	r30, r24
    16a0:	e8 59       	subi	r30, 0x98	; 152
    16a2:	ff 4f       	sbci	r31, 0xFF	; 255
    16a4:	01 90       	ld	r0, Z+
    16a6:	f0 81       	ld	r31, Z
    16a8:	e0 2d       	mov	r30, r0
    16aa:	80 81       	ld	r24, Z
    16ac:	48 2f       	mov	r20, r24
    16ae:	89 81       	ldd	r24, Y+1	; 0x01
    16b0:	28 2f       	mov	r18, r24
    16b2:	30 e0       	ldi	r19, 0x00	; 0
    16b4:	81 e0       	ldi	r24, 0x01	; 1
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	02 2e       	mov	r0, r18
    16ba:	02 c0       	rjmp	.+4      	; 0x16c0 <DIO_Pin_Write+0x70>
    16bc:	88 0f       	add	r24, r24
    16be:	99 1f       	adc	r25, r25
    16c0:	0a 94       	dec	r0
    16c2:	e2 f7       	brpl	.-8      	; 0x16bc <DIO_Pin_Write+0x6c>
    16c4:	84 2b       	or	r24, r20
    16c6:	8c 93       	st	X, r24
			return ERROR_OK;
    16c8:	1d 82       	std	Y+5, r1	; 0x05
    16ca:	2f c0       	rjmp	.+94     	; 0x172a <DIO_Pin_Write+0xda>
		}
		else if (val == LOW)
    16cc:	8c 81       	ldd	r24, Y+4	; 0x04
    16ce:	88 23       	and	r24, r24
    16d0:	39 f5       	brne	.+78     	; 0x1720 <DIO_Pin_Write+0xd0>
		{
			CLEAR_BIT(*gapu8_PORT[port],pin);
    16d2:	8a 81       	ldd	r24, Y+2	; 0x02
    16d4:	88 2f       	mov	r24, r24
    16d6:	90 e0       	ldi	r25, 0x00	; 0
    16d8:	88 0f       	add	r24, r24
    16da:	99 1f       	adc	r25, r25
    16dc:	fc 01       	movw	r30, r24
    16de:	e8 59       	subi	r30, 0x98	; 152
    16e0:	ff 4f       	sbci	r31, 0xFF	; 255
    16e2:	a0 81       	ld	r26, Z
    16e4:	b1 81       	ldd	r27, Z+1	; 0x01
    16e6:	8a 81       	ldd	r24, Y+2	; 0x02
    16e8:	88 2f       	mov	r24, r24
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	88 0f       	add	r24, r24
    16ee:	99 1f       	adc	r25, r25
    16f0:	fc 01       	movw	r30, r24
    16f2:	e8 59       	subi	r30, 0x98	; 152
    16f4:	ff 4f       	sbci	r31, 0xFF	; 255
    16f6:	01 90       	ld	r0, Z+
    16f8:	f0 81       	ld	r31, Z
    16fa:	e0 2d       	mov	r30, r0
    16fc:	80 81       	ld	r24, Z
    16fe:	48 2f       	mov	r20, r24
    1700:	89 81       	ldd	r24, Y+1	; 0x01
    1702:	28 2f       	mov	r18, r24
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	02 2e       	mov	r0, r18
    170c:	02 c0       	rjmp	.+4      	; 0x1712 <DIO_Pin_Write+0xc2>
    170e:	88 0f       	add	r24, r24
    1710:	99 1f       	adc	r25, r25
    1712:	0a 94       	dec	r0
    1714:	e2 f7       	brpl	.-8      	; 0x170e <DIO_Pin_Write+0xbe>
    1716:	80 95       	com	r24
    1718:	84 23       	and	r24, r20
    171a:	8c 93       	st	X, r24
			return ERROR_OK;
    171c:	1d 82       	std	Y+5, r1	; 0x05
    171e:	05 c0       	rjmp	.+10     	; 0x172a <DIO_Pin_Write+0xda>
		}
		else
		{
			return ERROR_NOK;
    1720:	81 e0       	ldi	r24, 0x01	; 1
    1722:	8d 83       	std	Y+5, r24	; 0x05
    1724:	02 c0       	rjmp	.+4      	; 0x172a <DIO_Pin_Write+0xda>
		}
	}
	else
	{
		return ERROR_NOK;
    1726:	81 e0       	ldi	r24, 0x01	; 1
    1728:	8d 83       	std	Y+5, r24	; 0x05
    172a:	8d 81       	ldd	r24, Y+5	; 0x05
	}
}
    172c:	0f 90       	pop	r0
    172e:	0f 90       	pop	r0
    1730:	0f 90       	pop	r0
    1732:	0f 90       	pop	r0
    1734:	0f 90       	pop	r0
    1736:	cf 91       	pop	r28
    1738:	df 91       	pop	r29
    173a:	08 95       	ret

0000173c <DIO_Activate_Pullup>:
 * @param: Pin_no, Pin number sent by the user
 * Description: Function to enable the internal Pull-up resistor of a Pin
 **************************************************************************/

uint8_t DIO_Activate_Pullup(uint8_t Pin_no)
{
    173c:	df 93       	push	r29
    173e:	cf 93       	push	r28
    1740:	00 d0       	rcall	.+0      	; 0x1742 <DIO_Activate_Pullup+0x6>
    1742:	00 d0       	rcall	.+0      	; 0x1744 <DIO_Activate_Pullup+0x8>
    1744:	cd b7       	in	r28, 0x3d	; 61
    1746:	de b7       	in	r29, 0x3e	; 62
    1748:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t port ,pin ;
	if (Pin_no < number_of_all_pins)
    174a:	8b 81       	ldd	r24, Y+3	; 0x03
    174c:	80 32       	cpi	r24, 0x20	; 32
    174e:	70 f5       	brcc	.+92     	; 0x17ac <DIO_Activate_Pullup+0x70>
	{
		port = Pin_no / number_of_pins;
    1750:	8b 81       	ldd	r24, Y+3	; 0x03
    1752:	86 95       	lsr	r24
    1754:	86 95       	lsr	r24
    1756:	86 95       	lsr	r24
    1758:	8a 83       	std	Y+2, r24	; 0x02
		pin = Pin_no % number_of_pins;
    175a:	8b 81       	ldd	r24, Y+3	; 0x03
    175c:	87 70       	andi	r24, 0x07	; 7
    175e:	89 83       	std	Y+1, r24	; 0x01
		SET_BIT(*gapu8_PORT[port],pin);
    1760:	8a 81       	ldd	r24, Y+2	; 0x02
    1762:	88 2f       	mov	r24, r24
    1764:	90 e0       	ldi	r25, 0x00	; 0
    1766:	88 0f       	add	r24, r24
    1768:	99 1f       	adc	r25, r25
    176a:	fc 01       	movw	r30, r24
    176c:	e8 59       	subi	r30, 0x98	; 152
    176e:	ff 4f       	sbci	r31, 0xFF	; 255
    1770:	a0 81       	ld	r26, Z
    1772:	b1 81       	ldd	r27, Z+1	; 0x01
    1774:	8a 81       	ldd	r24, Y+2	; 0x02
    1776:	88 2f       	mov	r24, r24
    1778:	90 e0       	ldi	r25, 0x00	; 0
    177a:	88 0f       	add	r24, r24
    177c:	99 1f       	adc	r25, r25
    177e:	fc 01       	movw	r30, r24
    1780:	e8 59       	subi	r30, 0x98	; 152
    1782:	ff 4f       	sbci	r31, 0xFF	; 255
    1784:	01 90       	ld	r0, Z+
    1786:	f0 81       	ld	r31, Z
    1788:	e0 2d       	mov	r30, r0
    178a:	80 81       	ld	r24, Z
    178c:	48 2f       	mov	r20, r24
    178e:	89 81       	ldd	r24, Y+1	; 0x01
    1790:	28 2f       	mov	r18, r24
    1792:	30 e0       	ldi	r19, 0x00	; 0
    1794:	81 e0       	ldi	r24, 0x01	; 1
    1796:	90 e0       	ldi	r25, 0x00	; 0
    1798:	02 2e       	mov	r0, r18
    179a:	02 c0       	rjmp	.+4      	; 0x17a0 <DIO_Activate_Pullup+0x64>
    179c:	88 0f       	add	r24, r24
    179e:	99 1f       	adc	r25, r25
    17a0:	0a 94       	dec	r0
    17a2:	e2 f7       	brpl	.-8      	; 0x179c <DIO_Activate_Pullup+0x60>
    17a4:	84 2b       	or	r24, r20
    17a6:	8c 93       	st	X, r24
		return ERROR_OK;
    17a8:	1c 82       	std	Y+4, r1	; 0x04
    17aa:	02 c0       	rjmp	.+4      	; 0x17b0 <DIO_Activate_Pullup+0x74>
	}
	else
	{
		return ERROR_NOK;
    17ac:	81 e0       	ldi	r24, 0x01	; 1
    17ae:	8c 83       	std	Y+4, r24	; 0x04
    17b0:	8c 81       	ldd	r24, Y+4	; 0x04
	}
}
    17b2:	0f 90       	pop	r0
    17b4:	0f 90       	pop	r0
    17b6:	0f 90       	pop	r0
    17b8:	0f 90       	pop	r0
    17ba:	cf 91       	pop	r28
    17bc:	df 91       	pop	r29
    17be:	08 95       	ret

000017c0 <__vector_1>:

void __vector_3(void)__attribute((signal,used));

/* speed up int1*/
void __vector_1 (void)
{
    17c0:	1f 92       	push	r1
    17c2:	0f 92       	push	r0
    17c4:	0f b6       	in	r0, 0x3f	; 63
    17c6:	0f 92       	push	r0
    17c8:	11 24       	eor	r1, r1
    17ca:	8f 93       	push	r24
    17cc:	df 93       	push	r29
    17ce:	cf 93       	push	r28
    17d0:	cd b7       	in	r28, 0x3d	; 61
    17d2:	de b7       	in	r29, 0x3e	; 62
	gu8_flag1 = 1;
    17d4:	81 e0       	ldi	r24, 0x01	; 1
    17d6:	80 93 86 00 	sts	0x0086, r24
}
    17da:	cf 91       	pop	r28
    17dc:	df 91       	pop	r29
    17de:	8f 91       	pop	r24
    17e0:	0f 90       	pop	r0
    17e2:	0f be       	out	0x3f, r0	; 63
    17e4:	0f 90       	pop	r0
    17e6:	1f 90       	pop	r1
    17e8:	18 95       	reti

000017ea <__vector_3>:
/* speed down int2*/
void __vector_3(void)
{
    17ea:	1f 92       	push	r1
    17ec:	0f 92       	push	r0
    17ee:	0f b6       	in	r0, 0x3f	; 63
    17f0:	0f 92       	push	r0
    17f2:	11 24       	eor	r1, r1
    17f4:	8f 93       	push	r24
    17f6:	df 93       	push	r29
    17f8:	cf 93       	push	r28
    17fa:	cd b7       	in	r28, 0x3d	; 61
    17fc:	de b7       	in	r29, 0x3e	; 62
	gu8_flag2=1;
    17fe:	81 e0       	ldi	r24, 0x01	; 1
    1800:	80 93 87 00 	sts	0x0087, r24
}
    1804:	cf 91       	pop	r28
    1806:	df 91       	pop	r29
    1808:	8f 91       	pop	r24
    180a:	0f 90       	pop	r0
    180c:	0f be       	out	0x3f, r0	; 63
    180e:	0f 90       	pop	r0
    1810:	1f 90       	pop	r1
    1812:	18 95       	reti

00001814 <main>:

int main()
{
    1814:	df 93       	push	r29
    1816:	cf 93       	push	r28
    1818:	cd b7       	in	r28, 0x3d	; 61
    181a:	de b7       	in	r29, 0x3e	; 62
    181c:	2e 97       	sbiw	r28, 0x0e	; 14
    181e:	0f b6       	in	r0, 0x3f	; 63
    1820:	f8 94       	cli
    1822:	de bf       	out	0x3e, r29	; 62
    1824:	0f be       	out	0x3f, r0	; 63
    1826:	cd bf       	out	0x3d, r28	; 61
	system_init();
    1828:	0e 94 cf 0c 	call	0x199e	; 0x199e <system_init>
	DIO_Init_Pin(PC4,HIGH); //configure PA0 as input pin
    182c:	84 e1       	ldi	r24, 0x14	; 20
    182e:	61 e0       	ldi	r22, 0x01	; 1
    1830:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
	while (1)
	{
		if(state == SYSTEM_IDLE)
    1834:	80 91 82 00 	lds	r24, 0x0082
    1838:	88 23       	and	r24, r24
    183a:	79 f4       	brne	.+30     	; 0x185a <main+0x46>
		{
			UART_recieveByte(&gu8_speed);
    183c:	83 e8       	ldi	r24, 0x83	; 131
    183e:	90 e0       	ldi	r25, 0x00	; 0
    1840:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <UART_recieveByte>
			if (gu8_speed == 'A')
    1844:	80 91 83 00 	lds	r24, 0x0083
    1848:	81 34       	cpi	r24, 0x41	; 65
    184a:	21 f4       	brne	.+8      	; 0x1854 <main+0x40>
			{
				DIO_Pin_Write(PC4,HIGH);
    184c:	84 e1       	ldi	r24, 0x14	; 20
    184e:	61 e0       	ldi	r22, 0x01	; 1
    1850:	0e 94 28 0b 	call	0x1650	; 0x1650 <DIO_Pin_Write>
			}
			state = SPEED_RECEIEVE;
    1854:	81 e0       	ldi	r24, 0x01	; 1
    1856:	80 93 82 00 	sts	0x0082, r24
		}
		if (state == SPEED_RECEIEVE)
    185a:	80 91 82 00 	lds	r24, 0x0082
    185e:	81 30       	cpi	r24, 0x01	; 1
    1860:	09 f0       	breq	.+2      	; 0x1864 <main+0x50>
    1862:	7a c0       	rjmp	.+244    	; 0x1958 <main+0x144>
    1864:	80 e0       	ldi	r24, 0x00	; 0
    1866:	90 e0       	ldi	r25, 0x00	; 0
    1868:	a8 e4       	ldi	r26, 0x48	; 72
    186a:	b2 e4       	ldi	r27, 0x42	; 66
    186c:	8b 87       	std	Y+11, r24	; 0x0b
    186e:	9c 87       	std	Y+12, r25	; 0x0c
    1870:	ad 87       	std	Y+13, r26	; 0x0d
    1872:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1874:	6b 85       	ldd	r22, Y+11	; 0x0b
    1876:	7c 85       	ldd	r23, Y+12	; 0x0c
    1878:	8d 85       	ldd	r24, Y+13	; 0x0d
    187a:	9e 85       	ldd	r25, Y+14	; 0x0e
    187c:	20 e0       	ldi	r18, 0x00	; 0
    187e:	30 e0       	ldi	r19, 0x00	; 0
    1880:	4a ef       	ldi	r20, 0xFA	; 250
    1882:	54 e4       	ldi	r21, 0x44	; 68
    1884:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1888:	dc 01       	movw	r26, r24
    188a:	cb 01       	movw	r24, r22
    188c:	8f 83       	std	Y+7, r24	; 0x07
    188e:	98 87       	std	Y+8, r25	; 0x08
    1890:	a9 87       	std	Y+9, r26	; 0x09
    1892:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1894:	6f 81       	ldd	r22, Y+7	; 0x07
    1896:	78 85       	ldd	r23, Y+8	; 0x08
    1898:	89 85       	ldd	r24, Y+9	; 0x09
    189a:	9a 85       	ldd	r25, Y+10	; 0x0a
    189c:	20 e0       	ldi	r18, 0x00	; 0
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	40 e8       	ldi	r20, 0x80	; 128
    18a2:	5f e3       	ldi	r21, 0x3F	; 63
    18a4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18a8:	88 23       	and	r24, r24
    18aa:	2c f4       	brge	.+10     	; 0x18b6 <main+0xa2>
		__ticks = 1;
    18ac:	81 e0       	ldi	r24, 0x01	; 1
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	9e 83       	std	Y+6, r25	; 0x06
    18b2:	8d 83       	std	Y+5, r24	; 0x05
    18b4:	3f c0       	rjmp	.+126    	; 0x1934 <main+0x120>
	else if (__tmp > 65535)
    18b6:	6f 81       	ldd	r22, Y+7	; 0x07
    18b8:	78 85       	ldd	r23, Y+8	; 0x08
    18ba:	89 85       	ldd	r24, Y+9	; 0x09
    18bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    18be:	20 e0       	ldi	r18, 0x00	; 0
    18c0:	3f ef       	ldi	r19, 0xFF	; 255
    18c2:	4f e7       	ldi	r20, 0x7F	; 127
    18c4:	57 e4       	ldi	r21, 0x47	; 71
    18c6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18ca:	18 16       	cp	r1, r24
    18cc:	4c f5       	brge	.+82     	; 0x1920 <main+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18ce:	6b 85       	ldd	r22, Y+11	; 0x0b
    18d0:	7c 85       	ldd	r23, Y+12	; 0x0c
    18d2:	8d 85       	ldd	r24, Y+13	; 0x0d
    18d4:	9e 85       	ldd	r25, Y+14	; 0x0e
    18d6:	20 e0       	ldi	r18, 0x00	; 0
    18d8:	30 e0       	ldi	r19, 0x00	; 0
    18da:	40 e2       	ldi	r20, 0x20	; 32
    18dc:	51 e4       	ldi	r21, 0x41	; 65
    18de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18e2:	dc 01       	movw	r26, r24
    18e4:	cb 01       	movw	r24, r22
    18e6:	bc 01       	movw	r22, r24
    18e8:	cd 01       	movw	r24, r26
    18ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18ee:	dc 01       	movw	r26, r24
    18f0:	cb 01       	movw	r24, r22
    18f2:	9e 83       	std	Y+6, r25	; 0x06
    18f4:	8d 83       	std	Y+5, r24	; 0x05
    18f6:	0f c0       	rjmp	.+30     	; 0x1916 <main+0x102>
    18f8:	88 ec       	ldi	r24, 0xC8	; 200
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	9c 83       	std	Y+4, r25	; 0x04
    18fe:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1900:	8b 81       	ldd	r24, Y+3	; 0x03
    1902:	9c 81       	ldd	r25, Y+4	; 0x04
    1904:	01 97       	sbiw	r24, 0x01	; 1
    1906:	f1 f7       	brne	.-4      	; 0x1904 <main+0xf0>
    1908:	9c 83       	std	Y+4, r25	; 0x04
    190a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    190c:	8d 81       	ldd	r24, Y+5	; 0x05
    190e:	9e 81       	ldd	r25, Y+6	; 0x06
    1910:	01 97       	sbiw	r24, 0x01	; 1
    1912:	9e 83       	std	Y+6, r25	; 0x06
    1914:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1916:	8d 81       	ldd	r24, Y+5	; 0x05
    1918:	9e 81       	ldd	r25, Y+6	; 0x06
    191a:	00 97       	sbiw	r24, 0x00	; 0
    191c:	69 f7       	brne	.-38     	; 0x18f8 <main+0xe4>
    191e:	14 c0       	rjmp	.+40     	; 0x1948 <main+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1920:	6f 81       	ldd	r22, Y+7	; 0x07
    1922:	78 85       	ldd	r23, Y+8	; 0x08
    1924:	89 85       	ldd	r24, Y+9	; 0x09
    1926:	9a 85       	ldd	r25, Y+10	; 0x0a
    1928:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    192c:	dc 01       	movw	r26, r24
    192e:	cb 01       	movw	r24, r22
    1930:	9e 83       	std	Y+6, r25	; 0x06
    1932:	8d 83       	std	Y+5, r24	; 0x05
    1934:	8d 81       	ldd	r24, Y+5	; 0x05
    1936:	9e 81       	ldd	r25, Y+6	; 0x06
    1938:	9a 83       	std	Y+2, r25	; 0x02
    193a:	89 83       	std	Y+1, r24	; 0x01
    193c:	89 81       	ldd	r24, Y+1	; 0x01
    193e:	9a 81       	ldd	r25, Y+2	; 0x02
    1940:	01 97       	sbiw	r24, 0x01	; 1
    1942:	f1 f7       	brne	.-4      	; 0x1940 <main+0x12c>
    1944:	9a 83       	std	Y+2, r25	; 0x02
    1946:	89 83       	std	Y+1, r24	; 0x01
		{
			_delay_ms(50);
			SPI_sendByte(gu8_speed);
    1948:	80 91 83 00 	lds	r24, 0x0083
    194c:	0e 94 2e 07 	call	0xe5c	; 0xe5c <SPI_sendByte>
			state = NEW_SPEED;
    1950:	82 e0       	ldi	r24, 0x02	; 2
    1952:	80 93 82 00 	sts	0x0082, r24
    1956:	6e cf       	rjmp	.-292    	; 0x1834 <main+0x20>
		}
		else if ( state == NEW_SPEED)
    1958:	80 91 82 00 	lds	r24, 0x0082
    195c:	82 30       	cpi	r24, 0x02	; 2
    195e:	09 f0       	breq	.+2      	; 0x1962 <main+0x14e>
    1960:	69 cf       	rjmp	.-302    	; 0x1834 <main+0x20>
		{
			if (gu8_flag1 ==1)
    1962:	80 91 86 00 	lds	r24, 0x0086
    1966:	81 30       	cpi	r24, 0x01	; 1
    1968:	51 f4       	brne	.+20     	; 0x197e <main+0x16a>
			{
				gu8_speed+=1;
    196a:	80 91 83 00 	lds	r24, 0x0083
    196e:	8f 5f       	subi	r24, 0xFF	; 255
    1970:	80 93 83 00 	sts	0x0083, r24
				state = SPEED_RECEIEVE;
    1974:	81 e0       	ldi	r24, 0x01	; 1
    1976:	80 93 82 00 	sts	0x0082, r24
				gu8_flag1 =0;
    197a:	10 92 86 00 	sts	0x0086, r1
			}
			if (gu8_flag2 ==1)
    197e:	80 91 87 00 	lds	r24, 0x0087
    1982:	81 30       	cpi	r24, 0x01	; 1
    1984:	09 f0       	breq	.+2      	; 0x1988 <main+0x174>
    1986:	56 cf       	rjmp	.-340    	; 0x1834 <main+0x20>
			{
				gu8_speed-=1;
    1988:	80 91 83 00 	lds	r24, 0x0083
    198c:	81 50       	subi	r24, 0x01	; 1
    198e:	80 93 83 00 	sts	0x0083, r24
				state = SPEED_RECEIEVE;
    1992:	81 e0       	ldi	r24, 0x01	; 1
    1994:	80 93 82 00 	sts	0x0082, r24
				gu8_flag2 =0;
    1998:	10 92 87 00 	sts	0x0087, r1
    199c:	4b cf       	rjmp	.-362    	; 0x1834 <main+0x20>

0000199e <system_init>:
 *      Author: hosam
 */
#include "uc1.h"

uint8_t system_init(void)
{
    199e:	df 93       	push	r29
    19a0:	cf 93       	push	r28
    19a2:	cd b7       	in	r28, 0x3d	; 61
    19a4:	de b7       	in	r29, 0x3e	; 62
    19a6:	62 97       	sbiw	r28, 0x12	; 18
    19a8:	0f b6       	in	r0, 0x3f	; 63
    19aa:	f8 94       	cli
    19ac:	de bf       	out	0x3e, r29	; 62
    19ae:	0f be       	out	0x3f, r0	; 63
    19b0:	cd bf       	out	0x3d, r28	; 61
	uint8_t status;
	strUART_Config UART_config;
		UART_config.u16_BaudRate = 9600;
    19b2:	80 e8       	ldi	r24, 0x80	; 128
    19b4:	95 e2       	ldi	r25, 0x25	; 37
    19b6:	9c 83       	std	Y+4, r25	; 0x04
    19b8:	8b 83       	std	Y+3, r24	; 0x03
		UART_config.u8_DataBits = EIGHT_BITS;
    19ba:	88 e0       	ldi	r24, 0x08	; 8
    19bc:	8e 83       	std	Y+6, r24	; 0x06
		UART_config.u8_Duplex = FULL_DUPLEX;
    19be:	1a 86       	std	Y+10, r1	; 0x0a
		UART_config.u8_Interrupt = POLLING_MODE;
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	89 87       	std	Y+9, r24	; 0x09
		UART_config.u8_Parity = PARITY_DISABLED;
    19c4:	1f 82       	std	Y+7, r1	; 0x07
		UART_config.u8_SpeedMode = NORMAL_SPEED;
    19c6:	1a 82       	std	Y+2, r1	; 0x02
		UART_config.u8_StopBits = ONE_STOP;
    19c8:	18 86       	std	Y+8, r1	; 0x08
		UART_config.u8_Sync = ASYNCHRONOUS;
    19ca:	81 e0       	ldi	r24, 0x01	; 1
    19cc:	8d 83       	std	Y+5, r24	; 0x05

		UART_init(&UART_config);
    19ce:	ce 01       	movw	r24, r28
    19d0:	02 96       	adiw	r24, 0x02	; 2
    19d2:	0e 94 34 08 	call	0x1068	; 0x1068 <UART_init>

	SPI_Cfg_s obj;
	obj.Data_Order= DATA_ORDER_MSB;
    19d6:	1a 8a       	std	Y+18, r1	; 0x12
	obj.Interrupt_Mode= SPI_POLLING;
    19d8:	1e 86       	std	Y+14, r1	; 0x0e
	obj.Phase_Mode= SAMPLING_EDGE_LEAD;
    19da:	18 8a       	std	Y+16, r1	; 0x10
	obj.Polarity_Mode= CLOCK_POLARITY_LOW;
    19dc:	1f 86       	std	Y+15, r1	; 0x0f
	obj.Pre_Scaller= FOSC_4;
    19de:	1b 86       	std	Y+11, r1	; 0x0b
	obj.SPI_Enable= SPI_ENABLE;
    19e0:	81 e0       	ldi	r24, 0x01	; 1
    19e2:	89 8b       	std	Y+17, r24	; 0x11
	obj.SPI_Mode = MASTERMODE;
    19e4:	81 e0       	ldi	r24, 0x01	; 1
    19e6:	8d 87       	std	Y+13, r24	; 0x0d
	obj.Speed_Mode= NORMAL_SPEED_MODE;
    19e8:	1c 86       	std	Y+12, r1	; 0x0c
	SPI_init(&obj);
    19ea:	ce 01       	movw	r24, r28
    19ec:	0b 96       	adiw	r24, 0x0b	; 11
    19ee:	0e 94 c9 05 	call	0xb92	; 0xb92 <SPI_init>
	DIO_Init_Pin(PB2,LOW);
    19f2:	8a e0       	ldi	r24, 0x0A	; 10
    19f4:	60 e0       	ldi	r22, 0x00	; 0
    19f6:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>
	DIO_Init_Pin(PD2,LOW);
    19fa:	8a e1       	ldi	r24, 0x1A	; 26
    19fc:	60 e0       	ldi	r22, 0x00	; 0
    19fe:	0e 94 1d 0a 	call	0x143a	; 0x143a <DIO_Init_Pin>


	SET_BIT(GICR,INT2);
    1a02:	ab e5       	ldi	r26, 0x5B	; 91
    1a04:	b0 e0       	ldi	r27, 0x00	; 0
    1a06:	eb e5       	ldi	r30, 0x5B	; 91
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	80 81       	ld	r24, Z
    1a0c:	80 62       	ori	r24, 0x20	; 32
    1a0e:	8c 93       	st	X, r24
	SET_BIT(GICR,INT0);
    1a10:	ab e5       	ldi	r26, 0x5B	; 91
    1a12:	b0 e0       	ldi	r27, 0x00	; 0
    1a14:	eb e5       	ldi	r30, 0x5B	; 91
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	80 81       	ld	r24, Z
    1a1a:	80 64       	ori	r24, 0x40	; 64
    1a1c:	8c 93       	st	X, r24
	SET_BIT(MCUCSR,ISC2);
    1a1e:	a4 e5       	ldi	r26, 0x54	; 84
    1a20:	b0 e0       	ldi	r27, 0x00	; 0
    1a22:	e4 e5       	ldi	r30, 0x54	; 84
    1a24:	f0 e0       	ldi	r31, 0x00	; 0
    1a26:	80 81       	ld	r24, Z
    1a28:	80 64       	ori	r24, 0x40	; 64
    1a2a:	8c 93       	st	X, r24
	SET_BIT(MCUCR,ISC00);
    1a2c:	a5 e5       	ldi	r26, 0x55	; 85
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	e5 e5       	ldi	r30, 0x55	; 85
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	81 60       	ori	r24, 0x01	; 1
    1a38:	8c 93       	st	X, r24
	SET_BIT(MCUCR,ISC01);
    1a3a:	a5 e5       	ldi	r26, 0x55	; 85
    1a3c:	b0 e0       	ldi	r27, 0x00	; 0
    1a3e:	e5 e5       	ldi	r30, 0x55	; 85
    1a40:	f0 e0       	ldi	r31, 0x00	; 0
    1a42:	80 81       	ld	r24, Z
    1a44:	82 60       	ori	r24, 0x02	; 2
    1a46:	8c 93       	st	X, r24
	SET_BIT(SREG,I);
    1a48:	af e5       	ldi	r26, 0x5F	; 95
    1a4a:	b0 e0       	ldi	r27, 0x00	; 0
    1a4c:	ef e5       	ldi	r30, 0x5F	; 95
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	80 81       	ld	r24, Z
    1a52:	80 68       	ori	r24, 0x80	; 128
    1a54:	8c 93       	st	X, r24

	return status;
    1a56:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a58:	62 96       	adiw	r28, 0x12	; 18
    1a5a:	0f b6       	in	r0, 0x3f	; 63
    1a5c:	f8 94       	cli
    1a5e:	de bf       	out	0x3e, r29	; 62
    1a60:	0f be       	out	0x3f, r0	; 63
    1a62:	cd bf       	out	0x3d, r28	; 61
    1a64:	cf 91       	pop	r28
    1a66:	df 91       	pop	r29
    1a68:	08 95       	ret

00001a6a <__prologue_saves__>:
    1a6a:	2f 92       	push	r2
    1a6c:	3f 92       	push	r3
    1a6e:	4f 92       	push	r4
    1a70:	5f 92       	push	r5
    1a72:	6f 92       	push	r6
    1a74:	7f 92       	push	r7
    1a76:	8f 92       	push	r8
    1a78:	9f 92       	push	r9
    1a7a:	af 92       	push	r10
    1a7c:	bf 92       	push	r11
    1a7e:	cf 92       	push	r12
    1a80:	df 92       	push	r13
    1a82:	ef 92       	push	r14
    1a84:	ff 92       	push	r15
    1a86:	0f 93       	push	r16
    1a88:	1f 93       	push	r17
    1a8a:	cf 93       	push	r28
    1a8c:	df 93       	push	r29
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
    1a92:	ca 1b       	sub	r28, r26
    1a94:	db 0b       	sbc	r29, r27
    1a96:	0f b6       	in	r0, 0x3f	; 63
    1a98:	f8 94       	cli
    1a9a:	de bf       	out	0x3e, r29	; 62
    1a9c:	0f be       	out	0x3f, r0	; 63
    1a9e:	cd bf       	out	0x3d, r28	; 61
    1aa0:	09 94       	ijmp

00001aa2 <__epilogue_restores__>:
    1aa2:	2a 88       	ldd	r2, Y+18	; 0x12
    1aa4:	39 88       	ldd	r3, Y+17	; 0x11
    1aa6:	48 88       	ldd	r4, Y+16	; 0x10
    1aa8:	5f 84       	ldd	r5, Y+15	; 0x0f
    1aaa:	6e 84       	ldd	r6, Y+14	; 0x0e
    1aac:	7d 84       	ldd	r7, Y+13	; 0x0d
    1aae:	8c 84       	ldd	r8, Y+12	; 0x0c
    1ab0:	9b 84       	ldd	r9, Y+11	; 0x0b
    1ab2:	aa 84       	ldd	r10, Y+10	; 0x0a
    1ab4:	b9 84       	ldd	r11, Y+9	; 0x09
    1ab6:	c8 84       	ldd	r12, Y+8	; 0x08
    1ab8:	df 80       	ldd	r13, Y+7	; 0x07
    1aba:	ee 80       	ldd	r14, Y+6	; 0x06
    1abc:	fd 80       	ldd	r15, Y+5	; 0x05
    1abe:	0c 81       	ldd	r16, Y+4	; 0x04
    1ac0:	1b 81       	ldd	r17, Y+3	; 0x03
    1ac2:	aa 81       	ldd	r26, Y+2	; 0x02
    1ac4:	b9 81       	ldd	r27, Y+1	; 0x01
    1ac6:	ce 0f       	add	r28, r30
    1ac8:	d1 1d       	adc	r29, r1
    1aca:	0f b6       	in	r0, 0x3f	; 63
    1acc:	f8 94       	cli
    1ace:	de bf       	out	0x3e, r29	; 62
    1ad0:	0f be       	out	0x3f, r0	; 63
    1ad2:	cd bf       	out	0x3d, r28	; 61
    1ad4:	ed 01       	movw	r28, r26
    1ad6:	08 95       	ret

00001ad8 <_exit>:
    1ad8:	f8 94       	cli

00001ada <__stop_program>:
    1ada:	ff cf       	rjmp	.-2      	; 0x1ada <__stop_program>
