<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263x MCU+ SDK: APIs for SDL ECC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263x MCU+ SDK
   &#160;<span id="projectnumber">11.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__SDL__ECC__MODULE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Sub Modules</a> &#124;
<a href="#files">Files</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">APIs for SDL ECC<div class="ingroups"><a class="el" href="group__SDL__MODULE.html">APIs for SDL Module</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This Header file contains enumerations, structure definitions and function declarations for SDL ECC interface. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Sub Modules</h2></td></tr>
<tr class="memitem:group__SDL__ECC__AGGR__DATASTRUCT"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__AGGR__DATASTRUCT.html">ECC_AGGR Data Structures</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__SDL__ECC__AGGR__ENUM"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__AGGR__ENUM.html">ECC_AGGR Enumerated Data Types</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__SDL__ECC__AGGR__FUNCTION"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__AGGR__FUNCTION.html">ECC_AGGR Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__SDL__ECC__AGGR__MACROS"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__AGGR__MACROS.html">ECC_AGGR Macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:sdl__ecc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc_8h.html">sdl_ecc.h</a></td></tr>
<tr class="memdesc:sdl__ecc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header file contains enumerations, structure definitions and function. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:sdl__ecc__soc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html">sdl_ecc_soc.h</a></td></tr>
<tr class="memdesc:sdl__ecc__soc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header file contains MemEntries, RamIdTables, aggrTables and aggrBaseAddressTable. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0e6f23f5048293f3d26caa9f0112c357"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga0e6f23f5048293f3d26caa9f0112c357">SDL_ECC_ErrorCallback_t</a>) (uint32_t errorSrc, uint32_t address)</td></tr>
<tr class="separator:ga0e6f23f5048293f3d26caa9f0112c357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdbb7e9b98c59ef882489f152d94dd1"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga1bdbb7e9b98c59ef882489f152d94dd1">SDL_ECC_VIMDEDVector_t</a>) (void)</td></tr>
<tr class="separator:ga1bdbb7e9b98c59ef882489f152d94dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa584c9edc9eb46d9661e89d89b20b127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa584c9edc9eb46d9661e89d89b20b127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03272ab781bc3cc41aef7bf1a0198595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga03272ab781bc3cc41aef7bf1a0198595">SDL_SOC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga03272ab781bc3cc41aef7bf1a0198595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacea6a24b0358fb33748517075c246a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gaacea6a24b0358fb33748517075c246a6">SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaacea6a24b0358fb33748517075c246a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304eb5c836dd14e7c4e226409de223d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga304eb5c836dd14e7c4e226409de223d2">SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga304eb5c836dd14e7c4e226409de223d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecbc44d66a978f8d6169d73bc2e365d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga5ecbc44d66a978f8d6169d73bc2e365d">SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga5ecbc44d66a978f8d6169d73bc2e365d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a322f31fa2994913c5f7013b8691f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga07a322f31fa2994913c5f7013b8691f2">SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga07a322f31fa2994913c5f7013b8691f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf06fe1ed79621981634342b0489a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gabbf06fe1ed79621981634342b0489a7c">SDL_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gabbf06fe1ed79621981634342b0489a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d226a056654319038d178a96e654f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga3d226a056654319038d178a96e654f25">SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga3d226a056654319038d178a96e654f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e7b7ed1cbf0891662a1d008b476d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gaa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa4e7b7ed1cbf0891662a1d008b476d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3c40098df921691c723f50b4814f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gaaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaaaf3c40098df921691c723f50b4814f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0e28c5b957123d3d0ca36bfc0a5550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga8e0e28c5b957123d3d0ca36bfc0a5550">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8e0e28c5b957123d3d0ca36bfc0a5550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3e7f7efb07c3a8ec165b40b741f506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gafa3e7f7efb07c3a8ec165b40b741f506">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafa3e7f7efb07c3a8ec165b40b741f506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77140bea2acd5a5279b44fdcc0342b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga77140bea2acd5a5279b44fdcc0342b71">SDL_CPSW3GCSS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga77140bea2acd5a5279b44fdcc0342b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311bcd98ec974395e948fd5dad2c7212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga311bcd98ec974395e948fd5dad2c7212">SDL_ECC_Base_Address_TOTAL_ENTRIES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga311bcd98ec974395e948fd5dad2c7212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7b9bf1d5f953ae8c350dbed9866ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga3f7b9bf1d5f953ae8c350dbed9866ac6">SDL_CPSW0_ECC_U_BASE</a>&#160;&#160;&#160;(SDL_CPSW0_U_BASE + 0x3f000u)</td></tr>
<tr class="separator:ga3f7b9bf1d5f953ae8c350dbed9866ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a4875bce4829b353f7c1c2bded1af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gaa1a4875bce4829b353f7c1c2bded1af1">SDL_R5FSS0_CORE0_TCM_ERR_STATUS</a>&#160;&#160;&#160;(0x50D18104U)</td></tr>
<tr class="separator:gaa1a4875bce4829b353f7c1c2bded1af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165178029712a4caae2673700a9a5736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga165178029712a4caae2673700a9a5736">SDL_R5FSS0_CORE0_TCM_ERR_STATUS_RAW</a>&#160;&#160;&#160;(0x50D18108U)</td></tr>
<tr class="separator:ga165178029712a4caae2673700a9a5736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bd4b8611a49780118464bd584f676d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga72bd4b8611a49780118464bd584f676d">SDL_R5SS0_TCM_ADDRPARITY_ERRFORCE</a>&#160;&#160;&#160;(0x50D1813CU)</td></tr>
<tr class="separator:ga72bd4b8611a49780118464bd584f676d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2de0fb51b688128e80a730c8732ee46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gae2de0fb51b688128e80a730c8732ee46">SDL_R5FSS0_CORE1_TCM_ERR_STATUS</a>&#160;&#160;&#160;(0x50D18114U)</td></tr>
<tr class="separator:gae2de0fb51b688128e80a730c8732ee46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c1ad08bf6b878e8e960ac810cfe57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gae61c1ad08bf6b878e8e960ac810cfe57">SDL_R5FSS0_CORE1_TCM_ERR_STATUS_RAW</a>&#160;&#160;&#160;(0x50D18118U)</td></tr>
<tr class="separator:gae61c1ad08bf6b878e8e960ac810cfe57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79d75ffd71eb44ee8ddd8d317051a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gaa79d75ffd71eb44ee8ddd8d317051a21">SDL_R5FSS1_CORE0_TCM_ERR_STATUS</a>&#160;&#160;&#160;(0x50D18144U)</td></tr>
<tr class="separator:gaa79d75ffd71eb44ee8ddd8d317051a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa034bd573a0b630054e3ef8e41ed85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gabaa034bd573a0b630054e3ef8e41ed85">SDL_R5FSS1_CORE0_TCM_ERR_STATUS_RAW</a>&#160;&#160;&#160;(0x50D18148U)</td></tr>
<tr class="separator:gabaa034bd573a0b630054e3ef8e41ed85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dbd1493498e3ce9256f893e8f485f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga7dbd1493498e3ce9256f893e8f485f3e">SDL_R5SS1_TCM_ADDRPARITY_ERRFORCE</a>&#160;&#160;&#160;(0x50D1817CU)</td></tr>
<tr class="separator:ga7dbd1493498e3ce9256f893e8f485f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1266042e096558243599160b31662c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#gaac1266042e096558243599160b31662c">SDL_R5FSS1_CORE1_TCM_ERR_STATUS</a>&#160;&#160;&#160;(0x50D18154U)</td></tr>
<tr class="separator:gaac1266042e096558243599160b31662c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ac0a187ad6b6eab99c5e774804f864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga21ac0a187ad6b6eab99c5e774804f864">SDL_R5FSS1_CORE1_TCM_ERR_STATUS_RAW</a>&#160;&#160;&#160;(0x50D18158U)</td></tr>
<tr class="separator:ga21ac0a187ad6b6eab99c5e774804f864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3d64b8d47eaace9f03672d0b492725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga8d3d64b8d47eaace9f03672d0b492725">SDL_R5FSS0_CORE0_TPCC0_PARITY_CTRL</a>&#160;&#160;&#160;(0x50D18180U)</td></tr>
<tr class="separator:ga8d3d64b8d47eaace9f03672d0b492725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0da44c3fdce75cb1cb041d5f0e8c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga0e0da44c3fdce75cb1cb041d5f0e8c03">SDL_R5FSS0_CORE0_TPCC0_PARITY_STATUS</a>&#160;&#160;&#160;(0x50D18184U)</td></tr>
<tr class="separator:ga0e0da44c3fdce75cb1cb041d5f0e8c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f57e63a94584c6512ec4907618a3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga42f57e63a94584c6512ec4907618a3fc">SDL_TPCC0_ERRAGG_STATUS</a>&#160;&#160;&#160;(0x50D18004U)</td></tr>
<tr class="separator:ga42f57e63a94584c6512ec4907618a3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d4d012f61b532514a6283f7660e820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga88d4d012f61b532514a6283f7660e820">SDL_TPCC0_ERRAGG_MASK</a>&#160;&#160;&#160;(0x50D18000U)</td></tr>
<tr class="separator:ga88d4d012f61b532514a6283f7660e820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f290188322229dde756cd389b4bb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga12f290188322229dde756cd389b4bb96">SDL_PARAM_REG_1</a>&#160;&#160;&#160;(SDL_PARAM_REG_SET0 + 0x20U)</td></tr>
<tr class="separator:ga12f290188322229dde756cd389b4bb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d72e03732e8c915e05c4fce2d31543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga85d72e03732e8c915e05c4fce2d31543">SDL_PARAM_REG_2</a>&#160;&#160;&#160;(SDL_PARAM_REG_SET0 + 0x30U)</td></tr>
<tr class="separator:ga85d72e03732e8c915e05c4fce2d31543"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa584c9edc9eb46d9661e89d89b20b127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa584c9edc9eb46d9661e89d89b20b127">&#9670;&nbsp;</a></span>SDL_ECC_WIDTH_UNDEFINED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_WIDTH_UNDEFINED&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03272ab781bc3cc41aef7bf1a0198595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03272ab781bc3cc41aef7bf1a0198595">&#9670;&nbsp;</a></span>SDL_SOC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SOC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaacea6a24b0358fb33748517075c246a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacea6a24b0358fb33748517075c246a6">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga304eb5c836dd14e7c4e226409de223d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304eb5c836dd14e7c4e226409de223d2">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ecbc44d66a978f8d6169d73bc2e365d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ecbc44d66a978f8d6169d73bc2e365d">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07a322f31fa2994913c5f7013b8691f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07a322f31fa2994913c5f7013b8691f2">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbf06fe1ed79621981634342b0489a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf06fe1ed79621981634342b0489a7c">&#9670;&nbsp;</a></span>SDL_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d226a056654319038d178a96e654f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d226a056654319038d178a96e654f25">&#9670;&nbsp;</a></span>SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4e7b7ed1cbf0891662a1d008b476d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4e7b7ed1cbf0891662a1d008b476d65">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaaf3c40098df921691c723f50b4814f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf3c40098df921691c723f50b4814f5">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e0e28c5b957123d3d0ca36bfc0a5550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e0e28c5b957123d3d0ca36bfc0a5550">&#9670;&nbsp;</a></span>SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa3e7f7efb07c3a8ec165b40b741f506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3e7f7efb07c3a8ec165b40b741f506">&#9670;&nbsp;</a></span>SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77140bea2acd5a5279b44fdcc0342b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77140bea2acd5a5279b44fdcc0342b71">&#9670;&nbsp;</a></span>SDL_CPSW3GCSS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CPSW3GCSS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga311bcd98ec974395e948fd5dad2c7212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311bcd98ec974395e948fd5dad2c7212">&#9670;&nbsp;</a></span>SDL_ECC_Base_Address_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_Base_Address_TOTAL_ENTRIES&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f7b9bf1d5f953ae8c350dbed9866ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7b9bf1d5f953ae8c350dbed9866ac6">&#9670;&nbsp;</a></span>SDL_CPSW0_ECC_U_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CPSW0_ECC_U_BASE&#160;&#160;&#160;(SDL_CPSW0_U_BASE + 0x3f000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa1a4875bce4829b353f7c1c2bded1af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1a4875bce4829b353f7c1c2bded1af1">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_TCM_ERR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE0_TCM_ERR_STATUS&#160;&#160;&#160;(0x50D18104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga165178029712a4caae2673700a9a5736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga165178029712a4caae2673700a9a5736">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_TCM_ERR_STATUS_RAW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE0_TCM_ERR_STATUS_RAW&#160;&#160;&#160;(0x50D18108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga72bd4b8611a49780118464bd584f676d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72bd4b8611a49780118464bd584f676d">&#9670;&nbsp;</a></span>SDL_R5SS0_TCM_ADDRPARITY_ERRFORCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5SS0_TCM_ADDRPARITY_ERRFORCE&#160;&#160;&#160;(0x50D1813CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2de0fb51b688128e80a730c8732ee46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2de0fb51b688128e80a730c8732ee46">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_TCM_ERR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE1_TCM_ERR_STATUS&#160;&#160;&#160;(0x50D18114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae61c1ad08bf6b878e8e960ac810cfe57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61c1ad08bf6b878e8e960ac810cfe57">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_TCM_ERR_STATUS_RAW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE1_TCM_ERR_STATUS_RAW&#160;&#160;&#160;(0x50D18118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa79d75ffd71eb44ee8ddd8d317051a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa79d75ffd71eb44ee8ddd8d317051a21">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_TCM_ERR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_CORE0_TCM_ERR_STATUS&#160;&#160;&#160;(0x50D18144U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabaa034bd573a0b630054e3ef8e41ed85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa034bd573a0b630054e3ef8e41ed85">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_TCM_ERR_STATUS_RAW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_CORE0_TCM_ERR_STATUS_RAW&#160;&#160;&#160;(0x50D18148U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7dbd1493498e3ce9256f893e8f485f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dbd1493498e3ce9256f893e8f485f3e">&#9670;&nbsp;</a></span>SDL_R5SS1_TCM_ADDRPARITY_ERRFORCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5SS1_TCM_ADDRPARITY_ERRFORCE&#160;&#160;&#160;(0x50D1817CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac1266042e096558243599160b31662c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac1266042e096558243599160b31662c">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_TCM_ERR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_CORE1_TCM_ERR_STATUS&#160;&#160;&#160;(0x50D18154U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21ac0a187ad6b6eab99c5e774804f864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ac0a187ad6b6eab99c5e774804f864">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_TCM_ERR_STATUS_RAW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS1_CORE1_TCM_ERR_STATUS_RAW&#160;&#160;&#160;(0x50D18158U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d3d64b8d47eaace9f03672d0b492725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d3d64b8d47eaace9f03672d0b492725">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_TPCC0_PARITY_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE0_TPCC0_PARITY_CTRL&#160;&#160;&#160;(0x50D18180U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e0da44c3fdce75cb1cb041d5f0e8c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e0da44c3fdce75cb1cb041d5f0e8c03">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_TPCC0_PARITY_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_R5FSS0_CORE0_TPCC0_PARITY_STATUS&#160;&#160;&#160;(0x50D18184U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga42f57e63a94584c6512ec4907618a3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f57e63a94584c6512ec4907618a3fc">&#9670;&nbsp;</a></span>SDL_TPCC0_ERRAGG_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_TPCC0_ERRAGG_STATUS&#160;&#160;&#160;(0x50D18004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga88d4d012f61b532514a6283f7660e820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d4d012f61b532514a6283f7660e820">&#9670;&nbsp;</a></span>SDL_TPCC0_ERRAGG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_TPCC0_ERRAGG_MASK&#160;&#160;&#160;(0x50D18000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12f290188322229dde756cd389b4bb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f290188322229dde756cd389b4bb96">&#9670;&nbsp;</a></span>SDL_PARAM_REG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PARAM_REG_1&#160;&#160;&#160;(SDL_PARAM_REG_SET0 + 0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga85d72e03732e8c915e05c4fce2d31543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85d72e03732e8c915e05c4fce2d31543">&#9670;&nbsp;</a></span>SDL_PARAM_REG_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PARAM_REG_2&#160;&#160;&#160;(SDL_PARAM_REG_SET0 + 0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga0e6f23f5048293f3d26caa9f0112c357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e6f23f5048293f3d26caa9f0112c357">&#9670;&nbsp;</a></span>SDL_ECC_ErrorCallback_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* SDL_ECC_ErrorCallback_t) (uint32_t errorSrc, uint32_t address)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>/brief Format of ECC error Call back function </p>

</div>
</div>
<a id="ga1bdbb7e9b98c59ef882489f152d94dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bdbb7e9b98c59ef882489f152d94dd1">&#9670;&nbsp;</a></span>SDL_ECC_VIMDEDVector_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* SDL_ECC_VIMDEDVector_t) (void)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>/brief Format of VIM DED vector function </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga28d4451f7d9fcd7f8f35dc4d1994fb1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d4451f7d9fcd7f8f35dc4d1994fb1d">&#9670;&nbsp;</a></span>SDL_SOC_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_SOC_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#ga03272ab781bc3cc41aef7bf1a0198595">SDL_SOC_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SOC_ECC_AGGR_MSS_L2_SLV0_ECC_RAM_ID, 0x70000000u,</div>
<div class="line">      SDL_SOC_ECC_AGGR_MSS_L2_SLV0_ECC_RAM_SIZE, 8u,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_SOC_ECC_AGGR_MSS_L2_SLV1_ECC_RAM_ID, 0x70080000u,</div>
<div class="line">      SDL_SOC_ECC_AGGR_MSS_L2_SLV1_ECC_RAM_SIZE, 8u,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_SOC_ECC_AGGR_MSS_L2_SLV2_ECC_RAM_ID, 0x70100000u,</div>
<div class="line">      SDL_SOC_ECC_AGGR_MSS_L2_SLV2_ECC_RAM_SIZE, 8u,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_SOC_ECC_AGGR_MSS_L2_SLV3_ECC_RAM_ID, 0x70180000u,</div>
<div class="line">      SDL_SOC_ECC_AGGR_MSS_L2_SLV3_ECC_RAM_SIZE, 8u,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_SOC_ECC_AGGR_MAILBOX_ECC_RAM_ID, 0x72000000u,</div>
<div class="line">      SDL_SOC_ECC_AGGR_MAILBOX_ECC_RAM_SIZE, 8u,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_SOC_ECC_AGGR_TPTC_A0_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_SOC_ECC_AGGR_TPTC_A0_ECC_RAM_SIZE, 8u,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_SOC_ECC_AGGR_TPTC_A1_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_SOC_ECC_AGGR_TPTC_A1_ECC_RAM_SIZE, 8u,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1634"></a>
This structure holds the memory config for each memory subtype SDL_SOC_ECC_AGGR</h2>

</div>
</div>
<a id="gad3d7ae8dc17e332ff02aea61d6cb55d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d7ae8dc17e332ff02aea61d6cb55d8">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_R5FSS0_CORE0_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#gaacea6a24b0358fb33748517075c246a6">SDL_R5FSS0_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1635"></a>
This structure holds the memory config for each memory subtype SDL_R5FSS0_CORE0_ECC_AGGR</h2>

</div>
</div>
<a id="gaaf4957a5e6bb9434190b6a3dcdadf011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf4957a5e6bb9434190b6a3dcdadf011">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_R5FSS0_CORE1_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#ga304eb5c836dd14e7c4e226409de223d2">SDL_R5FSS0_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1636"></a>
This structure holds the memory config for each memory subtype SDL_R5FSS0_CORE1_ECC_AGGR</h2>

</div>
</div>
<a id="ga4e8cd4b27490dd18078350b8a74d2e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8cd4b27490dd18078350b8a74d2e86">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_R5FSS1_CORE0_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#ga5ecbc44d66a978f8d6169d73bc2e365d">SDL_R5FSS1_CORE0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1637"></a>
This structure holds the memory config for each memory subtype SDL_R5FSS1_CORE0_ECC_AGGR</h2>

</div>
</div>
<a id="gac2b6e3bcbfb9e8df477398fd2ec671e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2b6e3bcbfb9e8df477398fd2ec671e6">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_R5FSS1_CORE1_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#ga07a322f31fa2994913c5f7013b8691f2">SDL_R5FSS1_CORE1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1638"></a>
This structure holds the memory config for each memory subtype SDL_R5FSS1_CORE1_ECC_AGGR</h2>

</div>
</div>
<a id="ga41b2b0fee3f8826f6cad32e8a18ec108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41b2b0fee3f8826f6cad32e8a18ec108">&#9670;&nbsp;</a></span>SDL_HSM_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_HSM_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#gabbf06fe1ed79621981634342b0489a7c">SDL_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1639"></a>
This structure holds the memory config for each memory subtype SDL_HSM_ECC_AGGR</h2>

</div>
</div>
<a id="gaea22e5ce55920729d53bd414b62ade08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea22e5ce55920729d53bd414b62ade08">&#9670;&nbsp;</a></span>SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#ga3d226a056654319038d178a96e654f25">SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID, 0x48000000u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID, 0x48002000u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID, 0x48034000u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID, 0x48038000u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID, 0x48010000u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1640"></a>
This structure holds the memory config for each memory subtype SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR</h2>

</div>
</div>
<a id="ga9c0d64c5ad62e0fc54847b99cf2c5e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0d64c5ad62e0fc54847b99cf2c5e16">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#gaa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x52600000u,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1641"></a>
This structure holds the memory config for each memory subtype SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga884c1f92d6345cc8c3159f2305cd1853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884c1f92d6345cc8c3159f2305cd1853">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#gaaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x52610000u,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1642"></a>
This structure holds the memory config for each memory subtype SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="gae6d75f49ca9f20b0434724146554c977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d75f49ca9f20b0434724146554c977">&#9670;&nbsp;</a></span>SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#ga8e0e28c5b957123d3d0ca36bfc0a5550">SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x52620000u,</div>
<div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1643"></a>
This structure holds the memory config for each memory subtype SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga54acb663e446b4303991e8f3332282d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54acb663e446b4303991e8f3332282d4">&#9670;&nbsp;</a></span>SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#gafa3e7f7efb07c3a8ec165b40b741f506">SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x52630000u,</div>
<div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1644"></a>
This structure holds the memory config for each memory subtype SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga451288a1849883b6e771d6fa843ad82f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga451288a1849883b6e771d6fa843ad82f">&#9670;&nbsp;</a></span>SDL_CPSW3GCSS_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_CPSW3GCSS_ECC_AGGR_MemEntries[<a class="el" href="group__SDL__ECC__MODULE.html#ga77140bea2acd5a5279b44fdcc0342b71">SDL_CPSW3GCSS_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_CPSW3GCSS_ECC_AGGR_CPSW3GCSS_ALE_RAM_ECC_RAM_ID, 0x5283E000u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW3GCSS_ALE_RAM_ECC_RAM_SIZE, 71u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW3GCSS_ALE_RAM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL1_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL1_ECC_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL1_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL2_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL2_ECC_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL2_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL3_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL3_ECC_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL3_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL4_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL4_ECC_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL4_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL5_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL5_ECC_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL5_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL6_ECC_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL6_ECC_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW_3GC_CORE_ECC_ECC_CTRL6_ECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW3GCSS_ECC_AGGR_CPSW3GCSS_EST_RAM_ECC_RAM_ID, 0x52832000u,</div>
<div class="line">      SDL_CPSW3GCSS_ECC_AGGR_CPSW3GCSS_EST_RAM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      <a class="code" href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a>, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1645"></a>
This structure holds the memory config for each memory subtype SDL_CPSW3GCSS_ECC_AGGR</h2>

</div>
</div>
<a id="gae9f9f02fca932abca3bceb0a4304013b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9f9f02fca932abca3bceb0a4304013b">&#9670;&nbsp;</a></span>SDL_SOC_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_SOC_ECC_AGGR_RamIdTable[SDL_SOC_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1646"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_SOC_ECC_AGGR</h2>

</div>
</div>
<a id="gaecfd3b632d84dcc067e75007f737575d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecfd3b632d84dcc067e75007f737575d">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_R5FSS0_CORE0_ECC_AGGR_RamIdTable[SDL_R5FSS0_CORE0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1647"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS0_CORE0_ECC_AGGR</h2>

</div>
</div>
<a id="ga532e283de03c34a55135164e060af9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga532e283de03c34a55135164e060af9a6">&#9670;&nbsp;</a></span>SDL_R5FSS0_CORE1_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_R5FSS0_CORE1_ECC_AGGR_RamIdTable[SDL_R5FSS0_CORE1_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1648"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS0_CORE1_ECC_AGGR</h2>

</div>
</div>
<a id="gaa2f67031fb705efe85d606c17282677d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2f67031fb705efe85d606c17282677d">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_R5FSS1_CORE0_ECC_AGGR_RamIdTable[SDL_R5FSS1_CORE0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1649"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS1_CORE0_ECC_AGGR</h2>

</div>
</div>
<a id="ga6687c8fb0ef6a65a4b8bfdba8e452e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6687c8fb0ef6a65a4b8bfdba8e452e3b">&#9670;&nbsp;</a></span>SDL_R5FSS1_CORE1_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_R5FSS1_CORE1_ECC_AGGR_RamIdTable[SDL_R5FSS1_CORE1_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1650"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS1_CORE1_ECC_AGGR</h2>

</div>
</div>
<a id="ga22792d6c900d14a3d2bccdbbae92ddda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22792d6c900d14a3d2bccdbbae92ddda">&#9670;&nbsp;</a></span>SDL_HSM_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_HSM_ECC_AGGR_RamIdTable[SDL_HSM_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1651"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_HSM_ECC_AGGR</h2>

</div>
</div>
<a id="ga4c5d6df5a18494beec3cdf7c2703dd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c5d6df5a18494beec3cdf7c2703dd0c">&#9670;&nbsp;</a></span>SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_RamIdTable[SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1652"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PRU_ICSSM_ICSS_G_CORE_BORG_ECC_AGGR</h2>

</div>
</div>
<a id="gad3acbc7295f671498fc9d6961f8a533c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3acbc7295f671498fc9d6961f8a533c">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL }</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1653"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga15af654cb220783095ee620ce37c167a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15af654cb220783095ee620ce37c167a">&#9670;&nbsp;</a></span>SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL }</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1654"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga1ab4ff5dc36d5418f0c1da705ba4f8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab4ff5dc36d5418f0c1da705ba4f8df">&#9670;&nbsp;</a></span>SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL }</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1655"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN2_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ga3f13a9c241b67f931b2f1486fc21ec2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f13a9c241b67f931b2f1486fc21ec2a">&#9670;&nbsp;</a></span>SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL }</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md1656"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN3_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="gacf2d6b8e42991326ea63db82e1d595a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf2d6b8e42991326ea63db82e1d595a6">&#9670;&nbsp;</a></span>SDL_CPSW3GCSS_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_CPSW3GCSS_ECC_AGGR_RamIdTable[SDL_CPSW3GCSS_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md1657"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_CPSW3GCSS_ECC_AGGR</h2>

</div>
</div>
<a id="gaa637a9b781a6f9e5ebd8249e300988f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa637a9b781a6f9e5ebd8249e300988f1">&#9670;&nbsp;</a></span>SDL_ECC_aggrBaseAddressTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a>* const SDL_ECC_aggrBaseAddressTable[<a class="el" href="group__SDL__ECC__MODULE.html#ga311bcd98ec974395e948fd5dad2c7212">SDL_ECC_Base_Address_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_ECC_AGG_TOP_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_ECC_AGG_R5SS0_CORE0_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_ECC_AGG_R5SS0_CORE1_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_ECC_AGG_R5SS1_CORE0_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_ECC_AGG_R5SS1_CORE1_U_BASE )),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_HSM_ECC_AGGR_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_ICSSM0_ECC_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_MCAN0_ECC_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_MCAN1_ECC_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_MCAN2_ECC_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)SDL_MCAN3_ECC_U_BASE)),</div>
<div class="line">    ((<a class="code" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *)((uintptr_t)<a class="code" href="group__SDL__ECC__MODULE.html#ga3f7b9bf1d5f953ae8c350dbed9866ac6">SDL_CPSW0_ECC_U_BASE</a>)),</div>
<div class="line"> </div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga159d56ecc0ab0e8be9b20ff60c1775c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga159d56ecc0ab0e8be9b20ff60c1775c1">&#9670;&nbsp;</a></span>SDL_ECC_aggrTransBaseAddressTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a>* SDL_ECC_aggrTransBaseAddressTable[SDL_ECC_MEMTYPE_MAX]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50fae1e03f03a64513c52ca6572f372a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50fae1e03f03a64513c52ca6572f372a">&#9670;&nbsp;</a></span>SDL_ECC_aggrTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__EccAggrEntry__t.html">SDL_EccAggrEntry_t</a> SDL_ECC_aggrTable[SDL_ECC_MEMTYPE_MAX]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__SDL__ECC__MODULE_html_ga3f7b9bf1d5f953ae8c350dbed9866ac6"><div class="ttname"><a href="group__SDL__ECC__MODULE.html#ga3f7b9bf1d5f953ae8c350dbed9866ac6">SDL_CPSW0_ECC_U_BASE</a></div><div class="ttdeci">#define SDL_CPSW0_ECC_U_BASE</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:88</div></div>
<div class="ttc" id="astructSDL__ecc__aggrRegs_html"><div class="ttname"><a href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a></div><div class="ttdef"><b>Definition:</b> V1/sdlr_ecc.h:53</div></div>
<div class="ttc" id="agroup__SDL__ECC__MODULE_html_gaa584c9edc9eb46d9661e89d89b20b127"><div class="ttname"><a href="group__SDL__ECC__MODULE.html#gaa584c9edc9eb46d9661e89d89b20b127">SDL_ECC_WIDTH_UNDEFINED</a></div><div class="ttdeci">#define SDL_ECC_WIDTH_UNDEFINED</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:71</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
