static int F_1 ( int V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase V_2 :\r\ncase V_3 :\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\nreturn ( 1 ) ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_2 ( int V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\nreturn ( 1 ) ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic void F_3 ( T_1 * V_7 )\r\n{\r\nT_2 V_8 = V_7 -> V_9 . V_10 . V_11 ;\r\nT_2 V_12 = V_8 * V_7 -> V_13 . V_14 ;\r\nV_7 -> V_9 . V_10 . V_15 [ V_16 ] = 2 ;\r\nV_7 -> V_9 . V_10 . V_15 [ V_17 ] = 2 ;\r\nV_7 -> V_9 . V_10 . V_15 [ V_18 ] = 2 ;\r\nV_7 -> V_9 . V_10 . V_15 [ V_19 ] = 0 ;\r\nV_7 -> V_9 . V_10 . V_15 [ V_20 ] = 3 ;\r\nV_7 -> V_9 . V_10 . V_15 [ V_21 ] = 0 ;\r\nV_7 -> V_13 . V_22 = V_7 -> V_9 . V_10 . V_23 [ 2 ] ;\r\nV_7 -> V_13 . V_22 += V_12 ;\r\nV_7 -> V_13 . V_24 = V_7 -> V_9 . V_10 . V_23 [ 2 ] ;\r\nV_7 -> V_13 . V_25 = V_7 -> V_9 . V_10 . V_23 [ 2 ] ;\r\nV_7 -> V_13 . V_25 += V_12 + ( V_8 - V_26 ) ;\r\nV_7 -> V_13 . V_27 = V_7 -> V_9 . V_10 . V_23 [ 0 ] ;\r\nV_7 -> V_13 . V_28 = V_7 -> V_9 . V_10 . V_23 [ 3 ] ;\r\nV_7 -> V_13 . V_29 = & V_7 -> V_13 . V_27 [ 0x6E ] ;\r\n}\r\nint F_4 ( T_1 * V_7 )\r\n{\r\nint V_30 , V_31 ;\r\nT_3 T_4 * V_32 ;\r\nT_5 V_33 ;\r\nT_1 * V_34 ;\r\nT_1 * V_35 [ 4 ] ;\r\nT_6 V_36 ;\r\nunsigned long V_37 [ F_5 ( V_38 ) ] ;\r\nint V_39 = F_1 ( V_7 -> V_40 ) ;\r\nint V_41 = F_2 ( V_7 -> V_40 ) ? 1 : V_42 ;\r\nint V_43 = ( V_41 == 1 ) ? 1 : 2 ;\r\nif ( V_39 ) {\r\nif ( F_2 ( V_7 -> V_40 ) ) {\r\nmemcpy ( V_37 , V_44 ,\r\nsizeof( V_37 ) ) ;\r\n} else {\r\nmemcpy ( V_37 , V_45 ,\r\nsizeof( V_37 ) ) ;\r\n}\r\n} else {\r\nmemcpy ( V_37 , V_38 , sizeof( V_37 ) ) ;\r\n}\r\nF_6 ((L_1,\r\nbar_length[2], tasks, factor))\r\nif ( ! F_7 ( V_7 ) ) {\r\nF_8 ((L_2))\r\nF_9 ( V_7 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_7 -> V_13 . V_46 = V_47 [ V_7 -> V_40 ] ;\r\nF_10 ((L_3,\r\na->xdi_adapter.Properties.Name,\r\na->xdi_adapter.serialNo,\r\na->resources.pci.bus, a->resources.pci.func))\r\nfor ( V_30 = 0 ; V_30 < 4 ; V_30 ++ ) {\r\nV_7 -> V_9 . V_10 . V_30 [ V_30 ] =\r\nF_11 ( V_7 -> V_9 . V_10 . V_48 ,\r\nV_7 -> V_9 . V_10 . V_49 , V_30 ,\r\nV_7 -> V_9 . V_10 . V_50 ) ;\r\nif ( ! V_7 -> V_9 . V_10 . V_30 [ V_30 ]\r\n|| ( V_7 -> V_9 . V_10 . V_30 [ V_30 ] == 0xFFFFFFF0 ) ) {\r\nF_8 (\r\n(L_4, bar,\r\na->resources.pci.bar[bar]))\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\nV_7 -> V_9 . V_10 . V_51 =\r\n( T_3 ) F_12 ( V_7 -> V_9 . V_10 . V_48 ,\r\nV_7 -> V_9 . V_10 . V_49 ,\r\nV_7 -> V_9 . V_10 . V_50 ) ;\r\nif ( ! V_7 -> V_9 . V_10 . V_51 ) {\r\nF_8 ( ( L_5 ) ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_7 -> V_13 . V_52 = V_7 -> V_9 . V_10 . V_30 [ 2 ] ;\r\nfor ( V_30 = 0 ; V_30 < 4 ; V_30 ++ ) {\r\nif ( V_30 != 1 ) {\r\nV_7 -> V_9 . V_10 . V_23 [ V_30 ] =\r\nF_13 ( V_7 , V_30 , V_7 -> V_9 . V_10 . V_30 [ V_30 ] ,\r\nV_37 [ V_30 ] ) ;\r\nif ( ! V_7 -> V_9 . V_10 . V_23 [ V_30 ] ) {\r\nF_8 ((L_6, bar))\r\nF_9 ( V_7 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\n}\r\n}\r\nsprintf ( & V_7 -> V_53 [ 0 ] , L_7 , ( long ) V_7 -> V_13 . V_54 ) ;\r\nif ( F_14 ( V_7 , 1 , V_7 -> V_9 . V_10 . V_30 [ 1 ] ,\r\nV_37 [ 1 ] , & V_7 -> V_53 [ 0 ] , 1 ) ) {\r\nF_8 ((L_8))\r\nF_9 ( V_7 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_7 -> V_9 . V_10 . V_23 [ 1 ] =\r\n( void * ) ( unsigned long ) V_7 -> V_9 . V_10 . V_30 [ 1 ] ;\r\nV_7 -> V_55 . V_56 = F_9 ;\r\nif ( V_41 > 1 ) {\r\nif ( ! ( V_7 -> V_57 [ 0 ] =\r\n( T_1 * ) F_15 ( 0 , sizeof( * V_7 ) ) ) )\r\n{\r\nF_9 ( V_7 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ! ( V_7 -> V_57 [ 1 ] =\r\n( T_1 * ) F_15 ( 0 , sizeof( * V_7 ) ) ) )\r\n{\r\nF_16 ( 0 , V_7 -> V_57 [ 0 ] ) ;\r\nV_7 -> V_57 [ 0 ] = NULL ;\r\nF_9 ( V_7 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ! ( V_7 -> V_57 [ 2 ] =\r\n( T_1 * ) F_15 ( 0 , sizeof( * V_7 ) ) ) )\r\n{\r\nF_16 ( 0 , V_7 -> V_57 [ 0 ] ) ;\r\nF_16 ( 0 , V_7 -> V_57 [ 1 ] ) ;\r\nV_7 -> V_57 [ 0 ] = NULL ;\r\nV_7 -> V_57 [ 1 ] = NULL ;\r\nF_9 ( V_7 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nmemset ( V_7 -> V_57 [ 0 ] , 0x00 , sizeof( * V_7 ) ) ;\r\nmemset ( V_7 -> V_57 [ 1 ] , 0x00 , sizeof( * V_7 ) ) ;\r\nmemset ( V_7 -> V_57 [ 2 ] , 0x00 , sizeof( * V_7 ) ) ;\r\n}\r\nV_35 [ 0 ] = V_7 ;\r\nV_35 [ 1 ] = V_7 -> V_57 [ 0 ] ;\r\nV_35 [ 2 ] = V_7 -> V_57 [ 1 ] ;\r\nV_35 [ 3 ] = V_7 -> V_57 [ 2 ] ;\r\nV_33 =\r\n( T_5 ) F_15 ( 0 , sizeof( * V_33 ) ) ;\r\nif ( ! ( V_7 -> V_58 = V_33 ) ) {\r\nfor ( V_31 = 0 ; V_31 < ( V_41 - 1 ) ; V_31 ++ ) {\r\nF_16 ( 0 , V_7 -> V_57 [ V_31 ] ) ;\r\nV_7 -> V_57 [ V_31 ] = NULL ;\r\n}\r\nF_9 ( V_7 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nmemset ( V_33 , 0x00 , sizeof( * V_33 ) ) ;\r\nV_7 -> V_13 . V_59 = V_33 ;\r\nfor ( V_31 = 0 ; V_31 < V_41 ; V_31 ++ ) {\r\nV_35 [ V_31 ] -> V_13 . V_14 = V_31 ;\r\nV_35 [ V_31 ] -> V_13 . V_41 = V_41 ;\r\nV_33 -> V_60 [ V_31 ] =\r\n& V_35 [ V_31 ] -> V_13 ;\r\n}\r\nfor ( V_31 = 0 ; V_31 < V_41 ; V_31 ++ ) {\r\nV_34 = V_35 [ V_31 ] ;\r\nV_34 -> V_61 = 0x00000003 ;\r\nV_34 -> V_13 . V_7 . V_62 =\r\n& V_34 -> V_13 ;\r\nV_34 -> V_13 . V_63 = V_64 ;\r\nV_34 -> V_55 . V_65 = V_66 ;\r\nV_34 -> V_13 . V_46 =\r\nV_47 [ V_7 -> V_40 ] ;\r\nV_34 -> V_40 = V_7 -> V_40 ;\r\nV_34 -> V_13 . V_67 =\r\nV_47 [ V_7 -> V_40 ] . V_67 ;\r\nV_34 -> V_13 . V_68 =\r\nV_47 [ V_7 -> V_40 ] . V_69 ;\r\nV_34 -> V_13 . V_70 =\r\nF_15 ( 0 ,\r\nV_34 -> V_13 . V_68 *\r\nsizeof( V_71 ) ) ;\r\nif ( ! V_34 -> V_13 . V_70 ) {\r\nF_17 ( V_7 ) ;\r\nF_9 ( V_7 ) ;\r\nfor ( V_31 = 1 ; V_31 < ( V_41 - 1 ) ; V_31 ++ ) {\r\nF_16 ( 0 , V_35 [ V_31 ] ) ;\r\n}\r\nreturn ( - 1 ) ;\r\n}\r\nmemset ( V_34 -> V_13 . V_70 , 0x00 ,\r\nV_34 -> V_13 . V_68 * sizeof( V_71 ) ) ;\r\nif ( F_18 ( & V_34 -> V_13 . V_72 , L_9 ) ) {\r\nF_17 ( V_7 ) ;\r\nF_9 ( V_7 ) ;\r\nfor ( V_31 = 1 ; V_31 < ( V_41 - 1 ) ; V_31 ++ ) {\r\nF_16 ( 0 , V_35 [ V_31 ] ) ;\r\n}\r\nreturn ( - 1 ) ;\r\n}\r\nif ( F_18 ( & V_34 -> V_13 . V_73 , L_10 ) ) {\r\nF_17 ( V_7 ) ;\r\nF_9 ( V_7 ) ;\r\nfor ( V_31 = 1 ; V_31 < ( V_41 - 1 ) ; V_31 ++ ) {\r\nF_16 ( 0 , V_35 [ V_31 ] ) ;\r\n}\r\nreturn ( - 1 ) ;\r\n}\r\nstrcpy ( V_34 -> V_13 . V_74 . V_75 , L_11 ) ;\r\nif ( F_19 ( & V_34 -> V_13 . V_74 , V_76 ,\r\n& V_34 -> V_13 ) ) {\r\nF_17 ( V_7 ) ;\r\nF_9 ( V_7 ) ;\r\nfor ( V_31 = 1 ; V_31 < ( V_41 - 1 ) ; V_31 ++ ) {\r\nF_16 ( 0 , V_35 [ V_31 ] ) ;\r\n}\r\nreturn ( - 1 ) ;\r\n}\r\nV_34 -> V_13 . V_77 . V_78 =\r\nV_34 -> V_13 . V_74 . V_78 ;\r\n}\r\nif ( V_39 ) {\r\nF_20 ( & V_7 -> V_13 ) ;\r\n} else {\r\nF_21 ( & V_7 -> V_13 ) ;\r\n}\r\nfor ( V_31 = 0 ; V_31 < V_41 ; V_31 ++ ) {\r\nV_34 = V_35 [ V_31 ] ;\r\nif ( V_31 )\r\nmemcpy ( & V_34 -> V_9 , & V_7 -> V_9 , sizeof( V_79 ) ) ;\r\nV_34 -> V_9 . V_10 . V_11 = ( V_7 -> V_13 . V_80 >> V_43 ) ;\r\n}\r\nV_7 -> V_13 . V_81 = ( void * ) ( unsigned long ) V_7 -> V_9 . V_10 . V_30 [ 0 ] ;\r\nV_7 -> V_13 . V_82 = ( void * ) ( unsigned long ) V_7 -> V_9 . V_10 . V_30 [ 1 ] ;\r\nV_7 -> V_13 . V_28 = ( void * ) ( unsigned long ) V_7 -> V_9 . V_10 . V_30 [ 3 ] ;\r\nfor ( V_31 = 0 ; V_31 < V_41 ; V_31 ++ ) {\r\nV_34 = V_35 [ V_31 ] ;\r\nF_3 ( V_34 ) ;\r\nV_36 = V_7 -> V_13 . V_59 -> V_60 [ V_31 ] ;\r\nV_36 -> V_83 = & V_7 -> V_13 ;\r\nV_36 -> V_52 = V_7 -> V_13 . V_52 ;\r\nif ( V_31 ) {\r\nV_36 -> V_54 = ( ( T_2 ) ( V_36 -> V_14 << 24 ) ) |\r\nV_7 -> V_13 . V_54 ;\r\nV_36 -> V_84 = V_7 -> V_13 . V_84 ;\r\n}\r\n}\r\nV_32 = F_22 ( & V_7 -> V_13 ) ;\r\nF_23 ( & V_32 [ V_85 ] , 0x00 ) ;\r\nF_24 ( & V_7 -> V_13 , V_32 ) ;\r\nV_7 -> V_13 . V_86 . V_87 = V_7 -> V_9 . V_10 . V_51 ;\r\nsprintf ( V_7 -> V_13 . V_86 . V_88 , L_7 ,\r\n( long ) V_7 -> V_13 . V_54 ) ;\r\nif ( F_25 ( V_7 , V_7 -> V_13 . V_86 . V_87 ,\r\nV_7 -> V_13 . V_86 . V_88 ) ) {\r\nF_17 ( V_7 ) ;\r\nF_9 ( V_7 ) ;\r\nfor ( V_31 = 1 ; V_31 < ( V_41 - 1 ) ; V_31 ++ ) {\r\nF_16 ( 0 , V_35 [ V_31 ] ) ;\r\n}\r\nreturn ( - 1 ) ;\r\n}\r\nV_7 -> V_13 . V_86 . V_89 = 1 ;\r\nif ( V_41 > 1 ) {\r\nF_26 ( V_35 [ 1 ] ) ;\r\nF_26 ( V_35 [ 2 ] ) ;\r\nF_26 ( V_35 [ 3 ] ) ;\r\n}\r\nF_27 ( L_12 , V_7 -> V_13 . V_46 . V_90 ,\r\nV_7 -> V_9 . V_10 . V_51 , V_7 -> V_13 . V_54 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_9 ( T_1 * V_7 )\r\n{\r\nint V_30 ;\r\nif ( V_7 -> V_13 . V_91 ) {\r\nF_28 ( V_7 ) ;\r\n}\r\nif ( V_7 -> V_13 . V_86 . V_89 ) {\r\nF_29 ( V_7 , V_7 -> V_13 . V_86 . V_87 ) ;\r\n}\r\nV_7 -> V_13 . V_86 . V_89 = 0 ;\r\nF_17 ( V_7 ) ;\r\nfor ( V_30 = 0 ; V_30 < 4 ; V_30 ++ ) {\r\nif ( V_30 != 1 ) {\r\nif ( V_7 -> V_9 . V_10 . V_30 [ V_30 ]\r\n&& V_7 -> V_9 . V_10 . V_23 [ V_30 ] ) {\r\nF_30 ( V_7 -> V_9 . V_10 . V_23 [ V_30 ] ) ;\r\nV_7 -> V_9 . V_10 . V_30 [ V_30 ] = 0 ;\r\nV_7 -> V_9 . V_10 . V_23 [ V_30 ] = NULL ;\r\n}\r\n}\r\n}\r\nif ( V_7 -> V_9 . V_10 . V_30 [ 1 ] && V_7 -> V_9 . V_10 . V_23 [ 1 ] ) {\r\nF_14 ( V_7 , 0 , V_7 -> V_9 . V_10 . V_30 [ 1 ] ,\r\nF_1 ( V_7 ->\r\nV_40 ) ?\r\nV_45 [ 1 ] :\r\nV_38 [ 1 ] ,\r\n& V_7 -> V_53 [ 0 ] , 1 ) ;\r\nV_7 -> V_9 . V_10 . V_30 [ 1 ] = 0 ;\r\nV_7 -> V_9 . V_10 . V_23 [ 1 ] = NULL ;\r\n}\r\nif ( V_7 -> V_58 ) {\r\nF_16 ( 0 , V_7 -> V_58 ) ;\r\nV_7 -> V_58 = NULL ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_7 ( T_1 * V_7 )\r\n{\r\nT_2 V_92 [ 64 ] ;\r\nT_2 V_93 ;\r\nT_7 V_23 , V_94 , V_31 , V_95 ;\r\nT_3 V_96 , V_97 ;\r\nvoid * V_50 ;\r\nV_96 = V_7 -> V_9 . V_10 . V_48 ;\r\nV_97 = V_7 -> V_9 . V_10 . V_49 ;\r\nV_50 = V_7 -> V_9 . V_10 . V_50 ;\r\nfor ( V_31 = 0 ; V_31 < 64 ; ++ V_31 ) {\r\nV_23 = V_31 * 4 ;\r\nfor ( V_95 = 0 ; V_95 < 5 ; ++ V_95 ) {\r\nF_31 ( V_96 , V_97 , 0x4E , & V_23 , sizeof( V_23 ) ,\r\nV_50 ) ;\r\nF_32 ( 1 ) ;\r\nF_33 ( V_96 , V_97 , 0x4E , & V_94 , sizeof( V_94 ) ,\r\nV_50 ) ;\r\nif ( V_94 & 0x8000 )\r\nbreak;\r\n}\r\nif ( V_95 >= 5 ) {\r\nF_8 ((L_13, i * 4, addr))\r\nreturn ( 0 ) ;\r\n}\r\nF_33 ( V_96 , V_97 , 0x50 , & V_92 [ V_31 ] , sizeof( V_92 [ V_31 ] ) , V_50 ) ;\r\n}\r\nF_34 (((char *) &data[0], sizeof(data)))\r\nV_93 = V_92 [ 32 ] ;\r\nif ( V_93 == 0 || V_93 == 0xffffffff )\r\nV_93 = V_92 [ 63 ] ;\r\nif ( ! V_93 ) {\r\nF_10 ( ( L_14 ) ) ;\r\nV_93 = V_7 -> V_9 . V_10 . V_30 [ 1 ] & 0xffff0000 ;\r\nV_93 |= V_7 -> V_9 . V_10 . V_48 << 8 ;\r\nV_93 |= V_7 -> V_9 . V_10 . V_49 ;\r\n}\r\nV_7 -> V_13 . V_54 = V_93 ;\r\nF_35 ((L_15, a->xdi_adapter.serialNo))\r\nreturn ( V_93 ) ;\r\n}\r\nstatic int F_17 ( T_1 * V_7 )\r\n{\r\nT_1 * V_35 [ 4 ] ;\r\nT_1 * V_34 ;\r\nint V_31 ;\r\nV_35 [ 0 ] = V_7 ;\r\nV_35 [ 1 ] = V_7 -> V_57 [ 0 ] ;\r\nV_35 [ 2 ] = V_7 -> V_57 [ 1 ] ;\r\nV_35 [ 3 ] = V_7 -> V_57 [ 2 ] ;\r\nfor ( V_31 = 0 ; V_31 < V_7 -> V_13 . V_41 ; V_31 ++ ) {\r\nV_34 = V_35 [ V_31 ] ;\r\nif ( V_34 ) {\r\nF_36 ( & V_34 ->\r\nV_13 .\r\nV_72 , L_16 ) ;\r\nF_36 ( & V_34 ->\r\nV_13 .\r\nV_73 ,\r\nL_16 ) ;\r\nF_37 ( & V_34 -> V_13 .\r\nV_74 ) ;\r\nF_37 ( & V_34 -> V_13 .\r\nV_77 ) ;\r\nF_38 ( & V_34 -> V_13 .\r\nV_74 ) ;\r\nV_34 -> V_13 . V_77 . V_78 = NULL ;\r\nif ( V_34 -> V_13 . V_70 ) {\r\nF_16 ( 0 ,\r\nV_34 -> V_13 .\r\nV_70 ) ;\r\n}\r\nV_34 -> V_13 . V_70 = NULL ;\r\nV_34 -> V_13 . V_68 = 0 ;\r\nV_34 -> V_13 . V_98 = 0 ;\r\n}\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nV_66 ( struct V_99 * V_7 ,\r\nT_8 * V_100 , int V_101 )\r\n{\r\nint V_102 = - 1 ;\r\nif ( V_100 -> V_103 != V_7 -> V_104 ) {\r\nF_8 ((L_17,\r\ncmd->adapter, a->controller))\r\nreturn ( - 1 ) ;\r\n}\r\nswitch ( V_100 -> V_105 ) {\r\ncase V_106 :\r\nV_7 -> V_107 . V_108 = sizeof( T_2 ) ;\r\nV_7 -> V_107 . V_92 =\r\nF_15 ( 0 , V_7 -> V_107 . V_108 ) ;\r\nif ( V_7 -> V_107 . V_92 ) {\r\n* ( T_2 * ) V_7 -> V_107 . V_92 =\r\n( T_2 ) V_7 -> V_40 ;\r\nV_7 -> V_107 . V_94 = V_109 ;\r\nV_102 = 0 ;\r\n}\r\nbreak;\r\ncase V_110 :\r\nV_7 -> V_107 . V_108 = sizeof( T_2 ) ;\r\nV_7 -> V_107 . V_92 =\r\nF_15 ( 0 , V_7 -> V_107 . V_108 ) ;\r\nif ( V_7 -> V_107 . V_92 ) {\r\n* ( T_2 * ) V_7 -> V_107 . V_92 =\r\n( T_2 ) V_7 -> V_13 . V_54 ;\r\nV_7 -> V_107 . V_94 = V_109 ;\r\nV_102 = 0 ;\r\n}\r\nbreak;\r\ncase V_111 :\r\nif ( ! V_7 -> V_13 . V_14 ) {\r\nV_7 -> V_107 . V_108 = sizeof( T_2 ) * 9 ;\r\nV_7 -> V_107 . V_92 =\r\nF_15 ( 0 , V_7 -> V_107 . V_108 ) ;\r\nif ( V_7 -> V_107 . V_92 ) {\r\nint V_31 ;\r\nT_2 * V_92 = ( T_2 * ) V_7 -> V_107 . V_92 ;\r\nfor ( V_31 = 0 ; V_31 < 8 ; V_31 ++ ) {\r\n* V_92 ++ = V_7 -> V_9 . V_10 . V_30 [ V_31 ] ;\r\n}\r\n* V_92 ++ = ( T_2 ) V_7 -> V_9 . V_10 . V_51 ;\r\nV_7 -> V_107 . V_94 = V_109 ;\r\nV_102 = 0 ;\r\n}\r\n}\r\nbreak;\r\ncase V_112 :\r\nif ( ! V_7 -> V_13 . V_14 ) {\r\nV_7 -> V_107 . V_108 = sizeof( T_2 ) ;\r\nV_7 -> V_107 . V_92 =\r\nF_15 ( 0 , V_7 -> V_107 . V_108 ) ;\r\nif ( V_7 -> V_107 . V_92 ) {\r\nT_2 * V_92 = ( T_2 * ) V_7 -> V_107 . V_92 ;\r\nif ( ! V_7 -> V_13 . V_25\r\n|| ! V_7 -> V_13 . V_27\r\n|| ! V_7 -> V_13 . V_81 ) {\r\n* V_92 = 3 ;\r\n} else if ( V_7 -> V_13 . V_113 ) {\r\n* V_92 = 2 ;\r\n} else if ( V_7 -> V_13 . V_91 ) {\r\n* V_92 = 1 ;\r\n} else {\r\n* V_92 = 0 ;\r\n}\r\nV_7 -> V_107 . V_94 = V_109 ;\r\nV_102 = 0 ;\r\n}\r\n}\r\nbreak;\r\ncase V_114 :\r\nif ( ! V_7 -> V_13 . V_14 ) {\r\nV_102 =\r\nF_39 ( V_7 ,\r\n( T_3 * ) & V_100 [ 1 ] ,\r\nV_100 -> V_115 .\r\nV_116 .\r\nV_117 ) ;\r\n}\r\nbreak;\r\ncase V_118 :\r\nif ( ! V_7 -> V_13 . V_14 ) {\r\nV_102 = F_40 ( & V_7 -> V_13 ) ;\r\n}\r\nbreak;\r\ncase V_119 :\r\nif ( ! V_7 -> V_13 . V_14 ) {\r\nV_102 = F_41 ( & V_7 -> V_13 ,\r\nV_100 ->\r\nV_115 .\r\nV_120 .\r\nV_8 ,\r\n( T_3 * ) &\r\nV_100 [ 1 ] ,\r\nV_100 ->\r\nV_115 .\r\nV_120 .\r\nV_101 ,\r\nV_7 -> V_13 .\r\nV_80 ) ;\r\n}\r\nbreak;\r\ncase V_121 :\r\nif ( ! V_7 -> V_13 . V_14 ) {\r\nV_102 = F_42 ( & V_7 -> V_13 ,\r\nV_100 -> V_115 .\r\nV_122 . V_8 ,\r\nV_100 -> V_115 .\r\nV_122 . V_123 ) ;\r\n}\r\nbreak;\r\ncase V_124 :\r\nif ( ! V_7 -> V_13 . V_14 ) {\r\nV_7 -> V_13 . V_123 =\r\nV_100 -> V_115 . V_123 . V_123 ;\r\nV_7 -> V_13 . V_7 . V_125 =\r\nV_7 -> V_13 . V_123 ;\r\nF_6 ((L_18,\r\na->xdi_adapter.features))\r\nV_102 = 0 ;\r\n}\r\nbreak;\r\ncase V_126 :\r\nif ( ! V_7 -> V_13 . V_14 ) {\r\nV_102 = F_28 ( V_7 ) ;\r\n}\r\nbreak;\r\ncase V_127 :\r\nV_102 = F_43 ( V_7 ) ;\r\nbreak;\r\ncase V_128 :\r\nif ( ! V_7 -> V_13 . V_14\r\n&& V_7 -> V_13 . V_22 ) {\r\nif (\r\n( V_7 -> V_107 . V_108 =\r\nV_100 -> V_115 . V_129 . V_101 ) ) {\r\nif (\r\n( V_7 -> V_107 . V_108 +\r\nV_100 -> V_115 . V_129 . V_8 ) <\r\nV_7 -> V_13 . V_80 ) {\r\nV_7 -> V_107 . V_92 =\r\nF_15 ( 0 ,\r\nV_7 -> V_107 .\r\nV_108 ) ;\r\nif ( V_7 -> V_107 . V_92 ) {\r\nT_3 T_4 * V_32 = F_44 ( & V_7 -> V_13 ) ;\r\nT_3 T_4 * V_130 = V_32 ;\r\nT_3 * V_131 = V_7 -> V_107 . V_92 ;\r\nT_2 V_132 = V_7 -> V_107 . V_108 ;\r\nV_130 += V_100 -> V_115 . V_129 . V_8 ;\r\nwhile ( V_132 -- ) {\r\n* V_131 ++ = F_45 ( V_130 ++ ) ;\r\n}\r\nF_46 ( & V_7 -> V_13 , V_32 ) ;\r\nV_7 -> V_107 . V_94 = V_109 ;\r\nV_102 = 0 ;\r\n}\r\n}\r\n}\r\n}\r\nbreak;\r\ndefault:\r\nF_8 ((L_19, a->controller,\r\ncmd->command))\r\n}\r\nreturn ( V_102 ) ;\r\n}\r\nvoid * F_47 ( char * V_133 , T_2 * V_134 ,\r\nunsigned long V_135 )\r\n{\r\nvoid * V_102 = V_136 ;\r\nif ( V_134 ) {\r\n* V_134 = V_137 ;\r\n}\r\nV_136 = NULL ;\r\nV_137 = 0 ;\r\nreturn ( V_102 ) ;\r\n}\r\nvoid F_48 ( T_6 V_138 )\r\n{\r\n}\r\nvoid F_49 ( T_6 V_138 )\r\n{\r\n}\r\nstatic int\r\nF_39 ( T_1 * V_7 , T_3 * V_92 ,\r\nT_2 V_101 )\r\n{\r\nint V_102 ;\r\nV_136 = V_92 ;\r\nV_137 = V_101 ;\r\nV_102 = F_50 ( & V_7 -> V_13 ) ;\r\nV_136 = NULL ;\r\nV_137 = 0 ;\r\nreturn ( V_102 ? 0 : - 1 ) ;\r\n}\r\nstatic int F_40 ( T_6 V_138 )\r\n{\r\nT_6 V_36 ;\r\nint V_31 ;\r\nif ( ! V_138 -> V_22 || ! V_138 -> V_27 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nif ( V_138 -> V_91 ) {\r\nF_8 ((L_20,\r\nIoAdapter->ANum))\r\nreturn ( - 1 ) ;\r\n}\r\nfor ( V_31 = 0 ; ( ( V_31 < V_138 -> V_41 ) && V_138 -> V_59 ) ; V_31 ++ ) {\r\nV_36 = V_138 -> V_59 -> V_60 [ V_31 ] ;\r\nV_36 -> V_98 = 0 ;\r\nif ( V_36 -> V_70 ) {\r\nmemset ( V_36 -> V_70 , 0x00 ,\r\nV_36 -> V_68 * sizeof( V_71 ) ) ;\r\n}\r\nV_36 -> V_139 = 0 ;\r\nV_36 -> V_140 = 0 ;\r\nV_36 -> V_141 = 0 ;\r\nV_36 -> V_113 = 0 ;\r\nmemset ( & V_36 -> V_7 . V_142 [ 0 ] , 0x00 ,\r\nsizeof( V_36 -> V_7 . V_142 ) ) ;\r\nmemset ( & V_36 -> V_7 . V_143 [ 0 ] , 0x00 ,\r\nsizeof( V_36 -> V_7 . V_143 ) ) ;\r\nmemset ( & V_36 -> V_7 . V_144 [ 0 ] , 0x00 ,\r\nsizeof( V_36 -> V_7 . V_144 ) ) ;\r\nmemset ( & V_36 -> V_7 . V_145 [ 0 ] , 0x00 ,\r\nsizeof( V_36 -> V_7 . V_145 ) ) ;\r\nmemset ( & V_36 -> V_7 . V_146 [ 0 ] , 0x00 ,\r\nsizeof( V_36 -> V_7 . V_146 ) ) ;\r\nmemset ( & V_36 -> V_7 . V_147 [ 0 ] , 0x00 ,\r\nsizeof( V_36 -> V_7 . V_147 ) ) ;\r\nmemset ( & V_36 -> V_7 . V_148 [ 0 ] , 0x00 ,\r\nsizeof( V_36 -> V_7 . V_148 ) ) ;\r\nmemset ( & V_36 -> V_7 . V_149 [ 0 ] , 0x00 , sizeof( V_36 -> V_7 . V_149 ) ) ;\r\nmemset ( & V_36 -> V_7 . V_150 [ 0 ] , 0x00 , sizeof( V_36 -> V_7 . V_150 ) ) ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nF_41 ( T_6 V_138 ,\r\nT_2 V_151 ,\r\nconst T_3 * V_92 , T_2 V_101 , T_2 V_152 )\r\n{\r\nT_3 T_4 * V_32 = F_44 ( V_138 ) ;\r\nT_3 T_4 * V_153 = V_32 ;\r\nif ( ( ( V_151 + V_101 ) >= V_152 ) || ! V_153 ) {\r\nF_46 ( V_138 , V_32 ) ;\r\nF_8 ((L_21,\r\nIoAdapter->ANum, address + length))\r\nreturn ( - 1 ) ;\r\n}\r\nV_153 += V_151 ;\r\nwhile ( V_101 -- ) {\r\nF_23 ( V_153 ++ , * V_92 ++ ) ;\r\n}\r\nF_46 ( V_138 , V_32 ) ;\r\nreturn ( 0 ) ;\r\n}\r\nstatic int\r\nF_42 ( T_6 V_138 ,\r\nT_2 V_154 , T_2 V_123 )\r\n{\r\nvolatile T_7 T_4 * V_155 ;\r\nint V_156 = 0 ;\r\nint V_31 ;\r\nT_3 T_4 * V_32 ;\r\nF_51 ( V_138 ) ;\r\nV_32 = F_52 ( V_138 ) ;\r\nV_155 = ( volatile T_7 T_4 * ) ( & V_32 [ 0x1E ] ) ;\r\nfor ( V_31 = 0 ; V_31 < 300 ; ++ V_31 ) {\r\nF_32 ( 10 ) ;\r\nif ( F_53 ( & V_155 [ 0 ] ) == 0x4447 ) {\r\nF_6 ((L_22,\r\n(i / 100), (i % 100)))\r\nV_156 = 1 ;\r\nbreak;\r\n}\r\n}\r\nfor ( V_31 = 1 ; V_31 < V_138 -> V_41 ; V_31 ++ ) {\r\nV_138 -> V_59 -> V_60 [ V_31 ] -> V_123 =\r\nV_138 -> V_123 ;\r\nV_138 -> V_59 -> V_60 [ V_31 ] -> V_7 .\r\nV_125 = V_138 -> V_123 ;\r\n}\r\nif ( ! V_156 ) {\r\nF_54 ((L_23,\r\nIoAdapter->Properties.Name,\r\nREAD_WORD(&signature[0])))\r\nF_55 ( V_138 , V_32 ) ;\r\n( * ( V_138 -> V_157 ) ) ( V_138 ) ;\r\nV_138 -> V_158 ( V_138 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nF_55 ( V_138 , V_32 ) ;\r\nfor ( V_31 = 0 ; V_31 < V_138 -> V_41 ; V_31 ++ ) {\r\nV_138 -> V_59 -> V_60 [ V_31 ] -> V_91 = 1 ;\r\nV_138 -> V_59 -> V_60 [ V_31 ] -> V_159 = 0 ;\r\n}\r\nif ( F_56 ( V_138 ) ) {\r\nF_8 ((L_24,\r\nIoAdapter->ANum))\r\nfor ( V_31 = 0 ; V_31 < V_138 -> V_41 ; V_31 ++ ) {\r\nV_138 -> V_59 -> V_60 [ V_31 ] -> V_91 = 0 ;\r\n}\r\nV_138 -> V_158 ( V_138 ) ;\r\nreturn ( - 1 ) ;\r\n}\r\nV_138 -> V_46 . V_160 = ( T_7 ) V_123 ;\r\nF_57 ( V_138 -> V_161 ) ;\r\nfor ( V_31 = 0 ; V_31 < V_138 -> V_41 ; V_31 ++ ) {\r\nF_10 ((L_25,\r\nIoAdapter->QuadroList->QuadroAdapter[i]->ANum,\r\n(IoAdapter->tasks == 1) ? L_26 : L_27))\r\nF_58 ( V_138 -> V_59 -> V_60 [ V_31 ] -> V_161 ) ;\r\nV_138 -> V_59 -> V_60 [ V_31 ] -> V_46 . V_160 = ( T_7 ) V_123 ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic int F_56 ( T_6 V_138 )\r\n{\r\n#ifdef F_59\r\nint V_31 ;\r\nT_9 * V_7 = & V_138 -> V_7 ;\r\nT_3 T_4 * V_32 ;\r\nV_138 -> V_159 = 0 ;\r\nif ( V_138 -> V_14 > 0 )\r\nreturn ( - 1 ) ;\r\nV_32 = F_22 ( V_138 ) ;\r\nF_23 ( & V_32 [ V_85 ] , V_162 ) ;\r\nF_24 ( V_138 , V_32 ) ;\r\nV_7 -> V_163 = 1 ;\r\nV_7 -> V_164 ( V_7 , & V_165 -> V_163 , 1 ) ;\r\nfor ( V_31 = 100 ; ! V_138 -> V_159 && ( V_31 -- > 0 ) ; F_32 ( 10 ) ) ;\r\nreturn ( ( V_138 -> V_159 > 0 ) ? 0 : - 1 ) ;\r\n#else\r\nT_2 volatile T_4 * V_166 ;\r\nT_3 T_4 * V_32 ;\r\nV_138 -> V_159 = 0 ;\r\nV_32 = F_60 ( V_138 ) ;\r\nV_166 = ( T_2 volatile T_4 * ) ( & V_32 [ F_1\r\n( V_138 ->\r\nV_84 ) ? ( V_167 )\r\n: ( V_168 ) ] ) ;\r\nF_61 ( V_166 , V_169 ) ;\r\nF_62 ( V_138 , V_32 ) ;\r\nV_32 = F_22 ( V_138 ) ;\r\nF_23 ( & V_32 [ V_85 ] , V_162 ) ;\r\nF_24 ( V_138 , V_32 ) ;\r\nF_32 ( 100 ) ;\r\nreturn ( 0 ) ;\r\n#endif\r\n}\r\nstatic void F_63 ( T_1 * V_7 )\r\n{\r\nT_6 V_138 = & V_7 -> V_13 ;\r\nV_138 -> V_170 ( V_138 ) ;\r\nV_138 -> V_171 ( & V_138 -> V_7 ) ;\r\nV_138 -> V_172 ( & V_138 -> V_7 ) ;\r\nV_138 -> V_171 ( & V_138 -> V_7 ) ;\r\nF_37 ( & V_138 -> V_74 ) ;\r\nF_37 ( & V_138 -> V_77 ) ;\r\n}\r\nstatic int F_28 ( T_1 * V_7 )\r\n{\r\nT_6 V_138 = & V_7 -> V_13 ;\r\nint V_31 ;\r\nif ( ! V_138 -> V_25 ) {\r\nreturn ( - 1 ) ;\r\n}\r\nif ( ! V_138 -> V_91 ) {\r\nF_8 ((L_28,\r\nIoAdapter->ANum))\r\nreturn ( - 1 ) ;\r\n}\r\nfor ( V_31 = 0 ; V_31 < V_138 -> V_41 ; V_31 ++ ) {\r\nV_138 -> V_59 -> V_60 [ V_31 ] -> V_91 = 0 ;\r\n}\r\nfor ( V_31 = 0 ; V_31 < V_138 -> V_41 ; V_31 ++ ) {\r\nF_64 ( V_138 -> V_59 -> V_60 [ V_31 ] -> V_161 ) ;\r\n}\r\nV_31 = 100 ;\r\nV_7 -> V_173 = F_63 ;\r\nV_138 -> V_7 . V_163 = 1 ;\r\nV_138 -> V_7 . V_174 ( & V_138 -> V_7 , & V_165 -> V_163 ) ;\r\ndo {\r\nF_65 ( 10 ) ;\r\n} while ( V_31 -- && V_7 -> V_173 );\r\nif ( V_7 -> V_173 ) {\r\nF_63 ( V_7 ) ;\r\nV_7 -> V_173 = NULL ;\r\nF_8 ((L_29,\r\nIoAdapter->ANum))\r\n}\r\nV_138 -> V_7 . V_163 = 0 ;\r\nV_138 -> V_158 ( V_138 ) ;\r\nreturn ( 0 ) ;\r\n}
