|multi_core_processor
clk => clk.IN8
status => status.IN6
rst => rst.IN6
end_process <= core:core1.end_process


|multi_core_processor|core:core1
clk => clk.IN20
dram_out[0] => dram_out[0].IN1
dram_out[1] => dram_out[1].IN1
dram_out[2] => dram_out[2].IN1
dram_out[3] => dram_out[3].IN1
dram_out[4] => dram_out[4].IN1
dram_out[5] => dram_out[5].IN1
dram_out[6] => dram_out[6].IN1
dram_out[7] => dram_out[7].IN1
iram_out[0] => iram_out[0].IN1
iram_out[1] => iram_out[1].IN1
iram_out[2] => iram_out[2].IN1
iram_out[3] => iram_out[3].IN1
iram_out[4] => iram_out[4].IN1
iram_out[5] => iram_out[5].IN1
iram_out[6] => iram_out[6].IN1
iram_out[7] => iram_out[7].IN1
status => status.IN1
rst => rst.IN17
dram_wrEn <= control_unit:cu.write_en
read_IRAM <= control_unit:cu.read_IRAM
pc_out[0] <= reginc:pc.dataOut
pc_out[1] <= reginc:pc.dataOut
pc_out[2] <= reginc:pc.dataOut
pc_out[3] <= reginc:pc.dataOut
pc_out[4] <= reginc:pc.dataOut
pc_out[5] <= reginc:pc.dataOut
pc_out[6] <= reginc:pc.dataOut
pc_out[7] <= reginc:pc.dataOut
ar_out[0] <= register:ar.dataOut
ar_out[1] <= register:ar.dataOut
ar_out[2] <= register:ar.dataOut
ar_out[3] <= register:ar.dataOut
ar_out[4] <= register:ar.dataOut
ar_out[5] <= register:ar.dataOut
ar_out[6] <= register:ar.dataOut
ar_out[7] <= register:ar.dataOut
ar_out[8] <= register:ar.dataOut
ar_out[9] <= register:ar.dataOut
ar_out[10] <= register:ar.dataOut
ar_out[11] <= register:ar.dataOut
ar_out[12] <= register:ar.dataOut
ar_out[13] <= register:ar.dataOut
ar_out[14] <= register:ar.dataOut
ar_out[15] <= register:ar.dataOut
bus_out[0] <= bus_out[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
end_process <= control_unit:cu.end_process


|multi_core_processor|core:core1|register:ar
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:ir
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:tr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:dr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:ra
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:rb
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:ro
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:rn
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:rcol1
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:rcol2
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:rp
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:rc
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:rr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:rt
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|register:r
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|reginc:pc
dataIn[0] => dataOut.DATAB
dataIn[1] => dataOut.DATAB
dataIn[2] => dataOut.DATAB
dataIn[3] => dataOut.DATAB
dataIn[4] => dataOut.DATAB
dataIn[5] => dataOut.DATAB
dataIn[6] => dataOut.DATAB
dataIn[7] => dataOut.DATAB
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|acc:ac
dataIn[0] => Add0.IN32
dataIn[0] => dataOut.DATAA
dataIn[1] => Add0.IN31
dataIn[1] => dataOut.DATAA
dataIn[2] => Add0.IN30
dataIn[2] => dataOut.DATAA
dataIn[3] => Add0.IN29
dataIn[3] => dataOut.DATAA
dataIn[4] => Add0.IN28
dataIn[4] => dataOut.DATAA
dataIn[5] => Add0.IN27
dataIn[5] => dataOut.DATAA
dataIn[6] => Add0.IN26
dataIn[6] => dataOut.DATAA
dataIn[7] => Add0.IN25
dataIn[7] => dataOut.DATAA
dataIn[8] => Add0.IN24
dataIn[8] => dataOut.DATAA
dataIn[9] => Add0.IN23
dataIn[9] => dataOut.DATAA
dataIn[10] => Add0.IN22
dataIn[10] => dataOut.DATAA
dataIn[11] => Add0.IN21
dataIn[11] => dataOut.DATAA
dataIn[12] => Add0.IN20
dataIn[12] => dataOut.DATAA
dataIn[13] => Add0.IN19
dataIn[13] => dataOut.DATAA
dataIn[14] => Add0.IN18
dataIn[14] => dataOut.DATAA
dataIn[15] => Add0.IN17
dataIn[15] => dataOut.DATAA
aluIn[0] => Add1.IN32
aluIn[0] => dataOut.DATAA
aluIn[1] => Add1.IN31
aluIn[1] => dataOut.DATAA
aluIn[2] => Add1.IN30
aluIn[2] => dataOut.DATAA
aluIn[3] => Add1.IN29
aluIn[3] => dataOut.DATAA
aluIn[4] => Add1.IN28
aluIn[4] => dataOut.DATAA
aluIn[5] => Add1.IN27
aluIn[5] => dataOut.DATAA
aluIn[6] => Add1.IN26
aluIn[6] => dataOut.DATAA
aluIn[7] => Add1.IN25
aluIn[7] => dataOut.DATAA
aluIn[8] => Add1.IN24
aluIn[8] => dataOut.DATAA
aluIn[9] => Add1.IN23
aluIn[9] => dataOut.DATAA
aluIn[10] => Add1.IN22
aluIn[10] => dataOut.DATAA
aluIn[11] => Add1.IN21
aluIn[11] => dataOut.DATAA
aluIn[12] => Add1.IN20
aluIn[12] => dataOut.DATAA
aluIn[13] => Add1.IN19
aluIn[13] => dataOut.DATAA
aluIn[14] => Add1.IN18
aluIn[14] => dataOut.DATAA
aluIn[15] => Add1.IN17
aluIn[15] => dataOut.DATAA
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => always0.IN1
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
alu_en => always0.IN1
alu_en => always0.IN1
alu_en => always0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|alu:alu
clk => ~NO_FANOUT~
aluIn1[0] => Add0.IN16
aluIn1[0] => Add1.IN32
aluIn1[0] => Mult0.IN15
aluIn1[0] => Add2.IN32
aluIn1[0] => aluOut.IN0
aluIn1[1] => Add0.IN15
aluIn1[1] => Add1.IN31
aluIn1[1] => Mult0.IN14
aluIn1[1] => Add2.IN31
aluIn1[1] => aluOut.IN0
aluIn1[2] => Add0.IN14
aluIn1[2] => Add1.IN30
aluIn1[2] => Mult0.IN13
aluIn1[2] => Add2.IN30
aluIn1[2] => aluOut.IN0
aluIn1[3] => Add0.IN13
aluIn1[3] => Add1.IN29
aluIn1[3] => Mult0.IN12
aluIn1[3] => Add2.IN29
aluIn1[3] => aluOut.IN0
aluIn1[4] => Add0.IN12
aluIn1[4] => Add1.IN28
aluIn1[4] => Mult0.IN11
aluIn1[4] => Add2.IN28
aluIn1[4] => aluOut.IN0
aluIn1[5] => Add0.IN11
aluIn1[5] => Add1.IN27
aluIn1[5] => Mult0.IN10
aluIn1[5] => Add2.IN27
aluIn1[5] => aluOut.IN0
aluIn1[6] => Add0.IN10
aluIn1[6] => Add1.IN26
aluIn1[6] => Mult0.IN9
aluIn1[6] => Add2.IN26
aluIn1[6] => aluOut.IN0
aluIn1[7] => Add0.IN9
aluIn1[7] => Add1.IN25
aluIn1[7] => Mult0.IN8
aluIn1[7] => Add2.IN25
aluIn1[7] => aluOut.IN0
aluIn1[8] => Add0.IN8
aluIn1[8] => Add1.IN24
aluIn1[8] => Mult0.IN7
aluIn1[8] => Add2.IN24
aluIn1[8] => aluOut.IN0
aluIn1[9] => Add0.IN7
aluIn1[9] => Add1.IN23
aluIn1[9] => Mult0.IN6
aluIn1[9] => Add2.IN23
aluIn1[9] => aluOut.IN0
aluIn1[10] => Add0.IN6
aluIn1[10] => Add1.IN22
aluIn1[10] => Mult0.IN5
aluIn1[10] => Add2.IN22
aluIn1[10] => aluOut.IN0
aluIn1[11] => Add0.IN5
aluIn1[11] => Add1.IN21
aluIn1[11] => Mult0.IN4
aluIn1[11] => Add2.IN21
aluIn1[11] => aluOut.IN0
aluIn1[12] => Add0.IN4
aluIn1[12] => Add1.IN20
aluIn1[12] => Mult0.IN3
aluIn1[12] => Add2.IN20
aluIn1[12] => aluOut.IN0
aluIn1[13] => Add0.IN3
aluIn1[13] => Add1.IN19
aluIn1[13] => Mult0.IN2
aluIn1[13] => Add2.IN19
aluIn1[13] => aluOut.IN0
aluIn1[14] => Add0.IN2
aluIn1[14] => Add1.IN18
aluIn1[14] => Mult0.IN1
aluIn1[14] => Add2.IN18
aluIn1[14] => aluOut.IN0
aluIn1[15] => Add0.IN1
aluIn1[15] => Add1.IN17
aluIn1[15] => Mult0.IN0
aluIn1[15] => Add2.IN17
aluIn1[15] => aluOut.IN0
aluIn2[0] => Add0.IN32
aluIn2[0] => Mult0.IN31
aluIn2[0] => aluOut.IN1
aluIn2[0] => Add1.IN16
aluIn2[1] => Add0.IN31
aluIn2[1] => Mult0.IN30
aluIn2[1] => aluOut.IN1
aluIn2[1] => Add1.IN15
aluIn2[2] => Add0.IN30
aluIn2[2] => Mult0.IN29
aluIn2[2] => aluOut.IN1
aluIn2[2] => Add1.IN14
aluIn2[3] => Add0.IN29
aluIn2[3] => Mult0.IN28
aluIn2[3] => aluOut.IN1
aluIn2[3] => Add1.IN13
aluIn2[4] => Add0.IN28
aluIn2[4] => Mult0.IN27
aluIn2[4] => aluOut.IN1
aluIn2[4] => Add1.IN12
aluIn2[5] => Add0.IN27
aluIn2[5] => Mult0.IN26
aluIn2[5] => aluOut.IN1
aluIn2[5] => Add1.IN11
aluIn2[6] => Add0.IN26
aluIn2[6] => Mult0.IN25
aluIn2[6] => aluOut.IN1
aluIn2[6] => Add1.IN10
aluIn2[7] => Add0.IN25
aluIn2[7] => Mult0.IN24
aluIn2[7] => aluOut.IN1
aluIn2[7] => Add1.IN9
aluIn2[8] => Add0.IN24
aluIn2[8] => Mult0.IN23
aluIn2[8] => aluOut.IN1
aluIn2[8] => Add1.IN8
aluIn2[9] => Add0.IN23
aluIn2[9] => Mult0.IN22
aluIn2[9] => aluOut.IN1
aluIn2[9] => Add1.IN7
aluIn2[10] => Add0.IN22
aluIn2[10] => Mult0.IN21
aluIn2[10] => aluOut.IN1
aluIn2[10] => Add1.IN6
aluIn2[11] => Add0.IN21
aluIn2[11] => Mult0.IN20
aluIn2[11] => aluOut.IN1
aluIn2[11] => Add1.IN5
aluIn2[12] => Add0.IN20
aluIn2[12] => Mult0.IN19
aluIn2[12] => aluOut.IN1
aluIn2[12] => Add1.IN4
aluIn2[13] => Add0.IN19
aluIn2[13] => Mult0.IN18
aluIn2[13] => aluOut.IN1
aluIn2[13] => Add1.IN3
aluIn2[14] => Add0.IN18
aluIn2[14] => Mult0.IN17
aluIn2[14] => aluOut.IN1
aluIn2[14] => Add1.IN2
aluIn2[15] => Add0.IN17
aluIn2[15] => Mult0.IN16
aluIn2[15] => aluOut.IN1
aluIn2[15] => Add1.IN1
aluOp[0] => Mux0.IN10
aluOp[0] => Mux1.IN10
aluOp[0] => Mux2.IN10
aluOp[0] => Mux3.IN10
aluOp[0] => Mux4.IN10
aluOp[0] => Mux5.IN10
aluOp[0] => Mux6.IN10
aluOp[0] => Mux7.IN10
aluOp[0] => Mux8.IN10
aluOp[0] => Mux9.IN10
aluOp[0] => Mux10.IN10
aluOp[0] => Mux11.IN10
aluOp[0] => Mux12.IN10
aluOp[0] => Mux13.IN10
aluOp[0] => Mux14.IN10
aluOp[0] => Mux15.IN10
aluOp[0] => Mux16.IN10
aluOp[0] => Mux17.IN10
aluOp[0] => Mux18.IN10
aluOp[1] => Mux0.IN9
aluOp[1] => Mux1.IN9
aluOp[1] => Mux2.IN9
aluOp[1] => Mux3.IN9
aluOp[1] => Mux4.IN9
aluOp[1] => Mux5.IN9
aluOp[1] => Mux6.IN9
aluOp[1] => Mux7.IN9
aluOp[1] => Mux8.IN9
aluOp[1] => Mux9.IN9
aluOp[1] => Mux10.IN9
aluOp[1] => Mux11.IN9
aluOp[1] => Mux12.IN9
aluOp[1] => Mux13.IN9
aluOp[1] => Mux14.IN9
aluOp[1] => Mux15.IN9
aluOp[1] => Mux16.IN9
aluOp[1] => Mux17.IN9
aluOp[1] => Mux18.IN9
aluOp[2] => Mux0.IN8
aluOp[2] => Mux1.IN8
aluOp[2] => Mux2.IN8
aluOp[2] => Mux3.IN8
aluOp[2] => Mux4.IN8
aluOp[2] => Mux5.IN8
aluOp[2] => Mux6.IN8
aluOp[2] => Mux7.IN8
aluOp[2] => Mux8.IN8
aluOp[2] => Mux9.IN8
aluOp[2] => Mux10.IN8
aluOp[2] => Mux11.IN8
aluOp[2] => Mux12.IN8
aluOp[2] => Mux13.IN8
aluOp[2] => Mux14.IN8
aluOp[2] => Mux15.IN8
aluOp[2] => Mux16.IN8
aluOp[2] => Mux17.IN8
aluOp[2] => Mux18.IN8
aluOut[0] <= aluOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
z <= z$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|bus:bus
clk => ~NO_FANOUT~
read_en[0] => Mux0.IN19
read_en[0] => Mux1.IN19
read_en[0] => Mux2.IN19
read_en[0] => Mux3.IN19
read_en[0] => Mux4.IN19
read_en[0] => Mux5.IN19
read_en[0] => Mux6.IN19
read_en[0] => Mux7.IN19
read_en[0] => Mux8.IN30
read_en[0] => Mux9.IN30
read_en[0] => Mux10.IN30
read_en[0] => Mux11.IN30
read_en[0] => Mux12.IN30
read_en[0] => Mux13.IN30
read_en[0] => Mux14.IN30
read_en[0] => Mux15.IN30
read_en[0] => Mux16.IN36
read_en[1] => Mux0.IN18
read_en[1] => Mux1.IN18
read_en[1] => Mux2.IN18
read_en[1] => Mux3.IN18
read_en[1] => Mux4.IN18
read_en[1] => Mux5.IN18
read_en[1] => Mux6.IN18
read_en[1] => Mux7.IN18
read_en[1] => Mux8.IN29
read_en[1] => Mux9.IN29
read_en[1] => Mux10.IN29
read_en[1] => Mux11.IN29
read_en[1] => Mux12.IN29
read_en[1] => Mux13.IN29
read_en[1] => Mux14.IN29
read_en[1] => Mux15.IN29
read_en[1] => Mux16.IN35
read_en[2] => Mux0.IN17
read_en[2] => Mux1.IN17
read_en[2] => Mux2.IN17
read_en[2] => Mux3.IN17
read_en[2] => Mux4.IN17
read_en[2] => Mux5.IN17
read_en[2] => Mux6.IN17
read_en[2] => Mux7.IN17
read_en[2] => Mux8.IN28
read_en[2] => Mux9.IN28
read_en[2] => Mux10.IN28
read_en[2] => Mux11.IN28
read_en[2] => Mux12.IN28
read_en[2] => Mux13.IN28
read_en[2] => Mux14.IN28
read_en[2] => Mux15.IN28
read_en[2] => Mux16.IN34
read_en[3] => Mux0.IN16
read_en[3] => Mux1.IN16
read_en[3] => Mux2.IN16
read_en[3] => Mux3.IN16
read_en[3] => Mux4.IN16
read_en[3] => Mux5.IN16
read_en[3] => Mux6.IN16
read_en[3] => Mux7.IN16
read_en[3] => Mux8.IN27
read_en[3] => Mux9.IN27
read_en[3] => Mux10.IN27
read_en[3] => Mux11.IN27
read_en[3] => Mux12.IN27
read_en[3] => Mux13.IN27
read_en[3] => Mux14.IN27
read_en[3] => Mux15.IN27
read_en[3] => Mux16.IN33
read_en[4] => Mux0.IN15
read_en[4] => Mux1.IN15
read_en[4] => Mux2.IN15
read_en[4] => Mux3.IN15
read_en[4] => Mux4.IN15
read_en[4] => Mux5.IN15
read_en[4] => Mux6.IN15
read_en[4] => Mux7.IN15
read_en[4] => Mux8.IN26
read_en[4] => Mux9.IN26
read_en[4] => Mux10.IN26
read_en[4] => Mux11.IN26
read_en[4] => Mux12.IN26
read_en[4] => Mux13.IN26
read_en[4] => Mux14.IN26
read_en[4] => Mux15.IN26
read_en[4] => Mux16.IN32
ir[0] => Mux0.IN20
ir[0] => Mux8.IN31
ir[1] => Mux1.IN20
ir[1] => Mux9.IN31
ir[2] => Mux2.IN20
ir[2] => Mux10.IN31
ir[3] => Mux3.IN20
ir[3] => Mux11.IN31
ir[4] => Mux4.IN20
ir[4] => Mux12.IN31
ir[5] => Mux5.IN20
ir[5] => Mux13.IN31
ir[6] => Mux6.IN20
ir[6] => Mux14.IN31
ir[7] => Mux7.IN20
ir[7] => Mux15.IN31
tr[0] => Mux0.IN21
tr[0] => Mux0.IN22
tr[1] => Mux1.IN21
tr[1] => Mux1.IN22
tr[2] => Mux2.IN21
tr[2] => Mux2.IN22
tr[3] => Mux3.IN21
tr[3] => Mux3.IN22
tr[4] => Mux4.IN21
tr[4] => Mux4.IN22
tr[5] => Mux5.IN21
tr[5] => Mux5.IN22
tr[6] => Mux6.IN21
tr[6] => Mux6.IN22
tr[7] => Mux7.IN21
tr[7] => Mux7.IN22
dr[0] => Mux0.IN23
dr[1] => Mux1.IN23
dr[2] => Mux2.IN23
dr[3] => Mux3.IN23
dr[4] => Mux4.IN23
dr[5] => Mux5.IN23
dr[6] => Mux6.IN23
dr[7] => Mux7.IN23
ra[0] => Mux0.IN24
ra[1] => Mux1.IN24
ra[2] => Mux2.IN24
ra[3] => Mux3.IN24
ra[4] => Mux4.IN24
ra[5] => Mux5.IN24
ra[6] => Mux6.IN24
ra[7] => Mux7.IN24
ra[8] => Mux8.IN32
ra[9] => Mux9.IN32
ra[10] => Mux10.IN32
ra[11] => Mux11.IN32
ra[12] => Mux12.IN32
ra[13] => Mux13.IN32
ra[14] => Mux14.IN32
ra[15] => Mux15.IN32
rb[0] => Mux0.IN25
rb[1] => Mux1.IN25
rb[2] => Mux2.IN25
rb[3] => Mux3.IN25
rb[4] => Mux4.IN25
rb[5] => Mux5.IN25
rb[6] => Mux6.IN25
rb[7] => Mux7.IN25
rb[8] => Mux8.IN33
rb[9] => Mux9.IN33
rb[10] => Mux10.IN33
rb[11] => Mux11.IN33
rb[12] => Mux12.IN33
rb[13] => Mux13.IN33
rb[14] => Mux14.IN33
rb[15] => Mux15.IN33
ro[0] => Mux0.IN26
ro[1] => Mux1.IN26
ro[2] => Mux2.IN26
ro[3] => Mux3.IN26
ro[4] => Mux4.IN26
ro[5] => Mux5.IN26
ro[6] => Mux6.IN26
ro[7] => Mux7.IN26
ro[8] => Mux8.IN34
ro[9] => Mux9.IN34
ro[10] => Mux10.IN34
ro[11] => Mux11.IN34
ro[12] => Mux12.IN34
ro[13] => Mux13.IN34
ro[14] => Mux14.IN34
ro[15] => Mux15.IN34
rcol1[0] => Mux0.IN27
rcol1[1] => Mux1.IN27
rcol1[2] => Mux2.IN27
rcol1[3] => Mux3.IN27
rcol1[4] => Mux4.IN27
rcol1[5] => Mux5.IN27
rcol1[6] => Mux6.IN27
rcol1[7] => Mux7.IN27
rcol2[0] => Mux0.IN28
rcol2[1] => Mux1.IN28
rcol2[2] => Mux2.IN28
rcol2[3] => Mux3.IN28
rcol2[4] => Mux4.IN28
rcol2[5] => Mux5.IN28
rcol2[6] => Mux6.IN28
rcol2[7] => Mux7.IN28
rn[0] => Mux0.IN29
rn[1] => Mux1.IN29
rn[2] => Mux2.IN29
rn[3] => Mux3.IN29
rn[4] => Mux4.IN29
rn[5] => Mux5.IN29
rn[6] => Mux6.IN29
rn[7] => Mux7.IN29
rp[0] => Mux0.IN30
rp[1] => Mux1.IN30
rp[2] => Mux2.IN30
rp[3] => Mux3.IN30
rp[4] => Mux4.IN30
rp[5] => Mux5.IN30
rp[6] => Mux6.IN30
rp[7] => Mux7.IN30
rc[0] => Mux0.IN31
rc[1] => Mux1.IN31
rc[2] => Mux2.IN31
rc[3] => Mux3.IN31
rc[4] => Mux4.IN31
rc[5] => Mux5.IN31
rc[6] => Mux6.IN31
rc[7] => Mux7.IN31
rr[0] => Mux0.IN32
rr[1] => Mux1.IN32
rr[2] => Mux2.IN32
rr[3] => Mux3.IN32
rr[4] => Mux4.IN32
rr[5] => Mux5.IN32
rr[6] => Mux6.IN32
rr[7] => Mux7.IN32
rt[0] => Mux0.IN33
rt[1] => Mux1.IN33
rt[2] => Mux2.IN33
rt[3] => Mux3.IN33
rt[4] => Mux4.IN33
rt[5] => Mux5.IN33
rt[6] => Mux6.IN33
rt[7] => Mux7.IN33
rt[8] => Mux8.IN35
rt[9] => Mux9.IN35
rt[10] => Mux10.IN35
rt[11] => Mux11.IN35
rt[12] => Mux12.IN35
rt[13] => Mux13.IN35
rt[14] => Mux14.IN35
rt[15] => Mux15.IN35
ac[0] => Mux0.IN35
ac[1] => Mux1.IN35
ac[2] => Mux2.IN35
ac[3] => Mux3.IN35
ac[4] => Mux4.IN35
ac[5] => Mux5.IN35
ac[6] => Mux6.IN35
ac[7] => Mux7.IN35
ac[8] => Mux0.IN34
ac[8] => Mux8.IN36
ac[9] => Mux1.IN34
ac[9] => Mux9.IN36
ac[10] => Mux2.IN34
ac[10] => Mux10.IN36
ac[11] => Mux3.IN34
ac[11] => Mux11.IN36
ac[12] => Mux4.IN34
ac[12] => Mux12.IN36
ac[13] => Mux5.IN34
ac[13] => Mux13.IN36
ac[14] => Mux6.IN34
ac[14] => Mux14.IN36
ac[15] => Mux7.IN34
ac[15] => Mux15.IN36
dram[0] => Mux0.IN36
dram[1] => Mux1.IN36
dram[2] => Mux2.IN36
dram[3] => Mux3.IN36
dram[4] => Mux4.IN36
dram[5] => Mux5.IN36
dram[6] => Mux6.IN36
dram[7] => Mux7.IN36
busIn[0] <= busIn[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[1] <= busIn[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[2] <= busIn[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[3] <= busIn[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[4] <= busIn[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[5] <= busIn[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[6] <= busIn[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[7] <= busIn[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[8] <= busIn[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[9] <= busIn[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[10] <= busIn[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[11] <= busIn[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[12] <= busIn[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[13] <= busIn[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[14] <= busIn[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[15] <= busIn[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:core1|control_unit:cu
clk => end_process~reg0.CLK
clk => present[0].CLK
clk => present[1].CLK
clk => present[2].CLK
clk => present[3].CLK
clk => present[4].CLK
clk => present[5].CLK
z => Mux3.IN62
z => Mux1.IN50
status => Mux0.IN62
instruction[0] => Mux0.IN63
instruction[1] => Mux1.IN63
instruction[2] => Mux3.IN63
instruction[3] => Mux4.IN63
instruction[4] => Mux5.IN63
instruction[5] => Mux6.IN63
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[0] <= write_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[1] <= write_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[2] <= write_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[3] <= write_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[4] <= write_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[5] <= write_en[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[6] <= write_en[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[7] <= write_en[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[8] <= write_en[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[9] <= write_en[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[10] <= write_en[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[11] <= write_en[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[12] <= write_en[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[13] <= write_en[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[14] <= write_en[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[15] <= write_en[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[16] <= write_en[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[17] <= write_en[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[18] <= write_en[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[0] <= inc_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[1] <= inc_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[0] <= read_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[1] <= read_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[2] <= read_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[3] <= read_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[4] <= read_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_IRAM <= read_IRAM$latch.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren
clk => clk.IN20
dram_out[0] => dram_out[0].IN1
dram_out[1] => dram_out[1].IN1
dram_out[2] => dram_out[2].IN1
dram_out[3] => dram_out[3].IN1
dram_out[4] => dram_out[4].IN1
dram_out[5] => dram_out[5].IN1
dram_out[6] => dram_out[6].IN1
dram_out[7] => dram_out[7].IN1
iram_out[0] => iram_out[0].IN1
iram_out[1] => iram_out[1].IN1
iram_out[2] => iram_out[2].IN1
iram_out[3] => iram_out[3].IN1
iram_out[4] => iram_out[4].IN1
iram_out[5] => iram_out[5].IN1
iram_out[6] => iram_out[6].IN1
iram_out[7] => iram_out[7].IN1
status => status.IN1
rst => rst.IN17
dram_wrEn <= control_unit:cu.write_en
read_IRAM <= control_unit:cu.read_IRAM
pc_out[0] <= reginc:pc.dataOut
pc_out[1] <= reginc:pc.dataOut
pc_out[2] <= reginc:pc.dataOut
pc_out[3] <= reginc:pc.dataOut
pc_out[4] <= reginc:pc.dataOut
pc_out[5] <= reginc:pc.dataOut
pc_out[6] <= reginc:pc.dataOut
pc_out[7] <= reginc:pc.dataOut
ar_out[0] <= register:ar.dataOut
ar_out[1] <= register:ar.dataOut
ar_out[2] <= register:ar.dataOut
ar_out[3] <= register:ar.dataOut
ar_out[4] <= register:ar.dataOut
ar_out[5] <= register:ar.dataOut
ar_out[6] <= register:ar.dataOut
ar_out[7] <= register:ar.dataOut
ar_out[8] <= register:ar.dataOut
ar_out[9] <= register:ar.dataOut
ar_out[10] <= register:ar.dataOut
ar_out[11] <= register:ar.dataOut
ar_out[12] <= register:ar.dataOut
ar_out[13] <= register:ar.dataOut
ar_out[14] <= register:ar.dataOut
ar_out[15] <= register:ar.dataOut
bus_out[0] <= bus_out[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
end_process <= control_unit:cu.end_process


|multi_core_processor|core:processor[0].coren|register:ar
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:ir
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:tr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:dr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:ra
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:rb
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:ro
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:rn
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:rcol1
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:rcol2
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:rp
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:rc
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:rr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:rt
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|register:r
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|reginc:pc
dataIn[0] => dataOut.DATAB
dataIn[1] => dataOut.DATAB
dataIn[2] => dataOut.DATAB
dataIn[3] => dataOut.DATAB
dataIn[4] => dataOut.DATAB
dataIn[5] => dataOut.DATAB
dataIn[6] => dataOut.DATAB
dataIn[7] => dataOut.DATAB
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|acc:ac
dataIn[0] => Add0.IN32
dataIn[0] => dataOut.DATAA
dataIn[1] => Add0.IN31
dataIn[1] => dataOut.DATAA
dataIn[2] => Add0.IN30
dataIn[2] => dataOut.DATAA
dataIn[3] => Add0.IN29
dataIn[3] => dataOut.DATAA
dataIn[4] => Add0.IN28
dataIn[4] => dataOut.DATAA
dataIn[5] => Add0.IN27
dataIn[5] => dataOut.DATAA
dataIn[6] => Add0.IN26
dataIn[6] => dataOut.DATAA
dataIn[7] => Add0.IN25
dataIn[7] => dataOut.DATAA
dataIn[8] => Add0.IN24
dataIn[8] => dataOut.DATAA
dataIn[9] => Add0.IN23
dataIn[9] => dataOut.DATAA
dataIn[10] => Add0.IN22
dataIn[10] => dataOut.DATAA
dataIn[11] => Add0.IN21
dataIn[11] => dataOut.DATAA
dataIn[12] => Add0.IN20
dataIn[12] => dataOut.DATAA
dataIn[13] => Add0.IN19
dataIn[13] => dataOut.DATAA
dataIn[14] => Add0.IN18
dataIn[14] => dataOut.DATAA
dataIn[15] => Add0.IN17
dataIn[15] => dataOut.DATAA
aluIn[0] => Add1.IN32
aluIn[0] => dataOut.DATAA
aluIn[1] => Add1.IN31
aluIn[1] => dataOut.DATAA
aluIn[2] => Add1.IN30
aluIn[2] => dataOut.DATAA
aluIn[3] => Add1.IN29
aluIn[3] => dataOut.DATAA
aluIn[4] => Add1.IN28
aluIn[4] => dataOut.DATAA
aluIn[5] => Add1.IN27
aluIn[5] => dataOut.DATAA
aluIn[6] => Add1.IN26
aluIn[6] => dataOut.DATAA
aluIn[7] => Add1.IN25
aluIn[7] => dataOut.DATAA
aluIn[8] => Add1.IN24
aluIn[8] => dataOut.DATAA
aluIn[9] => Add1.IN23
aluIn[9] => dataOut.DATAA
aluIn[10] => Add1.IN22
aluIn[10] => dataOut.DATAA
aluIn[11] => Add1.IN21
aluIn[11] => dataOut.DATAA
aluIn[12] => Add1.IN20
aluIn[12] => dataOut.DATAA
aluIn[13] => Add1.IN19
aluIn[13] => dataOut.DATAA
aluIn[14] => Add1.IN18
aluIn[14] => dataOut.DATAA
aluIn[15] => Add1.IN17
aluIn[15] => dataOut.DATAA
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => always0.IN1
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
alu_en => always0.IN1
alu_en => always0.IN1
alu_en => always0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|alu:alu
clk => ~NO_FANOUT~
aluIn1[0] => Add0.IN16
aluIn1[0] => Add1.IN32
aluIn1[0] => Mult0.IN15
aluIn1[0] => Add2.IN32
aluIn1[0] => aluOut.IN0
aluIn1[1] => Add0.IN15
aluIn1[1] => Add1.IN31
aluIn1[1] => Mult0.IN14
aluIn1[1] => Add2.IN31
aluIn1[1] => aluOut.IN0
aluIn1[2] => Add0.IN14
aluIn1[2] => Add1.IN30
aluIn1[2] => Mult0.IN13
aluIn1[2] => Add2.IN30
aluIn1[2] => aluOut.IN0
aluIn1[3] => Add0.IN13
aluIn1[3] => Add1.IN29
aluIn1[3] => Mult0.IN12
aluIn1[3] => Add2.IN29
aluIn1[3] => aluOut.IN0
aluIn1[4] => Add0.IN12
aluIn1[4] => Add1.IN28
aluIn1[4] => Mult0.IN11
aluIn1[4] => Add2.IN28
aluIn1[4] => aluOut.IN0
aluIn1[5] => Add0.IN11
aluIn1[5] => Add1.IN27
aluIn1[5] => Mult0.IN10
aluIn1[5] => Add2.IN27
aluIn1[5] => aluOut.IN0
aluIn1[6] => Add0.IN10
aluIn1[6] => Add1.IN26
aluIn1[6] => Mult0.IN9
aluIn1[6] => Add2.IN26
aluIn1[6] => aluOut.IN0
aluIn1[7] => Add0.IN9
aluIn1[7] => Add1.IN25
aluIn1[7] => Mult0.IN8
aluIn1[7] => Add2.IN25
aluIn1[7] => aluOut.IN0
aluIn1[8] => Add0.IN8
aluIn1[8] => Add1.IN24
aluIn1[8] => Mult0.IN7
aluIn1[8] => Add2.IN24
aluIn1[8] => aluOut.IN0
aluIn1[9] => Add0.IN7
aluIn1[9] => Add1.IN23
aluIn1[9] => Mult0.IN6
aluIn1[9] => Add2.IN23
aluIn1[9] => aluOut.IN0
aluIn1[10] => Add0.IN6
aluIn1[10] => Add1.IN22
aluIn1[10] => Mult0.IN5
aluIn1[10] => Add2.IN22
aluIn1[10] => aluOut.IN0
aluIn1[11] => Add0.IN5
aluIn1[11] => Add1.IN21
aluIn1[11] => Mult0.IN4
aluIn1[11] => Add2.IN21
aluIn1[11] => aluOut.IN0
aluIn1[12] => Add0.IN4
aluIn1[12] => Add1.IN20
aluIn1[12] => Mult0.IN3
aluIn1[12] => Add2.IN20
aluIn1[12] => aluOut.IN0
aluIn1[13] => Add0.IN3
aluIn1[13] => Add1.IN19
aluIn1[13] => Mult0.IN2
aluIn1[13] => Add2.IN19
aluIn1[13] => aluOut.IN0
aluIn1[14] => Add0.IN2
aluIn1[14] => Add1.IN18
aluIn1[14] => Mult0.IN1
aluIn1[14] => Add2.IN18
aluIn1[14] => aluOut.IN0
aluIn1[15] => Add0.IN1
aluIn1[15] => Add1.IN17
aluIn1[15] => Mult0.IN0
aluIn1[15] => Add2.IN17
aluIn1[15] => aluOut.IN0
aluIn2[0] => Add0.IN32
aluIn2[0] => Mult0.IN31
aluIn2[0] => aluOut.IN1
aluIn2[0] => Add1.IN16
aluIn2[1] => Add0.IN31
aluIn2[1] => Mult0.IN30
aluIn2[1] => aluOut.IN1
aluIn2[1] => Add1.IN15
aluIn2[2] => Add0.IN30
aluIn2[2] => Mult0.IN29
aluIn2[2] => aluOut.IN1
aluIn2[2] => Add1.IN14
aluIn2[3] => Add0.IN29
aluIn2[3] => Mult0.IN28
aluIn2[3] => aluOut.IN1
aluIn2[3] => Add1.IN13
aluIn2[4] => Add0.IN28
aluIn2[4] => Mult0.IN27
aluIn2[4] => aluOut.IN1
aluIn2[4] => Add1.IN12
aluIn2[5] => Add0.IN27
aluIn2[5] => Mult0.IN26
aluIn2[5] => aluOut.IN1
aluIn2[5] => Add1.IN11
aluIn2[6] => Add0.IN26
aluIn2[6] => Mult0.IN25
aluIn2[6] => aluOut.IN1
aluIn2[6] => Add1.IN10
aluIn2[7] => Add0.IN25
aluIn2[7] => Mult0.IN24
aluIn2[7] => aluOut.IN1
aluIn2[7] => Add1.IN9
aluIn2[8] => Add0.IN24
aluIn2[8] => Mult0.IN23
aluIn2[8] => aluOut.IN1
aluIn2[8] => Add1.IN8
aluIn2[9] => Add0.IN23
aluIn2[9] => Mult0.IN22
aluIn2[9] => aluOut.IN1
aluIn2[9] => Add1.IN7
aluIn2[10] => Add0.IN22
aluIn2[10] => Mult0.IN21
aluIn2[10] => aluOut.IN1
aluIn2[10] => Add1.IN6
aluIn2[11] => Add0.IN21
aluIn2[11] => Mult0.IN20
aluIn2[11] => aluOut.IN1
aluIn2[11] => Add1.IN5
aluIn2[12] => Add0.IN20
aluIn2[12] => Mult0.IN19
aluIn2[12] => aluOut.IN1
aluIn2[12] => Add1.IN4
aluIn2[13] => Add0.IN19
aluIn2[13] => Mult0.IN18
aluIn2[13] => aluOut.IN1
aluIn2[13] => Add1.IN3
aluIn2[14] => Add0.IN18
aluIn2[14] => Mult0.IN17
aluIn2[14] => aluOut.IN1
aluIn2[14] => Add1.IN2
aluIn2[15] => Add0.IN17
aluIn2[15] => Mult0.IN16
aluIn2[15] => aluOut.IN1
aluIn2[15] => Add1.IN1
aluOp[0] => Mux0.IN10
aluOp[0] => Mux1.IN10
aluOp[0] => Mux2.IN10
aluOp[0] => Mux3.IN10
aluOp[0] => Mux4.IN10
aluOp[0] => Mux5.IN10
aluOp[0] => Mux6.IN10
aluOp[0] => Mux7.IN10
aluOp[0] => Mux8.IN10
aluOp[0] => Mux9.IN10
aluOp[0] => Mux10.IN10
aluOp[0] => Mux11.IN10
aluOp[0] => Mux12.IN10
aluOp[0] => Mux13.IN10
aluOp[0] => Mux14.IN10
aluOp[0] => Mux15.IN10
aluOp[0] => Mux16.IN10
aluOp[0] => Mux17.IN10
aluOp[0] => Mux18.IN10
aluOp[1] => Mux0.IN9
aluOp[1] => Mux1.IN9
aluOp[1] => Mux2.IN9
aluOp[1] => Mux3.IN9
aluOp[1] => Mux4.IN9
aluOp[1] => Mux5.IN9
aluOp[1] => Mux6.IN9
aluOp[1] => Mux7.IN9
aluOp[1] => Mux8.IN9
aluOp[1] => Mux9.IN9
aluOp[1] => Mux10.IN9
aluOp[1] => Mux11.IN9
aluOp[1] => Mux12.IN9
aluOp[1] => Mux13.IN9
aluOp[1] => Mux14.IN9
aluOp[1] => Mux15.IN9
aluOp[1] => Mux16.IN9
aluOp[1] => Mux17.IN9
aluOp[1] => Mux18.IN9
aluOp[2] => Mux0.IN8
aluOp[2] => Mux1.IN8
aluOp[2] => Mux2.IN8
aluOp[2] => Mux3.IN8
aluOp[2] => Mux4.IN8
aluOp[2] => Mux5.IN8
aluOp[2] => Mux6.IN8
aluOp[2] => Mux7.IN8
aluOp[2] => Mux8.IN8
aluOp[2] => Mux9.IN8
aluOp[2] => Mux10.IN8
aluOp[2] => Mux11.IN8
aluOp[2] => Mux12.IN8
aluOp[2] => Mux13.IN8
aluOp[2] => Mux14.IN8
aluOp[2] => Mux15.IN8
aluOp[2] => Mux16.IN8
aluOp[2] => Mux17.IN8
aluOp[2] => Mux18.IN8
aluOut[0] <= aluOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
z <= z$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|bus:bus
clk => ~NO_FANOUT~
read_en[0] => Mux0.IN19
read_en[0] => Mux1.IN19
read_en[0] => Mux2.IN19
read_en[0] => Mux3.IN19
read_en[0] => Mux4.IN19
read_en[0] => Mux5.IN19
read_en[0] => Mux6.IN19
read_en[0] => Mux7.IN19
read_en[0] => Mux8.IN30
read_en[0] => Mux9.IN30
read_en[0] => Mux10.IN30
read_en[0] => Mux11.IN30
read_en[0] => Mux12.IN30
read_en[0] => Mux13.IN30
read_en[0] => Mux14.IN30
read_en[0] => Mux15.IN30
read_en[0] => Mux16.IN36
read_en[1] => Mux0.IN18
read_en[1] => Mux1.IN18
read_en[1] => Mux2.IN18
read_en[1] => Mux3.IN18
read_en[1] => Mux4.IN18
read_en[1] => Mux5.IN18
read_en[1] => Mux6.IN18
read_en[1] => Mux7.IN18
read_en[1] => Mux8.IN29
read_en[1] => Mux9.IN29
read_en[1] => Mux10.IN29
read_en[1] => Mux11.IN29
read_en[1] => Mux12.IN29
read_en[1] => Mux13.IN29
read_en[1] => Mux14.IN29
read_en[1] => Mux15.IN29
read_en[1] => Mux16.IN35
read_en[2] => Mux0.IN17
read_en[2] => Mux1.IN17
read_en[2] => Mux2.IN17
read_en[2] => Mux3.IN17
read_en[2] => Mux4.IN17
read_en[2] => Mux5.IN17
read_en[2] => Mux6.IN17
read_en[2] => Mux7.IN17
read_en[2] => Mux8.IN28
read_en[2] => Mux9.IN28
read_en[2] => Mux10.IN28
read_en[2] => Mux11.IN28
read_en[2] => Mux12.IN28
read_en[2] => Mux13.IN28
read_en[2] => Mux14.IN28
read_en[2] => Mux15.IN28
read_en[2] => Mux16.IN34
read_en[3] => Mux0.IN16
read_en[3] => Mux1.IN16
read_en[3] => Mux2.IN16
read_en[3] => Mux3.IN16
read_en[3] => Mux4.IN16
read_en[3] => Mux5.IN16
read_en[3] => Mux6.IN16
read_en[3] => Mux7.IN16
read_en[3] => Mux8.IN27
read_en[3] => Mux9.IN27
read_en[3] => Mux10.IN27
read_en[3] => Mux11.IN27
read_en[3] => Mux12.IN27
read_en[3] => Mux13.IN27
read_en[3] => Mux14.IN27
read_en[3] => Mux15.IN27
read_en[3] => Mux16.IN33
read_en[4] => Mux0.IN15
read_en[4] => Mux1.IN15
read_en[4] => Mux2.IN15
read_en[4] => Mux3.IN15
read_en[4] => Mux4.IN15
read_en[4] => Mux5.IN15
read_en[4] => Mux6.IN15
read_en[4] => Mux7.IN15
read_en[4] => Mux8.IN26
read_en[4] => Mux9.IN26
read_en[4] => Mux10.IN26
read_en[4] => Mux11.IN26
read_en[4] => Mux12.IN26
read_en[4] => Mux13.IN26
read_en[4] => Mux14.IN26
read_en[4] => Mux15.IN26
read_en[4] => Mux16.IN32
ir[0] => Mux0.IN20
ir[0] => Mux8.IN31
ir[1] => Mux1.IN20
ir[1] => Mux9.IN31
ir[2] => Mux2.IN20
ir[2] => Mux10.IN31
ir[3] => Mux3.IN20
ir[3] => Mux11.IN31
ir[4] => Mux4.IN20
ir[4] => Mux12.IN31
ir[5] => Mux5.IN20
ir[5] => Mux13.IN31
ir[6] => Mux6.IN20
ir[6] => Mux14.IN31
ir[7] => Mux7.IN20
ir[7] => Mux15.IN31
tr[0] => Mux0.IN21
tr[0] => Mux0.IN22
tr[1] => Mux1.IN21
tr[1] => Mux1.IN22
tr[2] => Mux2.IN21
tr[2] => Mux2.IN22
tr[3] => Mux3.IN21
tr[3] => Mux3.IN22
tr[4] => Mux4.IN21
tr[4] => Mux4.IN22
tr[5] => Mux5.IN21
tr[5] => Mux5.IN22
tr[6] => Mux6.IN21
tr[6] => Mux6.IN22
tr[7] => Mux7.IN21
tr[7] => Mux7.IN22
dr[0] => Mux0.IN23
dr[1] => Mux1.IN23
dr[2] => Mux2.IN23
dr[3] => Mux3.IN23
dr[4] => Mux4.IN23
dr[5] => Mux5.IN23
dr[6] => Mux6.IN23
dr[7] => Mux7.IN23
ra[0] => Mux0.IN24
ra[1] => Mux1.IN24
ra[2] => Mux2.IN24
ra[3] => Mux3.IN24
ra[4] => Mux4.IN24
ra[5] => Mux5.IN24
ra[6] => Mux6.IN24
ra[7] => Mux7.IN24
ra[8] => Mux8.IN32
ra[9] => Mux9.IN32
ra[10] => Mux10.IN32
ra[11] => Mux11.IN32
ra[12] => Mux12.IN32
ra[13] => Mux13.IN32
ra[14] => Mux14.IN32
ra[15] => Mux15.IN32
rb[0] => Mux0.IN25
rb[1] => Mux1.IN25
rb[2] => Mux2.IN25
rb[3] => Mux3.IN25
rb[4] => Mux4.IN25
rb[5] => Mux5.IN25
rb[6] => Mux6.IN25
rb[7] => Mux7.IN25
rb[8] => Mux8.IN33
rb[9] => Mux9.IN33
rb[10] => Mux10.IN33
rb[11] => Mux11.IN33
rb[12] => Mux12.IN33
rb[13] => Mux13.IN33
rb[14] => Mux14.IN33
rb[15] => Mux15.IN33
ro[0] => Mux0.IN26
ro[1] => Mux1.IN26
ro[2] => Mux2.IN26
ro[3] => Mux3.IN26
ro[4] => Mux4.IN26
ro[5] => Mux5.IN26
ro[6] => Mux6.IN26
ro[7] => Mux7.IN26
ro[8] => Mux8.IN34
ro[9] => Mux9.IN34
ro[10] => Mux10.IN34
ro[11] => Mux11.IN34
ro[12] => Mux12.IN34
ro[13] => Mux13.IN34
ro[14] => Mux14.IN34
ro[15] => Mux15.IN34
rcol1[0] => Mux0.IN27
rcol1[1] => Mux1.IN27
rcol1[2] => Mux2.IN27
rcol1[3] => Mux3.IN27
rcol1[4] => Mux4.IN27
rcol1[5] => Mux5.IN27
rcol1[6] => Mux6.IN27
rcol1[7] => Mux7.IN27
rcol2[0] => Mux0.IN28
rcol2[1] => Mux1.IN28
rcol2[2] => Mux2.IN28
rcol2[3] => Mux3.IN28
rcol2[4] => Mux4.IN28
rcol2[5] => Mux5.IN28
rcol2[6] => Mux6.IN28
rcol2[7] => Mux7.IN28
rn[0] => Mux0.IN29
rn[1] => Mux1.IN29
rn[2] => Mux2.IN29
rn[3] => Mux3.IN29
rn[4] => Mux4.IN29
rn[5] => Mux5.IN29
rn[6] => Mux6.IN29
rn[7] => Mux7.IN29
rp[0] => Mux0.IN30
rp[1] => Mux1.IN30
rp[2] => Mux2.IN30
rp[3] => Mux3.IN30
rp[4] => Mux4.IN30
rp[5] => Mux5.IN30
rp[6] => Mux6.IN30
rp[7] => Mux7.IN30
rc[0] => Mux0.IN31
rc[1] => Mux1.IN31
rc[2] => Mux2.IN31
rc[3] => Mux3.IN31
rc[4] => Mux4.IN31
rc[5] => Mux5.IN31
rc[6] => Mux6.IN31
rc[7] => Mux7.IN31
rr[0] => Mux0.IN32
rr[1] => Mux1.IN32
rr[2] => Mux2.IN32
rr[3] => Mux3.IN32
rr[4] => Mux4.IN32
rr[5] => Mux5.IN32
rr[6] => Mux6.IN32
rr[7] => Mux7.IN32
rt[0] => Mux0.IN33
rt[1] => Mux1.IN33
rt[2] => Mux2.IN33
rt[3] => Mux3.IN33
rt[4] => Mux4.IN33
rt[5] => Mux5.IN33
rt[6] => Mux6.IN33
rt[7] => Mux7.IN33
rt[8] => Mux8.IN35
rt[9] => Mux9.IN35
rt[10] => Mux10.IN35
rt[11] => Mux11.IN35
rt[12] => Mux12.IN35
rt[13] => Mux13.IN35
rt[14] => Mux14.IN35
rt[15] => Mux15.IN35
ac[0] => Mux0.IN35
ac[1] => Mux1.IN35
ac[2] => Mux2.IN35
ac[3] => Mux3.IN35
ac[4] => Mux4.IN35
ac[5] => Mux5.IN35
ac[6] => Mux6.IN35
ac[7] => Mux7.IN35
ac[8] => Mux0.IN34
ac[8] => Mux8.IN36
ac[9] => Mux1.IN34
ac[9] => Mux9.IN36
ac[10] => Mux2.IN34
ac[10] => Mux10.IN36
ac[11] => Mux3.IN34
ac[11] => Mux11.IN36
ac[12] => Mux4.IN34
ac[12] => Mux12.IN36
ac[13] => Mux5.IN34
ac[13] => Mux13.IN36
ac[14] => Mux6.IN34
ac[14] => Mux14.IN36
ac[15] => Mux7.IN34
ac[15] => Mux15.IN36
dram[0] => Mux0.IN36
dram[1] => Mux1.IN36
dram[2] => Mux2.IN36
dram[3] => Mux3.IN36
dram[4] => Mux4.IN36
dram[5] => Mux5.IN36
dram[6] => Mux6.IN36
dram[7] => Mux7.IN36
busIn[0] <= busIn[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[1] <= busIn[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[2] <= busIn[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[3] <= busIn[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[4] <= busIn[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[5] <= busIn[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[6] <= busIn[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[7] <= busIn[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[8] <= busIn[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[9] <= busIn[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[10] <= busIn[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[11] <= busIn[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[12] <= busIn[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[13] <= busIn[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[14] <= busIn[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[15] <= busIn[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[0].coren|control_unit:cu
clk => end_process~reg0.CLK
clk => present[0].CLK
clk => present[1].CLK
clk => present[2].CLK
clk => present[3].CLK
clk => present[4].CLK
clk => present[5].CLK
z => Mux3.IN62
z => Mux1.IN50
status => Mux0.IN62
instruction[0] => Mux0.IN63
instruction[1] => Mux1.IN63
instruction[2] => Mux3.IN63
instruction[3] => Mux4.IN63
instruction[4] => Mux5.IN63
instruction[5] => Mux6.IN63
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[0] <= write_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[1] <= write_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[2] <= write_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[3] <= write_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[4] <= write_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[5] <= write_en[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[6] <= write_en[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[7] <= write_en[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[8] <= write_en[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[9] <= write_en[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[10] <= write_en[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[11] <= write_en[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[12] <= write_en[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[13] <= write_en[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[14] <= write_en[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[15] <= write_en[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[16] <= write_en[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[17] <= write_en[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[18] <= write_en[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[0] <= inc_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[1] <= inc_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[0] <= read_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[1] <= read_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[2] <= read_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[3] <= read_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[4] <= read_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_IRAM <= read_IRAM$latch.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren
clk => clk.IN20
dram_out[0] => dram_out[0].IN1
dram_out[1] => dram_out[1].IN1
dram_out[2] => dram_out[2].IN1
dram_out[3] => dram_out[3].IN1
dram_out[4] => dram_out[4].IN1
dram_out[5] => dram_out[5].IN1
dram_out[6] => dram_out[6].IN1
dram_out[7] => dram_out[7].IN1
iram_out[0] => iram_out[0].IN1
iram_out[1] => iram_out[1].IN1
iram_out[2] => iram_out[2].IN1
iram_out[3] => iram_out[3].IN1
iram_out[4] => iram_out[4].IN1
iram_out[5] => iram_out[5].IN1
iram_out[6] => iram_out[6].IN1
iram_out[7] => iram_out[7].IN1
status => status.IN1
rst => rst.IN17
dram_wrEn <= control_unit:cu.write_en
read_IRAM <= control_unit:cu.read_IRAM
pc_out[0] <= reginc:pc.dataOut
pc_out[1] <= reginc:pc.dataOut
pc_out[2] <= reginc:pc.dataOut
pc_out[3] <= reginc:pc.dataOut
pc_out[4] <= reginc:pc.dataOut
pc_out[5] <= reginc:pc.dataOut
pc_out[6] <= reginc:pc.dataOut
pc_out[7] <= reginc:pc.dataOut
ar_out[0] <= register:ar.dataOut
ar_out[1] <= register:ar.dataOut
ar_out[2] <= register:ar.dataOut
ar_out[3] <= register:ar.dataOut
ar_out[4] <= register:ar.dataOut
ar_out[5] <= register:ar.dataOut
ar_out[6] <= register:ar.dataOut
ar_out[7] <= register:ar.dataOut
ar_out[8] <= register:ar.dataOut
ar_out[9] <= register:ar.dataOut
ar_out[10] <= register:ar.dataOut
ar_out[11] <= register:ar.dataOut
ar_out[12] <= register:ar.dataOut
ar_out[13] <= register:ar.dataOut
ar_out[14] <= register:ar.dataOut
ar_out[15] <= register:ar.dataOut
bus_out[0] <= bus_out[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
end_process <= control_unit:cu.end_process


|multi_core_processor|core:processor[1].coren|register:ar
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:ir
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:tr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:dr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:ra
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:rb
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:ro
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:rn
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:rcol1
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:rcol2
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:rp
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:rc
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:rr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:rt
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|register:r
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|reginc:pc
dataIn[0] => dataOut.DATAB
dataIn[1] => dataOut.DATAB
dataIn[2] => dataOut.DATAB
dataIn[3] => dataOut.DATAB
dataIn[4] => dataOut.DATAB
dataIn[5] => dataOut.DATAB
dataIn[6] => dataOut.DATAB
dataIn[7] => dataOut.DATAB
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|acc:ac
dataIn[0] => Add0.IN32
dataIn[0] => dataOut.DATAA
dataIn[1] => Add0.IN31
dataIn[1] => dataOut.DATAA
dataIn[2] => Add0.IN30
dataIn[2] => dataOut.DATAA
dataIn[3] => Add0.IN29
dataIn[3] => dataOut.DATAA
dataIn[4] => Add0.IN28
dataIn[4] => dataOut.DATAA
dataIn[5] => Add0.IN27
dataIn[5] => dataOut.DATAA
dataIn[6] => Add0.IN26
dataIn[6] => dataOut.DATAA
dataIn[7] => Add0.IN25
dataIn[7] => dataOut.DATAA
dataIn[8] => Add0.IN24
dataIn[8] => dataOut.DATAA
dataIn[9] => Add0.IN23
dataIn[9] => dataOut.DATAA
dataIn[10] => Add0.IN22
dataIn[10] => dataOut.DATAA
dataIn[11] => Add0.IN21
dataIn[11] => dataOut.DATAA
dataIn[12] => Add0.IN20
dataIn[12] => dataOut.DATAA
dataIn[13] => Add0.IN19
dataIn[13] => dataOut.DATAA
dataIn[14] => Add0.IN18
dataIn[14] => dataOut.DATAA
dataIn[15] => Add0.IN17
dataIn[15] => dataOut.DATAA
aluIn[0] => Add1.IN32
aluIn[0] => dataOut.DATAA
aluIn[1] => Add1.IN31
aluIn[1] => dataOut.DATAA
aluIn[2] => Add1.IN30
aluIn[2] => dataOut.DATAA
aluIn[3] => Add1.IN29
aluIn[3] => dataOut.DATAA
aluIn[4] => Add1.IN28
aluIn[4] => dataOut.DATAA
aluIn[5] => Add1.IN27
aluIn[5] => dataOut.DATAA
aluIn[6] => Add1.IN26
aluIn[6] => dataOut.DATAA
aluIn[7] => Add1.IN25
aluIn[7] => dataOut.DATAA
aluIn[8] => Add1.IN24
aluIn[8] => dataOut.DATAA
aluIn[9] => Add1.IN23
aluIn[9] => dataOut.DATAA
aluIn[10] => Add1.IN22
aluIn[10] => dataOut.DATAA
aluIn[11] => Add1.IN21
aluIn[11] => dataOut.DATAA
aluIn[12] => Add1.IN20
aluIn[12] => dataOut.DATAA
aluIn[13] => Add1.IN19
aluIn[13] => dataOut.DATAA
aluIn[14] => Add1.IN18
aluIn[14] => dataOut.DATAA
aluIn[15] => Add1.IN17
aluIn[15] => dataOut.DATAA
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => always0.IN1
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
alu_en => always0.IN1
alu_en => always0.IN1
alu_en => always0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|alu:alu
clk => ~NO_FANOUT~
aluIn1[0] => Add0.IN16
aluIn1[0] => Add1.IN32
aluIn1[0] => Mult0.IN15
aluIn1[0] => Add2.IN32
aluIn1[0] => aluOut.IN0
aluIn1[1] => Add0.IN15
aluIn1[1] => Add1.IN31
aluIn1[1] => Mult0.IN14
aluIn1[1] => Add2.IN31
aluIn1[1] => aluOut.IN0
aluIn1[2] => Add0.IN14
aluIn1[2] => Add1.IN30
aluIn1[2] => Mult0.IN13
aluIn1[2] => Add2.IN30
aluIn1[2] => aluOut.IN0
aluIn1[3] => Add0.IN13
aluIn1[3] => Add1.IN29
aluIn1[3] => Mult0.IN12
aluIn1[3] => Add2.IN29
aluIn1[3] => aluOut.IN0
aluIn1[4] => Add0.IN12
aluIn1[4] => Add1.IN28
aluIn1[4] => Mult0.IN11
aluIn1[4] => Add2.IN28
aluIn1[4] => aluOut.IN0
aluIn1[5] => Add0.IN11
aluIn1[5] => Add1.IN27
aluIn1[5] => Mult0.IN10
aluIn1[5] => Add2.IN27
aluIn1[5] => aluOut.IN0
aluIn1[6] => Add0.IN10
aluIn1[6] => Add1.IN26
aluIn1[6] => Mult0.IN9
aluIn1[6] => Add2.IN26
aluIn1[6] => aluOut.IN0
aluIn1[7] => Add0.IN9
aluIn1[7] => Add1.IN25
aluIn1[7] => Mult0.IN8
aluIn1[7] => Add2.IN25
aluIn1[7] => aluOut.IN0
aluIn1[8] => Add0.IN8
aluIn1[8] => Add1.IN24
aluIn1[8] => Mult0.IN7
aluIn1[8] => Add2.IN24
aluIn1[8] => aluOut.IN0
aluIn1[9] => Add0.IN7
aluIn1[9] => Add1.IN23
aluIn1[9] => Mult0.IN6
aluIn1[9] => Add2.IN23
aluIn1[9] => aluOut.IN0
aluIn1[10] => Add0.IN6
aluIn1[10] => Add1.IN22
aluIn1[10] => Mult0.IN5
aluIn1[10] => Add2.IN22
aluIn1[10] => aluOut.IN0
aluIn1[11] => Add0.IN5
aluIn1[11] => Add1.IN21
aluIn1[11] => Mult0.IN4
aluIn1[11] => Add2.IN21
aluIn1[11] => aluOut.IN0
aluIn1[12] => Add0.IN4
aluIn1[12] => Add1.IN20
aluIn1[12] => Mult0.IN3
aluIn1[12] => Add2.IN20
aluIn1[12] => aluOut.IN0
aluIn1[13] => Add0.IN3
aluIn1[13] => Add1.IN19
aluIn1[13] => Mult0.IN2
aluIn1[13] => Add2.IN19
aluIn1[13] => aluOut.IN0
aluIn1[14] => Add0.IN2
aluIn1[14] => Add1.IN18
aluIn1[14] => Mult0.IN1
aluIn1[14] => Add2.IN18
aluIn1[14] => aluOut.IN0
aluIn1[15] => Add0.IN1
aluIn1[15] => Add1.IN17
aluIn1[15] => Mult0.IN0
aluIn1[15] => Add2.IN17
aluIn1[15] => aluOut.IN0
aluIn2[0] => Add0.IN32
aluIn2[0] => Mult0.IN31
aluIn2[0] => aluOut.IN1
aluIn2[0] => Add1.IN16
aluIn2[1] => Add0.IN31
aluIn2[1] => Mult0.IN30
aluIn2[1] => aluOut.IN1
aluIn2[1] => Add1.IN15
aluIn2[2] => Add0.IN30
aluIn2[2] => Mult0.IN29
aluIn2[2] => aluOut.IN1
aluIn2[2] => Add1.IN14
aluIn2[3] => Add0.IN29
aluIn2[3] => Mult0.IN28
aluIn2[3] => aluOut.IN1
aluIn2[3] => Add1.IN13
aluIn2[4] => Add0.IN28
aluIn2[4] => Mult0.IN27
aluIn2[4] => aluOut.IN1
aluIn2[4] => Add1.IN12
aluIn2[5] => Add0.IN27
aluIn2[5] => Mult0.IN26
aluIn2[5] => aluOut.IN1
aluIn2[5] => Add1.IN11
aluIn2[6] => Add0.IN26
aluIn2[6] => Mult0.IN25
aluIn2[6] => aluOut.IN1
aluIn2[6] => Add1.IN10
aluIn2[7] => Add0.IN25
aluIn2[7] => Mult0.IN24
aluIn2[7] => aluOut.IN1
aluIn2[7] => Add1.IN9
aluIn2[8] => Add0.IN24
aluIn2[8] => Mult0.IN23
aluIn2[8] => aluOut.IN1
aluIn2[8] => Add1.IN8
aluIn2[9] => Add0.IN23
aluIn2[9] => Mult0.IN22
aluIn2[9] => aluOut.IN1
aluIn2[9] => Add1.IN7
aluIn2[10] => Add0.IN22
aluIn2[10] => Mult0.IN21
aluIn2[10] => aluOut.IN1
aluIn2[10] => Add1.IN6
aluIn2[11] => Add0.IN21
aluIn2[11] => Mult0.IN20
aluIn2[11] => aluOut.IN1
aluIn2[11] => Add1.IN5
aluIn2[12] => Add0.IN20
aluIn2[12] => Mult0.IN19
aluIn2[12] => aluOut.IN1
aluIn2[12] => Add1.IN4
aluIn2[13] => Add0.IN19
aluIn2[13] => Mult0.IN18
aluIn2[13] => aluOut.IN1
aluIn2[13] => Add1.IN3
aluIn2[14] => Add0.IN18
aluIn2[14] => Mult0.IN17
aluIn2[14] => aluOut.IN1
aluIn2[14] => Add1.IN2
aluIn2[15] => Add0.IN17
aluIn2[15] => Mult0.IN16
aluIn2[15] => aluOut.IN1
aluIn2[15] => Add1.IN1
aluOp[0] => Mux0.IN10
aluOp[0] => Mux1.IN10
aluOp[0] => Mux2.IN10
aluOp[0] => Mux3.IN10
aluOp[0] => Mux4.IN10
aluOp[0] => Mux5.IN10
aluOp[0] => Mux6.IN10
aluOp[0] => Mux7.IN10
aluOp[0] => Mux8.IN10
aluOp[0] => Mux9.IN10
aluOp[0] => Mux10.IN10
aluOp[0] => Mux11.IN10
aluOp[0] => Mux12.IN10
aluOp[0] => Mux13.IN10
aluOp[0] => Mux14.IN10
aluOp[0] => Mux15.IN10
aluOp[0] => Mux16.IN10
aluOp[0] => Mux17.IN10
aluOp[0] => Mux18.IN10
aluOp[1] => Mux0.IN9
aluOp[1] => Mux1.IN9
aluOp[1] => Mux2.IN9
aluOp[1] => Mux3.IN9
aluOp[1] => Mux4.IN9
aluOp[1] => Mux5.IN9
aluOp[1] => Mux6.IN9
aluOp[1] => Mux7.IN9
aluOp[1] => Mux8.IN9
aluOp[1] => Mux9.IN9
aluOp[1] => Mux10.IN9
aluOp[1] => Mux11.IN9
aluOp[1] => Mux12.IN9
aluOp[1] => Mux13.IN9
aluOp[1] => Mux14.IN9
aluOp[1] => Mux15.IN9
aluOp[1] => Mux16.IN9
aluOp[1] => Mux17.IN9
aluOp[1] => Mux18.IN9
aluOp[2] => Mux0.IN8
aluOp[2] => Mux1.IN8
aluOp[2] => Mux2.IN8
aluOp[2] => Mux3.IN8
aluOp[2] => Mux4.IN8
aluOp[2] => Mux5.IN8
aluOp[2] => Mux6.IN8
aluOp[2] => Mux7.IN8
aluOp[2] => Mux8.IN8
aluOp[2] => Mux9.IN8
aluOp[2] => Mux10.IN8
aluOp[2] => Mux11.IN8
aluOp[2] => Mux12.IN8
aluOp[2] => Mux13.IN8
aluOp[2] => Mux14.IN8
aluOp[2] => Mux15.IN8
aluOp[2] => Mux16.IN8
aluOp[2] => Mux17.IN8
aluOp[2] => Mux18.IN8
aluOut[0] <= aluOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
z <= z$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|bus:bus
clk => ~NO_FANOUT~
read_en[0] => Mux0.IN19
read_en[0] => Mux1.IN19
read_en[0] => Mux2.IN19
read_en[0] => Mux3.IN19
read_en[0] => Mux4.IN19
read_en[0] => Mux5.IN19
read_en[0] => Mux6.IN19
read_en[0] => Mux7.IN19
read_en[0] => Mux8.IN30
read_en[0] => Mux9.IN30
read_en[0] => Mux10.IN30
read_en[0] => Mux11.IN30
read_en[0] => Mux12.IN30
read_en[0] => Mux13.IN30
read_en[0] => Mux14.IN30
read_en[0] => Mux15.IN30
read_en[0] => Mux16.IN36
read_en[1] => Mux0.IN18
read_en[1] => Mux1.IN18
read_en[1] => Mux2.IN18
read_en[1] => Mux3.IN18
read_en[1] => Mux4.IN18
read_en[1] => Mux5.IN18
read_en[1] => Mux6.IN18
read_en[1] => Mux7.IN18
read_en[1] => Mux8.IN29
read_en[1] => Mux9.IN29
read_en[1] => Mux10.IN29
read_en[1] => Mux11.IN29
read_en[1] => Mux12.IN29
read_en[1] => Mux13.IN29
read_en[1] => Mux14.IN29
read_en[1] => Mux15.IN29
read_en[1] => Mux16.IN35
read_en[2] => Mux0.IN17
read_en[2] => Mux1.IN17
read_en[2] => Mux2.IN17
read_en[2] => Mux3.IN17
read_en[2] => Mux4.IN17
read_en[2] => Mux5.IN17
read_en[2] => Mux6.IN17
read_en[2] => Mux7.IN17
read_en[2] => Mux8.IN28
read_en[2] => Mux9.IN28
read_en[2] => Mux10.IN28
read_en[2] => Mux11.IN28
read_en[2] => Mux12.IN28
read_en[2] => Mux13.IN28
read_en[2] => Mux14.IN28
read_en[2] => Mux15.IN28
read_en[2] => Mux16.IN34
read_en[3] => Mux0.IN16
read_en[3] => Mux1.IN16
read_en[3] => Mux2.IN16
read_en[3] => Mux3.IN16
read_en[3] => Mux4.IN16
read_en[3] => Mux5.IN16
read_en[3] => Mux6.IN16
read_en[3] => Mux7.IN16
read_en[3] => Mux8.IN27
read_en[3] => Mux9.IN27
read_en[3] => Mux10.IN27
read_en[3] => Mux11.IN27
read_en[3] => Mux12.IN27
read_en[3] => Mux13.IN27
read_en[3] => Mux14.IN27
read_en[3] => Mux15.IN27
read_en[3] => Mux16.IN33
read_en[4] => Mux0.IN15
read_en[4] => Mux1.IN15
read_en[4] => Mux2.IN15
read_en[4] => Mux3.IN15
read_en[4] => Mux4.IN15
read_en[4] => Mux5.IN15
read_en[4] => Mux6.IN15
read_en[4] => Mux7.IN15
read_en[4] => Mux8.IN26
read_en[4] => Mux9.IN26
read_en[4] => Mux10.IN26
read_en[4] => Mux11.IN26
read_en[4] => Mux12.IN26
read_en[4] => Mux13.IN26
read_en[4] => Mux14.IN26
read_en[4] => Mux15.IN26
read_en[4] => Mux16.IN32
ir[0] => Mux0.IN20
ir[0] => Mux8.IN31
ir[1] => Mux1.IN20
ir[1] => Mux9.IN31
ir[2] => Mux2.IN20
ir[2] => Mux10.IN31
ir[3] => Mux3.IN20
ir[3] => Mux11.IN31
ir[4] => Mux4.IN20
ir[4] => Mux12.IN31
ir[5] => Mux5.IN20
ir[5] => Mux13.IN31
ir[6] => Mux6.IN20
ir[6] => Mux14.IN31
ir[7] => Mux7.IN20
ir[7] => Mux15.IN31
tr[0] => Mux0.IN21
tr[0] => Mux0.IN22
tr[1] => Mux1.IN21
tr[1] => Mux1.IN22
tr[2] => Mux2.IN21
tr[2] => Mux2.IN22
tr[3] => Mux3.IN21
tr[3] => Mux3.IN22
tr[4] => Mux4.IN21
tr[4] => Mux4.IN22
tr[5] => Mux5.IN21
tr[5] => Mux5.IN22
tr[6] => Mux6.IN21
tr[6] => Mux6.IN22
tr[7] => Mux7.IN21
tr[7] => Mux7.IN22
dr[0] => Mux0.IN23
dr[1] => Mux1.IN23
dr[2] => Mux2.IN23
dr[3] => Mux3.IN23
dr[4] => Mux4.IN23
dr[5] => Mux5.IN23
dr[6] => Mux6.IN23
dr[7] => Mux7.IN23
ra[0] => Mux0.IN24
ra[1] => Mux1.IN24
ra[2] => Mux2.IN24
ra[3] => Mux3.IN24
ra[4] => Mux4.IN24
ra[5] => Mux5.IN24
ra[6] => Mux6.IN24
ra[7] => Mux7.IN24
ra[8] => Mux8.IN32
ra[9] => Mux9.IN32
ra[10] => Mux10.IN32
ra[11] => Mux11.IN32
ra[12] => Mux12.IN32
ra[13] => Mux13.IN32
ra[14] => Mux14.IN32
ra[15] => Mux15.IN32
rb[0] => Mux0.IN25
rb[1] => Mux1.IN25
rb[2] => Mux2.IN25
rb[3] => Mux3.IN25
rb[4] => Mux4.IN25
rb[5] => Mux5.IN25
rb[6] => Mux6.IN25
rb[7] => Mux7.IN25
rb[8] => Mux8.IN33
rb[9] => Mux9.IN33
rb[10] => Mux10.IN33
rb[11] => Mux11.IN33
rb[12] => Mux12.IN33
rb[13] => Mux13.IN33
rb[14] => Mux14.IN33
rb[15] => Mux15.IN33
ro[0] => Mux0.IN26
ro[1] => Mux1.IN26
ro[2] => Mux2.IN26
ro[3] => Mux3.IN26
ro[4] => Mux4.IN26
ro[5] => Mux5.IN26
ro[6] => Mux6.IN26
ro[7] => Mux7.IN26
ro[8] => Mux8.IN34
ro[9] => Mux9.IN34
ro[10] => Mux10.IN34
ro[11] => Mux11.IN34
ro[12] => Mux12.IN34
ro[13] => Mux13.IN34
ro[14] => Mux14.IN34
ro[15] => Mux15.IN34
rcol1[0] => Mux0.IN27
rcol1[1] => Mux1.IN27
rcol1[2] => Mux2.IN27
rcol1[3] => Mux3.IN27
rcol1[4] => Mux4.IN27
rcol1[5] => Mux5.IN27
rcol1[6] => Mux6.IN27
rcol1[7] => Mux7.IN27
rcol2[0] => Mux0.IN28
rcol2[1] => Mux1.IN28
rcol2[2] => Mux2.IN28
rcol2[3] => Mux3.IN28
rcol2[4] => Mux4.IN28
rcol2[5] => Mux5.IN28
rcol2[6] => Mux6.IN28
rcol2[7] => Mux7.IN28
rn[0] => Mux0.IN29
rn[1] => Mux1.IN29
rn[2] => Mux2.IN29
rn[3] => Mux3.IN29
rn[4] => Mux4.IN29
rn[5] => Mux5.IN29
rn[6] => Mux6.IN29
rn[7] => Mux7.IN29
rp[0] => Mux0.IN30
rp[1] => Mux1.IN30
rp[2] => Mux2.IN30
rp[3] => Mux3.IN30
rp[4] => Mux4.IN30
rp[5] => Mux5.IN30
rp[6] => Mux6.IN30
rp[7] => Mux7.IN30
rc[0] => Mux0.IN31
rc[1] => Mux1.IN31
rc[2] => Mux2.IN31
rc[3] => Mux3.IN31
rc[4] => Mux4.IN31
rc[5] => Mux5.IN31
rc[6] => Mux6.IN31
rc[7] => Mux7.IN31
rr[0] => Mux0.IN32
rr[1] => Mux1.IN32
rr[2] => Mux2.IN32
rr[3] => Mux3.IN32
rr[4] => Mux4.IN32
rr[5] => Mux5.IN32
rr[6] => Mux6.IN32
rr[7] => Mux7.IN32
rt[0] => Mux0.IN33
rt[1] => Mux1.IN33
rt[2] => Mux2.IN33
rt[3] => Mux3.IN33
rt[4] => Mux4.IN33
rt[5] => Mux5.IN33
rt[6] => Mux6.IN33
rt[7] => Mux7.IN33
rt[8] => Mux8.IN35
rt[9] => Mux9.IN35
rt[10] => Mux10.IN35
rt[11] => Mux11.IN35
rt[12] => Mux12.IN35
rt[13] => Mux13.IN35
rt[14] => Mux14.IN35
rt[15] => Mux15.IN35
ac[0] => Mux0.IN35
ac[1] => Mux1.IN35
ac[2] => Mux2.IN35
ac[3] => Mux3.IN35
ac[4] => Mux4.IN35
ac[5] => Mux5.IN35
ac[6] => Mux6.IN35
ac[7] => Mux7.IN35
ac[8] => Mux0.IN34
ac[8] => Mux8.IN36
ac[9] => Mux1.IN34
ac[9] => Mux9.IN36
ac[10] => Mux2.IN34
ac[10] => Mux10.IN36
ac[11] => Mux3.IN34
ac[11] => Mux11.IN36
ac[12] => Mux4.IN34
ac[12] => Mux12.IN36
ac[13] => Mux5.IN34
ac[13] => Mux13.IN36
ac[14] => Mux6.IN34
ac[14] => Mux14.IN36
ac[15] => Mux7.IN34
ac[15] => Mux15.IN36
dram[0] => Mux0.IN36
dram[1] => Mux1.IN36
dram[2] => Mux2.IN36
dram[3] => Mux3.IN36
dram[4] => Mux4.IN36
dram[5] => Mux5.IN36
dram[6] => Mux6.IN36
dram[7] => Mux7.IN36
busIn[0] <= busIn[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[1] <= busIn[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[2] <= busIn[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[3] <= busIn[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[4] <= busIn[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[5] <= busIn[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[6] <= busIn[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[7] <= busIn[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[8] <= busIn[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[9] <= busIn[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[10] <= busIn[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[11] <= busIn[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[12] <= busIn[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[13] <= busIn[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[14] <= busIn[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[15] <= busIn[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[1].coren|control_unit:cu
clk => end_process~reg0.CLK
clk => present[0].CLK
clk => present[1].CLK
clk => present[2].CLK
clk => present[3].CLK
clk => present[4].CLK
clk => present[5].CLK
z => Mux3.IN62
z => Mux1.IN50
status => Mux0.IN62
instruction[0] => Mux0.IN63
instruction[1] => Mux1.IN63
instruction[2] => Mux3.IN63
instruction[3] => Mux4.IN63
instruction[4] => Mux5.IN63
instruction[5] => Mux6.IN63
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[0] <= write_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[1] <= write_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[2] <= write_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[3] <= write_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[4] <= write_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[5] <= write_en[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[6] <= write_en[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[7] <= write_en[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[8] <= write_en[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[9] <= write_en[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[10] <= write_en[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[11] <= write_en[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[12] <= write_en[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[13] <= write_en[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[14] <= write_en[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[15] <= write_en[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[16] <= write_en[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[17] <= write_en[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[18] <= write_en[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[0] <= inc_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[1] <= inc_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[0] <= read_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[1] <= read_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[2] <= read_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[3] <= read_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[4] <= read_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_IRAM <= read_IRAM$latch.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren
clk => clk.IN20
dram_out[0] => dram_out[0].IN1
dram_out[1] => dram_out[1].IN1
dram_out[2] => dram_out[2].IN1
dram_out[3] => dram_out[3].IN1
dram_out[4] => dram_out[4].IN1
dram_out[5] => dram_out[5].IN1
dram_out[6] => dram_out[6].IN1
dram_out[7] => dram_out[7].IN1
iram_out[0] => iram_out[0].IN1
iram_out[1] => iram_out[1].IN1
iram_out[2] => iram_out[2].IN1
iram_out[3] => iram_out[3].IN1
iram_out[4] => iram_out[4].IN1
iram_out[5] => iram_out[5].IN1
iram_out[6] => iram_out[6].IN1
iram_out[7] => iram_out[7].IN1
status => status.IN1
rst => rst.IN17
dram_wrEn <= control_unit:cu.write_en
read_IRAM <= control_unit:cu.read_IRAM
pc_out[0] <= reginc:pc.dataOut
pc_out[1] <= reginc:pc.dataOut
pc_out[2] <= reginc:pc.dataOut
pc_out[3] <= reginc:pc.dataOut
pc_out[4] <= reginc:pc.dataOut
pc_out[5] <= reginc:pc.dataOut
pc_out[6] <= reginc:pc.dataOut
pc_out[7] <= reginc:pc.dataOut
ar_out[0] <= register:ar.dataOut
ar_out[1] <= register:ar.dataOut
ar_out[2] <= register:ar.dataOut
ar_out[3] <= register:ar.dataOut
ar_out[4] <= register:ar.dataOut
ar_out[5] <= register:ar.dataOut
ar_out[6] <= register:ar.dataOut
ar_out[7] <= register:ar.dataOut
ar_out[8] <= register:ar.dataOut
ar_out[9] <= register:ar.dataOut
ar_out[10] <= register:ar.dataOut
ar_out[11] <= register:ar.dataOut
ar_out[12] <= register:ar.dataOut
ar_out[13] <= register:ar.dataOut
ar_out[14] <= register:ar.dataOut
ar_out[15] <= register:ar.dataOut
bus_out[0] <= bus_out[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
end_process <= control_unit:cu.end_process


|multi_core_processor|core:processor[2].coren|register:ar
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:ir
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:tr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:dr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:ra
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:rb
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:ro
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:rn
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:rcol1
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:rcol2
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:rp
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:rc
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:rr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:rt
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|register:r
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|reginc:pc
dataIn[0] => dataOut.DATAB
dataIn[1] => dataOut.DATAB
dataIn[2] => dataOut.DATAB
dataIn[3] => dataOut.DATAB
dataIn[4] => dataOut.DATAB
dataIn[5] => dataOut.DATAB
dataIn[6] => dataOut.DATAB
dataIn[7] => dataOut.DATAB
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|acc:ac
dataIn[0] => Add0.IN32
dataIn[0] => dataOut.DATAA
dataIn[1] => Add0.IN31
dataIn[1] => dataOut.DATAA
dataIn[2] => Add0.IN30
dataIn[2] => dataOut.DATAA
dataIn[3] => Add0.IN29
dataIn[3] => dataOut.DATAA
dataIn[4] => Add0.IN28
dataIn[4] => dataOut.DATAA
dataIn[5] => Add0.IN27
dataIn[5] => dataOut.DATAA
dataIn[6] => Add0.IN26
dataIn[6] => dataOut.DATAA
dataIn[7] => Add0.IN25
dataIn[7] => dataOut.DATAA
dataIn[8] => Add0.IN24
dataIn[8] => dataOut.DATAA
dataIn[9] => Add0.IN23
dataIn[9] => dataOut.DATAA
dataIn[10] => Add0.IN22
dataIn[10] => dataOut.DATAA
dataIn[11] => Add0.IN21
dataIn[11] => dataOut.DATAA
dataIn[12] => Add0.IN20
dataIn[12] => dataOut.DATAA
dataIn[13] => Add0.IN19
dataIn[13] => dataOut.DATAA
dataIn[14] => Add0.IN18
dataIn[14] => dataOut.DATAA
dataIn[15] => Add0.IN17
dataIn[15] => dataOut.DATAA
aluIn[0] => Add1.IN32
aluIn[0] => dataOut.DATAA
aluIn[1] => Add1.IN31
aluIn[1] => dataOut.DATAA
aluIn[2] => Add1.IN30
aluIn[2] => dataOut.DATAA
aluIn[3] => Add1.IN29
aluIn[3] => dataOut.DATAA
aluIn[4] => Add1.IN28
aluIn[4] => dataOut.DATAA
aluIn[5] => Add1.IN27
aluIn[5] => dataOut.DATAA
aluIn[6] => Add1.IN26
aluIn[6] => dataOut.DATAA
aluIn[7] => Add1.IN25
aluIn[7] => dataOut.DATAA
aluIn[8] => Add1.IN24
aluIn[8] => dataOut.DATAA
aluIn[9] => Add1.IN23
aluIn[9] => dataOut.DATAA
aluIn[10] => Add1.IN22
aluIn[10] => dataOut.DATAA
aluIn[11] => Add1.IN21
aluIn[11] => dataOut.DATAA
aluIn[12] => Add1.IN20
aluIn[12] => dataOut.DATAA
aluIn[13] => Add1.IN19
aluIn[13] => dataOut.DATAA
aluIn[14] => Add1.IN18
aluIn[14] => dataOut.DATAA
aluIn[15] => Add1.IN17
aluIn[15] => dataOut.DATAA
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => always0.IN1
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
alu_en => always0.IN1
alu_en => always0.IN1
alu_en => always0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|alu:alu
clk => ~NO_FANOUT~
aluIn1[0] => Add0.IN16
aluIn1[0] => Add1.IN32
aluIn1[0] => Mult0.IN15
aluIn1[0] => Add2.IN32
aluIn1[0] => aluOut.IN0
aluIn1[1] => Add0.IN15
aluIn1[1] => Add1.IN31
aluIn1[1] => Mult0.IN14
aluIn1[1] => Add2.IN31
aluIn1[1] => aluOut.IN0
aluIn1[2] => Add0.IN14
aluIn1[2] => Add1.IN30
aluIn1[2] => Mult0.IN13
aluIn1[2] => Add2.IN30
aluIn1[2] => aluOut.IN0
aluIn1[3] => Add0.IN13
aluIn1[3] => Add1.IN29
aluIn1[3] => Mult0.IN12
aluIn1[3] => Add2.IN29
aluIn1[3] => aluOut.IN0
aluIn1[4] => Add0.IN12
aluIn1[4] => Add1.IN28
aluIn1[4] => Mult0.IN11
aluIn1[4] => Add2.IN28
aluIn1[4] => aluOut.IN0
aluIn1[5] => Add0.IN11
aluIn1[5] => Add1.IN27
aluIn1[5] => Mult0.IN10
aluIn1[5] => Add2.IN27
aluIn1[5] => aluOut.IN0
aluIn1[6] => Add0.IN10
aluIn1[6] => Add1.IN26
aluIn1[6] => Mult0.IN9
aluIn1[6] => Add2.IN26
aluIn1[6] => aluOut.IN0
aluIn1[7] => Add0.IN9
aluIn1[7] => Add1.IN25
aluIn1[7] => Mult0.IN8
aluIn1[7] => Add2.IN25
aluIn1[7] => aluOut.IN0
aluIn1[8] => Add0.IN8
aluIn1[8] => Add1.IN24
aluIn1[8] => Mult0.IN7
aluIn1[8] => Add2.IN24
aluIn1[8] => aluOut.IN0
aluIn1[9] => Add0.IN7
aluIn1[9] => Add1.IN23
aluIn1[9] => Mult0.IN6
aluIn1[9] => Add2.IN23
aluIn1[9] => aluOut.IN0
aluIn1[10] => Add0.IN6
aluIn1[10] => Add1.IN22
aluIn1[10] => Mult0.IN5
aluIn1[10] => Add2.IN22
aluIn1[10] => aluOut.IN0
aluIn1[11] => Add0.IN5
aluIn1[11] => Add1.IN21
aluIn1[11] => Mult0.IN4
aluIn1[11] => Add2.IN21
aluIn1[11] => aluOut.IN0
aluIn1[12] => Add0.IN4
aluIn1[12] => Add1.IN20
aluIn1[12] => Mult0.IN3
aluIn1[12] => Add2.IN20
aluIn1[12] => aluOut.IN0
aluIn1[13] => Add0.IN3
aluIn1[13] => Add1.IN19
aluIn1[13] => Mult0.IN2
aluIn1[13] => Add2.IN19
aluIn1[13] => aluOut.IN0
aluIn1[14] => Add0.IN2
aluIn1[14] => Add1.IN18
aluIn1[14] => Mult0.IN1
aluIn1[14] => Add2.IN18
aluIn1[14] => aluOut.IN0
aluIn1[15] => Add0.IN1
aluIn1[15] => Add1.IN17
aluIn1[15] => Mult0.IN0
aluIn1[15] => Add2.IN17
aluIn1[15] => aluOut.IN0
aluIn2[0] => Add0.IN32
aluIn2[0] => Mult0.IN31
aluIn2[0] => aluOut.IN1
aluIn2[0] => Add1.IN16
aluIn2[1] => Add0.IN31
aluIn2[1] => Mult0.IN30
aluIn2[1] => aluOut.IN1
aluIn2[1] => Add1.IN15
aluIn2[2] => Add0.IN30
aluIn2[2] => Mult0.IN29
aluIn2[2] => aluOut.IN1
aluIn2[2] => Add1.IN14
aluIn2[3] => Add0.IN29
aluIn2[3] => Mult0.IN28
aluIn2[3] => aluOut.IN1
aluIn2[3] => Add1.IN13
aluIn2[4] => Add0.IN28
aluIn2[4] => Mult0.IN27
aluIn2[4] => aluOut.IN1
aluIn2[4] => Add1.IN12
aluIn2[5] => Add0.IN27
aluIn2[5] => Mult0.IN26
aluIn2[5] => aluOut.IN1
aluIn2[5] => Add1.IN11
aluIn2[6] => Add0.IN26
aluIn2[6] => Mult0.IN25
aluIn2[6] => aluOut.IN1
aluIn2[6] => Add1.IN10
aluIn2[7] => Add0.IN25
aluIn2[7] => Mult0.IN24
aluIn2[7] => aluOut.IN1
aluIn2[7] => Add1.IN9
aluIn2[8] => Add0.IN24
aluIn2[8] => Mult0.IN23
aluIn2[8] => aluOut.IN1
aluIn2[8] => Add1.IN8
aluIn2[9] => Add0.IN23
aluIn2[9] => Mult0.IN22
aluIn2[9] => aluOut.IN1
aluIn2[9] => Add1.IN7
aluIn2[10] => Add0.IN22
aluIn2[10] => Mult0.IN21
aluIn2[10] => aluOut.IN1
aluIn2[10] => Add1.IN6
aluIn2[11] => Add0.IN21
aluIn2[11] => Mult0.IN20
aluIn2[11] => aluOut.IN1
aluIn2[11] => Add1.IN5
aluIn2[12] => Add0.IN20
aluIn2[12] => Mult0.IN19
aluIn2[12] => aluOut.IN1
aluIn2[12] => Add1.IN4
aluIn2[13] => Add0.IN19
aluIn2[13] => Mult0.IN18
aluIn2[13] => aluOut.IN1
aluIn2[13] => Add1.IN3
aluIn2[14] => Add0.IN18
aluIn2[14] => Mult0.IN17
aluIn2[14] => aluOut.IN1
aluIn2[14] => Add1.IN2
aluIn2[15] => Add0.IN17
aluIn2[15] => Mult0.IN16
aluIn2[15] => aluOut.IN1
aluIn2[15] => Add1.IN1
aluOp[0] => Mux0.IN10
aluOp[0] => Mux1.IN10
aluOp[0] => Mux2.IN10
aluOp[0] => Mux3.IN10
aluOp[0] => Mux4.IN10
aluOp[0] => Mux5.IN10
aluOp[0] => Mux6.IN10
aluOp[0] => Mux7.IN10
aluOp[0] => Mux8.IN10
aluOp[0] => Mux9.IN10
aluOp[0] => Mux10.IN10
aluOp[0] => Mux11.IN10
aluOp[0] => Mux12.IN10
aluOp[0] => Mux13.IN10
aluOp[0] => Mux14.IN10
aluOp[0] => Mux15.IN10
aluOp[0] => Mux16.IN10
aluOp[0] => Mux17.IN10
aluOp[0] => Mux18.IN10
aluOp[1] => Mux0.IN9
aluOp[1] => Mux1.IN9
aluOp[1] => Mux2.IN9
aluOp[1] => Mux3.IN9
aluOp[1] => Mux4.IN9
aluOp[1] => Mux5.IN9
aluOp[1] => Mux6.IN9
aluOp[1] => Mux7.IN9
aluOp[1] => Mux8.IN9
aluOp[1] => Mux9.IN9
aluOp[1] => Mux10.IN9
aluOp[1] => Mux11.IN9
aluOp[1] => Mux12.IN9
aluOp[1] => Mux13.IN9
aluOp[1] => Mux14.IN9
aluOp[1] => Mux15.IN9
aluOp[1] => Mux16.IN9
aluOp[1] => Mux17.IN9
aluOp[1] => Mux18.IN9
aluOp[2] => Mux0.IN8
aluOp[2] => Mux1.IN8
aluOp[2] => Mux2.IN8
aluOp[2] => Mux3.IN8
aluOp[2] => Mux4.IN8
aluOp[2] => Mux5.IN8
aluOp[2] => Mux6.IN8
aluOp[2] => Mux7.IN8
aluOp[2] => Mux8.IN8
aluOp[2] => Mux9.IN8
aluOp[2] => Mux10.IN8
aluOp[2] => Mux11.IN8
aluOp[2] => Mux12.IN8
aluOp[2] => Mux13.IN8
aluOp[2] => Mux14.IN8
aluOp[2] => Mux15.IN8
aluOp[2] => Mux16.IN8
aluOp[2] => Mux17.IN8
aluOp[2] => Mux18.IN8
aluOut[0] <= aluOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
z <= z$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|bus:bus
clk => ~NO_FANOUT~
read_en[0] => Mux0.IN19
read_en[0] => Mux1.IN19
read_en[0] => Mux2.IN19
read_en[0] => Mux3.IN19
read_en[0] => Mux4.IN19
read_en[0] => Mux5.IN19
read_en[0] => Mux6.IN19
read_en[0] => Mux7.IN19
read_en[0] => Mux8.IN30
read_en[0] => Mux9.IN30
read_en[0] => Mux10.IN30
read_en[0] => Mux11.IN30
read_en[0] => Mux12.IN30
read_en[0] => Mux13.IN30
read_en[0] => Mux14.IN30
read_en[0] => Mux15.IN30
read_en[0] => Mux16.IN36
read_en[1] => Mux0.IN18
read_en[1] => Mux1.IN18
read_en[1] => Mux2.IN18
read_en[1] => Mux3.IN18
read_en[1] => Mux4.IN18
read_en[1] => Mux5.IN18
read_en[1] => Mux6.IN18
read_en[1] => Mux7.IN18
read_en[1] => Mux8.IN29
read_en[1] => Mux9.IN29
read_en[1] => Mux10.IN29
read_en[1] => Mux11.IN29
read_en[1] => Mux12.IN29
read_en[1] => Mux13.IN29
read_en[1] => Mux14.IN29
read_en[1] => Mux15.IN29
read_en[1] => Mux16.IN35
read_en[2] => Mux0.IN17
read_en[2] => Mux1.IN17
read_en[2] => Mux2.IN17
read_en[2] => Mux3.IN17
read_en[2] => Mux4.IN17
read_en[2] => Mux5.IN17
read_en[2] => Mux6.IN17
read_en[2] => Mux7.IN17
read_en[2] => Mux8.IN28
read_en[2] => Mux9.IN28
read_en[2] => Mux10.IN28
read_en[2] => Mux11.IN28
read_en[2] => Mux12.IN28
read_en[2] => Mux13.IN28
read_en[2] => Mux14.IN28
read_en[2] => Mux15.IN28
read_en[2] => Mux16.IN34
read_en[3] => Mux0.IN16
read_en[3] => Mux1.IN16
read_en[3] => Mux2.IN16
read_en[3] => Mux3.IN16
read_en[3] => Mux4.IN16
read_en[3] => Mux5.IN16
read_en[3] => Mux6.IN16
read_en[3] => Mux7.IN16
read_en[3] => Mux8.IN27
read_en[3] => Mux9.IN27
read_en[3] => Mux10.IN27
read_en[3] => Mux11.IN27
read_en[3] => Mux12.IN27
read_en[3] => Mux13.IN27
read_en[3] => Mux14.IN27
read_en[3] => Mux15.IN27
read_en[3] => Mux16.IN33
read_en[4] => Mux0.IN15
read_en[4] => Mux1.IN15
read_en[4] => Mux2.IN15
read_en[4] => Mux3.IN15
read_en[4] => Mux4.IN15
read_en[4] => Mux5.IN15
read_en[4] => Mux6.IN15
read_en[4] => Mux7.IN15
read_en[4] => Mux8.IN26
read_en[4] => Mux9.IN26
read_en[4] => Mux10.IN26
read_en[4] => Mux11.IN26
read_en[4] => Mux12.IN26
read_en[4] => Mux13.IN26
read_en[4] => Mux14.IN26
read_en[4] => Mux15.IN26
read_en[4] => Mux16.IN32
ir[0] => Mux0.IN20
ir[0] => Mux8.IN31
ir[1] => Mux1.IN20
ir[1] => Mux9.IN31
ir[2] => Mux2.IN20
ir[2] => Mux10.IN31
ir[3] => Mux3.IN20
ir[3] => Mux11.IN31
ir[4] => Mux4.IN20
ir[4] => Mux12.IN31
ir[5] => Mux5.IN20
ir[5] => Mux13.IN31
ir[6] => Mux6.IN20
ir[6] => Mux14.IN31
ir[7] => Mux7.IN20
ir[7] => Mux15.IN31
tr[0] => Mux0.IN21
tr[0] => Mux0.IN22
tr[1] => Mux1.IN21
tr[1] => Mux1.IN22
tr[2] => Mux2.IN21
tr[2] => Mux2.IN22
tr[3] => Mux3.IN21
tr[3] => Mux3.IN22
tr[4] => Mux4.IN21
tr[4] => Mux4.IN22
tr[5] => Mux5.IN21
tr[5] => Mux5.IN22
tr[6] => Mux6.IN21
tr[6] => Mux6.IN22
tr[7] => Mux7.IN21
tr[7] => Mux7.IN22
dr[0] => Mux0.IN23
dr[1] => Mux1.IN23
dr[2] => Mux2.IN23
dr[3] => Mux3.IN23
dr[4] => Mux4.IN23
dr[5] => Mux5.IN23
dr[6] => Mux6.IN23
dr[7] => Mux7.IN23
ra[0] => Mux0.IN24
ra[1] => Mux1.IN24
ra[2] => Mux2.IN24
ra[3] => Mux3.IN24
ra[4] => Mux4.IN24
ra[5] => Mux5.IN24
ra[6] => Mux6.IN24
ra[7] => Mux7.IN24
ra[8] => Mux8.IN32
ra[9] => Mux9.IN32
ra[10] => Mux10.IN32
ra[11] => Mux11.IN32
ra[12] => Mux12.IN32
ra[13] => Mux13.IN32
ra[14] => Mux14.IN32
ra[15] => Mux15.IN32
rb[0] => Mux0.IN25
rb[1] => Mux1.IN25
rb[2] => Mux2.IN25
rb[3] => Mux3.IN25
rb[4] => Mux4.IN25
rb[5] => Mux5.IN25
rb[6] => Mux6.IN25
rb[7] => Mux7.IN25
rb[8] => Mux8.IN33
rb[9] => Mux9.IN33
rb[10] => Mux10.IN33
rb[11] => Mux11.IN33
rb[12] => Mux12.IN33
rb[13] => Mux13.IN33
rb[14] => Mux14.IN33
rb[15] => Mux15.IN33
ro[0] => Mux0.IN26
ro[1] => Mux1.IN26
ro[2] => Mux2.IN26
ro[3] => Mux3.IN26
ro[4] => Mux4.IN26
ro[5] => Mux5.IN26
ro[6] => Mux6.IN26
ro[7] => Mux7.IN26
ro[8] => Mux8.IN34
ro[9] => Mux9.IN34
ro[10] => Mux10.IN34
ro[11] => Mux11.IN34
ro[12] => Mux12.IN34
ro[13] => Mux13.IN34
ro[14] => Mux14.IN34
ro[15] => Mux15.IN34
rcol1[0] => Mux0.IN27
rcol1[1] => Mux1.IN27
rcol1[2] => Mux2.IN27
rcol1[3] => Mux3.IN27
rcol1[4] => Mux4.IN27
rcol1[5] => Mux5.IN27
rcol1[6] => Mux6.IN27
rcol1[7] => Mux7.IN27
rcol2[0] => Mux0.IN28
rcol2[1] => Mux1.IN28
rcol2[2] => Mux2.IN28
rcol2[3] => Mux3.IN28
rcol2[4] => Mux4.IN28
rcol2[5] => Mux5.IN28
rcol2[6] => Mux6.IN28
rcol2[7] => Mux7.IN28
rn[0] => Mux0.IN29
rn[1] => Mux1.IN29
rn[2] => Mux2.IN29
rn[3] => Mux3.IN29
rn[4] => Mux4.IN29
rn[5] => Mux5.IN29
rn[6] => Mux6.IN29
rn[7] => Mux7.IN29
rp[0] => Mux0.IN30
rp[1] => Mux1.IN30
rp[2] => Mux2.IN30
rp[3] => Mux3.IN30
rp[4] => Mux4.IN30
rp[5] => Mux5.IN30
rp[6] => Mux6.IN30
rp[7] => Mux7.IN30
rc[0] => Mux0.IN31
rc[1] => Mux1.IN31
rc[2] => Mux2.IN31
rc[3] => Mux3.IN31
rc[4] => Mux4.IN31
rc[5] => Mux5.IN31
rc[6] => Mux6.IN31
rc[7] => Mux7.IN31
rr[0] => Mux0.IN32
rr[1] => Mux1.IN32
rr[2] => Mux2.IN32
rr[3] => Mux3.IN32
rr[4] => Mux4.IN32
rr[5] => Mux5.IN32
rr[6] => Mux6.IN32
rr[7] => Mux7.IN32
rt[0] => Mux0.IN33
rt[1] => Mux1.IN33
rt[2] => Mux2.IN33
rt[3] => Mux3.IN33
rt[4] => Mux4.IN33
rt[5] => Mux5.IN33
rt[6] => Mux6.IN33
rt[7] => Mux7.IN33
rt[8] => Mux8.IN35
rt[9] => Mux9.IN35
rt[10] => Mux10.IN35
rt[11] => Mux11.IN35
rt[12] => Mux12.IN35
rt[13] => Mux13.IN35
rt[14] => Mux14.IN35
rt[15] => Mux15.IN35
ac[0] => Mux0.IN35
ac[1] => Mux1.IN35
ac[2] => Mux2.IN35
ac[3] => Mux3.IN35
ac[4] => Mux4.IN35
ac[5] => Mux5.IN35
ac[6] => Mux6.IN35
ac[7] => Mux7.IN35
ac[8] => Mux0.IN34
ac[8] => Mux8.IN36
ac[9] => Mux1.IN34
ac[9] => Mux9.IN36
ac[10] => Mux2.IN34
ac[10] => Mux10.IN36
ac[11] => Mux3.IN34
ac[11] => Mux11.IN36
ac[12] => Mux4.IN34
ac[12] => Mux12.IN36
ac[13] => Mux5.IN34
ac[13] => Mux13.IN36
ac[14] => Mux6.IN34
ac[14] => Mux14.IN36
ac[15] => Mux7.IN34
ac[15] => Mux15.IN36
dram[0] => Mux0.IN36
dram[1] => Mux1.IN36
dram[2] => Mux2.IN36
dram[3] => Mux3.IN36
dram[4] => Mux4.IN36
dram[5] => Mux5.IN36
dram[6] => Mux6.IN36
dram[7] => Mux7.IN36
busIn[0] <= busIn[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[1] <= busIn[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[2] <= busIn[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[3] <= busIn[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[4] <= busIn[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[5] <= busIn[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[6] <= busIn[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[7] <= busIn[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[8] <= busIn[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[9] <= busIn[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[10] <= busIn[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[11] <= busIn[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[12] <= busIn[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[13] <= busIn[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[14] <= busIn[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[15] <= busIn[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[2].coren|control_unit:cu
clk => end_process~reg0.CLK
clk => present[0].CLK
clk => present[1].CLK
clk => present[2].CLK
clk => present[3].CLK
clk => present[4].CLK
clk => present[5].CLK
z => Mux3.IN62
z => Mux1.IN50
status => Mux0.IN62
instruction[0] => Mux0.IN63
instruction[1] => Mux1.IN63
instruction[2] => Mux3.IN63
instruction[3] => Mux4.IN63
instruction[4] => Mux5.IN63
instruction[5] => Mux6.IN63
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[0] <= write_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[1] <= write_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[2] <= write_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[3] <= write_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[4] <= write_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[5] <= write_en[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[6] <= write_en[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[7] <= write_en[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[8] <= write_en[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[9] <= write_en[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[10] <= write_en[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[11] <= write_en[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[12] <= write_en[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[13] <= write_en[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[14] <= write_en[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[15] <= write_en[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[16] <= write_en[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[17] <= write_en[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[18] <= write_en[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[0] <= inc_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[1] <= inc_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[0] <= read_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[1] <= read_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[2] <= read_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[3] <= read_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[4] <= read_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_IRAM <= read_IRAM$latch.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren
clk => clk.IN20
dram_out[0] => dram_out[0].IN1
dram_out[1] => dram_out[1].IN1
dram_out[2] => dram_out[2].IN1
dram_out[3] => dram_out[3].IN1
dram_out[4] => dram_out[4].IN1
dram_out[5] => dram_out[5].IN1
dram_out[6] => dram_out[6].IN1
dram_out[7] => dram_out[7].IN1
iram_out[0] => iram_out[0].IN1
iram_out[1] => iram_out[1].IN1
iram_out[2] => iram_out[2].IN1
iram_out[3] => iram_out[3].IN1
iram_out[4] => iram_out[4].IN1
iram_out[5] => iram_out[5].IN1
iram_out[6] => iram_out[6].IN1
iram_out[7] => iram_out[7].IN1
status => status.IN1
rst => rst.IN17
dram_wrEn <= control_unit:cu.write_en
read_IRAM <= control_unit:cu.read_IRAM
pc_out[0] <= reginc:pc.dataOut
pc_out[1] <= reginc:pc.dataOut
pc_out[2] <= reginc:pc.dataOut
pc_out[3] <= reginc:pc.dataOut
pc_out[4] <= reginc:pc.dataOut
pc_out[5] <= reginc:pc.dataOut
pc_out[6] <= reginc:pc.dataOut
pc_out[7] <= reginc:pc.dataOut
ar_out[0] <= register:ar.dataOut
ar_out[1] <= register:ar.dataOut
ar_out[2] <= register:ar.dataOut
ar_out[3] <= register:ar.dataOut
ar_out[4] <= register:ar.dataOut
ar_out[5] <= register:ar.dataOut
ar_out[6] <= register:ar.dataOut
ar_out[7] <= register:ar.dataOut
ar_out[8] <= register:ar.dataOut
ar_out[9] <= register:ar.dataOut
ar_out[10] <= register:ar.dataOut
ar_out[11] <= register:ar.dataOut
ar_out[12] <= register:ar.dataOut
ar_out[13] <= register:ar.dataOut
ar_out[14] <= register:ar.dataOut
ar_out[15] <= register:ar.dataOut
bus_out[0] <= bus_out[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
end_process <= control_unit:cu.end_process


|multi_core_processor|core:processor[3].coren|register:ar
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:ir
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:tr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:dr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:ra
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:rb
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:ro
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:rn
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:rcol1
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:rcol2
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:rp
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:rc
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:rr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:rt
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|register:r
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|reginc:pc
dataIn[0] => dataOut.DATAB
dataIn[1] => dataOut.DATAB
dataIn[2] => dataOut.DATAB
dataIn[3] => dataOut.DATAB
dataIn[4] => dataOut.DATAB
dataIn[5] => dataOut.DATAB
dataIn[6] => dataOut.DATAB
dataIn[7] => dataOut.DATAB
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|acc:ac
dataIn[0] => Add0.IN32
dataIn[0] => dataOut.DATAA
dataIn[1] => Add0.IN31
dataIn[1] => dataOut.DATAA
dataIn[2] => Add0.IN30
dataIn[2] => dataOut.DATAA
dataIn[3] => Add0.IN29
dataIn[3] => dataOut.DATAA
dataIn[4] => Add0.IN28
dataIn[4] => dataOut.DATAA
dataIn[5] => Add0.IN27
dataIn[5] => dataOut.DATAA
dataIn[6] => Add0.IN26
dataIn[6] => dataOut.DATAA
dataIn[7] => Add0.IN25
dataIn[7] => dataOut.DATAA
dataIn[8] => Add0.IN24
dataIn[8] => dataOut.DATAA
dataIn[9] => Add0.IN23
dataIn[9] => dataOut.DATAA
dataIn[10] => Add0.IN22
dataIn[10] => dataOut.DATAA
dataIn[11] => Add0.IN21
dataIn[11] => dataOut.DATAA
dataIn[12] => Add0.IN20
dataIn[12] => dataOut.DATAA
dataIn[13] => Add0.IN19
dataIn[13] => dataOut.DATAA
dataIn[14] => Add0.IN18
dataIn[14] => dataOut.DATAA
dataIn[15] => Add0.IN17
dataIn[15] => dataOut.DATAA
aluIn[0] => Add1.IN32
aluIn[0] => dataOut.DATAA
aluIn[1] => Add1.IN31
aluIn[1] => dataOut.DATAA
aluIn[2] => Add1.IN30
aluIn[2] => dataOut.DATAA
aluIn[3] => Add1.IN29
aluIn[3] => dataOut.DATAA
aluIn[4] => Add1.IN28
aluIn[4] => dataOut.DATAA
aluIn[5] => Add1.IN27
aluIn[5] => dataOut.DATAA
aluIn[6] => Add1.IN26
aluIn[6] => dataOut.DATAA
aluIn[7] => Add1.IN25
aluIn[7] => dataOut.DATAA
aluIn[8] => Add1.IN24
aluIn[8] => dataOut.DATAA
aluIn[9] => Add1.IN23
aluIn[9] => dataOut.DATAA
aluIn[10] => Add1.IN22
aluIn[10] => dataOut.DATAA
aluIn[11] => Add1.IN21
aluIn[11] => dataOut.DATAA
aluIn[12] => Add1.IN20
aluIn[12] => dataOut.DATAA
aluIn[13] => Add1.IN19
aluIn[13] => dataOut.DATAA
aluIn[14] => Add1.IN18
aluIn[14] => dataOut.DATAA
aluIn[15] => Add1.IN17
aluIn[15] => dataOut.DATAA
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => always0.IN1
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
alu_en => always0.IN1
alu_en => always0.IN1
alu_en => always0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|alu:alu
clk => ~NO_FANOUT~
aluIn1[0] => Add0.IN16
aluIn1[0] => Add1.IN32
aluIn1[0] => Mult0.IN15
aluIn1[0] => Add2.IN32
aluIn1[0] => aluOut.IN0
aluIn1[1] => Add0.IN15
aluIn1[1] => Add1.IN31
aluIn1[1] => Mult0.IN14
aluIn1[1] => Add2.IN31
aluIn1[1] => aluOut.IN0
aluIn1[2] => Add0.IN14
aluIn1[2] => Add1.IN30
aluIn1[2] => Mult0.IN13
aluIn1[2] => Add2.IN30
aluIn1[2] => aluOut.IN0
aluIn1[3] => Add0.IN13
aluIn1[3] => Add1.IN29
aluIn1[3] => Mult0.IN12
aluIn1[3] => Add2.IN29
aluIn1[3] => aluOut.IN0
aluIn1[4] => Add0.IN12
aluIn1[4] => Add1.IN28
aluIn1[4] => Mult0.IN11
aluIn1[4] => Add2.IN28
aluIn1[4] => aluOut.IN0
aluIn1[5] => Add0.IN11
aluIn1[5] => Add1.IN27
aluIn1[5] => Mult0.IN10
aluIn1[5] => Add2.IN27
aluIn1[5] => aluOut.IN0
aluIn1[6] => Add0.IN10
aluIn1[6] => Add1.IN26
aluIn1[6] => Mult0.IN9
aluIn1[6] => Add2.IN26
aluIn1[6] => aluOut.IN0
aluIn1[7] => Add0.IN9
aluIn1[7] => Add1.IN25
aluIn1[7] => Mult0.IN8
aluIn1[7] => Add2.IN25
aluIn1[7] => aluOut.IN0
aluIn1[8] => Add0.IN8
aluIn1[8] => Add1.IN24
aluIn1[8] => Mult0.IN7
aluIn1[8] => Add2.IN24
aluIn1[8] => aluOut.IN0
aluIn1[9] => Add0.IN7
aluIn1[9] => Add1.IN23
aluIn1[9] => Mult0.IN6
aluIn1[9] => Add2.IN23
aluIn1[9] => aluOut.IN0
aluIn1[10] => Add0.IN6
aluIn1[10] => Add1.IN22
aluIn1[10] => Mult0.IN5
aluIn1[10] => Add2.IN22
aluIn1[10] => aluOut.IN0
aluIn1[11] => Add0.IN5
aluIn1[11] => Add1.IN21
aluIn1[11] => Mult0.IN4
aluIn1[11] => Add2.IN21
aluIn1[11] => aluOut.IN0
aluIn1[12] => Add0.IN4
aluIn1[12] => Add1.IN20
aluIn1[12] => Mult0.IN3
aluIn1[12] => Add2.IN20
aluIn1[12] => aluOut.IN0
aluIn1[13] => Add0.IN3
aluIn1[13] => Add1.IN19
aluIn1[13] => Mult0.IN2
aluIn1[13] => Add2.IN19
aluIn1[13] => aluOut.IN0
aluIn1[14] => Add0.IN2
aluIn1[14] => Add1.IN18
aluIn1[14] => Mult0.IN1
aluIn1[14] => Add2.IN18
aluIn1[14] => aluOut.IN0
aluIn1[15] => Add0.IN1
aluIn1[15] => Add1.IN17
aluIn1[15] => Mult0.IN0
aluIn1[15] => Add2.IN17
aluIn1[15] => aluOut.IN0
aluIn2[0] => Add0.IN32
aluIn2[0] => Mult0.IN31
aluIn2[0] => aluOut.IN1
aluIn2[0] => Add1.IN16
aluIn2[1] => Add0.IN31
aluIn2[1] => Mult0.IN30
aluIn2[1] => aluOut.IN1
aluIn2[1] => Add1.IN15
aluIn2[2] => Add0.IN30
aluIn2[2] => Mult0.IN29
aluIn2[2] => aluOut.IN1
aluIn2[2] => Add1.IN14
aluIn2[3] => Add0.IN29
aluIn2[3] => Mult0.IN28
aluIn2[3] => aluOut.IN1
aluIn2[3] => Add1.IN13
aluIn2[4] => Add0.IN28
aluIn2[4] => Mult0.IN27
aluIn2[4] => aluOut.IN1
aluIn2[4] => Add1.IN12
aluIn2[5] => Add0.IN27
aluIn2[5] => Mult0.IN26
aluIn2[5] => aluOut.IN1
aluIn2[5] => Add1.IN11
aluIn2[6] => Add0.IN26
aluIn2[6] => Mult0.IN25
aluIn2[6] => aluOut.IN1
aluIn2[6] => Add1.IN10
aluIn2[7] => Add0.IN25
aluIn2[7] => Mult0.IN24
aluIn2[7] => aluOut.IN1
aluIn2[7] => Add1.IN9
aluIn2[8] => Add0.IN24
aluIn2[8] => Mult0.IN23
aluIn2[8] => aluOut.IN1
aluIn2[8] => Add1.IN8
aluIn2[9] => Add0.IN23
aluIn2[9] => Mult0.IN22
aluIn2[9] => aluOut.IN1
aluIn2[9] => Add1.IN7
aluIn2[10] => Add0.IN22
aluIn2[10] => Mult0.IN21
aluIn2[10] => aluOut.IN1
aluIn2[10] => Add1.IN6
aluIn2[11] => Add0.IN21
aluIn2[11] => Mult0.IN20
aluIn2[11] => aluOut.IN1
aluIn2[11] => Add1.IN5
aluIn2[12] => Add0.IN20
aluIn2[12] => Mult0.IN19
aluIn2[12] => aluOut.IN1
aluIn2[12] => Add1.IN4
aluIn2[13] => Add0.IN19
aluIn2[13] => Mult0.IN18
aluIn2[13] => aluOut.IN1
aluIn2[13] => Add1.IN3
aluIn2[14] => Add0.IN18
aluIn2[14] => Mult0.IN17
aluIn2[14] => aluOut.IN1
aluIn2[14] => Add1.IN2
aluIn2[15] => Add0.IN17
aluIn2[15] => Mult0.IN16
aluIn2[15] => aluOut.IN1
aluIn2[15] => Add1.IN1
aluOp[0] => Mux0.IN10
aluOp[0] => Mux1.IN10
aluOp[0] => Mux2.IN10
aluOp[0] => Mux3.IN10
aluOp[0] => Mux4.IN10
aluOp[0] => Mux5.IN10
aluOp[0] => Mux6.IN10
aluOp[0] => Mux7.IN10
aluOp[0] => Mux8.IN10
aluOp[0] => Mux9.IN10
aluOp[0] => Mux10.IN10
aluOp[0] => Mux11.IN10
aluOp[0] => Mux12.IN10
aluOp[0] => Mux13.IN10
aluOp[0] => Mux14.IN10
aluOp[0] => Mux15.IN10
aluOp[0] => Mux16.IN10
aluOp[0] => Mux17.IN10
aluOp[0] => Mux18.IN10
aluOp[1] => Mux0.IN9
aluOp[1] => Mux1.IN9
aluOp[1] => Mux2.IN9
aluOp[1] => Mux3.IN9
aluOp[1] => Mux4.IN9
aluOp[1] => Mux5.IN9
aluOp[1] => Mux6.IN9
aluOp[1] => Mux7.IN9
aluOp[1] => Mux8.IN9
aluOp[1] => Mux9.IN9
aluOp[1] => Mux10.IN9
aluOp[1] => Mux11.IN9
aluOp[1] => Mux12.IN9
aluOp[1] => Mux13.IN9
aluOp[1] => Mux14.IN9
aluOp[1] => Mux15.IN9
aluOp[1] => Mux16.IN9
aluOp[1] => Mux17.IN9
aluOp[1] => Mux18.IN9
aluOp[2] => Mux0.IN8
aluOp[2] => Mux1.IN8
aluOp[2] => Mux2.IN8
aluOp[2] => Mux3.IN8
aluOp[2] => Mux4.IN8
aluOp[2] => Mux5.IN8
aluOp[2] => Mux6.IN8
aluOp[2] => Mux7.IN8
aluOp[2] => Mux8.IN8
aluOp[2] => Mux9.IN8
aluOp[2] => Mux10.IN8
aluOp[2] => Mux11.IN8
aluOp[2] => Mux12.IN8
aluOp[2] => Mux13.IN8
aluOp[2] => Mux14.IN8
aluOp[2] => Mux15.IN8
aluOp[2] => Mux16.IN8
aluOp[2] => Mux17.IN8
aluOp[2] => Mux18.IN8
aluOut[0] <= aluOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
z <= z$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|bus:bus
clk => ~NO_FANOUT~
read_en[0] => Mux0.IN19
read_en[0] => Mux1.IN19
read_en[0] => Mux2.IN19
read_en[0] => Mux3.IN19
read_en[0] => Mux4.IN19
read_en[0] => Mux5.IN19
read_en[0] => Mux6.IN19
read_en[0] => Mux7.IN19
read_en[0] => Mux8.IN30
read_en[0] => Mux9.IN30
read_en[0] => Mux10.IN30
read_en[0] => Mux11.IN30
read_en[0] => Mux12.IN30
read_en[0] => Mux13.IN30
read_en[0] => Mux14.IN30
read_en[0] => Mux15.IN30
read_en[0] => Mux16.IN36
read_en[1] => Mux0.IN18
read_en[1] => Mux1.IN18
read_en[1] => Mux2.IN18
read_en[1] => Mux3.IN18
read_en[1] => Mux4.IN18
read_en[1] => Mux5.IN18
read_en[1] => Mux6.IN18
read_en[1] => Mux7.IN18
read_en[1] => Mux8.IN29
read_en[1] => Mux9.IN29
read_en[1] => Mux10.IN29
read_en[1] => Mux11.IN29
read_en[1] => Mux12.IN29
read_en[1] => Mux13.IN29
read_en[1] => Mux14.IN29
read_en[1] => Mux15.IN29
read_en[1] => Mux16.IN35
read_en[2] => Mux0.IN17
read_en[2] => Mux1.IN17
read_en[2] => Mux2.IN17
read_en[2] => Mux3.IN17
read_en[2] => Mux4.IN17
read_en[2] => Mux5.IN17
read_en[2] => Mux6.IN17
read_en[2] => Mux7.IN17
read_en[2] => Mux8.IN28
read_en[2] => Mux9.IN28
read_en[2] => Mux10.IN28
read_en[2] => Mux11.IN28
read_en[2] => Mux12.IN28
read_en[2] => Mux13.IN28
read_en[2] => Mux14.IN28
read_en[2] => Mux15.IN28
read_en[2] => Mux16.IN34
read_en[3] => Mux0.IN16
read_en[3] => Mux1.IN16
read_en[3] => Mux2.IN16
read_en[3] => Mux3.IN16
read_en[3] => Mux4.IN16
read_en[3] => Mux5.IN16
read_en[3] => Mux6.IN16
read_en[3] => Mux7.IN16
read_en[3] => Mux8.IN27
read_en[3] => Mux9.IN27
read_en[3] => Mux10.IN27
read_en[3] => Mux11.IN27
read_en[3] => Mux12.IN27
read_en[3] => Mux13.IN27
read_en[3] => Mux14.IN27
read_en[3] => Mux15.IN27
read_en[3] => Mux16.IN33
read_en[4] => Mux0.IN15
read_en[4] => Mux1.IN15
read_en[4] => Mux2.IN15
read_en[4] => Mux3.IN15
read_en[4] => Mux4.IN15
read_en[4] => Mux5.IN15
read_en[4] => Mux6.IN15
read_en[4] => Mux7.IN15
read_en[4] => Mux8.IN26
read_en[4] => Mux9.IN26
read_en[4] => Mux10.IN26
read_en[4] => Mux11.IN26
read_en[4] => Mux12.IN26
read_en[4] => Mux13.IN26
read_en[4] => Mux14.IN26
read_en[4] => Mux15.IN26
read_en[4] => Mux16.IN32
ir[0] => Mux0.IN20
ir[0] => Mux8.IN31
ir[1] => Mux1.IN20
ir[1] => Mux9.IN31
ir[2] => Mux2.IN20
ir[2] => Mux10.IN31
ir[3] => Mux3.IN20
ir[3] => Mux11.IN31
ir[4] => Mux4.IN20
ir[4] => Mux12.IN31
ir[5] => Mux5.IN20
ir[5] => Mux13.IN31
ir[6] => Mux6.IN20
ir[6] => Mux14.IN31
ir[7] => Mux7.IN20
ir[7] => Mux15.IN31
tr[0] => Mux0.IN21
tr[0] => Mux0.IN22
tr[1] => Mux1.IN21
tr[1] => Mux1.IN22
tr[2] => Mux2.IN21
tr[2] => Mux2.IN22
tr[3] => Mux3.IN21
tr[3] => Mux3.IN22
tr[4] => Mux4.IN21
tr[4] => Mux4.IN22
tr[5] => Mux5.IN21
tr[5] => Mux5.IN22
tr[6] => Mux6.IN21
tr[6] => Mux6.IN22
tr[7] => Mux7.IN21
tr[7] => Mux7.IN22
dr[0] => Mux0.IN23
dr[1] => Mux1.IN23
dr[2] => Mux2.IN23
dr[3] => Mux3.IN23
dr[4] => Mux4.IN23
dr[5] => Mux5.IN23
dr[6] => Mux6.IN23
dr[7] => Mux7.IN23
ra[0] => Mux0.IN24
ra[1] => Mux1.IN24
ra[2] => Mux2.IN24
ra[3] => Mux3.IN24
ra[4] => Mux4.IN24
ra[5] => Mux5.IN24
ra[6] => Mux6.IN24
ra[7] => Mux7.IN24
ra[8] => Mux8.IN32
ra[9] => Mux9.IN32
ra[10] => Mux10.IN32
ra[11] => Mux11.IN32
ra[12] => Mux12.IN32
ra[13] => Mux13.IN32
ra[14] => Mux14.IN32
ra[15] => Mux15.IN32
rb[0] => Mux0.IN25
rb[1] => Mux1.IN25
rb[2] => Mux2.IN25
rb[3] => Mux3.IN25
rb[4] => Mux4.IN25
rb[5] => Mux5.IN25
rb[6] => Mux6.IN25
rb[7] => Mux7.IN25
rb[8] => Mux8.IN33
rb[9] => Mux9.IN33
rb[10] => Mux10.IN33
rb[11] => Mux11.IN33
rb[12] => Mux12.IN33
rb[13] => Mux13.IN33
rb[14] => Mux14.IN33
rb[15] => Mux15.IN33
ro[0] => Mux0.IN26
ro[1] => Mux1.IN26
ro[2] => Mux2.IN26
ro[3] => Mux3.IN26
ro[4] => Mux4.IN26
ro[5] => Mux5.IN26
ro[6] => Mux6.IN26
ro[7] => Mux7.IN26
ro[8] => Mux8.IN34
ro[9] => Mux9.IN34
ro[10] => Mux10.IN34
ro[11] => Mux11.IN34
ro[12] => Mux12.IN34
ro[13] => Mux13.IN34
ro[14] => Mux14.IN34
ro[15] => Mux15.IN34
rcol1[0] => Mux0.IN27
rcol1[1] => Mux1.IN27
rcol1[2] => Mux2.IN27
rcol1[3] => Mux3.IN27
rcol1[4] => Mux4.IN27
rcol1[5] => Mux5.IN27
rcol1[6] => Mux6.IN27
rcol1[7] => Mux7.IN27
rcol2[0] => Mux0.IN28
rcol2[1] => Mux1.IN28
rcol2[2] => Mux2.IN28
rcol2[3] => Mux3.IN28
rcol2[4] => Mux4.IN28
rcol2[5] => Mux5.IN28
rcol2[6] => Mux6.IN28
rcol2[7] => Mux7.IN28
rn[0] => Mux0.IN29
rn[1] => Mux1.IN29
rn[2] => Mux2.IN29
rn[3] => Mux3.IN29
rn[4] => Mux4.IN29
rn[5] => Mux5.IN29
rn[6] => Mux6.IN29
rn[7] => Mux7.IN29
rp[0] => Mux0.IN30
rp[1] => Mux1.IN30
rp[2] => Mux2.IN30
rp[3] => Mux3.IN30
rp[4] => Mux4.IN30
rp[5] => Mux5.IN30
rp[6] => Mux6.IN30
rp[7] => Mux7.IN30
rc[0] => Mux0.IN31
rc[1] => Mux1.IN31
rc[2] => Mux2.IN31
rc[3] => Mux3.IN31
rc[4] => Mux4.IN31
rc[5] => Mux5.IN31
rc[6] => Mux6.IN31
rc[7] => Mux7.IN31
rr[0] => Mux0.IN32
rr[1] => Mux1.IN32
rr[2] => Mux2.IN32
rr[3] => Mux3.IN32
rr[4] => Mux4.IN32
rr[5] => Mux5.IN32
rr[6] => Mux6.IN32
rr[7] => Mux7.IN32
rt[0] => Mux0.IN33
rt[1] => Mux1.IN33
rt[2] => Mux2.IN33
rt[3] => Mux3.IN33
rt[4] => Mux4.IN33
rt[5] => Mux5.IN33
rt[6] => Mux6.IN33
rt[7] => Mux7.IN33
rt[8] => Mux8.IN35
rt[9] => Mux9.IN35
rt[10] => Mux10.IN35
rt[11] => Mux11.IN35
rt[12] => Mux12.IN35
rt[13] => Mux13.IN35
rt[14] => Mux14.IN35
rt[15] => Mux15.IN35
ac[0] => Mux0.IN35
ac[1] => Mux1.IN35
ac[2] => Mux2.IN35
ac[3] => Mux3.IN35
ac[4] => Mux4.IN35
ac[5] => Mux5.IN35
ac[6] => Mux6.IN35
ac[7] => Mux7.IN35
ac[8] => Mux0.IN34
ac[8] => Mux8.IN36
ac[9] => Mux1.IN34
ac[9] => Mux9.IN36
ac[10] => Mux2.IN34
ac[10] => Mux10.IN36
ac[11] => Mux3.IN34
ac[11] => Mux11.IN36
ac[12] => Mux4.IN34
ac[12] => Mux12.IN36
ac[13] => Mux5.IN34
ac[13] => Mux13.IN36
ac[14] => Mux6.IN34
ac[14] => Mux14.IN36
ac[15] => Mux7.IN34
ac[15] => Mux15.IN36
dram[0] => Mux0.IN36
dram[1] => Mux1.IN36
dram[2] => Mux2.IN36
dram[3] => Mux3.IN36
dram[4] => Mux4.IN36
dram[5] => Mux5.IN36
dram[6] => Mux6.IN36
dram[7] => Mux7.IN36
busIn[0] <= busIn[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[1] <= busIn[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[2] <= busIn[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[3] <= busIn[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[4] <= busIn[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[5] <= busIn[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[6] <= busIn[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[7] <= busIn[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[8] <= busIn[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[9] <= busIn[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[10] <= busIn[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[11] <= busIn[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[12] <= busIn[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[13] <= busIn[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[14] <= busIn[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[15] <= busIn[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[3].coren|control_unit:cu
clk => end_process~reg0.CLK
clk => present[0].CLK
clk => present[1].CLK
clk => present[2].CLK
clk => present[3].CLK
clk => present[4].CLK
clk => present[5].CLK
z => Mux3.IN62
z => Mux1.IN50
status => Mux0.IN62
instruction[0] => Mux0.IN63
instruction[1] => Mux1.IN63
instruction[2] => Mux3.IN63
instruction[3] => Mux4.IN63
instruction[4] => Mux5.IN63
instruction[5] => Mux6.IN63
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[0] <= write_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[1] <= write_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[2] <= write_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[3] <= write_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[4] <= write_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[5] <= write_en[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[6] <= write_en[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[7] <= write_en[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[8] <= write_en[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[9] <= write_en[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[10] <= write_en[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[11] <= write_en[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[12] <= write_en[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[13] <= write_en[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[14] <= write_en[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[15] <= write_en[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[16] <= write_en[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[17] <= write_en[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[18] <= write_en[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[0] <= inc_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[1] <= inc_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[0] <= read_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[1] <= read_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[2] <= read_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[3] <= read_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[4] <= read_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_IRAM <= read_IRAM$latch.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren
clk => clk.IN20
dram_out[0] => dram_out[0].IN1
dram_out[1] => dram_out[1].IN1
dram_out[2] => dram_out[2].IN1
dram_out[3] => dram_out[3].IN1
dram_out[4] => dram_out[4].IN1
dram_out[5] => dram_out[5].IN1
dram_out[6] => dram_out[6].IN1
dram_out[7] => dram_out[7].IN1
iram_out[0] => iram_out[0].IN1
iram_out[1] => iram_out[1].IN1
iram_out[2] => iram_out[2].IN1
iram_out[3] => iram_out[3].IN1
iram_out[4] => iram_out[4].IN1
iram_out[5] => iram_out[5].IN1
iram_out[6] => iram_out[6].IN1
iram_out[7] => iram_out[7].IN1
status => status.IN1
rst => rst.IN17
dram_wrEn <= control_unit:cu.write_en
read_IRAM <= control_unit:cu.read_IRAM
pc_out[0] <= reginc:pc.dataOut
pc_out[1] <= reginc:pc.dataOut
pc_out[2] <= reginc:pc.dataOut
pc_out[3] <= reginc:pc.dataOut
pc_out[4] <= reginc:pc.dataOut
pc_out[5] <= reginc:pc.dataOut
pc_out[6] <= reginc:pc.dataOut
pc_out[7] <= reginc:pc.dataOut
ar_out[0] <= register:ar.dataOut
ar_out[1] <= register:ar.dataOut
ar_out[2] <= register:ar.dataOut
ar_out[3] <= register:ar.dataOut
ar_out[4] <= register:ar.dataOut
ar_out[5] <= register:ar.dataOut
ar_out[6] <= register:ar.dataOut
ar_out[7] <= register:ar.dataOut
ar_out[8] <= register:ar.dataOut
ar_out[9] <= register:ar.dataOut
ar_out[10] <= register:ar.dataOut
ar_out[11] <= register:ar.dataOut
ar_out[12] <= register:ar.dataOut
ar_out[13] <= register:ar.dataOut
ar_out[14] <= register:ar.dataOut
ar_out[15] <= register:ar.dataOut
bus_out[0] <= bus_out[0].DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1].DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2].DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3].DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4].DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5].DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6].DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7].DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8].DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9].DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10].DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11].DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12].DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13].DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14].DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15].DB_MAX_OUTPUT_PORT_TYPE
end_process <= control_unit:cu.end_process


|multi_core_processor|core:processor[4].coren|register:ar
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:ir
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:tr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:dr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:ra
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:rb
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:ro
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:rn
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:rcol1
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:rcol2
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:rp
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:rc
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:rr
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:rt
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|register:r
dataIn[0] => dataOut[0]~reg0.DATAIN
dataIn[1] => dataOut[1]~reg0.DATAIN
dataIn[2] => dataOut[2]~reg0.DATAIN
dataIn[3] => dataOut[3]~reg0.DATAIN
dataIn[4] => dataOut[4]~reg0.DATAIN
dataIn[5] => dataOut[5]~reg0.DATAIN
dataIn[6] => dataOut[6]~reg0.DATAIN
dataIn[7] => dataOut[7]~reg0.DATAIN
dataIn[8] => dataOut[8]~reg0.DATAIN
dataIn[9] => dataOut[9]~reg0.DATAIN
dataIn[10] => dataOut[10]~reg0.DATAIN
dataIn[11] => dataOut[11]~reg0.DATAIN
dataIn[12] => dataOut[12]~reg0.DATAIN
dataIn[13] => dataOut[13]~reg0.DATAIN
dataIn[14] => dataOut[14]~reg0.DATAIN
dataIn[15] => dataOut[15]~reg0.DATAIN
write_en => dataOut[0]~reg0.ENA
write_en => dataOut[15]~reg0.ENA
write_en => dataOut[14]~reg0.ENA
write_en => dataOut[13]~reg0.ENA
write_en => dataOut[12]~reg0.ENA
write_en => dataOut[11]~reg0.ENA
write_en => dataOut[10]~reg0.ENA
write_en => dataOut[9]~reg0.ENA
write_en => dataOut[8]~reg0.ENA
write_en => dataOut[7]~reg0.ENA
write_en => dataOut[6]~reg0.ENA
write_en => dataOut[5]~reg0.ENA
write_en => dataOut[4]~reg0.ENA
write_en => dataOut[3]~reg0.ENA
write_en => dataOut[2]~reg0.ENA
write_en => dataOut[1]~reg0.ENA
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|reginc:pc
dataIn[0] => dataOut.DATAB
dataIn[1] => dataOut.DATAB
dataIn[2] => dataOut.DATAB
dataIn[3] => dataOut.DATAB
dataIn[4] => dataOut.DATAB
dataIn[5] => dataOut.DATAB
dataIn[6] => dataOut.DATAB
dataIn[7] => dataOut.DATAB
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
write_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|acc:ac
dataIn[0] => Add0.IN32
dataIn[0] => dataOut.DATAA
dataIn[1] => Add0.IN31
dataIn[1] => dataOut.DATAA
dataIn[2] => Add0.IN30
dataIn[2] => dataOut.DATAA
dataIn[3] => Add0.IN29
dataIn[3] => dataOut.DATAA
dataIn[4] => Add0.IN28
dataIn[4] => dataOut.DATAA
dataIn[5] => Add0.IN27
dataIn[5] => dataOut.DATAA
dataIn[6] => Add0.IN26
dataIn[6] => dataOut.DATAA
dataIn[7] => Add0.IN25
dataIn[7] => dataOut.DATAA
dataIn[8] => Add0.IN24
dataIn[8] => dataOut.DATAA
dataIn[9] => Add0.IN23
dataIn[9] => dataOut.DATAA
dataIn[10] => Add0.IN22
dataIn[10] => dataOut.DATAA
dataIn[11] => Add0.IN21
dataIn[11] => dataOut.DATAA
dataIn[12] => Add0.IN20
dataIn[12] => dataOut.DATAA
dataIn[13] => Add0.IN19
dataIn[13] => dataOut.DATAA
dataIn[14] => Add0.IN18
dataIn[14] => dataOut.DATAA
dataIn[15] => Add0.IN17
dataIn[15] => dataOut.DATAA
aluIn[0] => Add1.IN32
aluIn[0] => dataOut.DATAA
aluIn[1] => Add1.IN31
aluIn[1] => dataOut.DATAA
aluIn[2] => Add1.IN30
aluIn[2] => dataOut.DATAA
aluIn[3] => Add1.IN29
aluIn[3] => dataOut.DATAA
aluIn[4] => Add1.IN28
aluIn[4] => dataOut.DATAA
aluIn[5] => Add1.IN27
aluIn[5] => dataOut.DATAA
aluIn[6] => Add1.IN26
aluIn[6] => dataOut.DATAA
aluIn[7] => Add1.IN25
aluIn[7] => dataOut.DATAA
aluIn[8] => Add1.IN24
aluIn[8] => dataOut.DATAA
aluIn[9] => Add1.IN23
aluIn[9] => dataOut.DATAA
aluIn[10] => Add1.IN22
aluIn[10] => dataOut.DATAA
aluIn[11] => Add1.IN21
aluIn[11] => dataOut.DATAA
aluIn[12] => Add1.IN20
aluIn[12] => dataOut.DATAA
aluIn[13] => Add1.IN19
aluIn[13] => dataOut.DATAA
aluIn[14] => Add1.IN18
aluIn[14] => dataOut.DATAA
aluIn[15] => Add1.IN17
aluIn[15] => dataOut.DATAA
write_en => always0.IN0
write_en => always0.IN0
write_en => always0.IN0
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => dataOut.OUTPUTSELECT
inc_en => always0.IN1
rst => dataOut[0]~reg0.ACLR
rst => dataOut[1]~reg0.ACLR
rst => dataOut[2]~reg0.ACLR
rst => dataOut[3]~reg0.ACLR
rst => dataOut[4]~reg0.ACLR
rst => dataOut[5]~reg0.ACLR
rst => dataOut[6]~reg0.ACLR
rst => dataOut[7]~reg0.ACLR
rst => dataOut[8]~reg0.ACLR
rst => dataOut[9]~reg0.ACLR
rst => dataOut[10]~reg0.ACLR
rst => dataOut[11]~reg0.ACLR
rst => dataOut[12]~reg0.ACLR
rst => dataOut[13]~reg0.ACLR
rst => dataOut[14]~reg0.ACLR
rst => dataOut[15]~reg0.ACLR
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => dataOut[8]~reg0.CLK
clk => dataOut[9]~reg0.CLK
clk => dataOut[10]~reg0.CLK
clk => dataOut[11]~reg0.CLK
clk => dataOut[12]~reg0.CLK
clk => dataOut[13]~reg0.CLK
clk => dataOut[14]~reg0.CLK
clk => dataOut[15]~reg0.CLK
alu_en => always0.IN1
alu_en => always0.IN1
alu_en => always0.IN1
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|alu:alu
clk => ~NO_FANOUT~
aluIn1[0] => Add0.IN16
aluIn1[0] => Add1.IN32
aluIn1[0] => Mult0.IN15
aluIn1[0] => Add2.IN32
aluIn1[0] => aluOut.IN0
aluIn1[1] => Add0.IN15
aluIn1[1] => Add1.IN31
aluIn1[1] => Mult0.IN14
aluIn1[1] => Add2.IN31
aluIn1[1] => aluOut.IN0
aluIn1[2] => Add0.IN14
aluIn1[2] => Add1.IN30
aluIn1[2] => Mult0.IN13
aluIn1[2] => Add2.IN30
aluIn1[2] => aluOut.IN0
aluIn1[3] => Add0.IN13
aluIn1[3] => Add1.IN29
aluIn1[3] => Mult0.IN12
aluIn1[3] => Add2.IN29
aluIn1[3] => aluOut.IN0
aluIn1[4] => Add0.IN12
aluIn1[4] => Add1.IN28
aluIn1[4] => Mult0.IN11
aluIn1[4] => Add2.IN28
aluIn1[4] => aluOut.IN0
aluIn1[5] => Add0.IN11
aluIn1[5] => Add1.IN27
aluIn1[5] => Mult0.IN10
aluIn1[5] => Add2.IN27
aluIn1[5] => aluOut.IN0
aluIn1[6] => Add0.IN10
aluIn1[6] => Add1.IN26
aluIn1[6] => Mult0.IN9
aluIn1[6] => Add2.IN26
aluIn1[6] => aluOut.IN0
aluIn1[7] => Add0.IN9
aluIn1[7] => Add1.IN25
aluIn1[7] => Mult0.IN8
aluIn1[7] => Add2.IN25
aluIn1[7] => aluOut.IN0
aluIn1[8] => Add0.IN8
aluIn1[8] => Add1.IN24
aluIn1[8] => Mult0.IN7
aluIn1[8] => Add2.IN24
aluIn1[8] => aluOut.IN0
aluIn1[9] => Add0.IN7
aluIn1[9] => Add1.IN23
aluIn1[9] => Mult0.IN6
aluIn1[9] => Add2.IN23
aluIn1[9] => aluOut.IN0
aluIn1[10] => Add0.IN6
aluIn1[10] => Add1.IN22
aluIn1[10] => Mult0.IN5
aluIn1[10] => Add2.IN22
aluIn1[10] => aluOut.IN0
aluIn1[11] => Add0.IN5
aluIn1[11] => Add1.IN21
aluIn1[11] => Mult0.IN4
aluIn1[11] => Add2.IN21
aluIn1[11] => aluOut.IN0
aluIn1[12] => Add0.IN4
aluIn1[12] => Add1.IN20
aluIn1[12] => Mult0.IN3
aluIn1[12] => Add2.IN20
aluIn1[12] => aluOut.IN0
aluIn1[13] => Add0.IN3
aluIn1[13] => Add1.IN19
aluIn1[13] => Mult0.IN2
aluIn1[13] => Add2.IN19
aluIn1[13] => aluOut.IN0
aluIn1[14] => Add0.IN2
aluIn1[14] => Add1.IN18
aluIn1[14] => Mult0.IN1
aluIn1[14] => Add2.IN18
aluIn1[14] => aluOut.IN0
aluIn1[15] => Add0.IN1
aluIn1[15] => Add1.IN17
aluIn1[15] => Mult0.IN0
aluIn1[15] => Add2.IN17
aluIn1[15] => aluOut.IN0
aluIn2[0] => Add0.IN32
aluIn2[0] => Mult0.IN31
aluIn2[0] => aluOut.IN1
aluIn2[0] => Add1.IN16
aluIn2[1] => Add0.IN31
aluIn2[1] => Mult0.IN30
aluIn2[1] => aluOut.IN1
aluIn2[1] => Add1.IN15
aluIn2[2] => Add0.IN30
aluIn2[2] => Mult0.IN29
aluIn2[2] => aluOut.IN1
aluIn2[2] => Add1.IN14
aluIn2[3] => Add0.IN29
aluIn2[3] => Mult0.IN28
aluIn2[3] => aluOut.IN1
aluIn2[3] => Add1.IN13
aluIn2[4] => Add0.IN28
aluIn2[4] => Mult0.IN27
aluIn2[4] => aluOut.IN1
aluIn2[4] => Add1.IN12
aluIn2[5] => Add0.IN27
aluIn2[5] => Mult0.IN26
aluIn2[5] => aluOut.IN1
aluIn2[5] => Add1.IN11
aluIn2[6] => Add0.IN26
aluIn2[6] => Mult0.IN25
aluIn2[6] => aluOut.IN1
aluIn2[6] => Add1.IN10
aluIn2[7] => Add0.IN25
aluIn2[7] => Mult0.IN24
aluIn2[7] => aluOut.IN1
aluIn2[7] => Add1.IN9
aluIn2[8] => Add0.IN24
aluIn2[8] => Mult0.IN23
aluIn2[8] => aluOut.IN1
aluIn2[8] => Add1.IN8
aluIn2[9] => Add0.IN23
aluIn2[9] => Mult0.IN22
aluIn2[9] => aluOut.IN1
aluIn2[9] => Add1.IN7
aluIn2[10] => Add0.IN22
aluIn2[10] => Mult0.IN21
aluIn2[10] => aluOut.IN1
aluIn2[10] => Add1.IN6
aluIn2[11] => Add0.IN21
aluIn2[11] => Mult0.IN20
aluIn2[11] => aluOut.IN1
aluIn2[11] => Add1.IN5
aluIn2[12] => Add0.IN20
aluIn2[12] => Mult0.IN19
aluIn2[12] => aluOut.IN1
aluIn2[12] => Add1.IN4
aluIn2[13] => Add0.IN19
aluIn2[13] => Mult0.IN18
aluIn2[13] => aluOut.IN1
aluIn2[13] => Add1.IN3
aluIn2[14] => Add0.IN18
aluIn2[14] => Mult0.IN17
aluIn2[14] => aluOut.IN1
aluIn2[14] => Add1.IN2
aluIn2[15] => Add0.IN17
aluIn2[15] => Mult0.IN16
aluIn2[15] => aluOut.IN1
aluIn2[15] => Add1.IN1
aluOp[0] => Mux0.IN10
aluOp[0] => Mux1.IN10
aluOp[0] => Mux2.IN10
aluOp[0] => Mux3.IN10
aluOp[0] => Mux4.IN10
aluOp[0] => Mux5.IN10
aluOp[0] => Mux6.IN10
aluOp[0] => Mux7.IN10
aluOp[0] => Mux8.IN10
aluOp[0] => Mux9.IN10
aluOp[0] => Mux10.IN10
aluOp[0] => Mux11.IN10
aluOp[0] => Mux12.IN10
aluOp[0] => Mux13.IN10
aluOp[0] => Mux14.IN10
aluOp[0] => Mux15.IN10
aluOp[0] => Mux16.IN10
aluOp[0] => Mux17.IN10
aluOp[0] => Mux18.IN10
aluOp[1] => Mux0.IN9
aluOp[1] => Mux1.IN9
aluOp[1] => Mux2.IN9
aluOp[1] => Mux3.IN9
aluOp[1] => Mux4.IN9
aluOp[1] => Mux5.IN9
aluOp[1] => Mux6.IN9
aluOp[1] => Mux7.IN9
aluOp[1] => Mux8.IN9
aluOp[1] => Mux9.IN9
aluOp[1] => Mux10.IN9
aluOp[1] => Mux11.IN9
aluOp[1] => Mux12.IN9
aluOp[1] => Mux13.IN9
aluOp[1] => Mux14.IN9
aluOp[1] => Mux15.IN9
aluOp[1] => Mux16.IN9
aluOp[1] => Mux17.IN9
aluOp[1] => Mux18.IN9
aluOp[2] => Mux0.IN8
aluOp[2] => Mux1.IN8
aluOp[2] => Mux2.IN8
aluOp[2] => Mux3.IN8
aluOp[2] => Mux4.IN8
aluOp[2] => Mux5.IN8
aluOp[2] => Mux6.IN8
aluOp[2] => Mux7.IN8
aluOp[2] => Mux8.IN8
aluOp[2] => Mux9.IN8
aluOp[2] => Mux10.IN8
aluOp[2] => Mux11.IN8
aluOp[2] => Mux12.IN8
aluOp[2] => Mux13.IN8
aluOp[2] => Mux14.IN8
aluOp[2] => Mux15.IN8
aluOp[2] => Mux16.IN8
aluOp[2] => Mux17.IN8
aluOp[2] => Mux18.IN8
aluOut[0] <= aluOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
z <= z$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|bus:bus
clk => ~NO_FANOUT~
read_en[0] => Mux0.IN19
read_en[0] => Mux1.IN19
read_en[0] => Mux2.IN19
read_en[0] => Mux3.IN19
read_en[0] => Mux4.IN19
read_en[0] => Mux5.IN19
read_en[0] => Mux6.IN19
read_en[0] => Mux7.IN19
read_en[0] => Mux8.IN30
read_en[0] => Mux9.IN30
read_en[0] => Mux10.IN30
read_en[0] => Mux11.IN30
read_en[0] => Mux12.IN30
read_en[0] => Mux13.IN30
read_en[0] => Mux14.IN30
read_en[0] => Mux15.IN30
read_en[0] => Mux16.IN36
read_en[1] => Mux0.IN18
read_en[1] => Mux1.IN18
read_en[1] => Mux2.IN18
read_en[1] => Mux3.IN18
read_en[1] => Mux4.IN18
read_en[1] => Mux5.IN18
read_en[1] => Mux6.IN18
read_en[1] => Mux7.IN18
read_en[1] => Mux8.IN29
read_en[1] => Mux9.IN29
read_en[1] => Mux10.IN29
read_en[1] => Mux11.IN29
read_en[1] => Mux12.IN29
read_en[1] => Mux13.IN29
read_en[1] => Mux14.IN29
read_en[1] => Mux15.IN29
read_en[1] => Mux16.IN35
read_en[2] => Mux0.IN17
read_en[2] => Mux1.IN17
read_en[2] => Mux2.IN17
read_en[2] => Mux3.IN17
read_en[2] => Mux4.IN17
read_en[2] => Mux5.IN17
read_en[2] => Mux6.IN17
read_en[2] => Mux7.IN17
read_en[2] => Mux8.IN28
read_en[2] => Mux9.IN28
read_en[2] => Mux10.IN28
read_en[2] => Mux11.IN28
read_en[2] => Mux12.IN28
read_en[2] => Mux13.IN28
read_en[2] => Mux14.IN28
read_en[2] => Mux15.IN28
read_en[2] => Mux16.IN34
read_en[3] => Mux0.IN16
read_en[3] => Mux1.IN16
read_en[3] => Mux2.IN16
read_en[3] => Mux3.IN16
read_en[3] => Mux4.IN16
read_en[3] => Mux5.IN16
read_en[3] => Mux6.IN16
read_en[3] => Mux7.IN16
read_en[3] => Mux8.IN27
read_en[3] => Mux9.IN27
read_en[3] => Mux10.IN27
read_en[3] => Mux11.IN27
read_en[3] => Mux12.IN27
read_en[3] => Mux13.IN27
read_en[3] => Mux14.IN27
read_en[3] => Mux15.IN27
read_en[3] => Mux16.IN33
read_en[4] => Mux0.IN15
read_en[4] => Mux1.IN15
read_en[4] => Mux2.IN15
read_en[4] => Mux3.IN15
read_en[4] => Mux4.IN15
read_en[4] => Mux5.IN15
read_en[4] => Mux6.IN15
read_en[4] => Mux7.IN15
read_en[4] => Mux8.IN26
read_en[4] => Mux9.IN26
read_en[4] => Mux10.IN26
read_en[4] => Mux11.IN26
read_en[4] => Mux12.IN26
read_en[4] => Mux13.IN26
read_en[4] => Mux14.IN26
read_en[4] => Mux15.IN26
read_en[4] => Mux16.IN32
ir[0] => Mux0.IN20
ir[0] => Mux8.IN31
ir[1] => Mux1.IN20
ir[1] => Mux9.IN31
ir[2] => Mux2.IN20
ir[2] => Mux10.IN31
ir[3] => Mux3.IN20
ir[3] => Mux11.IN31
ir[4] => Mux4.IN20
ir[4] => Mux12.IN31
ir[5] => Mux5.IN20
ir[5] => Mux13.IN31
ir[6] => Mux6.IN20
ir[6] => Mux14.IN31
ir[7] => Mux7.IN20
ir[7] => Mux15.IN31
tr[0] => Mux0.IN21
tr[0] => Mux0.IN22
tr[1] => Mux1.IN21
tr[1] => Mux1.IN22
tr[2] => Mux2.IN21
tr[2] => Mux2.IN22
tr[3] => Mux3.IN21
tr[3] => Mux3.IN22
tr[4] => Mux4.IN21
tr[4] => Mux4.IN22
tr[5] => Mux5.IN21
tr[5] => Mux5.IN22
tr[6] => Mux6.IN21
tr[6] => Mux6.IN22
tr[7] => Mux7.IN21
tr[7] => Mux7.IN22
dr[0] => Mux0.IN23
dr[1] => Mux1.IN23
dr[2] => Mux2.IN23
dr[3] => Mux3.IN23
dr[4] => Mux4.IN23
dr[5] => Mux5.IN23
dr[6] => Mux6.IN23
dr[7] => Mux7.IN23
ra[0] => Mux0.IN24
ra[1] => Mux1.IN24
ra[2] => Mux2.IN24
ra[3] => Mux3.IN24
ra[4] => Mux4.IN24
ra[5] => Mux5.IN24
ra[6] => Mux6.IN24
ra[7] => Mux7.IN24
ra[8] => Mux8.IN32
ra[9] => Mux9.IN32
ra[10] => Mux10.IN32
ra[11] => Mux11.IN32
ra[12] => Mux12.IN32
ra[13] => Mux13.IN32
ra[14] => Mux14.IN32
ra[15] => Mux15.IN32
rb[0] => Mux0.IN25
rb[1] => Mux1.IN25
rb[2] => Mux2.IN25
rb[3] => Mux3.IN25
rb[4] => Mux4.IN25
rb[5] => Mux5.IN25
rb[6] => Mux6.IN25
rb[7] => Mux7.IN25
rb[8] => Mux8.IN33
rb[9] => Mux9.IN33
rb[10] => Mux10.IN33
rb[11] => Mux11.IN33
rb[12] => Mux12.IN33
rb[13] => Mux13.IN33
rb[14] => Mux14.IN33
rb[15] => Mux15.IN33
ro[0] => Mux0.IN26
ro[1] => Mux1.IN26
ro[2] => Mux2.IN26
ro[3] => Mux3.IN26
ro[4] => Mux4.IN26
ro[5] => Mux5.IN26
ro[6] => Mux6.IN26
ro[7] => Mux7.IN26
ro[8] => Mux8.IN34
ro[9] => Mux9.IN34
ro[10] => Mux10.IN34
ro[11] => Mux11.IN34
ro[12] => Mux12.IN34
ro[13] => Mux13.IN34
ro[14] => Mux14.IN34
ro[15] => Mux15.IN34
rcol1[0] => Mux0.IN27
rcol1[1] => Mux1.IN27
rcol1[2] => Mux2.IN27
rcol1[3] => Mux3.IN27
rcol1[4] => Mux4.IN27
rcol1[5] => Mux5.IN27
rcol1[6] => Mux6.IN27
rcol1[7] => Mux7.IN27
rcol2[0] => Mux0.IN28
rcol2[1] => Mux1.IN28
rcol2[2] => Mux2.IN28
rcol2[3] => Mux3.IN28
rcol2[4] => Mux4.IN28
rcol2[5] => Mux5.IN28
rcol2[6] => Mux6.IN28
rcol2[7] => Mux7.IN28
rn[0] => Mux0.IN29
rn[1] => Mux1.IN29
rn[2] => Mux2.IN29
rn[3] => Mux3.IN29
rn[4] => Mux4.IN29
rn[5] => Mux5.IN29
rn[6] => Mux6.IN29
rn[7] => Mux7.IN29
rp[0] => Mux0.IN30
rp[1] => Mux1.IN30
rp[2] => Mux2.IN30
rp[3] => Mux3.IN30
rp[4] => Mux4.IN30
rp[5] => Mux5.IN30
rp[6] => Mux6.IN30
rp[7] => Mux7.IN30
rc[0] => Mux0.IN31
rc[1] => Mux1.IN31
rc[2] => Mux2.IN31
rc[3] => Mux3.IN31
rc[4] => Mux4.IN31
rc[5] => Mux5.IN31
rc[6] => Mux6.IN31
rc[7] => Mux7.IN31
rr[0] => Mux0.IN32
rr[1] => Mux1.IN32
rr[2] => Mux2.IN32
rr[3] => Mux3.IN32
rr[4] => Mux4.IN32
rr[5] => Mux5.IN32
rr[6] => Mux6.IN32
rr[7] => Mux7.IN32
rt[0] => Mux0.IN33
rt[1] => Mux1.IN33
rt[2] => Mux2.IN33
rt[3] => Mux3.IN33
rt[4] => Mux4.IN33
rt[5] => Mux5.IN33
rt[6] => Mux6.IN33
rt[7] => Mux7.IN33
rt[8] => Mux8.IN35
rt[9] => Mux9.IN35
rt[10] => Mux10.IN35
rt[11] => Mux11.IN35
rt[12] => Mux12.IN35
rt[13] => Mux13.IN35
rt[14] => Mux14.IN35
rt[15] => Mux15.IN35
ac[0] => Mux0.IN35
ac[1] => Mux1.IN35
ac[2] => Mux2.IN35
ac[3] => Mux3.IN35
ac[4] => Mux4.IN35
ac[5] => Mux5.IN35
ac[6] => Mux6.IN35
ac[7] => Mux7.IN35
ac[8] => Mux0.IN34
ac[8] => Mux8.IN36
ac[9] => Mux1.IN34
ac[9] => Mux9.IN36
ac[10] => Mux2.IN34
ac[10] => Mux10.IN36
ac[11] => Mux3.IN34
ac[11] => Mux11.IN36
ac[12] => Mux4.IN34
ac[12] => Mux12.IN36
ac[13] => Mux5.IN34
ac[13] => Mux13.IN36
ac[14] => Mux6.IN34
ac[14] => Mux14.IN36
ac[15] => Mux7.IN34
ac[15] => Mux15.IN36
dram[0] => Mux0.IN36
dram[1] => Mux1.IN36
dram[2] => Mux2.IN36
dram[3] => Mux3.IN36
dram[4] => Mux4.IN36
dram[5] => Mux5.IN36
dram[6] => Mux6.IN36
dram[7] => Mux7.IN36
busIn[0] <= busIn[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[1] <= busIn[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[2] <= busIn[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[3] <= busIn[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[4] <= busIn[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[5] <= busIn[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[6] <= busIn[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[7] <= busIn[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[8] <= busIn[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[9] <= busIn[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[10] <= busIn[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[11] <= busIn[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[12] <= busIn[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[13] <= busIn[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[14] <= busIn[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
busIn[15] <= busIn[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|core:processor[4].coren|control_unit:cu
clk => end_process~reg0.CLK
clk => present[0].CLK
clk => present[1].CLK
clk => present[2].CLK
clk => present[3].CLK
clk => present[4].CLK
clk => present[5].CLK
z => Mux3.IN62
z => Mux1.IN50
status => Mux0.IN62
instruction[0] => Mux0.IN63
instruction[1] => Mux1.IN63
instruction[2] => Mux3.IN63
instruction[3] => Mux4.IN63
instruction[4] => Mux5.IN63
instruction[5] => Mux6.IN63
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[0] <= write_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[1] <= write_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[2] <= write_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[3] <= write_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[4] <= write_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[5] <= write_en[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[6] <= write_en[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[7] <= write_en[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[8] <= write_en[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[9] <= write_en[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[10] <= write_en[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[11] <= write_en[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[12] <= write_en[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[13] <= write_en[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[14] <= write_en[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[15] <= write_en[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[16] <= write_en[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[17] <= write_en[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_en[18] <= write_en[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[0] <= inc_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_en[1] <= inc_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[0] <= read_en[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[1] <= read_en[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[2] <= read_en[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[3] <= read_en[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_en[4] <= read_en[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_IRAM <= read_IRAM$latch.DB_MAX_OUTPUT_PORT_TYPE
end_process <= end_process~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|instr_memory:IRAM
clk => instr_out[0]~reg0.CLK
clk => instr_out[1]~reg0.CLK
clk => instr_out[2]~reg0.CLK
clk => instr_out[3]~reg0.CLK
clk => instr_out[4]~reg0.CLK
clk => instr_out[5]~reg0.CLK
clk => instr_out[6]~reg0.CLK
clk => instr_out[7]~reg0.CLK
read_IRAM => instr_out[0]~reg0.ENA
read_IRAM => instr_out[1]~reg0.ENA
read_IRAM => instr_out[2]~reg0.ENA
read_IRAM => instr_out[3]~reg0.ENA
read_IRAM => instr_out[4]~reg0.ENA
read_IRAM => instr_out[5]~reg0.ENA
read_IRAM => instr_out[6]~reg0.ENA
read_IRAM => instr_out[7]~reg0.ENA
addr[0] => ram.RADDR
addr[1] => ram.RADDR1
addr[2] => ram.RADDR2
addr[3] => ram.RADDR3
addr[4] => ram.RADDR4
addr[5] => ram.RADDR5
addr[6] => ram.RADDR6
addr[7] => ~NO_FANOUT~
instr_out[0] <= instr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[1] <= instr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[2] <= instr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[3] <= instr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[4] <= instr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[5] <= instr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[6] <= instr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_out[7] <= instr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|multi_core_processor|DRAM:DRAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a


|multi_core_processor|DRAM:DRAM|altsyncram:altsyncram_component
wren_a => altsyncram_p0m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p0m1:auto_generated.data_a[0]
data_a[1] => altsyncram_p0m1:auto_generated.data_a[1]
data_a[2] => altsyncram_p0m1:auto_generated.data_a[2]
data_a[3] => altsyncram_p0m1:auto_generated.data_a[3]
data_a[4] => altsyncram_p0m1:auto_generated.data_a[4]
data_a[5] => altsyncram_p0m1:auto_generated.data_a[5]
data_a[6] => altsyncram_p0m1:auto_generated.data_a[6]
data_a[7] => altsyncram_p0m1:auto_generated.data_a[7]
data_a[8] => altsyncram_p0m1:auto_generated.data_a[8]
data_a[9] => altsyncram_p0m1:auto_generated.data_a[9]
data_a[10] => altsyncram_p0m1:auto_generated.data_a[10]
data_a[11] => altsyncram_p0m1:auto_generated.data_a[11]
data_a[12] => altsyncram_p0m1:auto_generated.data_a[12]
data_a[13] => altsyncram_p0m1:auto_generated.data_a[13]
data_a[14] => altsyncram_p0m1:auto_generated.data_a[14]
data_a[15] => altsyncram_p0m1:auto_generated.data_a[15]
data_a[16] => altsyncram_p0m1:auto_generated.data_a[16]
data_a[17] => altsyncram_p0m1:auto_generated.data_a[17]
data_a[18] => altsyncram_p0m1:auto_generated.data_a[18]
data_a[19] => altsyncram_p0m1:auto_generated.data_a[19]
data_a[20] => altsyncram_p0m1:auto_generated.data_a[20]
data_a[21] => altsyncram_p0m1:auto_generated.data_a[21]
data_a[22] => altsyncram_p0m1:auto_generated.data_a[22]
data_a[23] => altsyncram_p0m1:auto_generated.data_a[23]
data_a[24] => altsyncram_p0m1:auto_generated.data_a[24]
data_a[25] => altsyncram_p0m1:auto_generated.data_a[25]
data_a[26] => altsyncram_p0m1:auto_generated.data_a[26]
data_a[27] => altsyncram_p0m1:auto_generated.data_a[27]
data_a[28] => altsyncram_p0m1:auto_generated.data_a[28]
data_a[29] => altsyncram_p0m1:auto_generated.data_a[29]
data_a[30] => altsyncram_p0m1:auto_generated.data_a[30]
data_a[31] => altsyncram_p0m1:auto_generated.data_a[31]
data_a[32] => altsyncram_p0m1:auto_generated.data_a[32]
data_a[33] => altsyncram_p0m1:auto_generated.data_a[33]
data_a[34] => altsyncram_p0m1:auto_generated.data_a[34]
data_a[35] => altsyncram_p0m1:auto_generated.data_a[35]
data_a[36] => altsyncram_p0m1:auto_generated.data_a[36]
data_a[37] => altsyncram_p0m1:auto_generated.data_a[37]
data_a[38] => altsyncram_p0m1:auto_generated.data_a[38]
data_a[39] => altsyncram_p0m1:auto_generated.data_a[39]
data_a[40] => altsyncram_p0m1:auto_generated.data_a[40]
data_a[41] => altsyncram_p0m1:auto_generated.data_a[41]
data_a[42] => altsyncram_p0m1:auto_generated.data_a[42]
data_a[43] => altsyncram_p0m1:auto_generated.data_a[43]
data_a[44] => altsyncram_p0m1:auto_generated.data_a[44]
data_a[45] => altsyncram_p0m1:auto_generated.data_a[45]
data_a[46] => altsyncram_p0m1:auto_generated.data_a[46]
data_a[47] => altsyncram_p0m1:auto_generated.data_a[47]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p0m1:auto_generated.address_a[0]
address_a[1] => altsyncram_p0m1:auto_generated.address_a[1]
address_a[2] => altsyncram_p0m1:auto_generated.address_a[2]
address_a[3] => altsyncram_p0m1:auto_generated.address_a[3]
address_a[4] => altsyncram_p0m1:auto_generated.address_a[4]
address_a[5] => altsyncram_p0m1:auto_generated.address_a[5]
address_a[6] => altsyncram_p0m1:auto_generated.address_a[6]
address_a[7] => altsyncram_p0m1:auto_generated.address_a[7]
address_a[8] => altsyncram_p0m1:auto_generated.address_a[8]
address_a[9] => altsyncram_p0m1:auto_generated.address_a[9]
address_a[10] => altsyncram_p0m1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p0m1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p0m1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p0m1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p0m1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p0m1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p0m1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p0m1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p0m1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p0m1:auto_generated.q_a[7]
q_a[8] <= altsyncram_p0m1:auto_generated.q_a[8]
q_a[9] <= altsyncram_p0m1:auto_generated.q_a[9]
q_a[10] <= altsyncram_p0m1:auto_generated.q_a[10]
q_a[11] <= altsyncram_p0m1:auto_generated.q_a[11]
q_a[12] <= altsyncram_p0m1:auto_generated.q_a[12]
q_a[13] <= altsyncram_p0m1:auto_generated.q_a[13]
q_a[14] <= altsyncram_p0m1:auto_generated.q_a[14]
q_a[15] <= altsyncram_p0m1:auto_generated.q_a[15]
q_a[16] <= altsyncram_p0m1:auto_generated.q_a[16]
q_a[17] <= altsyncram_p0m1:auto_generated.q_a[17]
q_a[18] <= altsyncram_p0m1:auto_generated.q_a[18]
q_a[19] <= altsyncram_p0m1:auto_generated.q_a[19]
q_a[20] <= altsyncram_p0m1:auto_generated.q_a[20]
q_a[21] <= altsyncram_p0m1:auto_generated.q_a[21]
q_a[22] <= altsyncram_p0m1:auto_generated.q_a[22]
q_a[23] <= altsyncram_p0m1:auto_generated.q_a[23]
q_a[24] <= altsyncram_p0m1:auto_generated.q_a[24]
q_a[25] <= altsyncram_p0m1:auto_generated.q_a[25]
q_a[26] <= altsyncram_p0m1:auto_generated.q_a[26]
q_a[27] <= altsyncram_p0m1:auto_generated.q_a[27]
q_a[28] <= altsyncram_p0m1:auto_generated.q_a[28]
q_a[29] <= altsyncram_p0m1:auto_generated.q_a[29]
q_a[30] <= altsyncram_p0m1:auto_generated.q_a[30]
q_a[31] <= altsyncram_p0m1:auto_generated.q_a[31]
q_a[32] <= altsyncram_p0m1:auto_generated.q_a[32]
q_a[33] <= altsyncram_p0m1:auto_generated.q_a[33]
q_a[34] <= altsyncram_p0m1:auto_generated.q_a[34]
q_a[35] <= altsyncram_p0m1:auto_generated.q_a[35]
q_a[36] <= altsyncram_p0m1:auto_generated.q_a[36]
q_a[37] <= altsyncram_p0m1:auto_generated.q_a[37]
q_a[38] <= altsyncram_p0m1:auto_generated.q_a[38]
q_a[39] <= altsyncram_p0m1:auto_generated.q_a[39]
q_a[40] <= altsyncram_p0m1:auto_generated.q_a[40]
q_a[41] <= altsyncram_p0m1:auto_generated.q_a[41]
q_a[42] <= altsyncram_p0m1:auto_generated.q_a[42]
q_a[43] <= altsyncram_p0m1:auto_generated.q_a[43]
q_a[44] <= altsyncram_p0m1:auto_generated.q_a[44]
q_a[45] <= altsyncram_p0m1:auto_generated.q_a[45]
q_a[46] <= altsyncram_p0m1:auto_generated.q_a[46]
q_a[47] <= altsyncram_p0m1:auto_generated.q_a[47]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|multi_core_processor|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_p0m1:auto_generated
address_a[0] => altsyncram_2bc2:altsyncram1.address_a[0]
address_a[1] => altsyncram_2bc2:altsyncram1.address_a[1]
address_a[2] => altsyncram_2bc2:altsyncram1.address_a[2]
address_a[3] => altsyncram_2bc2:altsyncram1.address_a[3]
address_a[4] => altsyncram_2bc2:altsyncram1.address_a[4]
address_a[5] => altsyncram_2bc2:altsyncram1.address_a[5]
address_a[6] => altsyncram_2bc2:altsyncram1.address_a[6]
address_a[7] => altsyncram_2bc2:altsyncram1.address_a[7]
address_a[8] => altsyncram_2bc2:altsyncram1.address_a[8]
address_a[9] => altsyncram_2bc2:altsyncram1.address_a[9]
address_a[10] => altsyncram_2bc2:altsyncram1.address_a[10]
clock0 => altsyncram_2bc2:altsyncram1.clock0
data_a[0] => altsyncram_2bc2:altsyncram1.data_a[0]
data_a[1] => altsyncram_2bc2:altsyncram1.data_a[1]
data_a[2] => altsyncram_2bc2:altsyncram1.data_a[2]
data_a[3] => altsyncram_2bc2:altsyncram1.data_a[3]
data_a[4] => altsyncram_2bc2:altsyncram1.data_a[4]
data_a[5] => altsyncram_2bc2:altsyncram1.data_a[5]
data_a[6] => altsyncram_2bc2:altsyncram1.data_a[6]
data_a[7] => altsyncram_2bc2:altsyncram1.data_a[7]
data_a[8] => altsyncram_2bc2:altsyncram1.data_a[8]
data_a[9] => altsyncram_2bc2:altsyncram1.data_a[9]
data_a[10] => altsyncram_2bc2:altsyncram1.data_a[10]
data_a[11] => altsyncram_2bc2:altsyncram1.data_a[11]
data_a[12] => altsyncram_2bc2:altsyncram1.data_a[12]
data_a[13] => altsyncram_2bc2:altsyncram1.data_a[13]
data_a[14] => altsyncram_2bc2:altsyncram1.data_a[14]
data_a[15] => altsyncram_2bc2:altsyncram1.data_a[15]
data_a[16] => altsyncram_2bc2:altsyncram1.data_a[16]
data_a[17] => altsyncram_2bc2:altsyncram1.data_a[17]
data_a[18] => altsyncram_2bc2:altsyncram1.data_a[18]
data_a[19] => altsyncram_2bc2:altsyncram1.data_a[19]
data_a[20] => altsyncram_2bc2:altsyncram1.data_a[20]
data_a[21] => altsyncram_2bc2:altsyncram1.data_a[21]
data_a[22] => altsyncram_2bc2:altsyncram1.data_a[22]
data_a[23] => altsyncram_2bc2:altsyncram1.data_a[23]
data_a[24] => altsyncram_2bc2:altsyncram1.data_a[24]
data_a[25] => altsyncram_2bc2:altsyncram1.data_a[25]
data_a[26] => altsyncram_2bc2:altsyncram1.data_a[26]
data_a[27] => altsyncram_2bc2:altsyncram1.data_a[27]
data_a[28] => altsyncram_2bc2:altsyncram1.data_a[28]
data_a[29] => altsyncram_2bc2:altsyncram1.data_a[29]
data_a[30] => altsyncram_2bc2:altsyncram1.data_a[30]
data_a[31] => altsyncram_2bc2:altsyncram1.data_a[31]
data_a[32] => altsyncram_2bc2:altsyncram1.data_a[32]
data_a[33] => altsyncram_2bc2:altsyncram1.data_a[33]
data_a[34] => altsyncram_2bc2:altsyncram1.data_a[34]
data_a[35] => altsyncram_2bc2:altsyncram1.data_a[35]
data_a[36] => altsyncram_2bc2:altsyncram1.data_a[36]
data_a[37] => altsyncram_2bc2:altsyncram1.data_a[37]
data_a[38] => altsyncram_2bc2:altsyncram1.data_a[38]
data_a[39] => altsyncram_2bc2:altsyncram1.data_a[39]
data_a[40] => altsyncram_2bc2:altsyncram1.data_a[40]
data_a[41] => altsyncram_2bc2:altsyncram1.data_a[41]
data_a[42] => altsyncram_2bc2:altsyncram1.data_a[42]
data_a[43] => altsyncram_2bc2:altsyncram1.data_a[43]
data_a[44] => altsyncram_2bc2:altsyncram1.data_a[44]
data_a[45] => altsyncram_2bc2:altsyncram1.data_a[45]
data_a[46] => altsyncram_2bc2:altsyncram1.data_a[46]
data_a[47] => altsyncram_2bc2:altsyncram1.data_a[47]
q_a[0] <= altsyncram_2bc2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_2bc2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_2bc2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_2bc2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_2bc2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_2bc2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_2bc2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_2bc2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_2bc2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_2bc2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_2bc2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_2bc2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_2bc2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_2bc2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_2bc2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_2bc2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_2bc2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_2bc2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_2bc2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_2bc2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_2bc2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_2bc2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_2bc2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_2bc2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_2bc2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_2bc2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_2bc2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_2bc2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_2bc2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_2bc2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_2bc2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_2bc2:altsyncram1.q_a[31]
q_a[32] <= altsyncram_2bc2:altsyncram1.q_a[32]
q_a[33] <= altsyncram_2bc2:altsyncram1.q_a[33]
q_a[34] <= altsyncram_2bc2:altsyncram1.q_a[34]
q_a[35] <= altsyncram_2bc2:altsyncram1.q_a[35]
q_a[36] <= altsyncram_2bc2:altsyncram1.q_a[36]
q_a[37] <= altsyncram_2bc2:altsyncram1.q_a[37]
q_a[38] <= altsyncram_2bc2:altsyncram1.q_a[38]
q_a[39] <= altsyncram_2bc2:altsyncram1.q_a[39]
q_a[40] <= altsyncram_2bc2:altsyncram1.q_a[40]
q_a[41] <= altsyncram_2bc2:altsyncram1.q_a[41]
q_a[42] <= altsyncram_2bc2:altsyncram1.q_a[42]
q_a[43] <= altsyncram_2bc2:altsyncram1.q_a[43]
q_a[44] <= altsyncram_2bc2:altsyncram1.q_a[44]
q_a[45] <= altsyncram_2bc2:altsyncram1.q_a[45]
q_a[46] <= altsyncram_2bc2:altsyncram1.q_a[46]
q_a[47] <= altsyncram_2bc2:altsyncram1.q_a[47]
wren_a => altsyncram_2bc2:altsyncram1.wren_a


|multi_core_processor|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_p0m1:auto_generated|altsyncram_2bc2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
data_a[36] => ram_block3a36.PORTADATAIN
data_a[37] => ram_block3a37.PORTADATAIN
data_a[38] => ram_block3a38.PORTADATAIN
data_a[39] => ram_block3a39.PORTADATAIN
data_a[40] => ram_block3a40.PORTADATAIN
data_a[41] => ram_block3a41.PORTADATAIN
data_a[42] => ram_block3a42.PORTADATAIN
data_a[43] => ram_block3a43.PORTADATAIN
data_a[44] => ram_block3a44.PORTADATAIN
data_a[45] => ram_block3a45.PORTADATAIN
data_a[46] => ram_block3a46.PORTADATAIN
data_a[47] => ram_block3a47.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[32] => ram_block3a32.PORTBDATAIN
data_b[33] => ram_block3a33.PORTBDATAIN
data_b[34] => ram_block3a34.PORTBDATAIN
data_b[35] => ram_block3a35.PORTBDATAIN
data_b[36] => ram_block3a36.PORTBDATAIN
data_b[37] => ram_block3a37.PORTBDATAIN
data_b[38] => ram_block3a38.PORTBDATAIN
data_b[39] => ram_block3a39.PORTBDATAIN
data_b[40] => ram_block3a40.PORTBDATAIN
data_b[41] => ram_block3a41.PORTBDATAIN
data_b[42] => ram_block3a42.PORTBDATAIN
data_b[43] => ram_block3a43.PORTBDATAIN
data_b[44] => ram_block3a44.PORTBDATAIN
data_b[45] => ram_block3a45.PORTBDATAIN
data_b[46] => ram_block3a46.PORTBDATAIN
data_b[47] => ram_block3a47.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_a[32] <= ram_block3a32.PORTADATAOUT
q_a[33] <= ram_block3a33.PORTADATAOUT
q_a[34] <= ram_block3a34.PORTADATAOUT
q_a[35] <= ram_block3a35.PORTADATAOUT
q_a[36] <= ram_block3a36.PORTADATAOUT
q_a[37] <= ram_block3a37.PORTADATAOUT
q_a[38] <= ram_block3a38.PORTADATAOUT
q_a[39] <= ram_block3a39.PORTADATAOUT
q_a[40] <= ram_block3a40.PORTADATAOUT
q_a[41] <= ram_block3a41.PORTADATAOUT
q_a[42] <= ram_block3a42.PORTADATAOUT
q_a[43] <= ram_block3a43.PORTADATAOUT
q_a[44] <= ram_block3a44.PORTADATAOUT
q_a[45] <= ram_block3a45.PORTADATAOUT
q_a[46] <= ram_block3a46.PORTADATAOUT
q_a[47] <= ram_block3a47.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE
wren_a => ram_block3a36.PORTAWE
wren_a => ram_block3a37.PORTAWE
wren_a => ram_block3a38.PORTAWE
wren_a => ram_block3a39.PORTAWE
wren_a => ram_block3a40.PORTAWE
wren_a => ram_block3a41.PORTAWE
wren_a => ram_block3a42.PORTAWE
wren_a => ram_block3a43.PORTAWE
wren_a => ram_block3a44.PORTAWE
wren_a => ram_block3a45.PORTAWE
wren_a => ram_block3a46.PORTAWE
wren_a => ram_block3a47.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE
wren_b => ram_block3a32.PORTBWE
wren_b => ram_block3a33.PORTBWE
wren_b => ram_block3a34.PORTBWE
wren_b => ram_block3a35.PORTBWE
wren_b => ram_block3a36.PORTBWE
wren_b => ram_block3a37.PORTBWE
wren_b => ram_block3a38.PORTBWE
wren_b => ram_block3a39.PORTBWE
wren_b => ram_block3a40.PORTBWE
wren_b => ram_block3a41.PORTBWE
wren_b => ram_block3a42.PORTBWE
wren_b => ram_block3a43.PORTBWE
wren_b => ram_block3a44.PORTBWE
wren_b => ram_block3a45.PORTBWE
wren_b => ram_block3a46.PORTBWE
wren_b => ram_block3a47.PORTBWE


|multi_core_processor|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_p0m1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_write[32] <= ram_rom_data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_write[33] <= ram_rom_data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_write[34] <= ram_rom_data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_write[35] <= ram_rom_data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_write[36] <= ram_rom_data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_write[37] <= ram_rom_data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_write[38] <= ram_rom_data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_write[39] <= ram_rom_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_write[40] <= ram_rom_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_write[41] <= ram_rom_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_write[42] <= ram_rom_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_write[43] <= ram_rom_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_write[44] <= ram_rom_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_write[45] <= ram_rom_data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_write[46] <= ram_rom_data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_write[47] <= ram_rom_data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
data_read[32] => ram_rom_data_reg.DATAB
data_read[33] => ram_rom_data_reg.DATAB
data_read[34] => ram_rom_data_reg.DATAB
data_read[35] => ram_rom_data_reg.DATAB
data_read[36] => ram_rom_data_reg.DATAB
data_read[37] => ram_rom_data_reg.DATAB
data_read[38] => ram_rom_data_reg.DATAB
data_read[39] => ram_rom_data_reg.DATAB
data_read[40] => ram_rom_data_reg.DATAB
data_read[41] => ram_rom_data_reg.DATAB
data_read[42] => ram_rom_data_reg.DATAB
data_read[43] => ram_rom_data_reg.DATAB
data_read[44] => ram_rom_data_reg.DATAB
data_read[45] => ram_rom_data_reg.DATAB
data_read[46] => ram_rom_data_reg.DATAB
data_read[47] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|multi_core_processor|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_p0m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|multi_core_processor|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_p0m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|multi_core_processor|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_p0m1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


