$date
	Sun Oct 23 04:07:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#952322
b1100 &
b1100 %
1$
b1100 !
1"
#952323
0"
#952326
b110 &
b110 %
#952330
b11 &
b11 %
#952334
b1010 &
b1010 %
#952338
b101 &
b101 %
#952342
b10000 &
b10000 %
#952346
b1000 &
b1000 %
#952350
b100 &
b100 %
#952354
b10 &
b10 %
#952358
b1 &
1#
b1 %
#952362
b0 &
b0 %
0#
0$
#1929375
b1000 !
1"
#1929378
b1000 &
b1000 %
1$
#1929379
0"
#1929382
b100 &
b100 %
#1929386
b10 &
b10 %
#1929390
b1 &
1#
b1 %
#1929394
b0 &
b0 %
0#
0$
#3021585
b11101 !
1"
#3021586
b11101 &
b11101 %
1$
#3021587
0"
#3021590
b1011000 &
b1011000 %
#3021594
b101100 &
b101100 %
#3021598
b10110 &
b10110 %
#3021602
b1011 &
b1011 %
#3021606
b100010 &
b100010 %
#3021610
b10001 &
b10001 %
#3021614
b110100 &
b110100 %
#3021618
b11010 &
b11010 %
#3021622
b1101 &
b1101 %
#3021626
b101000 &
b101000 %
#3021630
b10100 &
b10100 %
#3021634
b1010 &
b1010 %
#3021638
b101 &
b101 %
#3021642
b10000 &
b10000 %
#3021646
b1000 &
b1000 %
#3021650
b100 &
b100 %
#3021654
b10 &
b10 %
#3021658
b1 &
b1 %
1#
#3021662
b0 &
0#
b0 %
0$
#4500012
