
NHK2024_Line_Senser_Master_Slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bd4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  08009db8  08009db8  00019db8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a248  0800a248  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800a248  0800a248  0001a248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a250  0800a250  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a250  0800a250  0001a250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a254  0800a254  0001a254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800a258  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  20000208  0800a460  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800a460  00020550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016b81  00000000  00000000  0002027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002aca  00000000  00000000  00036dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b0  00000000  00000000  000398c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000101e  00000000  00000000  0003ad78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020351  00000000  00000000  0003bd96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016a13  00000000  00000000  0005c0e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf4ea  00000000  00000000  00072afa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006f18  00000000  00000000  00141fe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00148efc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000208 	.word	0x20000208
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009d9c 	.word	0x08009d9c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000020c 	.word	0x2000020c
 800021c:	08009d9c 	.word	0x08009d9c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <moving_average_filter_init>:
#include "filter.h"

NHK2024_Filter_Buffer* moving_average_filter_init(
    double init_val,
    int buf_size
) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	ed87 0b02 	vstr	d0, [r7, #8]
 800104a:	6078      	str	r0, [r7, #4]
    NHK2024_Filter_Buffer* buf = (NHK2024_Filter_Buffer*)malloc(sizeof(NHK2024_Filter_Buffer));
 800104c:	2008      	movs	r0, #8
 800104e:	f004 fcdd 	bl	8005a0c <malloc>
 8001052:	4603      	mov	r3, r0
 8001054:	613b      	str	r3, [r7, #16]
    buf->buf = (double*)malloc(sizeof(double) * buf_size);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4618      	mov	r0, r3
 800105c:	f004 fcd6 	bl	8005a0c <malloc>
 8001060:	4603      	mov	r3, r0
 8001062:	461a      	mov	r2, r3
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	601a      	str	r2, [r3, #0]
    buf->buf_size = buf_size;
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < buf_size; i++) {
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
 8001072:	e00b      	b.n	800108c <moving_average_filter_init+0x4c>
        buf->buf[i] = init_val;
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	18d1      	adds	r1, r2, r3
 800107e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001082:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0; i < buf_size; i++) {
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	3301      	adds	r3, #1
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	697a      	ldr	r2, [r7, #20]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	429a      	cmp	r2, r3
 8001092:	dbef      	blt.n	8001074 <moving_average_filter_init+0x34>
    }
    return buf;
 8001094:	693b      	ldr	r3, [r7, #16]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <moving_average_filter_update>:

double moving_average_filter_update(
    NHK2024_Filter_Buffer* buf,
    double val
) {
 800109e:	b580      	push	{r7, lr}
 80010a0:	b08a      	sub	sp, #40	; 0x28
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	60f8      	str	r0, [r7, #12]
 80010a6:	ed87 0b00 	vstr	d0, [r7]
    for (int i = 0; i < buf->buf_size - 1; i++) {
 80010aa:	2300      	movs	r3, #0
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
 80010ae:	e011      	b.n	80010d4 <moving_average_filter_update+0x36>
        buf->buf[i] = buf->buf[i + 1];
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b6:	3301      	adds	r3, #1
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	4413      	add	r3, r2
 80010bc:	68fa      	ldr	r2, [r7, #12]
 80010be:	6811      	ldr	r1, [r2, #0]
 80010c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010c2:	00d2      	lsls	r2, r2, #3
 80010c4:	4411      	add	r1, r2
 80010c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ca:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0; i < buf->buf_size - 1; i++) {
 80010ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d0:	3301      	adds	r3, #1
 80010d2:	627b      	str	r3, [r7, #36]	; 0x24
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	3b01      	subs	r3, #1
 80010da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010dc:	429a      	cmp	r2, r3
 80010de:	dbe7      	blt.n	80010b0 <moving_average_filter_update+0x12>
    }
    buf->buf[buf->buf_size - 1] = val;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80010ec:	3b01      	subs	r3, #1
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	18d1      	adds	r1, r2, r3
 80010f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010f6:	e9c1 2300 	strd	r2, r3, [r1]

    double sum = 0.0;
 80010fa:	f04f 0200 	mov.w	r2, #0
 80010fe:	f04f 0300 	mov.w	r3, #0
 8001102:	e9c7 2306 	strd	r2, r3, [r7, #24]
    for (int i = 0; i < buf->buf_size; i++) {
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	e011      	b.n	8001130 <moving_average_filter_update+0x92>
        sum += buf->buf[i];
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	00db      	lsls	r3, r3, #3
 8001114:	4413      	add	r3, r2
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800111e:	f7ff f8dd 	bl	80002dc <__adddf3>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	e9c7 2306 	strd	r2, r3, [r7, #24]
    for (int i = 0; i < buf->buf_size; i++) {
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	3301      	adds	r3, #1
 800112e:	617b      	str	r3, [r7, #20]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	429a      	cmp	r2, r3
 8001138:	dbe8      	blt.n	800110c <moving_average_filter_update+0x6e>
    }
    return sum / buf->buf_size;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fa18 	bl	8000574 <__aeabi_i2d>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800114c:	f7ff fba6 	bl	800089c <__aeabi_ddiv>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	ec43 2b17 	vmov	d7, r2, r3
 8001158:	eeb0 0a47 	vmov.f32	s0, s14
 800115c:	eef0 0a67 	vmov.f32	s1, s15
 8001160:	3728      	adds	r7, #40	; 0x28
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
	...

08001168 <ReadADCCChannel>:
//		  0, // 7
//		  0  // 8
//};


void ReadADCCChannel() {
 8001168:	b5b0      	push	{r4, r5, r7, lr}
 800116a:	b09c      	sub	sp, #112	; 0x70
 800116c:	af02      	add	r7, sp, #8
	// 
	static int isInitialized = 0;
	static NHK2024_Filter_Buffer* bufList[8];
	if (!isInitialized) {
 800116e:	4b82      	ldr	r3, [pc, #520]	; (8001378 <ReadADCCChannel+0x210>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d11f      	bne.n	80011b6 <ReadADCCChannel+0x4e>
		// Initialize buffer
		for (int sensor = 0; sensor < 8; sensor++ ) {
 8001176:	2300      	movs	r3, #0
 8001178:	667b      	str	r3, [r7, #100]	; 0x64
 800117a:	e00c      	b.n	8001196 <ReadADCCChannel+0x2e>
			bufList[sensor] = moving_average_filter_init(0.0, 10);
 800117c:	200a      	movs	r0, #10
 800117e:	ed9f 0b7c 	vldr	d0, [pc, #496]	; 8001370 <ReadADCCChannel+0x208>
 8001182:	f7ff ff5d 	bl	8001040 <moving_average_filter_init>
 8001186:	4602      	mov	r2, r0
 8001188:	497c      	ldr	r1, [pc, #496]	; (800137c <ReadADCCChannel+0x214>)
 800118a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800118c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int sensor = 0; sensor < 8; sensor++ ) {
 8001190:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001192:	3301      	adds	r3, #1
 8001194:	667b      	str	r3, [r7, #100]	; 0x64
 8001196:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001198:	2b07      	cmp	r3, #7
 800119a:	ddef      	ble.n	800117c <ReadADCCChannel+0x14>
		}

		// Check if sensorXXXList is initialized
		if (sensorWhiteList == NULL || sensorBlackList == NULL) {
 800119c:	4b78      	ldr	r3, [pc, #480]	; (8001380 <ReadADCCChannel+0x218>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <ReadADCCChannel+0x44>
 80011a4:	4b77      	ldr	r3, [pc, #476]	; (8001384 <ReadADCCChannel+0x21c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d101      	bne.n	80011b0 <ReadADCCChannel+0x48>
			Error_Handler();
 80011ac:	f000 fb10 	bl	80017d0 <Error_Handler>
		}

		// Do not delete following statement !!!
		isInitialized = 1;
 80011b0:	4b71      	ldr	r3, [pc, #452]	; (8001378 <ReadADCCChannel+0x210>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	601a      	str	r2, [r3, #0]
	}

	double filterdSensorVal[8];

	for(int pin = 0; pin < 8; pin++ ) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	663b      	str	r3, [r7, #96]	; 0x60
 80011ba:	e099      	b.n	80012f0 <ReadADCCChannel+0x188>
		HAL_GPIO_WritePin(sensorPort[pin], sensorList[pin], GPIO_PIN_SET); // ?
 80011bc:	4a72      	ldr	r2, [pc, #456]	; (8001388 <ReadADCCChannel+0x220>)
 80011be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011c0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011c4:	4a71      	ldr	r2, [pc, #452]	; (800138c <ReadADCCChannel+0x224>)
 80011c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011cc:	2201      	movs	r2, #1
 80011ce:	4619      	mov	r1, r3
 80011d0:	f001 fad0 	bl	8002774 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi1, txBuf, rxBuf, 2, HAL_MAX_DELAY); // SPI
 80011d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	2302      	movs	r3, #2
 80011dc:	4a6c      	ldr	r2, [pc, #432]	; (8001390 <ReadADCCChannel+0x228>)
 80011de:	496d      	ldr	r1, [pc, #436]	; (8001394 <ReadADCCChannel+0x22c>)
 80011e0:	486d      	ldr	r0, [pc, #436]	; (8001398 <ReadADCCChannel+0x230>)
 80011e2:	f002 fb4c 	bl	800387e <HAL_SPI_TransmitReceive>
		HAL_GPIO_WritePin(sensorPort[pin], sensorList[pin], GPIO_PIN_RESET); // ?
 80011e6:	4a68      	ldr	r2, [pc, #416]	; (8001388 <ReadADCCChannel+0x220>)
 80011e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011ea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011ee:	4a67      	ldr	r2, [pc, #412]	; (800138c <ReadADCCChannel+0x224>)
 80011f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011f6:	2200      	movs	r2, #0
 80011f8:	4619      	mov	r1, r3
 80011fa:	f001 fabb 	bl	8002774 <HAL_GPIO_WritePin>

		unsigned int sensorVal = ((rxBuf[0] & 0x03) << 8) + rxBuf[1]; // ??10bit??
 80011fe:	4b64      	ldr	r3, [pc, #400]	; (8001390 <ReadADCCChannel+0x228>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	021b      	lsls	r3, r3, #8
 8001204:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001208:	4a61      	ldr	r2, [pc, #388]	; (8001390 <ReadADCCChannel+0x228>)
 800120a:	7852      	ldrb	r2, [r2, #1]
 800120c:	4413      	add	r3, r2
 800120e:	653b      	str	r3, [r7, #80]	; 0x50
		// (3.3V)?(0V)
		double scaledSensorVal;
		if (sensorVal >= sensorWhiteList[pin]) {
 8001210:	4b5b      	ldr	r3, [pc, #364]	; (8001380 <ReadADCCChannel+0x218>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4413      	add	r3, r2
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800121e:	429a      	cmp	r2, r3
 8001220:	d30d      	bcc.n	800123e <ReadADCCChannel+0xd6>
			scaledSensorVal = sensorWhiteList[pin];
 8001222:	4b57      	ldr	r3, [pc, #348]	; (8001380 <ReadADCCChannel+0x218>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4413      	add	r3, r2
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f990 	bl	8000554 <__aeabi_ui2d>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 800123c:	e035      	b.n	80012aa <ReadADCCChannel+0x142>
		} else if (sensorVal <= sensorBlackList[pin]) {
 800123e:	4b51      	ldr	r3, [pc, #324]	; (8001384 <ReadADCCChannel+0x21c>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800124c:	429a      	cmp	r2, r3
 800124e:	d80d      	bhi.n	800126c <ReadADCCChannel+0x104>
			scaledSensorVal = sensorBlackList[pin];
 8001250:	4b4c      	ldr	r3, [pc, #304]	; (8001384 <ReadADCCChannel+0x21c>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f979 	bl	8000554 <__aeabi_ui2d>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 800126a:	e01e      	b.n	80012aa <ReadADCCChannel+0x142>
		} else {
			scaledSensorVal = (sensorVal - sensorBlackList[pin]) * 1024 / (sensorWhiteList[pin] - sensorBlackList[pin]);
 800126c:	4b45      	ldr	r3, [pc, #276]	; (8001384 <ReadADCCChannel+0x21c>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	4413      	add	r3, r2
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	029a      	lsls	r2, r3, #10
 800127e:	4b40      	ldr	r3, [pc, #256]	; (8001380 <ReadADCCChannel+0x218>)
 8001280:	6819      	ldr	r1, [r3, #0]
 8001282:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	440b      	add	r3, r1
 8001288:	6819      	ldr	r1, [r3, #0]
 800128a:	4b3e      	ldr	r3, [pc, #248]	; (8001384 <ReadADCCChannel+0x21c>)
 800128c:	6818      	ldr	r0, [r3, #0]
 800128e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	4403      	add	r3, r0
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	1acb      	subs	r3, r1, r3
 8001298:	fbb2 f3f3 	udiv	r3, r2, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f959 	bl	8000554 <__aeabi_ui2d>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
		}

		// ?
		filterdSensorVal[pin] = moving_average_filter_update(bufList[pin], (double) scaledSensorVal);
 80012aa:	4a34      	ldr	r2, [pc, #208]	; (800137c <ReadADCCChannel+0x214>)
 80012ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b2:	ed97 0b16 	vldr	d0, [r7, #88]	; 0x58
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fef1 	bl	800109e <moving_average_filter_update>
 80012bc:	eeb0 7a40 	vmov.f32	s14, s0
 80012c0:	eef0 7a60 	vmov.f32	s15, s1
 80012c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	3368      	adds	r3, #104	; 0x68
 80012ca:	443b      	add	r3, r7
 80012cc:	3b58      	subs	r3, #88	; 0x58
 80012ce:	ed83 7b00 	vstr	d7, [r3]

		// ?
		printf("original sensor%d: %f\r\n", pin+1, filterdSensorVal[pin]);
 80012d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012d4:	1c59      	adds	r1, r3, #1
 80012d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012d8:	00db      	lsls	r3, r3, #3
 80012da:	3368      	adds	r3, #104	; 0x68
 80012dc:	443b      	add	r3, r7
 80012de:	3b58      	subs	r3, #88	; 0x58
 80012e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e4:	482d      	ldr	r0, [pc, #180]	; (800139c <ReadADCCChannel+0x234>)
 80012e6:	f006 f875 	bl	80073d4 <iprintf>
	for(int pin = 0; pin < 8; pin++ ) {
 80012ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012ec:	3301      	adds	r3, #1
 80012ee:	663b      	str	r3, [r7, #96]	; 0x60
 80012f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80012f2:	2b07      	cmp	r3, #7
 80012f4:	f77f af62 	ble.w	80011bc <ReadADCCChannel+0x54>
	 * diff = (?) - (?)
	 * if diff > 0 then ??
	 * if diff < 0 then ??
	 *
	 */
	float horizontalOffset = (filterdSensorVal[2 - 1] + filterdSensorVal[6 - 1]) - (filterdSensorVal[3 - 1] + filterdSensorVal[7 - 1]);
 80012f8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80012fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001300:	f7fe ffec 	bl	80002dc <__adddf3>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4614      	mov	r4, r2
 800130a:	461d      	mov	r5, r3
 800130c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001310:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001314:	f7fe ffe2 	bl	80002dc <__adddf3>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4620      	mov	r0, r4
 800131e:	4629      	mov	r1, r5
 8001320:	f7fe ffda 	bl	80002d8 <__aeabi_dsub>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4610      	mov	r0, r2
 800132a:	4619      	mov	r1, r3
 800132c:	f7ff fc84 	bl	8000c38 <__aeabi_d2f>
 8001330:	4603      	mov	r3, r0
 8001332:	60fb      	str	r3, [r7, #12]
	/*
	 * ?4??
	 * ?, 8?????OK
	 * ?
	 */
	uint8_t verticalLineDetector = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800133a:	68fb      	ldr	r3, [r7, #12]

	// CAN?
	// 
	uint8_t horizontalOffsetTxData[4];
	memcpy(horizontalOffsetTxData, &horizontalOffset, sizeof(float));
 800133c:	60bb      	str	r3, [r7, #8]
	SendMessageOnCAN((uint32_t)CANID_LATERAL_SHIFT, FDCAN_DLC_BYTES_4, horizontalOffsetTxData);
 800133e:	f107 0308 	add.w	r3, r7, #8
 8001342:	461a      	mov	r2, r3
 8001344:	2104      	movs	r1, #4
 8001346:	f240 2006 	movw	r0, #518	; 0x206
 800134a:	f000 f829 	bl	80013a0 <SendMessageOnCAN>

	// ?
	uint8_t verticalLineDetectorTxData[1] = { // ?, ?
 800134e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001352:	713b      	strb	r3, [r7, #4]
			verticalLineDetector
	};
	SendMessageOnCAN((uint32_t)CANID_LINE_DETECT, FDCAN_DLC_BYTES_1, verticalLineDetectorTxData);
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	461a      	mov	r2, r3
 8001358:	2101      	movs	r1, #1
 800135a:	f44f 7002 	mov.w	r0, #520	; 0x208
 800135e:	f000 f81f 	bl	80013a0 <SendMessageOnCAN>
	return;
 8001362:	bf00      	nop
}
 8001364:	3768      	adds	r7, #104	; 0x68
 8001366:	46bd      	mov	sp, r7
 8001368:	bdb0      	pop	{r4, r5, r7, pc}
 800136a:	bf00      	nop
 800136c:	f3af 8000 	nop.w
	...
 8001378:	200003d8 	.word	0x200003d8
 800137c:	200003dc 	.word	0x200003dc
 8001380:	200003d0 	.word	0x200003d0
 8001384:	200003d4 	.word	0x200003d4
 8001388:	20000014 	.word	0x20000014
 800138c:	20000004 	.word	0x20000004
 8001390:	200003cc 	.word	0x200003cc
 8001394:	20000000 	.word	0x20000000
 8001398:	20000288 	.word	0x20000288
 800139c:	08009db8 	.word	0x08009db8

080013a0 <SendMessageOnCAN>:

void SendMessageOnCAN(uint32_t Identifier, uint32_t DataLength, uint8_t* TxData) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08e      	sub	sp, #56	; 0x38
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
	FDCAN_TxHeaderTypeDef TxHeader;
//	HAL_StatusTypeDef HAL_ret;
	TxHeader.Identifier = Identifier;                 // ID
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	617b      	str	r3, [r7, #20]
	TxHeader.IdType = FDCAN_STANDARD_ID;         // ID
 80013b0:	2300      	movs	r3, #0
 80013b2:	61bb      	str	r3, [r7, #24]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;     // ??
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
	TxHeader.DataLength = DataLength;     // 3
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	623b      	str	r3, [r7, #32]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80013bc:	2300      	movs	r3, #0
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80013c0:	2300      	movs	r3, #0
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80013c4:	2300      	movs	r3, #0
 80013c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80013c8:	2300      	movs	r3, #0
 80013ca:	633b      	str	r3, [r7, #48]	; 0x30
	TxHeader.MessageMarker = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	637b      	str	r3, [r7, #52]	; 0x34

	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK){
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	4619      	mov	r1, r3
 80013d8:	4806      	ldr	r0, [pc, #24]	; (80013f4 <SendMessageOnCAN+0x54>)
 80013da:	f000 ff33 	bl	8002244 <HAL_FDCAN_AddMessageToTxFifoQ>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d002      	beq.n	80013ea <SendMessageOnCAN+0x4a>
			Error_Handler();
 80013e4:	f000 f9f4 	bl	80017d0 <Error_Handler>
	}

	return;
 80013e8:	bf00      	nop
 80013ea:	bf00      	nop
}
 80013ec:	3738      	adds	r7, #56	; 0x38
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000224 	.word	0x20000224

080013f8 <HAL_TIM_PeriodElapsedCallback>:

// Timer interrupt handler
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
    if (htim == &htim6){
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a04      	ldr	r2, [pc, #16]	; (8001414 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d101      	bne.n	800140c <HAL_TIM_PeriodElapsedCallback+0x14>
        ReadADCCChannel();
 8001408:	f7ff feae 	bl	8001168 <ReadADCCChannel>
    }
}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	200002ec 	.word	0x200002ec

08001418 <_write>:

int _write(int file, char *ptr, int len)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	b29a      	uxth	r2, r3
 8001428:	230a      	movs	r3, #10
 800142a:	68b9      	ldr	r1, [r7, #8]
 800142c:	4803      	ldr	r0, [pc, #12]	; (800143c <_write+0x24>)
 800142e:	f003 f99b 	bl	8004768 <HAL_UART_Transmit>
  return len;
 8001432:	687b      	ldr	r3, [r7, #4]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000338 	.word	0x20000338

08001440 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL); // printf?
 8001444:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <main+0x38>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	2100      	movs	r1, #0
 800144c:	4618      	mov	r0, r3
 800144e:	f004 ff25 	bl	800629c <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001452:	f000 fc1c 	bl	8001c8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001456:	f000 f813 	bl	8001480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800145a:	f000 f963 	bl	8001724 <MX_GPIO_Init>
  MX_SPI1_Init();
 800145e:	f000 f8a1 	bl	80015a4 <MX_SPI1_Init>
  MX_FDCAN1_Init();
 8001462:	f000 f859 	bl	8001518 <MX_FDCAN1_Init>
  MX_USART2_UART_Init();
 8001466:	f000 f911 	bl	800168c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800146a:	f000 f8d9 	bl	8001620 <MX_TIM6_Init>
   * Base clock   : 80MHz
   * Prescaler    : 80 * 10 ^ 3
   * CounterPriod : 100
   * So, interrupt range are 0.1s
   */
  HAL_TIM_Base_Start_IT(&htim6);
 800146e:	4803      	ldr	r0, [pc, #12]	; (800147c <main+0x3c>)
 8001470:	f002 fde4 	bl	800403c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001474:	e7fe      	b.n	8001474 <main+0x34>
 8001476:	bf00      	nop
 8001478:	20000204 	.word	0x20000204
 800147c:	200002ec 	.word	0x200002ec

08001480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b094      	sub	sp, #80	; 0x50
 8001484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001486:	f107 0318 	add.w	r3, r7, #24
 800148a:	2238      	movs	r2, #56	; 0x38
 800148c:	2100      	movs	r1, #0
 800148e:	4618      	mov	r0, r3
 8001490:	f005 ffc4 	bl	800741c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	60da      	str	r2, [r3, #12]
 80014a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014a6:	f001 f97d 	bl	80027a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014aa:	2302      	movs	r3, #2
 80014ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014b2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014b4:	2340      	movs	r3, #64	; 0x40
 80014b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b8:	2302      	movs	r3, #2
 80014ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014bc:	2302      	movs	r3, #2
 80014be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80014c0:	2301      	movs	r3, #1
 80014c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 80014c4:	230a      	movs	r3, #10
 80014c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014c8:	2302      	movs	r3, #2
 80014ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014cc:	2302      	movs	r3, #2
 80014ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014d0:	2302      	movs	r3, #2
 80014d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d4:	f107 0318 	add.w	r3, r7, #24
 80014d8:	4618      	mov	r0, r3
 80014da:	f001 fa07 	bl	80028ec <HAL_RCC_OscConfig>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80014e4:	f000 f974 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e8:	230f      	movs	r3, #15
 80014ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ec:	2303      	movs	r3, #3
 80014ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	2102      	movs	r1, #2
 8001500:	4618      	mov	r0, r3
 8001502:	f001 fd05 	bl	8002f10 <HAL_RCC_ClockConfig>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800150c:	f000 f960 	bl	80017d0 <Error_Handler>
  }
}
 8001510:	bf00      	nop
 8001512:	3750      	adds	r7, #80	; 0x50
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800151c:	4b1f      	ldr	r3, [pc, #124]	; (800159c <MX_FDCAN1_Init+0x84>)
 800151e:	4a20      	ldr	r2, [pc, #128]	; (80015a0 <MX_FDCAN1_Init+0x88>)
 8001520:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001522:	4b1e      	ldr	r3, [pc, #120]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001524:	2200      	movs	r2, #0
 8001526:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001528:	4b1c      	ldr	r3, [pc, #112]	; (800159c <MX_FDCAN1_Init+0x84>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800152e:	4b1b      	ldr	r3, [pc, #108]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001530:	2200      	movs	r2, #0
 8001532:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001534:	4b19      	ldr	r3, [pc, #100]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001536:	2200      	movs	r2, #0
 8001538:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800153a:	4b18      	ldr	r3, [pc, #96]	; (800159c <MX_FDCAN1_Init+0x84>)
 800153c:	2200      	movs	r2, #0
 800153e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001540:	4b16      	ldr	r3, [pc, #88]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001542:	2200      	movs	r2, #0
 8001544:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 17;
 8001546:	4b15      	ldr	r3, [pc, #84]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001548:	2211      	movs	r2, #17
 800154a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800154c:	4b13      	ldr	r3, [pc, #76]	; (800159c <MX_FDCAN1_Init+0x84>)
 800154e:	2201      	movs	r2, #1
 8001550:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 7;
 8001552:	4b12      	ldr	r3, [pc, #72]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001554:	2207      	movs	r2, #7
 8001556:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001558:	4b10      	ldr	r3, [pc, #64]	; (800159c <MX_FDCAN1_Init+0x84>)
 800155a:	2202      	movs	r2, #2
 800155c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800155e:	4b0f      	ldr	r3, [pc, #60]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001560:	2201      	movs	r2, #1
 8001562:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001564:	4b0d      	ldr	r3, [pc, #52]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001566:	2201      	movs	r2, #1
 8001568:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800156a:	4b0c      	ldr	r3, [pc, #48]	; (800159c <MX_FDCAN1_Init+0x84>)
 800156c:	2201      	movs	r2, #1
 800156e:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001570:	4b0a      	ldr	r3, [pc, #40]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001572:	2201      	movs	r2, #1
 8001574:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001578:	2200      	movs	r2, #0
 800157a:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800157c:	4b07      	ldr	r3, [pc, #28]	; (800159c <MX_FDCAN1_Init+0x84>)
 800157e:	2200      	movs	r2, #0
 8001580:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001582:	4b06      	ldr	r3, [pc, #24]	; (800159c <MX_FDCAN1_Init+0x84>)
 8001584:	2200      	movs	r2, #0
 8001586:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001588:	4804      	ldr	r0, [pc, #16]	; (800159c <MX_FDCAN1_Init+0x84>)
 800158a:	f000 fd01 	bl	8001f90 <HAL_FDCAN_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001594:	f000 f91c 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000224 	.word	0x20000224
 80015a0:	40006400 	.word	0x40006400

080015a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015a8:	4b1b      	ldr	r3, [pc, #108]	; (8001618 <MX_SPI1_Init+0x74>)
 80015aa:	4a1c      	ldr	r2, [pc, #112]	; (800161c <MX_SPI1_Init+0x78>)
 80015ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015ae:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <MX_SPI1_Init+0x74>)
 80015b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015b6:	4b18      	ldr	r3, [pc, #96]	; (8001618 <MX_SPI1_Init+0x74>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015bc:	4b16      	ldr	r3, [pc, #88]	; (8001618 <MX_SPI1_Init+0x74>)
 80015be:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80015c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <MX_SPI1_Init+0x74>)
 80015c6:	2202      	movs	r2, #2
 80015c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80015ca:	4b13      	ldr	r3, [pc, #76]	; (8001618 <MX_SPI1_Init+0x74>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <MX_SPI1_Init+0x74>)
 80015d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <MX_SPI1_Init+0x74>)
 80015da:	2220      	movs	r2, #32
 80015dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015de:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <MX_SPI1_Init+0x74>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <MX_SPI1_Init+0x74>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015ea:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <MX_SPI1_Init+0x74>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80015f0:	4b09      	ldr	r3, [pc, #36]	; (8001618 <MX_SPI1_Init+0x74>)
 80015f2:	2207      	movs	r2, #7
 80015f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015f6:	4b08      	ldr	r3, [pc, #32]	; (8001618 <MX_SPI1_Init+0x74>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <MX_SPI1_Init+0x74>)
 80015fe:	2200      	movs	r2, #0
 8001600:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_SPI1_Init+0x74>)
 8001604:	f002 f890 	bl	8003728 <HAL_SPI_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800160e:	f000 f8df 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000288 	.word	0x20000288
 800161c:	40013000 	.word	0x40013000

08001620 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001630:	4b14      	ldr	r3, [pc, #80]	; (8001684 <MX_TIM6_Init+0x64>)
 8001632:	4a15      	ldr	r2, [pc, #84]	; (8001688 <MX_TIM6_Init+0x68>)
 8001634:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000;
 8001636:	4b13      	ldr	r3, [pc, #76]	; (8001684 <MX_TIM6_Init+0x64>)
 8001638:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800163c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163e:	4b11      	ldr	r3, [pc, #68]	; (8001684 <MX_TIM6_Init+0x64>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8001644:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <MX_TIM6_Init+0x64>)
 8001646:	2264      	movs	r2, #100	; 0x64
 8001648:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MX_TIM6_Init+0x64>)
 800164c:	2200      	movs	r2, #0
 800164e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001650:	480c      	ldr	r0, [pc, #48]	; (8001684 <MX_TIM6_Init+0x64>)
 8001652:	f002 fc9b 	bl	8003f8c <HAL_TIM_Base_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800165c:	f000 f8b8 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001660:	2300      	movs	r3, #0
 8001662:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	4619      	mov	r1, r3
 800166c:	4805      	ldr	r0, [pc, #20]	; (8001684 <MX_TIM6_Init+0x64>)
 800166e:	f002 ff63 	bl	8004538 <HAL_TIMEx_MasterConfigSynchronization>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001678:	f000 f8aa 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800167c:	bf00      	nop
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	200002ec 	.word	0x200002ec
 8001688:	40001000 	.word	0x40001000

0800168c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001690:	4b22      	ldr	r3, [pc, #136]	; (800171c <MX_USART2_UART_Init+0x90>)
 8001692:	4a23      	ldr	r2, [pc, #140]	; (8001720 <MX_USART2_UART_Init+0x94>)
 8001694:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001696:	4b21      	ldr	r3, [pc, #132]	; (800171c <MX_USART2_UART_Init+0x90>)
 8001698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800169c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800169e:	4b1f      	ldr	r3, [pc, #124]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016a4:	4b1d      	ldr	r3, [pc, #116]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016aa:	4b1c      	ldr	r3, [pc, #112]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016b0:	4b1a      	ldr	r3, [pc, #104]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016b2:	220c      	movs	r2, #12
 80016b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b6:	4b19      	ldr	r3, [pc, #100]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016bc:	4b17      	ldr	r3, [pc, #92]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016c2:	4b16      	ldr	r3, [pc, #88]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016c8:	4b14      	ldr	r3, [pc, #80]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016ce:	4b13      	ldr	r3, [pc, #76]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016d4:	4811      	ldr	r0, [pc, #68]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016d6:	f002 fff7 	bl	80046c8 <HAL_UART_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80016e0:	f000 f876 	bl	80017d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016e4:	2100      	movs	r1, #0
 80016e6:	480d      	ldr	r0, [pc, #52]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016e8:	f003 fdf0 	bl	80052cc <HAL_UARTEx_SetTxFifoThreshold>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80016f2:	f000 f86d 	bl	80017d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016f6:	2100      	movs	r1, #0
 80016f8:	4808      	ldr	r0, [pc, #32]	; (800171c <MX_USART2_UART_Init+0x90>)
 80016fa:	f003 fe25 	bl	8005348 <HAL_UARTEx_SetRxFifoThreshold>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001704:	f000 f864 	bl	80017d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001708:	4804      	ldr	r0, [pc, #16]	; (800171c <MX_USART2_UART_Init+0x90>)
 800170a:	f003 fda6 	bl	800525a <HAL_UARTEx_DisableFifoMode>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001714:	f000 f85c 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000338 	.word	0x20000338
 8001720:	40004400 	.word	0x40004400

08001724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172a:	f107 030c 	add.w	r3, r7, #12
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800173a:	4b23      	ldr	r3, [pc, #140]	; (80017c8 <MX_GPIO_Init+0xa4>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	4a22      	ldr	r2, [pc, #136]	; (80017c8 <MX_GPIO_Init+0xa4>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001746:	4b20      	ldr	r3, [pc, #128]	; (80017c8 <MX_GPIO_Init+0xa4>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001752:	4b1d      	ldr	r3, [pc, #116]	; (80017c8 <MX_GPIO_Init+0xa4>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001756:	4a1c      	ldr	r2, [pc, #112]	; (80017c8 <MX_GPIO_Init+0xa4>)
 8001758:	f043 0302 	orr.w	r3, r3, #2
 800175c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800175e:	4b1a      	ldr	r3, [pc, #104]	; (80017c8 <MX_GPIO_Init+0xa4>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Sensor4_Pin|Sensor3_Pin|Sensor2_Pin|Sensor1_Pin
 800176a:	2201      	movs	r2, #1
 800176c:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 8001770:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001774:	f000 fffe 	bl	8002774 <HAL_GPIO_WritePin>
                          |Sensor5_Pin|Sensor6_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Sensor7_Pin|Sensor8_Pin, GPIO_PIN_SET);
 8001778:	2201      	movs	r2, #1
 800177a:	2141      	movs	r1, #65	; 0x41
 800177c:	4813      	ldr	r0, [pc, #76]	; (80017cc <MX_GPIO_Init+0xa8>)
 800177e:	f000 fff9 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Sensor4_Pin Sensor3_Pin Sensor2_Pin Sensor1_Pin
                           Sensor5_Pin Sensor6_Pin */
  GPIO_InitStruct.Pin = Sensor4_Pin|Sensor3_Pin|Sensor2_Pin|Sensor1_Pin
 8001782:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001786:	60fb      	str	r3, [r7, #12]
                          |Sensor5_Pin|Sensor6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001788:	2301      	movs	r3, #1
 800178a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001790:	2300      	movs	r3, #0
 8001792:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	f107 030c 	add.w	r3, r7, #12
 8001798:	4619      	mov	r1, r3
 800179a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800179e:	f000 fe67 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor7_Pin Sensor8_Pin */
  GPIO_InitStruct.Pin = Sensor7_Pin|Sensor8_Pin;
 80017a2:	2341      	movs	r3, #65	; 0x41
 80017a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a6:	2301      	movs	r3, #1
 80017a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b2:	f107 030c 	add.w	r3, r7, #12
 80017b6:	4619      	mov	r1, r3
 80017b8:	4804      	ldr	r0, [pc, #16]	; (80017cc <MX_GPIO_Init+0xa8>)
 80017ba:	f000 fe59 	bl	8002470 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017be:	bf00      	nop
 80017c0:	3720      	adds	r7, #32
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40021000 	.word	0x40021000
 80017cc:	48000400 	.word	0x48000400

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <Error_Handler+0x8>
	...

080017dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e2:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <HAL_MspInit+0x44>)
 80017e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e6:	4a0e      	ldr	r2, [pc, #56]	; (8001820 <HAL_MspInit+0x44>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6613      	str	r3, [r2, #96]	; 0x60
 80017ee:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <HAL_MspInit+0x44>)
 80017f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <HAL_MspInit+0x44>)
 80017fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017fe:	4a08      	ldr	r2, [pc, #32]	; (8001820 <HAL_MspInit+0x44>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001804:	6593      	str	r3, [r2, #88]	; 0x58
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_MspInit+0x44>)
 8001808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800180a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40021000 	.word	0x40021000

08001824 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b09a      	sub	sp, #104	; 0x68
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]
 800183a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800183c:	f107 0310 	add.w	r3, r7, #16
 8001840:	2244      	movs	r2, #68	; 0x44
 8001842:	2100      	movs	r1, #0
 8001844:	4618      	mov	r0, r3
 8001846:	f005 fde9 	bl	800741c <memset>
  if(hfdcan->Instance==FDCAN1)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a20      	ldr	r2, [pc, #128]	; (80018d0 <HAL_FDCAN_MspInit+0xac>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d139      	bne.n	80018c8 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001858:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800185a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800185e:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	4618      	mov	r0, r3
 8001866:	f001 fd6f 	bl	8003348 <HAL_RCCEx_PeriphCLKConfig>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001870:	f7ff ffae 	bl	80017d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001874:	4b17      	ldr	r3, [pc, #92]	; (80018d4 <HAL_FDCAN_MspInit+0xb0>)
 8001876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001878:	4a16      	ldr	r2, [pc, #88]	; (80018d4 <HAL_FDCAN_MspInit+0xb0>)
 800187a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800187e:	6593      	str	r3, [r2, #88]	; 0x58
 8001880:	4b14      	ldr	r3, [pc, #80]	; (80018d4 <HAL_FDCAN_MspInit+0xb0>)
 8001882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <HAL_FDCAN_MspInit+0xb0>)
 800188e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001890:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <HAL_FDCAN_MspInit+0xb0>)
 8001892:	f043 0301 	orr.w	r3, r3, #1
 8001896:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001898:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <HAL_FDCAN_MspInit+0xb0>)
 800189a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80018a4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80018a8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80018b6:	2309      	movs	r3, #9
 80018b8:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018be:	4619      	mov	r1, r3
 80018c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c4:	f000 fdd4 	bl	8002470 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80018c8:	bf00      	nop
 80018ca:	3768      	adds	r7, #104	; 0x68
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40006400 	.word	0x40006400
 80018d4:	40021000 	.word	0x40021000

080018d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	; 0x28
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a17      	ldr	r2, [pc, #92]	; (8001954 <HAL_SPI_MspInit+0x7c>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d127      	bne.n	800194a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018fa:	4b17      	ldr	r3, [pc, #92]	; (8001958 <HAL_SPI_MspInit+0x80>)
 80018fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018fe:	4a16      	ldr	r2, [pc, #88]	; (8001958 <HAL_SPI_MspInit+0x80>)
 8001900:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001904:	6613      	str	r3, [r2, #96]	; 0x60
 8001906:	4b14      	ldr	r3, [pc, #80]	; (8001958 <HAL_SPI_MspInit+0x80>)
 8001908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800190a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800190e:	613b      	str	r3, [r7, #16]
 8001910:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <HAL_SPI_MspInit+0x80>)
 8001914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001916:	4a10      	ldr	r2, [pc, #64]	; (8001958 <HAL_SPI_MspInit+0x80>)
 8001918:	f043 0302 	orr.w	r3, r3, #2
 800191c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800191e:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <HAL_SPI_MspInit+0x80>)
 8001920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800192a:	2338      	movs	r3, #56	; 0x38
 800192c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192e:	2302      	movs	r3, #2
 8001930:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800193a:	2305      	movs	r3, #5
 800193c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	4805      	ldr	r0, [pc, #20]	; (800195c <HAL_SPI_MspInit+0x84>)
 8001946:	f000 fd93 	bl	8002470 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800194a:	bf00      	nop
 800194c:	3728      	adds	r7, #40	; 0x28
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40013000 	.word	0x40013000
 8001958:	40021000 	.word	0x40021000
 800195c:	48000400 	.word	0x48000400

08001960 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0d      	ldr	r2, [pc, #52]	; (80019a4 <HAL_TIM_Base_MspInit+0x44>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d113      	bne.n	800199a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001972:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <HAL_TIM_Base_MspInit+0x48>)
 8001974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001976:	4a0c      	ldr	r2, [pc, #48]	; (80019a8 <HAL_TIM_Base_MspInit+0x48>)
 8001978:	f043 0310 	orr.w	r3, r3, #16
 800197c:	6593      	str	r3, [r2, #88]	; 0x58
 800197e:	4b0a      	ldr	r3, [pc, #40]	; (80019a8 <HAL_TIM_Base_MspInit+0x48>)
 8001980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001982:	f003 0310 	and.w	r3, r3, #16
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	2036      	movs	r0, #54	; 0x36
 8001990:	f000 fac9 	bl	8001f26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001994:	2036      	movs	r0, #54	; 0x36
 8001996:	f000 fae0 	bl	8001f5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800199a:	bf00      	nop
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40001000 	.word	0x40001000
 80019a8:	40021000 	.word	0x40021000

080019ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b09a      	sub	sp, #104	; 0x68
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	2244      	movs	r2, #68	; 0x44
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f005 fd25 	bl	800741c <memset>
  if(huart->Instance==USART2)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a1f      	ldr	r2, [pc, #124]	; (8001a54 <HAL_UART_MspInit+0xa8>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d136      	bne.n	8001a4a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019dc:	2302      	movs	r3, #2
 80019de:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e4:	f107 0310 	add.w	r3, r7, #16
 80019e8:	4618      	mov	r0, r3
 80019ea:	f001 fcad 	bl	8003348 <HAL_RCCEx_PeriphCLKConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019f4:	f7ff feec 	bl	80017d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019f8:	4b17      	ldr	r3, [pc, #92]	; (8001a58 <HAL_UART_MspInit+0xac>)
 80019fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fc:	4a16      	ldr	r2, [pc, #88]	; (8001a58 <HAL_UART_MspInit+0xac>)
 80019fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a02:	6593      	str	r3, [r2, #88]	; 0x58
 8001a04:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <HAL_UART_MspInit+0xac>)
 8001a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a10:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <HAL_UART_MspInit+0xac>)
 8001a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a14:	4a10      	ldr	r2, [pc, #64]	; (8001a58 <HAL_UART_MspInit+0xac>)
 8001a16:	f043 0301 	orr.w	r3, r3, #1
 8001a1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a1c:	4b0e      	ldr	r3, [pc, #56]	; (8001a58 <HAL_UART_MspInit+0xac>)
 8001a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a28:	230c      	movs	r3, #12
 8001a2a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2300      	movs	r3, #0
 8001a36:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a38:	2307      	movs	r3, #7
 8001a3a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a40:	4619      	mov	r1, r3
 8001a42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a46:	f000 fd13 	bl	8002470 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a4a:	bf00      	nop
 8001a4c:	3768      	adds	r7, #104	; 0x68
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40004400 	.word	0x40004400
 8001a58:	40021000 	.word	0x40021000

08001a5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a60:	e7fe      	b.n	8001a60 <NMI_Handler+0x4>

08001a62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a62:	b480      	push	{r7}
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a66:	e7fe      	b.n	8001a66 <HardFault_Handler+0x4>

08001a68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a6c:	e7fe      	b.n	8001a6c <MemManage_Handler+0x4>

08001a6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a72:	e7fe      	b.n	8001a72 <BusFault_Handler+0x4>

08001a74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a78:	e7fe      	b.n	8001a78 <UsageFault_Handler+0x4>

08001a7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa8:	f000 f944 	bl	8001d34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ab4:	4802      	ldr	r0, [pc, #8]	; (8001ac0 <TIM6_DAC_IRQHandler+0x10>)
 8001ab6:	f002 fb2b 	bl	8004110 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200002ec 	.word	0x200002ec

08001ac4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  return 1;
 8001ac8:	2301      	movs	r3, #1
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <_kill>:

int _kill(int pid, int sig)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ade:	f005 fcdb 	bl	8007498 <__errno>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2216      	movs	r2, #22
 8001ae6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ae8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_exit>:

void _exit (int status)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001afc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff ffe7 	bl	8001ad4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b06:	e7fe      	b.n	8001b06 <_exit+0x12>

08001b08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	e00a      	b.n	8001b30 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b1a:	f3af 8000 	nop.w
 8001b1e:	4601      	mov	r1, r0
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	1c5a      	adds	r2, r3, #1
 8001b24:	60ba      	str	r2, [r7, #8]
 8001b26:	b2ca      	uxtb	r2, r1
 8001b28:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	dbf0      	blt.n	8001b1a <_read+0x12>
  }

  return len;
 8001b38:	687b      	ldr	r3, [r7, #4]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr

08001b5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	b083      	sub	sp, #12
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
 8001b62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b6a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <_isatty>:

int _isatty(int file)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b82:	2301      	movs	r3, #1
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
	...

08001bac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb4:	4a14      	ldr	r2, [pc, #80]	; (8001c08 <_sbrk+0x5c>)
 8001bb6:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <_sbrk+0x60>)
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bc0:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <_sbrk+0x64>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d102      	bne.n	8001bce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bc8:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <_sbrk+0x64>)
 8001bca:	4a12      	ldr	r2, [pc, #72]	; (8001c14 <_sbrk+0x68>)
 8001bcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <_sbrk+0x64>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d207      	bcs.n	8001bec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bdc:	f005 fc5c 	bl	8007498 <__errno>
 8001be0:	4603      	mov	r3, r0
 8001be2:	220c      	movs	r2, #12
 8001be4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001be6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bea:	e009      	b.n	8001c00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bec:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <_sbrk+0x64>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <_sbrk+0x64>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	4a05      	ldr	r2, [pc, #20]	; (8001c10 <_sbrk+0x64>)
 8001bfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20008000 	.word	0x20008000
 8001c0c:	00000400 	.word	0x00000400
 8001c10:	200003fc 	.word	0x200003fc
 8001c14:	20000550 	.word	0x20000550

08001c18 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <SystemInit+0x20>)
 8001c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c22:	4a05      	ldr	r2, [pc, #20]	; (8001c38 <SystemInit+0x20>)
 8001c24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c3c:	480d      	ldr	r0, [pc, #52]	; (8001c74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c3e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c40:	480d      	ldr	r0, [pc, #52]	; (8001c78 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c42:	490e      	ldr	r1, [pc, #56]	; (8001c7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c44:	4a0e      	ldr	r2, [pc, #56]	; (8001c80 <LoopForever+0xe>)
  movs r3, #0
 8001c46:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c48:	e002      	b.n	8001c50 <LoopCopyDataInit>

08001c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4e:	3304      	adds	r3, #4

08001c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c54:	d3f9      	bcc.n	8001c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c56:	4a0b      	ldr	r2, [pc, #44]	; (8001c84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c58:	4c0b      	ldr	r4, [pc, #44]	; (8001c88 <LoopForever+0x16>)
  movs r3, #0
 8001c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c5c:	e001      	b.n	8001c62 <LoopFillZerobss>

08001c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c60:	3204      	adds	r2, #4

08001c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c64:	d3fb      	bcc.n	8001c5e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c66:	f7ff ffd7 	bl	8001c18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c6a:	f005 fc1b 	bl	80074a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c6e:	f7ff fbe7 	bl	8001440 <main>

08001c72 <LoopForever>:

LoopForever:
    b LoopForever
 8001c72:	e7fe      	b.n	8001c72 <LoopForever>
  ldr   r0, =_estack
 8001c74:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c7c:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8001c80:	0800a258 	.word	0x0800a258
  ldr r2, =_sbss
 8001c84:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8001c88:	20000550 	.word	0x20000550

08001c8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c8c:	e7fe      	b.n	8001c8c <ADC1_2_IRQHandler>

08001c8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b082      	sub	sp, #8
 8001c92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c94:	2300      	movs	r3, #0
 8001c96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c98:	2003      	movs	r0, #3
 8001c9a:	f000 f939 	bl	8001f10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	f000 f80e 	bl	8001cc0 <HAL_InitTick>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d002      	beq.n	8001cb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	71fb      	strb	r3, [r7, #7]
 8001cae:	e001      	b.n	8001cb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cb0:	f7ff fd94 	bl	80017dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cb4:	79fb      	ldrb	r3, [r7, #7]

}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ccc:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <HAL_InitTick+0x68>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d022      	beq.n	8001d1a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001cd4:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <HAL_InitTick+0x6c>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <HAL_InitTick+0x68>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ce0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f000 f944 	bl	8001f76 <HAL_SYSTICK_Config>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d10f      	bne.n	8001d14 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b0f      	cmp	r3, #15
 8001cf8:	d809      	bhi.n	8001d0e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d02:	f000 f910 	bl	8001f26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d06:	4a0a      	ldr	r2, [pc, #40]	; (8001d30 <HAL_InitTick+0x70>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6013      	str	r3, [r2, #0]
 8001d0c:	e007      	b.n	8001d1e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	73fb      	strb	r3, [r7, #15]
 8001d12:	e004      	b.n	8001d1e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	73fb      	strb	r3, [r7, #15]
 8001d18:	e001      	b.n	8001d1e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	2000003c 	.word	0x2000003c
 8001d2c:	20000034 	.word	0x20000034
 8001d30:	20000038 	.word	0x20000038

08001d34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d38:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <HAL_IncTick+0x1c>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <HAL_IncTick+0x20>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4413      	add	r3, r2
 8001d42:	4a03      	ldr	r2, [pc, #12]	; (8001d50 <HAL_IncTick+0x1c>)
 8001d44:	6013      	str	r3, [r2, #0]
}
 8001d46:	bf00      	nop
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	20000400 	.word	0x20000400
 8001d54:	2000003c 	.word	0x2000003c

08001d58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d5c:	4b03      	ldr	r3, [pc, #12]	; (8001d6c <HAL_GetTick+0x14>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	20000400 	.word	0x20000400

08001d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da2:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	60d3      	str	r3, [r2, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dbc:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	0a1b      	lsrs	r3, r3, #8
 8001dc2:	f003 0307 	and.w	r3, r3, #7
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	db0b      	blt.n	8001dfe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	f003 021f 	and.w	r2, r3, #31
 8001dec:	4907      	ldr	r1, [pc, #28]	; (8001e0c <__NVIC_EnableIRQ+0x38>)
 8001dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df2:	095b      	lsrs	r3, r3, #5
 8001df4:	2001      	movs	r0, #1
 8001df6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	e000e100 	.word	0xe000e100

08001e10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	6039      	str	r1, [r7, #0]
 8001e1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	db0a      	blt.n	8001e3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	490c      	ldr	r1, [pc, #48]	; (8001e5c <__NVIC_SetPriority+0x4c>)
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	0112      	lsls	r2, r2, #4
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	440b      	add	r3, r1
 8001e34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e38:	e00a      	b.n	8001e50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	4908      	ldr	r1, [pc, #32]	; (8001e60 <__NVIC_SetPriority+0x50>)
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	f003 030f 	and.w	r3, r3, #15
 8001e46:	3b04      	subs	r3, #4
 8001e48:	0112      	lsls	r2, r2, #4
 8001e4a:	b2d2      	uxtb	r2, r2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	761a      	strb	r2, [r3, #24]
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000e100 	.word	0xe000e100
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b089      	sub	sp, #36	; 0x24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f1c3 0307 	rsb	r3, r3, #7
 8001e7e:	2b04      	cmp	r3, #4
 8001e80:	bf28      	it	cs
 8001e82:	2304      	movcs	r3, #4
 8001e84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	3304      	adds	r3, #4
 8001e8a:	2b06      	cmp	r3, #6
 8001e8c:	d902      	bls.n	8001e94 <NVIC_EncodePriority+0x30>
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	3b03      	subs	r3, #3
 8001e92:	e000      	b.n	8001e96 <NVIC_EncodePriority+0x32>
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43da      	mvns	r2, r3
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	401a      	ands	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb6:	43d9      	mvns	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ebc:	4313      	orrs	r3, r2
         );
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3724      	adds	r7, #36	; 0x24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
	...

08001ecc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001edc:	d301      	bcc.n	8001ee2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e00f      	b.n	8001f02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ee2:	4a0a      	ldr	r2, [pc, #40]	; (8001f0c <SysTick_Config+0x40>)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eea:	210f      	movs	r1, #15
 8001eec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ef0:	f7ff ff8e 	bl	8001e10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <SysTick_Config+0x40>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001efa:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <SysTick_Config+0x40>)
 8001efc:	2207      	movs	r2, #7
 8001efe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	e000e010 	.word	0xe000e010

08001f10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7ff ff29 	bl	8001d70 <__NVIC_SetPriorityGrouping>
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	b086      	sub	sp, #24
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	60b9      	str	r1, [r7, #8]
 8001f30:	607a      	str	r2, [r7, #4]
 8001f32:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f34:	f7ff ff40 	bl	8001db8 <__NVIC_GetPriorityGrouping>
 8001f38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	68b9      	ldr	r1, [r7, #8]
 8001f3e:	6978      	ldr	r0, [r7, #20]
 8001f40:	f7ff ff90 	bl	8001e64 <NVIC_EncodePriority>
 8001f44:	4602      	mov	r2, r0
 8001f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff5f 	bl	8001e10 <__NVIC_SetPriority>
}
 8001f52:	bf00      	nop
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	4603      	mov	r3, r0
 8001f62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ff33 	bl	8001dd4 <__NVIC_EnableIRQ>
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff ffa4 	bl	8001ecc <SysTick_Config>
 8001f84:	4603      	mov	r3, r0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e147      	b.n	8002232 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d106      	bne.n	8001fbc <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7ff fc34 	bl	8001824 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	699a      	ldr	r2, [r3, #24]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 0210 	bic.w	r2, r2, #16
 8001fca:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fcc:	f7ff fec4 	bl	8001d58 <HAL_GetTick>
 8001fd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001fd2:	e012      	b.n	8001ffa <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001fd4:	f7ff fec0 	bl	8001d58 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b0a      	cmp	r3, #10
 8001fe0:	d90b      	bls.n	8001ffa <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fe6:	f043 0201 	orr.w	r2, r3, #1
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2203      	movs	r2, #3
 8001ff2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e11b      	b.n	8002232 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f003 0308 	and.w	r3, r3, #8
 8002004:	2b08      	cmp	r3, #8
 8002006:	d0e5      	beq.n	8001fd4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	699a      	ldr	r2, [r3, #24]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002018:	f7ff fe9e 	bl	8001d58 <HAL_GetTick>
 800201c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800201e:	e012      	b.n	8002046 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002020:	f7ff fe9a 	bl	8001d58 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b0a      	cmp	r3, #10
 800202c:	d90b      	bls.n	8002046 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002032:	f043 0201 	orr.w	r2, r3, #1
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2203      	movs	r2, #3
 800203e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e0f5      	b.n	8002232 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f003 0301 	and.w	r3, r3, #1
 8002050:	2b00      	cmp	r3, #0
 8002052:	d0e5      	beq.n	8002020 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	699a      	ldr	r2, [r3, #24]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f042 0202 	orr.w	r2, r2, #2
 8002062:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a74      	ldr	r2, [pc, #464]	; (800223c <HAL_FDCAN_Init+0x2ac>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d103      	bne.n	8002076 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800206e:	4a74      	ldr	r2, [pc, #464]	; (8002240 <HAL_FDCAN_Init+0x2b0>)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7c1b      	ldrb	r3, [r3, #16]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d108      	bne.n	8002090 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	699a      	ldr	r2, [r3, #24]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800208c:	619a      	str	r2, [r3, #24]
 800208e:	e007      	b.n	80020a0 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	699a      	ldr	r2, [r3, #24]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800209e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	7c5b      	ldrb	r3, [r3, #17]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d108      	bne.n	80020ba <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	699a      	ldr	r2, [r3, #24]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80020b6:	619a      	str	r2, [r3, #24]
 80020b8:	e007      	b.n	80020ca <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	699a      	ldr	r2, [r3, #24]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80020c8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	7c9b      	ldrb	r3, [r3, #18]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d108      	bne.n	80020e4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	699a      	ldr	r2, [r3, #24]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80020e0:	619a      	str	r2, [r3, #24]
 80020e2:	e007      	b.n	80020f4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	699a      	ldr	r2, [r3, #24]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80020f2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	699a      	ldr	r2, [r3, #24]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002118:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	691a      	ldr	r2, [r3, #16]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0210 	bic.w	r2, r2, #16
 8002128:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d108      	bne.n	8002144 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	699a      	ldr	r2, [r3, #24]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f042 0204 	orr.w	r2, r2, #4
 8002140:	619a      	str	r2, [r3, #24]
 8002142:	e02c      	b.n	800219e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d028      	beq.n	800219e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	2b02      	cmp	r3, #2
 8002152:	d01c      	beq.n	800218e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	699a      	ldr	r2, [r3, #24]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002162:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691a      	ldr	r2, [r3, #16]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f042 0210 	orr.w	r2, r2, #16
 8002172:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	2b03      	cmp	r3, #3
 800217a:	d110      	bne.n	800219e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	699a      	ldr	r2, [r3, #24]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 0220 	orr.w	r2, r2, #32
 800218a:	619a      	str	r2, [r3, #24]
 800218c:	e007      	b.n	800219e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	699a      	ldr	r2, [r3, #24]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f042 0220 	orr.w	r2, r2, #32
 800219c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80021ae:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80021b6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	3b01      	subs	r3, #1
 80021c0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80021c6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80021c8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021d2:	d115      	bne.n	8002200 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021de:	3b01      	subs	r3, #1
 80021e0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80021e2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	3b01      	subs	r3, #1
 80021ea:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80021ec:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f4:	3b01      	subs	r3, #1
 80021f6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80021fc:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80021fe:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f858 	bl	80022cc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40006400 	.word	0x40006400
 8002240:	40006500 	.word	0x40006500

08002244 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002256:	b2db      	uxtb	r3, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d12c      	bne.n	80022b6 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d007      	beq.n	800227c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002270:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e023      	b.n	80022c4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002284:	0c1b      	lsrs	r3, r3, #16
 8002286:	f003 0303 	and.w	r3, r3, #3
 800228a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	68b9      	ldr	r1, [r7, #8]
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 f870 	bl	8002378 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2101      	movs	r1, #1
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	fa01 f202 	lsl.w	r2, r1, r2
 80022a4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80022a8:	2201      	movs	r2, #1
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	409a      	lsls	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 80022b2:	2300      	movs	r3, #0
 80022b4:	e006      	b.n	80022c4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ba:	f043 0208 	orr.w	r2, r3, #8
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
  }
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80022d4:	4b27      	ldr	r3, [pc, #156]	; (8002374 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80022d6:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022e6:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ee:	041a      	lsls	r2, r3, #16
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800230c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002314:	061a      	lsls	r2, r3, #24
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	e005      	b.n	800235a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	3304      	adds	r3, #4
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	429a      	cmp	r2, r3
 8002364:	d3f3      	bcc.n	800234e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002366:	bf00      	nop
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	4000a400 	.word	0x4000a400

08002378 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8002378:	b480      	push	{r7}
 800237a:	b089      	sub	sp, #36	; 0x24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
 8002384:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10a      	bne.n	80023a4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002396:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800239e:	4313      	orrs	r3, r2
 80023a0:	61fb      	str	r3, [r7, #28]
 80023a2:	e00a      	b.n	80023ba <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80023ac:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80023b2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80023b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80023b8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80023c4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80023ca:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80023d0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80023d8:	4313      	orrs	r3, r2
 80023da:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	4613      	mov	r3, r2
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	4413      	add	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	440b      	add	r3, r1
 80023ec:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	69fa      	ldr	r2, [r7, #28]
 80023f2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	3304      	adds	r3, #4
 80023f8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	3304      	adds	r3, #4
 8002404:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	e020      	b.n	800244e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	3303      	adds	r3, #3
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	4413      	add	r3, r2
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	3302      	adds	r3, #2
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	440b      	add	r3, r1
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002424:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	3301      	adds	r3, #1
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	440b      	add	r3, r1
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002432:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	697a      	ldr	r2, [r7, #20]
 8002438:	440a      	add	r2, r1
 800243a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800243c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	3304      	adds	r3, #4
 8002446:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	3304      	adds	r3, #4
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	4a06      	ldr	r2, [pc, #24]	; (800246c <FDCAN_CopyMessageToRAM+0xf4>)
 8002454:	5cd3      	ldrb	r3, [r2, r3]
 8002456:	461a      	mov	r2, r3
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	4293      	cmp	r3, r2
 800245c:	d3d6      	bcc.n	800240c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800245e:	bf00      	nop
 8002460:	bf00      	nop
 8002462:	3724      	adds	r7, #36	; 0x24
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	08009de8 	.word	0x08009de8

08002470 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800247e:	e15a      	b.n	8002736 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	2101      	movs	r1, #1
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	fa01 f303 	lsl.w	r3, r1, r3
 800248c:	4013      	ands	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 814c 	beq.w	8002730 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f003 0303 	and.w	r3, r3, #3
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d005      	beq.n	80024b0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d130      	bne.n	8002512 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	2203      	movs	r2, #3
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43db      	mvns	r3, r3
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024e6:	2201      	movs	r2, #1
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	091b      	lsrs	r3, r3, #4
 80024fc:	f003 0201 	and.w	r2, r3, #1
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	2b03      	cmp	r3, #3
 800251c:	d017      	beq.n	800254e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	2203      	movs	r2, #3
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	689a      	ldr	r2, [r3, #8]
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d123      	bne.n	80025a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	08da      	lsrs	r2, r3, #3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3208      	adds	r2, #8
 8002562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002566:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	220f      	movs	r2, #15
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	691a      	ldr	r2, [r3, #16]
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	08da      	lsrs	r2, r3, #3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3208      	adds	r2, #8
 800259c:	6939      	ldr	r1, [r7, #16]
 800259e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	2203      	movs	r2, #3
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0203 	and.w	r2, r3, #3
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f000 80a6 	beq.w	8002730 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e4:	4b5b      	ldr	r3, [pc, #364]	; (8002754 <HAL_GPIO_Init+0x2e4>)
 80025e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025e8:	4a5a      	ldr	r2, [pc, #360]	; (8002754 <HAL_GPIO_Init+0x2e4>)
 80025ea:	f043 0301 	orr.w	r3, r3, #1
 80025ee:	6613      	str	r3, [r2, #96]	; 0x60
 80025f0:	4b58      	ldr	r3, [pc, #352]	; (8002754 <HAL_GPIO_Init+0x2e4>)
 80025f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025fc:	4a56      	ldr	r2, [pc, #344]	; (8002758 <HAL_GPIO_Init+0x2e8>)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	089b      	lsrs	r3, r3, #2
 8002602:	3302      	adds	r3, #2
 8002604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	220f      	movs	r2, #15
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002626:	d01f      	beq.n	8002668 <HAL_GPIO_Init+0x1f8>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a4c      	ldr	r2, [pc, #304]	; (800275c <HAL_GPIO_Init+0x2ec>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d019      	beq.n	8002664 <HAL_GPIO_Init+0x1f4>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a4b      	ldr	r2, [pc, #300]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d013      	beq.n	8002660 <HAL_GPIO_Init+0x1f0>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a4a      	ldr	r2, [pc, #296]	; (8002764 <HAL_GPIO_Init+0x2f4>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d00d      	beq.n	800265c <HAL_GPIO_Init+0x1ec>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a49      	ldr	r2, [pc, #292]	; (8002768 <HAL_GPIO_Init+0x2f8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d007      	beq.n	8002658 <HAL_GPIO_Init+0x1e8>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a48      	ldr	r2, [pc, #288]	; (800276c <HAL_GPIO_Init+0x2fc>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d101      	bne.n	8002654 <HAL_GPIO_Init+0x1e4>
 8002650:	2305      	movs	r3, #5
 8002652:	e00a      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002654:	2306      	movs	r3, #6
 8002656:	e008      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002658:	2304      	movs	r3, #4
 800265a:	e006      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 800265c:	2303      	movs	r3, #3
 800265e:	e004      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002660:	2302      	movs	r3, #2
 8002662:	e002      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002664:	2301      	movs	r3, #1
 8002666:	e000      	b.n	800266a <HAL_GPIO_Init+0x1fa>
 8002668:	2300      	movs	r3, #0
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	f002 0203 	and.w	r2, r2, #3
 8002670:	0092      	lsls	r2, r2, #2
 8002672:	4093      	lsls	r3, r2
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800267a:	4937      	ldr	r1, [pc, #220]	; (8002758 <HAL_GPIO_Init+0x2e8>)
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	089b      	lsrs	r3, r3, #2
 8002680:	3302      	adds	r3, #2
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002688:	4b39      	ldr	r3, [pc, #228]	; (8002770 <HAL_GPIO_Init+0x300>)
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	43db      	mvns	r3, r3
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	4013      	ands	r3, r2
 8002696:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d003      	beq.n	80026ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026ac:	4a30      	ldr	r2, [pc, #192]	; (8002770 <HAL_GPIO_Init+0x300>)
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026b2:	4b2f      	ldr	r3, [pc, #188]	; (8002770 <HAL_GPIO_Init+0x300>)
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	43db      	mvns	r3, r3
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4013      	ands	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026d6:	4a26      	ldr	r2, [pc, #152]	; (8002770 <HAL_GPIO_Init+0x300>)
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80026dc:	4b24      	ldr	r3, [pc, #144]	; (8002770 <HAL_GPIO_Init+0x300>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	43db      	mvns	r3, r3
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	4013      	ands	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002700:	4a1b      	ldr	r2, [pc, #108]	; (8002770 <HAL_GPIO_Init+0x300>)
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002706:	4b1a      	ldr	r3, [pc, #104]	; (8002770 <HAL_GPIO_Init+0x300>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	43db      	mvns	r3, r3
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4013      	ands	r3, r2
 8002714:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4313      	orrs	r3, r2
 8002728:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800272a:	4a11      	ldr	r2, [pc, #68]	; (8002770 <HAL_GPIO_Init+0x300>)
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	3301      	adds	r3, #1
 8002734:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	fa22 f303 	lsr.w	r3, r2, r3
 8002740:	2b00      	cmp	r3, #0
 8002742:	f47f ae9d 	bne.w	8002480 <HAL_GPIO_Init+0x10>
  }
}
 8002746:	bf00      	nop
 8002748:	bf00      	nop
 800274a:	371c      	adds	r7, #28
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	40021000 	.word	0x40021000
 8002758:	40010000 	.word	0x40010000
 800275c:	48000400 	.word	0x48000400
 8002760:	48000800 	.word	0x48000800
 8002764:	48000c00 	.word	0x48000c00
 8002768:	48001000 	.word	0x48001000
 800276c:	48001400 	.word	0x48001400
 8002770:	40010400 	.word	0x40010400

08002774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	807b      	strh	r3, [r7, #2]
 8002780:	4613      	mov	r3, r2
 8002782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002784:	787b      	ldrb	r3, [r7, #1]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800278a:	887a      	ldrh	r2, [r7, #2]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002790:	e002      	b.n	8002798 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002792:	887a      	ldrh	r2, [r7, #2]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d141      	bne.n	8002836 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027b2:	4b4b      	ldr	r3, [pc, #300]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027be:	d131      	bne.n	8002824 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027c0:	4b47      	ldr	r3, [pc, #284]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027c6:	4a46      	ldr	r2, [pc, #280]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027d0:	4b43      	ldr	r3, [pc, #268]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027d8:	4a41      	ldr	r2, [pc, #260]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027e0:	4b40      	ldr	r3, [pc, #256]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2232      	movs	r2, #50	; 0x32
 80027e6:	fb02 f303 	mul.w	r3, r2, r3
 80027ea:	4a3f      	ldr	r2, [pc, #252]	; (80028e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027ec:	fba2 2303 	umull	r2, r3, r2, r3
 80027f0:	0c9b      	lsrs	r3, r3, #18
 80027f2:	3301      	adds	r3, #1
 80027f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027f6:	e002      	b.n	80027fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027fe:	4b38      	ldr	r3, [pc, #224]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002806:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800280a:	d102      	bne.n	8002812 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f2      	bne.n	80027f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002812:	4b33      	ldr	r3, [pc, #204]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800281a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800281e:	d158      	bne.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e057      	b.n	80028d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002824:	4b2e      	ldr	r3, [pc, #184]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002826:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800282a:	4a2d      	ldr	r2, [pc, #180]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800282c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002830:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002834:	e04d      	b.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800283c:	d141      	bne.n	80028c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800283e:	4b28      	ldr	r3, [pc, #160]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800284a:	d131      	bne.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800284c:	4b24      	ldr	r3, [pc, #144]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800284e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002852:	4a23      	ldr	r2, [pc, #140]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002858:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800285c:	4b20      	ldr	r3, [pc, #128]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002864:	4a1e      	ldr	r2, [pc, #120]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002866:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800286a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800286c:	4b1d      	ldr	r3, [pc, #116]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2232      	movs	r2, #50	; 0x32
 8002872:	fb02 f303 	mul.w	r3, r2, r3
 8002876:	4a1c      	ldr	r2, [pc, #112]	; (80028e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002878:	fba2 2303 	umull	r2, r3, r2, r3
 800287c:	0c9b      	lsrs	r3, r3, #18
 800287e:	3301      	adds	r3, #1
 8002880:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002882:	e002      	b.n	800288a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	3b01      	subs	r3, #1
 8002888:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800288a:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002892:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002896:	d102      	bne.n	800289e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f2      	bne.n	8002884 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800289e:	4b10      	ldr	r3, [pc, #64]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028aa:	d112      	bne.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e011      	b.n	80028d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028b0:	4b0b      	ldr	r3, [pc, #44]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028b6:	4a0a      	ldr	r2, [pc, #40]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80028c0:	e007      	b.n	80028d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028c2:	4b07      	ldr	r3, [pc, #28]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028ca:	4a05      	ldr	r2, [pc, #20]	; (80028e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3714      	adds	r7, #20
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr
 80028e0:	40007000 	.word	0x40007000
 80028e4:	20000034 	.word	0x20000034
 80028e8:	431bde83 	.word	0x431bde83

080028ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b088      	sub	sp, #32
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e2fe      	b.n	8002efc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d075      	beq.n	80029f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800290a:	4b97      	ldr	r3, [pc, #604]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 030c 	and.w	r3, r3, #12
 8002912:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002914:	4b94      	ldr	r3, [pc, #592]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f003 0303 	and.w	r3, r3, #3
 800291c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	2b0c      	cmp	r3, #12
 8002922:	d102      	bne.n	800292a <HAL_RCC_OscConfig+0x3e>
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	2b03      	cmp	r3, #3
 8002928:	d002      	beq.n	8002930 <HAL_RCC_OscConfig+0x44>
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b08      	cmp	r3, #8
 800292e:	d10b      	bne.n	8002948 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002930:	4b8d      	ldr	r3, [pc, #564]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d05b      	beq.n	80029f4 <HAL_RCC_OscConfig+0x108>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d157      	bne.n	80029f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e2d9      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002950:	d106      	bne.n	8002960 <HAL_RCC_OscConfig+0x74>
 8002952:	4b85      	ldr	r3, [pc, #532]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a84      	ldr	r2, [pc, #528]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002958:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800295c:	6013      	str	r3, [r2, #0]
 800295e:	e01d      	b.n	800299c <HAL_RCC_OscConfig+0xb0>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002968:	d10c      	bne.n	8002984 <HAL_RCC_OscConfig+0x98>
 800296a:	4b7f      	ldr	r3, [pc, #508]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a7e      	ldr	r2, [pc, #504]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002974:	6013      	str	r3, [r2, #0]
 8002976:	4b7c      	ldr	r3, [pc, #496]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a7b      	ldr	r2, [pc, #492]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 800297c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	e00b      	b.n	800299c <HAL_RCC_OscConfig+0xb0>
 8002984:	4b78      	ldr	r3, [pc, #480]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a77      	ldr	r2, [pc, #476]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 800298a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800298e:	6013      	str	r3, [r2, #0]
 8002990:	4b75      	ldr	r3, [pc, #468]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a74      	ldr	r2, [pc, #464]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002996:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800299a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d013      	beq.n	80029cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a4:	f7ff f9d8 	bl	8001d58 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029ac:	f7ff f9d4 	bl	8001d58 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b64      	cmp	r3, #100	; 0x64
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e29e      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029be:	4b6a      	ldr	r3, [pc, #424]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d0f0      	beq.n	80029ac <HAL_RCC_OscConfig+0xc0>
 80029ca:	e014      	b.n	80029f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029cc:	f7ff f9c4 	bl	8001d58 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d4:	f7ff f9c0 	bl	8001d58 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b64      	cmp	r3, #100	; 0x64
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e28a      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029e6:	4b60      	ldr	r3, [pc, #384]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1f0      	bne.n	80029d4 <HAL_RCC_OscConfig+0xe8>
 80029f2:	e000      	b.n	80029f6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d075      	beq.n	8002aee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a02:	4b59      	ldr	r3, [pc, #356]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 030c 	and.w	r3, r3, #12
 8002a0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a0c:	4b56      	ldr	r3, [pc, #344]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	f003 0303 	and.w	r3, r3, #3
 8002a14:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	2b0c      	cmp	r3, #12
 8002a1a:	d102      	bne.n	8002a22 <HAL_RCC_OscConfig+0x136>
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d002      	beq.n	8002a28 <HAL_RCC_OscConfig+0x13c>
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	2b04      	cmp	r3, #4
 8002a26:	d11f      	bne.n	8002a68 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a28:	4b4f      	ldr	r3, [pc, #316]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d005      	beq.n	8002a40 <HAL_RCC_OscConfig+0x154>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e25d      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a40:	4b49      	ldr	r3, [pc, #292]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	061b      	lsls	r3, r3, #24
 8002a4e:	4946      	ldr	r1, [pc, #280]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a54:	4b45      	ldr	r3, [pc, #276]	; (8002b6c <HAL_RCC_OscConfig+0x280>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff f931 	bl	8001cc0 <HAL_InitTick>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d043      	beq.n	8002aec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e249      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d023      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a70:	4b3d      	ldr	r3, [pc, #244]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a3c      	ldr	r2, [pc, #240]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002a76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7c:	f7ff f96c 	bl	8001d58 <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a84:	f7ff f968 	bl	8001d58 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e232      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a96:	4b34      	ldr	r3, [pc, #208]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa2:	4b31      	ldr	r3, [pc, #196]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	061b      	lsls	r3, r3, #24
 8002ab0:	492d      	ldr	r1, [pc, #180]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	604b      	str	r3, [r1, #4]
 8002ab6:	e01a      	b.n	8002aee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ab8:	4b2b      	ldr	r3, [pc, #172]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a2a      	ldr	r2, [pc, #168]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002abe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ac2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac4:	f7ff f948 	bl	8001d58 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002acc:	f7ff f944 	bl	8001d58 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e20e      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ade:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0x1e0>
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d041      	beq.n	8002b7e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d01c      	beq.n	8002b3c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b02:	4b19      	ldr	r3, [pc, #100]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b08:	4a17      	ldr	r2, [pc, #92]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b12:	f7ff f921 	bl	8001d58 <HAL_GetTick>
 8002b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b1a:	f7ff f91d 	bl	8001d58 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e1e7      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b2c:	4b0e      	ldr	r3, [pc, #56]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0ef      	beq.n	8002b1a <HAL_RCC_OscConfig+0x22e>
 8002b3a:	e020      	b.n	8002b7e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b3c:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b42:	4a09      	ldr	r2, [pc, #36]	; (8002b68 <HAL_RCC_OscConfig+0x27c>)
 8002b44:	f023 0301 	bic.w	r3, r3, #1
 8002b48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4c:	f7ff f904 	bl	8001d58 <HAL_GetTick>
 8002b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b52:	e00d      	b.n	8002b70 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b54:	f7ff f900 	bl	8001d58 <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d906      	bls.n	8002b70 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e1ca      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
 8002b66:	bf00      	nop
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	20000038 	.word	0x20000038
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b70:	4b8c      	ldr	r3, [pc, #560]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002b72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1ea      	bne.n	8002b54 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0304 	and.w	r3, r3, #4
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 80a6 	beq.w	8002cd8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b90:	4b84      	ldr	r3, [pc, #528]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x2b4>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e000      	b.n	8002ba2 <HAL_RCC_OscConfig+0x2b6>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00d      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ba6:	4b7f      	ldr	r3, [pc, #508]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002baa:	4a7e      	ldr	r2, [pc, #504]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bb0:	6593      	str	r3, [r2, #88]	; 0x58
 8002bb2:	4b7c      	ldr	r3, [pc, #496]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bc2:	4b79      	ldr	r3, [pc, #484]	; (8002da8 <HAL_RCC_OscConfig+0x4bc>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d118      	bne.n	8002c00 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bce:	4b76      	ldr	r3, [pc, #472]	; (8002da8 <HAL_RCC_OscConfig+0x4bc>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a75      	ldr	r2, [pc, #468]	; (8002da8 <HAL_RCC_OscConfig+0x4bc>)
 8002bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bda:	f7ff f8bd 	bl	8001d58 <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002be2:	f7ff f8b9 	bl	8001d58 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e183      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf4:	4b6c      	ldr	r3, [pc, #432]	; (8002da8 <HAL_RCC_OscConfig+0x4bc>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d0f0      	beq.n	8002be2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d108      	bne.n	8002c1a <HAL_RCC_OscConfig+0x32e>
 8002c08:	4b66      	ldr	r3, [pc, #408]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c0e:	4a65      	ldr	r2, [pc, #404]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c10:	f043 0301 	orr.w	r3, r3, #1
 8002c14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c18:	e024      	b.n	8002c64 <HAL_RCC_OscConfig+0x378>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b05      	cmp	r3, #5
 8002c20:	d110      	bne.n	8002c44 <HAL_RCC_OscConfig+0x358>
 8002c22:	4b60      	ldr	r3, [pc, #384]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c28:	4a5e      	ldr	r2, [pc, #376]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c2a:	f043 0304 	orr.w	r3, r3, #4
 8002c2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c32:	4b5c      	ldr	r3, [pc, #368]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c38:	4a5a      	ldr	r2, [pc, #360]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c3a:	f043 0301 	orr.w	r3, r3, #1
 8002c3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c42:	e00f      	b.n	8002c64 <HAL_RCC_OscConfig+0x378>
 8002c44:	4b57      	ldr	r3, [pc, #348]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4a:	4a56      	ldr	r2, [pc, #344]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c54:	4b53      	ldr	r3, [pc, #332]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c5a:	4a52      	ldr	r2, [pc, #328]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c5c:	f023 0304 	bic.w	r3, r3, #4
 8002c60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d016      	beq.n	8002c9a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c6c:	f7ff f874 	bl	8001d58 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c72:	e00a      	b.n	8002c8a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c74:	f7ff f870 	bl	8001d58 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e138      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c8a:	4b46      	ldr	r3, [pc, #280]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0ed      	beq.n	8002c74 <HAL_RCC_OscConfig+0x388>
 8002c98:	e015      	b.n	8002cc6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c9a:	f7ff f85d 	bl	8001d58 <HAL_GetTick>
 8002c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ca0:	e00a      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ca2:	f7ff f859 	bl	8001d58 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e121      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cb8:	4b3a      	ldr	r3, [pc, #232]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1ed      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cc6:	7ffb      	ldrb	r3, [r7, #31]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d105      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ccc:	4b35      	ldr	r3, [pc, #212]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd0:	4a34      	ldr	r2, [pc, #208]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002cd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cd6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d03c      	beq.n	8002d5e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d01c      	beq.n	8002d26 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cec:	4b2d      	ldr	r3, [pc, #180]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002cee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cf2:	4a2c      	ldr	r2, [pc, #176]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cfc:	f7ff f82c 	bl	8001d58 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d04:	f7ff f828 	bl	8001d58 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e0f2      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d16:	4b23      	ldr	r3, [pc, #140]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002d18:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d0ef      	beq.n	8002d04 <HAL_RCC_OscConfig+0x418>
 8002d24:	e01b      	b.n	8002d5e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d26:	4b1f      	ldr	r3, [pc, #124]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002d28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d2c:	4a1d      	ldr	r2, [pc, #116]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002d2e:	f023 0301 	bic.w	r3, r3, #1
 8002d32:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d36:	f7ff f80f 	bl	8001d58 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d3e:	f7ff f80b 	bl	8001d58 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e0d5      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d50:	4b14      	ldr	r3, [pc, #80]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002d52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1ef      	bne.n	8002d3e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 80c9 	beq.w	8002efa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d68:	4b0e      	ldr	r3, [pc, #56]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 030c 	and.w	r3, r3, #12
 8002d70:	2b0c      	cmp	r3, #12
 8002d72:	f000 8083 	beq.w	8002e7c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d15e      	bne.n	8002e3c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d7e:	4b09      	ldr	r3, [pc, #36]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a08      	ldr	r2, [pc, #32]	; (8002da4 <HAL_RCC_OscConfig+0x4b8>)
 8002d84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8a:	f7fe ffe5 	bl	8001d58 <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d90:	e00c      	b.n	8002dac <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d92:	f7fe ffe1 	bl	8001d58 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d905      	bls.n	8002dac <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e0ab      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dac:	4b55      	ldr	r3, [pc, #340]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1ec      	bne.n	8002d92 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002db8:	4b52      	ldr	r3, [pc, #328]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	4b52      	ldr	r3, [pc, #328]	; (8002f08 <HAL_RCC_OscConfig+0x61c>)
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6a11      	ldr	r1, [r2, #32]
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002dc8:	3a01      	subs	r2, #1
 8002dca:	0112      	lsls	r2, r2, #4
 8002dcc:	4311      	orrs	r1, r2
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002dd2:	0212      	lsls	r2, r2, #8
 8002dd4:	4311      	orrs	r1, r2
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002dda:	0852      	lsrs	r2, r2, #1
 8002ddc:	3a01      	subs	r2, #1
 8002dde:	0552      	lsls	r2, r2, #21
 8002de0:	4311      	orrs	r1, r2
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002de6:	0852      	lsrs	r2, r2, #1
 8002de8:	3a01      	subs	r2, #1
 8002dea:	0652      	lsls	r2, r2, #25
 8002dec:	4311      	orrs	r1, r2
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002df2:	06d2      	lsls	r2, r2, #27
 8002df4:	430a      	orrs	r2, r1
 8002df6:	4943      	ldr	r1, [pc, #268]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dfc:	4b41      	ldr	r3, [pc, #260]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a40      	ldr	r2, [pc, #256]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e06:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e08:	4b3e      	ldr	r3, [pc, #248]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	4a3d      	ldr	r2, [pc, #244]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e12:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e14:	f7fe ffa0 	bl	8001d58 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1c:	f7fe ff9c 	bl	8001d58 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e066      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e2e:	4b35      	ldr	r3, [pc, #212]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x530>
 8002e3a:	e05e      	b.n	8002efa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3c:	4b31      	ldr	r3, [pc, #196]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a30      	ldr	r2, [pc, #192]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e48:	f7fe ff86 	bl	8001d58 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e50:	f7fe ff82 	bl	8001d58 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e04c      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e62:	4b28      	ldr	r3, [pc, #160]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002e6e:	4b25      	ldr	r3, [pc, #148]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e70:	68da      	ldr	r2, [r3, #12]
 8002e72:	4924      	ldr	r1, [pc, #144]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e74:	4b25      	ldr	r3, [pc, #148]	; (8002f0c <HAL_RCC_OscConfig+0x620>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	60cb      	str	r3, [r1, #12]
 8002e7a:	e03e      	b.n	8002efa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	69db      	ldr	r3, [r3, #28]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d101      	bne.n	8002e88 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e039      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002e88:	4b1e      	ldr	r3, [pc, #120]	; (8002f04 <HAL_RCC_OscConfig+0x618>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	f003 0203 	and.w	r2, r3, #3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d12c      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d123      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d11b      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d113      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	085b      	lsrs	r3, r3, #1
 8002eda:	3b01      	subs	r3, #1
 8002edc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d109      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eec:	085b      	lsrs	r3, r3, #1
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d001      	beq.n	8002efa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3720      	adds	r7, #32
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40021000 	.word	0x40021000
 8002f08:	019f800c 	.word	0x019f800c
 8002f0c:	feeefffc 	.word	0xfeeefffc

08002f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e11e      	b.n	8003166 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f28:	4b91      	ldr	r3, [pc, #580]	; (8003170 <HAL_RCC_ClockConfig+0x260>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 030f 	and.w	r3, r3, #15
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d910      	bls.n	8002f58 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f36:	4b8e      	ldr	r3, [pc, #568]	; (8003170 <HAL_RCC_ClockConfig+0x260>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f023 020f 	bic.w	r2, r3, #15
 8002f3e:	498c      	ldr	r1, [pc, #560]	; (8003170 <HAL_RCC_ClockConfig+0x260>)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f46:	4b8a      	ldr	r3, [pc, #552]	; (8003170 <HAL_RCC_ClockConfig+0x260>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 030f 	and.w	r3, r3, #15
 8002f4e:	683a      	ldr	r2, [r7, #0]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d001      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e106      	b.n	8003166 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d073      	beq.n	800304c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b03      	cmp	r3, #3
 8002f6a:	d129      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f6c:	4b81      	ldr	r3, [pc, #516]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0f4      	b.n	8003166 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002f7c:	f000 f99e 	bl	80032bc <RCC_GetSysClockFreqFromPLLSource>
 8002f80:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	4a7c      	ldr	r2, [pc, #496]	; (8003178 <HAL_RCC_ClockConfig+0x268>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d93f      	bls.n	800300a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f8a:	4b7a      	ldr	r3, [pc, #488]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d009      	beq.n	8002faa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d033      	beq.n	800300a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d12f      	bne.n	800300a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002faa:	4b72      	ldr	r3, [pc, #456]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fb2:	4a70      	ldr	r2, [pc, #448]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8002fb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fb8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002fba:	2380      	movs	r3, #128	; 0x80
 8002fbc:	617b      	str	r3, [r7, #20]
 8002fbe:	e024      	b.n	800300a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d107      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fc8:	4b6a      	ldr	r3, [pc, #424]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d109      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0c6      	b.n	8003166 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd8:	4b66      	ldr	r3, [pc, #408]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0be      	b.n	8003166 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002fe8:	f000 f8ce 	bl	8003188 <HAL_RCC_GetSysClockFreq>
 8002fec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	4a61      	ldr	r2, [pc, #388]	; (8003178 <HAL_RCC_ClockConfig+0x268>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d909      	bls.n	800300a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ff6:	4b5f      	ldr	r3, [pc, #380]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ffe:	4a5d      	ldr	r2, [pc, #372]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8003000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003004:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003006:	2380      	movs	r3, #128	; 0x80
 8003008:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800300a:	4b5a      	ldr	r3, [pc, #360]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f023 0203 	bic.w	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4957      	ldr	r1, [pc, #348]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8003018:	4313      	orrs	r3, r2
 800301a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800301c:	f7fe fe9c 	bl	8001d58 <HAL_GetTick>
 8003020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003022:	e00a      	b.n	800303a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003024:	f7fe fe98 	bl	8001d58 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e095      	b.n	8003166 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303a:	4b4e      	ldr	r3, [pc, #312]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 020c 	and.w	r2, r3, #12
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	429a      	cmp	r2, r3
 800304a:	d1eb      	bne.n	8003024 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d023      	beq.n	80030a0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003064:	4b43      	ldr	r3, [pc, #268]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	4a42      	ldr	r2, [pc, #264]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 800306a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800306e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b00      	cmp	r3, #0
 800307a:	d007      	beq.n	800308c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800307c:	4b3d      	ldr	r3, [pc, #244]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003084:	4a3b      	ldr	r2, [pc, #236]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8003086:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800308a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800308c:	4b39      	ldr	r3, [pc, #228]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	4936      	ldr	r1, [pc, #216]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 800309a:	4313      	orrs	r3, r2
 800309c:	608b      	str	r3, [r1, #8]
 800309e:	e008      	b.n	80030b2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	2b80      	cmp	r3, #128	; 0x80
 80030a4:	d105      	bne.n	80030b2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80030a6:	4b33      	ldr	r3, [pc, #204]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	4a32      	ldr	r2, [pc, #200]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 80030ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030b0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030b2:	4b2f      	ldr	r3, [pc, #188]	; (8003170 <HAL_RCC_ClockConfig+0x260>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d21d      	bcs.n	80030fc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c0:	4b2b      	ldr	r3, [pc, #172]	; (8003170 <HAL_RCC_ClockConfig+0x260>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f023 020f 	bic.w	r2, r3, #15
 80030c8:	4929      	ldr	r1, [pc, #164]	; (8003170 <HAL_RCC_ClockConfig+0x260>)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80030d0:	f7fe fe42 	bl	8001d58 <HAL_GetTick>
 80030d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d6:	e00a      	b.n	80030ee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030d8:	f7fe fe3e 	bl	8001d58 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e03b      	b.n	8003166 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ee:	4b20      	ldr	r3, [pc, #128]	; (8003170 <HAL_RCC_ClockConfig+0x260>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d1ed      	bne.n	80030d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0304 	and.w	r3, r3, #4
 8003104:	2b00      	cmp	r3, #0
 8003106:	d008      	beq.n	800311a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003108:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	4917      	ldr	r1, [pc, #92]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8003116:	4313      	orrs	r3, r2
 8003118:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0308 	and.w	r3, r3, #8
 8003122:	2b00      	cmp	r3, #0
 8003124:	d009      	beq.n	800313a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003126:	4b13      	ldr	r3, [pc, #76]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	00db      	lsls	r3, r3, #3
 8003134:	490f      	ldr	r1, [pc, #60]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8003136:	4313      	orrs	r3, r2
 8003138:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800313a:	f000 f825 	bl	8003188 <HAL_RCC_GetSysClockFreq>
 800313e:	4602      	mov	r2, r0
 8003140:	4b0c      	ldr	r3, [pc, #48]	; (8003174 <HAL_RCC_ClockConfig+0x264>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	091b      	lsrs	r3, r3, #4
 8003146:	f003 030f 	and.w	r3, r3, #15
 800314a:	490c      	ldr	r1, [pc, #48]	; (800317c <HAL_RCC_ClockConfig+0x26c>)
 800314c:	5ccb      	ldrb	r3, [r1, r3]
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	fa22 f303 	lsr.w	r3, r2, r3
 8003156:	4a0a      	ldr	r2, [pc, #40]	; (8003180 <HAL_RCC_ClockConfig+0x270>)
 8003158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800315a:	4b0a      	ldr	r3, [pc, #40]	; (8003184 <HAL_RCC_ClockConfig+0x274>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4618      	mov	r0, r3
 8003160:	f7fe fdae 	bl	8001cc0 <HAL_InitTick>
 8003164:	4603      	mov	r3, r0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40022000 	.word	0x40022000
 8003174:	40021000 	.word	0x40021000
 8003178:	04c4b400 	.word	0x04c4b400
 800317c:	08009dd0 	.word	0x08009dd0
 8003180:	20000034 	.word	0x20000034
 8003184:	20000038 	.word	0x20000038

08003188 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003188:	b480      	push	{r7}
 800318a:	b087      	sub	sp, #28
 800318c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800318e:	4b2c      	ldr	r3, [pc, #176]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 030c 	and.w	r3, r3, #12
 8003196:	2b04      	cmp	r3, #4
 8003198:	d102      	bne.n	80031a0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800319a:	4b2a      	ldr	r3, [pc, #168]	; (8003244 <HAL_RCC_GetSysClockFreq+0xbc>)
 800319c:	613b      	str	r3, [r7, #16]
 800319e:	e047      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80031a0:	4b27      	ldr	r3, [pc, #156]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 030c 	and.w	r3, r3, #12
 80031a8:	2b08      	cmp	r3, #8
 80031aa:	d102      	bne.n	80031b2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031ac:	4b26      	ldr	r3, [pc, #152]	; (8003248 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031ae:	613b      	str	r3, [r7, #16]
 80031b0:	e03e      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80031b2:	4b23      	ldr	r3, [pc, #140]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 030c 	and.w	r3, r3, #12
 80031ba:	2b0c      	cmp	r3, #12
 80031bc:	d136      	bne.n	800322c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031be:	4b20      	ldr	r3, [pc, #128]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031c8:	4b1d      	ldr	r3, [pc, #116]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	f003 030f 	and.w	r3, r3, #15
 80031d2:	3301      	adds	r3, #1
 80031d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2b03      	cmp	r3, #3
 80031da:	d10c      	bne.n	80031f6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031dc:	4a1a      	ldr	r2, [pc, #104]	; (8003248 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e4:	4a16      	ldr	r2, [pc, #88]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031e6:	68d2      	ldr	r2, [r2, #12]
 80031e8:	0a12      	lsrs	r2, r2, #8
 80031ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80031ee:	fb02 f303 	mul.w	r3, r2, r3
 80031f2:	617b      	str	r3, [r7, #20]
      break;
 80031f4:	e00c      	b.n	8003210 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031f6:	4a13      	ldr	r2, [pc, #76]	; (8003244 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80031fe:	4a10      	ldr	r2, [pc, #64]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003200:	68d2      	ldr	r2, [r2, #12]
 8003202:	0a12      	lsrs	r2, r2, #8
 8003204:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003208:	fb02 f303 	mul.w	r3, r2, r3
 800320c:	617b      	str	r3, [r7, #20]
      break;
 800320e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003210:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	0e5b      	lsrs	r3, r3, #25
 8003216:	f003 0303 	and.w	r3, r3, #3
 800321a:	3301      	adds	r3, #1
 800321c:	005b      	lsls	r3, r3, #1
 800321e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003220:	697a      	ldr	r2, [r7, #20]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	fbb2 f3f3 	udiv	r3, r2, r3
 8003228:	613b      	str	r3, [r7, #16]
 800322a:	e001      	b.n	8003230 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800322c:	2300      	movs	r3, #0
 800322e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003230:	693b      	ldr	r3, [r7, #16]
}
 8003232:	4618      	mov	r0, r3
 8003234:	371c      	adds	r7, #28
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40021000 	.word	0x40021000
 8003244:	00f42400 	.word	0x00f42400
 8003248:	007a1200 	.word	0x007a1200

0800324c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003250:	4b03      	ldr	r3, [pc, #12]	; (8003260 <HAL_RCC_GetHCLKFreq+0x14>)
 8003252:	681b      	ldr	r3, [r3, #0]
}
 8003254:	4618      	mov	r0, r3
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	20000034 	.word	0x20000034

08003264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003268:	f7ff fff0 	bl	800324c <HAL_RCC_GetHCLKFreq>
 800326c:	4602      	mov	r2, r0
 800326e:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	0a1b      	lsrs	r3, r3, #8
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	4904      	ldr	r1, [pc, #16]	; (800328c <HAL_RCC_GetPCLK1Freq+0x28>)
 800327a:	5ccb      	ldrb	r3, [r1, r3]
 800327c:	f003 031f 	and.w	r3, r3, #31
 8003280:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003284:	4618      	mov	r0, r3
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40021000 	.word	0x40021000
 800328c:	08009de0 	.word	0x08009de0

08003290 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003294:	f7ff ffda 	bl	800324c <HAL_RCC_GetHCLKFreq>
 8003298:	4602      	mov	r2, r0
 800329a:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	0adb      	lsrs	r3, r3, #11
 80032a0:	f003 0307 	and.w	r3, r3, #7
 80032a4:	4904      	ldr	r1, [pc, #16]	; (80032b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032a6:	5ccb      	ldrb	r3, [r1, r3]
 80032a8:	f003 031f 	and.w	r3, r3, #31
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40021000 	.word	0x40021000
 80032b8:	08009de0 	.word	0x08009de0

080032bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	b087      	sub	sp, #28
 80032c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032c2:	4b1e      	ldr	r3, [pc, #120]	; (800333c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032cc:	4b1b      	ldr	r3, [pc, #108]	; (800333c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	091b      	lsrs	r3, r3, #4
 80032d2:	f003 030f 	and.w	r3, r3, #15
 80032d6:	3301      	adds	r3, #1
 80032d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	2b03      	cmp	r3, #3
 80032de:	d10c      	bne.n	80032fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032e0:	4a17      	ldr	r2, [pc, #92]	; (8003340 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e8:	4a14      	ldr	r2, [pc, #80]	; (800333c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80032ea:	68d2      	ldr	r2, [r2, #12]
 80032ec:	0a12      	lsrs	r2, r2, #8
 80032ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80032f2:	fb02 f303 	mul.w	r3, r2, r3
 80032f6:	617b      	str	r3, [r7, #20]
    break;
 80032f8:	e00c      	b.n	8003314 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032fa:	4a12      	ldr	r2, [pc, #72]	; (8003344 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003302:	4a0e      	ldr	r2, [pc, #56]	; (800333c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003304:	68d2      	ldr	r2, [r2, #12]
 8003306:	0a12      	lsrs	r2, r2, #8
 8003308:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800330c:	fb02 f303 	mul.w	r3, r2, r3
 8003310:	617b      	str	r3, [r7, #20]
    break;
 8003312:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003314:	4b09      	ldr	r3, [pc, #36]	; (800333c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	0e5b      	lsrs	r3, r3, #25
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	3301      	adds	r3, #1
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	fbb2 f3f3 	udiv	r3, r2, r3
 800332c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800332e:	687b      	ldr	r3, [r7, #4]
}
 8003330:	4618      	mov	r0, r3
 8003332:	371c      	adds	r7, #28
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	40021000 	.word	0x40021000
 8003340:	007a1200 	.word	0x007a1200
 8003344:	00f42400 	.word	0x00f42400

08003348 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003350:	2300      	movs	r3, #0
 8003352:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003354:	2300      	movs	r3, #0
 8003356:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 8098 	beq.w	8003496 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003366:	2300      	movs	r3, #0
 8003368:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800336a:	4b43      	ldr	r3, [pc, #268]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800336c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800336e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d10d      	bne.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003376:	4b40      	ldr	r3, [pc, #256]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800337a:	4a3f      	ldr	r2, [pc, #252]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800337c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003380:	6593      	str	r3, [r2, #88]	; 0x58
 8003382:	4b3d      	ldr	r3, [pc, #244]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338a:	60bb      	str	r3, [r7, #8]
 800338c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800338e:	2301      	movs	r3, #1
 8003390:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003392:	4b3a      	ldr	r3, [pc, #232]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a39      	ldr	r2, [pc, #228]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800339c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800339e:	f7fe fcdb 	bl	8001d58 <HAL_GetTick>
 80033a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033a4:	e009      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a6:	f7fe fcd7 	bl	8001d58 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d902      	bls.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	74fb      	strb	r3, [r7, #19]
        break;
 80033b8:	e005      	b.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033ba:	4b30      	ldr	r3, [pc, #192]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0ef      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80033c6:	7cfb      	ldrb	r3, [r7, #19]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d159      	bne.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033cc:	4b2a      	ldr	r3, [pc, #168]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d01e      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d019      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033e8:	4b23      	ldr	r3, [pc, #140]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033f4:	4b20      	ldr	r3, [pc, #128]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033fa:	4a1f      	ldr	r2, [pc, #124]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003400:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003404:	4b1c      	ldr	r3, [pc, #112]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003406:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800340a:	4a1b      	ldr	r2, [pc, #108]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800340c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003410:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003414:	4a18      	ldr	r2, [pc, #96]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d016      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003426:	f7fe fc97 	bl	8001d58 <HAL_GetTick>
 800342a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800342c:	e00b      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342e:	f7fe fc93 	bl	8001d58 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	f241 3288 	movw	r2, #5000	; 0x1388
 800343c:	4293      	cmp	r3, r2
 800343e:	d902      	bls.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	74fb      	strb	r3, [r7, #19]
            break;
 8003444:	e006      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003446:	4b0c      	ldr	r3, [pc, #48]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0ec      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003454:	7cfb      	ldrb	r3, [r7, #19]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10b      	bne.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800345a:	4b07      	ldr	r3, [pc, #28]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800345c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003460:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	4903      	ldr	r1, [pc, #12]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800346a:	4313      	orrs	r3, r2
 800346c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003470:	e008      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003472:	7cfb      	ldrb	r3, [r7, #19]
 8003474:	74bb      	strb	r3, [r7, #18]
 8003476:	e005      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003478:	40021000 	.word	0x40021000
 800347c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003480:	7cfb      	ldrb	r3, [r7, #19]
 8003482:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003484:	7c7b      	ldrb	r3, [r7, #17]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d105      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800348a:	4ba6      	ldr	r3, [pc, #664]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800348c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348e:	4aa5      	ldr	r2, [pc, #660]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003494:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00a      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034a2:	4ba0      	ldr	r3, [pc, #640]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a8:	f023 0203 	bic.w	r2, r3, #3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	499c      	ldr	r1, [pc, #624]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0302 	and.w	r3, r3, #2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034c4:	4b97      	ldr	r3, [pc, #604]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ca:	f023 020c 	bic.w	r2, r3, #12
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	4994      	ldr	r1, [pc, #592]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0304 	and.w	r3, r3, #4
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034e6:	4b8f      	ldr	r3, [pc, #572]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	498b      	ldr	r1, [pc, #556]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0308 	and.w	r3, r3, #8
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003508:	4b86      	ldr	r3, [pc, #536]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	4983      	ldr	r1, [pc, #524]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003518:	4313      	orrs	r3, r2
 800351a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0320 	and.w	r3, r3, #32
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800352a:	4b7e      	ldr	r3, [pc, #504]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	497a      	ldr	r1, [pc, #488]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800354c:	4b75      	ldr	r3, [pc, #468]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003552:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	4972      	ldr	r1, [pc, #456]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800356e:	4b6d      	ldr	r3, [pc, #436]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003574:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	69db      	ldr	r3, [r3, #28]
 800357c:	4969      	ldr	r1, [pc, #420]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003590:	4b64      	ldr	r3, [pc, #400]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003596:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a1b      	ldr	r3, [r3, #32]
 800359e:	4961      	ldr	r1, [pc, #388]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035b2:	4b5c      	ldr	r3, [pc, #368]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c0:	4958      	ldr	r1, [pc, #352]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d015      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035d4:	4b53      	ldr	r3, [pc, #332]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e2:	4950      	ldr	r1, [pc, #320]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035f2:	d105      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035f4:	4b4b      	ldr	r3, [pc, #300]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4a4a      	ldr	r2, [pc, #296]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003608:	2b00      	cmp	r3, #0
 800360a:	d015      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800360c:	4b45      	ldr	r3, [pc, #276]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800360e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003612:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361a:	4942      	ldr	r1, [pc, #264]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800361c:	4313      	orrs	r3, r2
 800361e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003626:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800362a:	d105      	bne.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800362c:	4b3d      	ldr	r3, [pc, #244]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	4a3c      	ldr	r2, [pc, #240]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003632:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003636:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d015      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003644:	4b37      	ldr	r3, [pc, #220]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800364a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	4934      	ldr	r1, [pc, #208]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003654:	4313      	orrs	r3, r2
 8003656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003662:	d105      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003664:	4b2f      	ldr	r3, [pc, #188]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4a2e      	ldr	r2, [pc, #184]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800366a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800366e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d015      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800367c:	4b29      	ldr	r3, [pc, #164]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800367e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003682:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800368a:	4926      	ldr	r1, [pc, #152]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800368c:	4313      	orrs	r3, r2
 800368e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003696:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800369a:	d105      	bne.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800369c:	4b21      	ldr	r3, [pc, #132]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	4a20      	ldr	r2, [pc, #128]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036a6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d015      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036b4:	4b1b      	ldr	r3, [pc, #108]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c2:	4918      	ldr	r1, [pc, #96]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036d2:	d105      	bne.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036d4:	4b13      	ldr	r3, [pc, #76]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	4a12      	ldr	r2, [pc, #72]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036de:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d015      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80036ec:	4b0d      	ldr	r3, [pc, #52]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036fa:	490a      	ldr	r1, [pc, #40]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003706:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800370a:	d105      	bne.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800370c:	4b05      	ldr	r3, [pc, #20]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	4a04      	ldr	r2, [pc, #16]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003716:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003718:	7cbb      	ldrb	r3, [r7, #18]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40021000 	.word	0x40021000

08003728 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e09d      	b.n	8003876 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	2b00      	cmp	r3, #0
 8003740:	d108      	bne.n	8003754 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800374a:	d009      	beq.n	8003760 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	61da      	str	r2, [r3, #28]
 8003752:	e005      	b.n	8003760 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d106      	bne.n	8003780 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7fe f8ac 	bl	80018d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2202      	movs	r2, #2
 8003784:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003796:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80037a0:	d902      	bls.n	80037a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	e002      	b.n	80037ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80037a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80037b6:	d007      	beq.n	80037c8 <HAL_SPI_Init+0xa0>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80037c0:	d002      	beq.n	80037c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80037d8:	431a      	orrs	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	695b      	ldr	r3, [r3, #20]
 80037e8:	f003 0301 	and.w	r3, r3, #1
 80037ec:	431a      	orrs	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037f6:	431a      	orrs	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003800:	431a      	orrs	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800380a:	ea42 0103 	orr.w	r1, r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003812:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	0c1b      	lsrs	r3, r3, #16
 8003824:	f003 0204 	and.w	r2, r3, #4
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382c:	f003 0310 	and.w	r3, r3, #16
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003836:	f003 0308 	and.w	r3, r3, #8
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003844:	ea42 0103 	orr.w	r1, r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	69da      	ldr	r2, [r3, #28]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003864:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b08a      	sub	sp, #40	; 0x28
 8003882:	af00      	add	r7, sp, #0
 8003884:	60f8      	str	r0, [r7, #12]
 8003886:	60b9      	str	r1, [r7, #8]
 8003888:	607a      	str	r2, [r7, #4]
 800388a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800388c:	2301      	movs	r3, #1
 800388e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003890:	2300      	movs	r3, #0
 8003892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800389c:	2b01      	cmp	r3, #1
 800389e:	d101      	bne.n	80038a4 <HAL_SPI_TransmitReceive+0x26>
 80038a0:	2302      	movs	r3, #2
 80038a2:	e20a      	b.n	8003cba <HAL_SPI_TransmitReceive+0x43c>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038ac:	f7fe fa54 	bl	8001d58 <HAL_GetTick>
 80038b0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80038b8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80038c0:	887b      	ldrh	r3, [r7, #2]
 80038c2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80038c4:	887b      	ldrh	r3, [r7, #2]
 80038c6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80038c8:	7efb      	ldrb	r3, [r7, #27]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d00e      	beq.n	80038ec <HAL_SPI_TransmitReceive+0x6e>
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038d4:	d106      	bne.n	80038e4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d102      	bne.n	80038e4 <HAL_SPI_TransmitReceive+0x66>
 80038de:	7efb      	ldrb	r3, [r7, #27]
 80038e0:	2b04      	cmp	r3, #4
 80038e2:	d003      	beq.n	80038ec <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80038e4:	2302      	movs	r3, #2
 80038e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80038ea:	e1e0      	b.n	8003cae <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d005      	beq.n	80038fe <HAL_SPI_TransmitReceive+0x80>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d002      	beq.n	80038fe <HAL_SPI_TransmitReceive+0x80>
 80038f8:	887b      	ldrh	r3, [r7, #2]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d103      	bne.n	8003906 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003904:	e1d3      	b.n	8003cae <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b04      	cmp	r3, #4
 8003910:	d003      	beq.n	800391a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2205      	movs	r2, #5
 8003916:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	887a      	ldrh	r2, [r7, #2]
 800392a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	887a      	ldrh	r2, [r7, #2]
 8003932:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	887a      	ldrh	r2, [r7, #2]
 8003940:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	887a      	ldrh	r2, [r7, #2]
 8003946:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800395c:	d802      	bhi.n	8003964 <HAL_SPI_TransmitReceive+0xe6>
 800395e:	8a3b      	ldrh	r3, [r7, #16]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d908      	bls.n	8003976 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003972:	605a      	str	r2, [r3, #4]
 8003974:	e007      	b.n	8003986 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003984:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003990:	2b40      	cmp	r3, #64	; 0x40
 8003992:	d007      	beq.n	80039a4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039ac:	f240 8081 	bls.w	8003ab2 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d002      	beq.n	80039be <HAL_SPI_TransmitReceive+0x140>
 80039b8:	8a7b      	ldrh	r3, [r7, #18]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d16d      	bne.n	8003a9a <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c2:	881a      	ldrh	r2, [r3, #0]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ce:	1c9a      	adds	r2, r3, #2
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039d8:	b29b      	uxth	r3, r3
 80039da:	3b01      	subs	r3, #1
 80039dc:	b29a      	uxth	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039e2:	e05a      	b.n	8003a9a <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d11b      	bne.n	8003a2a <HAL_SPI_TransmitReceive+0x1ac>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d016      	beq.n	8003a2a <HAL_SPI_TransmitReceive+0x1ac>
 80039fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d113      	bne.n	8003a2a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a06:	881a      	ldrh	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a12:	1c9a      	adds	r2, r3, #2
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d11c      	bne.n	8003a72 <HAL_SPI_TransmitReceive+0x1f4>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d016      	beq.n	8003a72 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	b292      	uxth	r2, r2
 8003a50:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	1c9a      	adds	r2, r3, #2
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	3b01      	subs	r3, #1
 8003a66:	b29a      	uxth	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a72:	f7fe f971 	bl	8001d58 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d80b      	bhi.n	8003a9a <HAL_SPI_TransmitReceive+0x21c>
 8003a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a88:	d007      	beq.n	8003a9a <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003a98:	e109      	b.n	8003cae <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d19f      	bne.n	80039e4 <HAL_SPI_TransmitReceive+0x166>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d199      	bne.n	80039e4 <HAL_SPI_TransmitReceive+0x166>
 8003ab0:	e0e3      	b.n	8003c7a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d003      	beq.n	8003ac2 <HAL_SPI_TransmitReceive+0x244>
 8003aba:	8a7b      	ldrh	r3, [r7, #18]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	f040 80cf 	bne.w	8003c60 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d912      	bls.n	8003af2 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad0:	881a      	ldrh	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003adc:	1c9a      	adds	r2, r3, #2
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	3b02      	subs	r3, #2
 8003aea:	b29a      	uxth	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003af0:	e0b6      	b.n	8003c60 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	330c      	adds	r3, #12
 8003afc:	7812      	ldrb	r2, [r2, #0]
 8003afe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	3b01      	subs	r3, #1
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b18:	e0a2      	b.n	8003c60 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d134      	bne.n	8003b92 <HAL_SPI_TransmitReceive+0x314>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d02f      	beq.n	8003b92 <HAL_SPI_TransmitReceive+0x314>
 8003b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d12c      	bne.n	8003b92 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d912      	bls.n	8003b68 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b46:	881a      	ldrh	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b52:	1c9a      	adds	r2, r3, #2
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	3b02      	subs	r3, #2
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b66:	e012      	b.n	8003b8e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	330c      	adds	r3, #12
 8003b72:	7812      	ldrb	r2, [r2, #0]
 8003b74:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b7a:	1c5a      	adds	r2, r3, #1
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	3b01      	subs	r3, #1
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d148      	bne.n	8003c32 <HAL_SPI_TransmitReceive+0x3b4>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d042      	beq.n	8003c32 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d923      	bls.n	8003c00 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	b292      	uxth	r2, r2
 8003bc4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bca:	1c9a      	adds	r2, r3, #2
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	3b02      	subs	r3, #2
 8003bda:	b29a      	uxth	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d81f      	bhi.n	8003c2e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bfc:	605a      	str	r2, [r3, #4]
 8003bfe:	e016      	b.n	8003c2e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f103 020c 	add.w	r2, r3, #12
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0c:	7812      	ldrb	r2, [r2, #0]
 8003c0e:	b2d2      	uxtb	r2, r2
 8003c10:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c16:	1c5a      	adds	r2, r3, #1
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003c32:	f7fe f891 	bl	8001d58 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d803      	bhi.n	8003c4a <HAL_SPI_TransmitReceive+0x3cc>
 8003c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c48:	d102      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x3d2>
 8003c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d107      	bne.n	8003c60 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003c5e:	e026      	b.n	8003cae <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f47f af57 	bne.w	8003b1a <HAL_SPI_TransmitReceive+0x29c>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f47f af50 	bne.w	8003b1a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c7a:	69fa      	ldr	r2, [r7, #28]
 8003c7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 f93e 	bl	8003f00 <SPI_EndRxTxTransaction>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d005      	beq.n	8003c96 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ca4:	e003      	b.n	8003cae <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3728      	adds	r7, #40	; 0x28
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b088      	sub	sp, #32
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	603b      	str	r3, [r7, #0]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003cd4:	f7fe f840 	bl	8001d58 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cdc:	1a9b      	subs	r3, r3, r2
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ce4:	f7fe f838 	bl	8001d58 <HAL_GetTick>
 8003ce8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003cea:	4b39      	ldr	r3, [pc, #228]	; (8003dd0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	015b      	lsls	r3, r3, #5
 8003cf0:	0d1b      	lsrs	r3, r3, #20
 8003cf2:	69fa      	ldr	r2, [r7, #28]
 8003cf4:	fb02 f303 	mul.w	r3, r2, r3
 8003cf8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cfa:	e054      	b.n	8003da6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d02:	d050      	beq.n	8003da6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d04:	f7fe f828 	bl	8001d58 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	69fa      	ldr	r2, [r7, #28]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d902      	bls.n	8003d1a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d13d      	bne.n	8003d96 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d32:	d111      	bne.n	8003d58 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d3c:	d004      	beq.n	8003d48 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d46:	d107      	bne.n	8003d58 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d60:	d10f      	bne.n	8003d82 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e017      	b.n	8003dc6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	4013      	ands	r3, r2
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	bf0c      	ite	eq
 8003db6:	2301      	moveq	r3, #1
 8003db8:	2300      	movne	r3, #0
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	79fb      	ldrb	r3, [r7, #7]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d19b      	bne.n	8003cfc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3720      	adds	r7, #32
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20000034 	.word	0x20000034

08003dd4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b08a      	sub	sp, #40	; 0x28
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
 8003de0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003de2:	2300      	movs	r3, #0
 8003de4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003de6:	f7fd ffb7 	bl	8001d58 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dee:	1a9b      	subs	r3, r3, r2
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	4413      	add	r3, r2
 8003df4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003df6:	f7fd ffaf 	bl	8001d58 <HAL_GetTick>
 8003dfa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	330c      	adds	r3, #12
 8003e02:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003e04:	4b3d      	ldr	r3, [pc, #244]	; (8003efc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	4413      	add	r3, r2
 8003e0e:	00da      	lsls	r2, r3, #3
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	0d1b      	lsrs	r3, r3, #20
 8003e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e16:	fb02 f303 	mul.w	r3, r2, r3
 8003e1a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003e1c:	e060      	b.n	8003ee0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003e24:	d107      	bne.n	8003e36 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d104      	bne.n	8003e36 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003e34:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e3c:	d050      	beq.n	8003ee0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e3e:	f7fd ff8b 	bl	8001d58 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	6a3b      	ldr	r3, [r7, #32]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d902      	bls.n	8003e54 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d13d      	bne.n	8003ed0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e62:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e6c:	d111      	bne.n	8003e92 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e76:	d004      	beq.n	8003e82 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e80:	d107      	bne.n	8003e92 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e90:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e9a:	d10f      	bne.n	8003ebc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003eba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e010      	b.n	8003ef2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	3b01      	subs	r3, #1
 8003ede:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d196      	bne.n	8003e1e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3728      	adds	r7, #40	; 0x28
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000034 	.word	0x20000034

08003f00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af02      	add	r7, sp, #8
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f7ff ff5b 	bl	8003dd4 <SPI_WaitFifoStateUntilTimeout>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d007      	beq.n	8003f34 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f28:	f043 0220 	orr.w	r2, r3, #32
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e027      	b.n	8003f84 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	2180      	movs	r1, #128	; 0x80
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f7ff fec0 	bl	8003cc4 <SPI_WaitFlagStateUntilTimeout>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d007      	beq.n	8003f5a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f4e:	f043 0220 	orr.w	r2, r3, #32
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e014      	b.n	8003f84 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f7ff ff34 	bl	8003dd4 <SPI_WaitFifoStateUntilTimeout>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d007      	beq.n	8003f82 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f76:	f043 0220 	orr.w	r2, r3, #32
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e000      	b.n	8003f84 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e049      	b.n	8004032 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d106      	bne.n	8003fb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fd fcd4 	bl	8001960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2202      	movs	r2, #2
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4610      	mov	r0, r2
 8003fcc:	f000 fa18 	bl	8004400 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800403c:	b480      	push	{r7}
 800403e:	b085      	sub	sp, #20
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b01      	cmp	r3, #1
 800404e:	d001      	beq.n	8004054 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e04a      	b.n	80040ea <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0201 	orr.w	r2, r2, #1
 800406a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a21      	ldr	r2, [pc, #132]	; (80040f8 <HAL_TIM_Base_Start_IT+0xbc>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d018      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x6c>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800407e:	d013      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x6c>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a1d      	ldr	r2, [pc, #116]	; (80040fc <HAL_TIM_Base_Start_IT+0xc0>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d00e      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x6c>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a1c      	ldr	r2, [pc, #112]	; (8004100 <HAL_TIM_Base_Start_IT+0xc4>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d009      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x6c>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a1a      	ldr	r2, [pc, #104]	; (8004104 <HAL_TIM_Base_Start_IT+0xc8>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d004      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x6c>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a19      	ldr	r2, [pc, #100]	; (8004108 <HAL_TIM_Base_Start_IT+0xcc>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d115      	bne.n	80040d4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689a      	ldr	r2, [r3, #8]
 80040ae:	4b17      	ldr	r3, [pc, #92]	; (800410c <HAL_TIM_Base_Start_IT+0xd0>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b06      	cmp	r3, #6
 80040b8:	d015      	beq.n	80040e6 <HAL_TIM_Base_Start_IT+0xaa>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c0:	d011      	beq.n	80040e6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 0201 	orr.w	r2, r2, #1
 80040d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d2:	e008      	b.n	80040e6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0201 	orr.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	e000      	b.n	80040e8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	40012c00 	.word	0x40012c00
 80040fc:	40000400 	.word	0x40000400
 8004100:	40000800 	.word	0x40000800
 8004104:	40013400 	.word	0x40013400
 8004108:	40014000 	.word	0x40014000
 800410c:	00010007 	.word	0x00010007

08004110 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d020      	beq.n	8004174 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d01b      	beq.n	8004174 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f06f 0202 	mvn.w	r2, #2
 8004144:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f931 	bl	80043c2 <HAL_TIM_IC_CaptureCallback>
 8004160:	e005      	b.n	800416e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f923 	bl	80043ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 f934 	bl	80043d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	f003 0304 	and.w	r3, r3, #4
 800417a:	2b00      	cmp	r3, #0
 800417c:	d020      	beq.n	80041c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	d01b      	beq.n	80041c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f06f 0204 	mvn.w	r2, #4
 8004190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2202      	movs	r2, #2
 8004196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f90b 	bl	80043c2 <HAL_TIM_IC_CaptureCallback>
 80041ac:	e005      	b.n	80041ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f8fd 	bl	80043ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 f90e 	bl	80043d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	f003 0308 	and.w	r3, r3, #8
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d020      	beq.n	800420c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f003 0308 	and.w	r3, r3, #8
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d01b      	beq.n	800420c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f06f 0208 	mvn.w	r2, #8
 80041dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2204      	movs	r2, #4
 80041e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	f003 0303 	and.w	r3, r3, #3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f8e5 	bl	80043c2 <HAL_TIM_IC_CaptureCallback>
 80041f8:	e005      	b.n	8004206 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f8d7 	bl	80043ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 f8e8 	bl	80043d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	f003 0310 	and.w	r3, r3, #16
 8004212:	2b00      	cmp	r3, #0
 8004214:	d020      	beq.n	8004258 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f003 0310 	and.w	r3, r3, #16
 800421c:	2b00      	cmp	r3, #0
 800421e:	d01b      	beq.n	8004258 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f06f 0210 	mvn.w	r2, #16
 8004228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2208      	movs	r2, #8
 800422e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f8bf 	bl	80043c2 <HAL_TIM_IC_CaptureCallback>
 8004244:	e005      	b.n	8004252 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 f8b1 	bl	80043ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f000 f8c2 	bl	80043d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00c      	beq.n	800427c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	2b00      	cmp	r3, #0
 800426a:	d007      	beq.n	800427c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f06f 0201 	mvn.w	r2, #1
 8004274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f7fd f8be 	bl	80013f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004282:	2b00      	cmp	r3, #0
 8004284:	d104      	bne.n	8004290 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00c      	beq.n	80042aa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004296:	2b00      	cmp	r3, #0
 8004298:	d007      	beq.n	80042aa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80042a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 f9d3 	bl	8004650 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00c      	beq.n	80042ce <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d007      	beq.n	80042ce <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80042c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f000 f9cb 	bl	8004664 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00c      	beq.n	80042f2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d007      	beq.n	80042f2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 f87c 	bl	80043ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	f003 0320 	and.w	r3, r3, #32
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00c      	beq.n	8004316 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f003 0320 	and.w	r3, r3, #32
 8004302:	2b00      	cmp	r3, #0
 8004304:	d007      	beq.n	8004316 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f06f 0220 	mvn.w	r2, #32
 800430e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 f993 	bl	800463c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00c      	beq.n	800433a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d007      	beq.n	800433a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8004332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 f99f 	bl	8004678 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00c      	beq.n	800435e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d007      	beq.n	800435e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004356:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 f997 	bl	800468c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00c      	beq.n	8004382 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d007      	beq.n	8004382 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800437a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 f98f 	bl	80046a0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00c      	beq.n	80043a6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d007      	beq.n	80043a6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800439e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f987 	bl	80046b4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043a6:	bf00      	nop
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b083      	sub	sp, #12
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr

080043c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr

080043d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b083      	sub	sp, #12
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
	...

08004400 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a42      	ldr	r2, [pc, #264]	; (800451c <TIM_Base_SetConfig+0x11c>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d00f      	beq.n	8004438 <TIM_Base_SetConfig+0x38>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800441e:	d00b      	beq.n	8004438 <TIM_Base_SetConfig+0x38>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a3f      	ldr	r2, [pc, #252]	; (8004520 <TIM_Base_SetConfig+0x120>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d007      	beq.n	8004438 <TIM_Base_SetConfig+0x38>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a3e      	ldr	r2, [pc, #248]	; (8004524 <TIM_Base_SetConfig+0x124>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d003      	beq.n	8004438 <TIM_Base_SetConfig+0x38>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a3d      	ldr	r2, [pc, #244]	; (8004528 <TIM_Base_SetConfig+0x128>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d108      	bne.n	800444a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800443e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	4313      	orrs	r3, r2
 8004448:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a33      	ldr	r2, [pc, #204]	; (800451c <TIM_Base_SetConfig+0x11c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d01b      	beq.n	800448a <TIM_Base_SetConfig+0x8a>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004458:	d017      	beq.n	800448a <TIM_Base_SetConfig+0x8a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a30      	ldr	r2, [pc, #192]	; (8004520 <TIM_Base_SetConfig+0x120>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d013      	beq.n	800448a <TIM_Base_SetConfig+0x8a>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a2f      	ldr	r2, [pc, #188]	; (8004524 <TIM_Base_SetConfig+0x124>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00f      	beq.n	800448a <TIM_Base_SetConfig+0x8a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a2e      	ldr	r2, [pc, #184]	; (8004528 <TIM_Base_SetConfig+0x128>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00b      	beq.n	800448a <TIM_Base_SetConfig+0x8a>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a2d      	ldr	r2, [pc, #180]	; (800452c <TIM_Base_SetConfig+0x12c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d007      	beq.n	800448a <TIM_Base_SetConfig+0x8a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a2c      	ldr	r2, [pc, #176]	; (8004530 <TIM_Base_SetConfig+0x130>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d003      	beq.n	800448a <TIM_Base_SetConfig+0x8a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a2b      	ldr	r2, [pc, #172]	; (8004534 <TIM_Base_SetConfig+0x134>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d108      	bne.n	800449c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	4313      	orrs	r3, r2
 800449a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	689a      	ldr	r2, [r3, #8]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a16      	ldr	r2, [pc, #88]	; (800451c <TIM_Base_SetConfig+0x11c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d00f      	beq.n	80044e8 <TIM_Base_SetConfig+0xe8>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a17      	ldr	r2, [pc, #92]	; (8004528 <TIM_Base_SetConfig+0x128>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d00b      	beq.n	80044e8 <TIM_Base_SetConfig+0xe8>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a16      	ldr	r2, [pc, #88]	; (800452c <TIM_Base_SetConfig+0x12c>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d007      	beq.n	80044e8 <TIM_Base_SetConfig+0xe8>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a15      	ldr	r2, [pc, #84]	; (8004530 <TIM_Base_SetConfig+0x130>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d003      	beq.n	80044e8 <TIM_Base_SetConfig+0xe8>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a14      	ldr	r2, [pc, #80]	; (8004534 <TIM_Base_SetConfig+0x134>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d103      	bne.n	80044f0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	691a      	ldr	r2, [r3, #16]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d105      	bne.n	800450e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	f023 0201 	bic.w	r2, r3, #1
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	611a      	str	r2, [r3, #16]
  }
}
 800450e:	bf00      	nop
 8004510:	3714      	adds	r7, #20
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	40012c00 	.word	0x40012c00
 8004520:	40000400 	.word	0x40000400
 8004524:	40000800 	.word	0x40000800
 8004528:	40013400 	.word	0x40013400
 800452c:	40014000 	.word	0x40014000
 8004530:	40014400 	.word	0x40014400
 8004534:	40014800 	.word	0x40014800

08004538 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800454c:	2302      	movs	r3, #2
 800454e:	e065      	b.n	800461c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2202      	movs	r2, #2
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a2c      	ldr	r2, [pc, #176]	; (8004628 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d004      	beq.n	8004584 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a2b      	ldr	r2, [pc, #172]	; (800462c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d108      	bne.n	8004596 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800458a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	4313      	orrs	r3, r2
 8004594:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800459c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a1b      	ldr	r2, [pc, #108]	; (8004628 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d018      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c6:	d013      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a18      	ldr	r2, [pc, #96]	; (8004630 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d00e      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a17      	ldr	r2, [pc, #92]	; (8004634 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d009      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a12      	ldr	r2, [pc, #72]	; (800462c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d004      	beq.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a13      	ldr	r2, [pc, #76]	; (8004638 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d10c      	bne.n	800460a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	4313      	orrs	r3, r2
 8004600:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3714      	adds	r7, #20
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	40012c00 	.word	0x40012c00
 800462c:	40013400 	.word	0x40013400
 8004630:	40000400 	.word	0x40000400
 8004634:	40000800 	.word	0x40000800
 8004638:	40014000 	.word	0x40014000

0800463c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e042      	b.n	8004760 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d106      	bne.n	80046f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7fd f95d 	bl	80019ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2224      	movs	r2, #36	; 0x24
 80046f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0201 	bic.w	r2, r2, #1
 8004708:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470e:	2b00      	cmp	r3, #0
 8004710:	d002      	beq.n	8004718 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 fb82 	bl	8004e1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 f8b3 	bl	8004884 <UART_SetConfig>
 800471e:	4603      	mov	r3, r0
 8004720:	2b01      	cmp	r3, #1
 8004722:	d101      	bne.n	8004728 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e01b      	b.n	8004760 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685a      	ldr	r2, [r3, #4]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004736:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689a      	ldr	r2, [r3, #8]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004746:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 fc01 	bl	8004f60 <UART_CheckIdleState>
 800475e:	4603      	mov	r3, r0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3708      	adds	r7, #8
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b08a      	sub	sp, #40	; 0x28
 800476c:	af02      	add	r7, sp, #8
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	603b      	str	r3, [r7, #0]
 8004774:	4613      	mov	r3, r2
 8004776:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800477e:	2b20      	cmp	r3, #32
 8004780:	d17b      	bne.n	800487a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d002      	beq.n	800478e <HAL_UART_Transmit+0x26>
 8004788:	88fb      	ldrh	r3, [r7, #6]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e074      	b.n	800487c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2221      	movs	r2, #33	; 0x21
 800479e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047a2:	f7fd fad9 	bl	8001d58 <HAL_GetTick>
 80047a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	88fa      	ldrh	r2, [r7, #6]
 80047ac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	88fa      	ldrh	r2, [r7, #6]
 80047b4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c0:	d108      	bne.n	80047d4 <HAL_UART_Transmit+0x6c>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d104      	bne.n	80047d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80047ca:	2300      	movs	r3, #0
 80047cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	61bb      	str	r3, [r7, #24]
 80047d2:	e003      	b.n	80047dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047d8:	2300      	movs	r3, #0
 80047da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80047dc:	e030      	b.n	8004840 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	9300      	str	r3, [sp, #0]
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2200      	movs	r2, #0
 80047e6:	2180      	movs	r1, #128	; 0x80
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 fc63 	bl	80050b4 <UART_WaitOnFlagUntilTimeout>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d005      	beq.n	8004800 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e03d      	b.n	800487c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10b      	bne.n	800481e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	881b      	ldrh	r3, [r3, #0]
 800480a:	461a      	mov	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004814:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	3302      	adds	r3, #2
 800481a:	61bb      	str	r3, [r7, #24]
 800481c:	e007      	b.n	800482e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	781a      	ldrb	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	3301      	adds	r3, #1
 800482c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004834:	b29b      	uxth	r3, r3
 8004836:	3b01      	subs	r3, #1
 8004838:	b29a      	uxth	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004846:	b29b      	uxth	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1c8      	bne.n	80047de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	9300      	str	r3, [sp, #0]
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	2200      	movs	r2, #0
 8004854:	2140      	movs	r1, #64	; 0x40
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 fc2c 	bl	80050b4 <UART_WaitOnFlagUntilTimeout>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d005      	beq.n	800486e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2220      	movs	r2, #32
 8004866:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e006      	b.n	800487c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2220      	movs	r2, #32
 8004872:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	e000      	b.n	800487c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800487a:	2302      	movs	r3, #2
  }
}
 800487c:	4618      	mov	r0, r3
 800487e:	3720      	adds	r7, #32
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004884:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004888:	b08c      	sub	sp, #48	; 0x30
 800488a:	af00      	add	r7, sp, #0
 800488c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800488e:	2300      	movs	r3, #0
 8004890:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	689a      	ldr	r2, [r3, #8]
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	431a      	orrs	r2, r3
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	431a      	orrs	r2, r3
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	69db      	ldr	r3, [r3, #28]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	4bab      	ldr	r3, [pc, #684]	; (8004b60 <UART_SetConfig+0x2dc>)
 80048b4:	4013      	ands	r3, r2
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	6812      	ldr	r2, [r2, #0]
 80048ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048bc:	430b      	orrs	r3, r1
 80048be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4aa0      	ldr	r2, [pc, #640]	; (8004b64 <UART_SetConfig+0x2e0>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d004      	beq.n	80048f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048ec:	4313      	orrs	r3, r2
 80048ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80048fa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	6812      	ldr	r2, [r2, #0]
 8004902:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004904:	430b      	orrs	r3, r1
 8004906:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490e:	f023 010f 	bic.w	r1, r3, #15
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a91      	ldr	r2, [pc, #580]	; (8004b68 <UART_SetConfig+0x2e4>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d125      	bne.n	8004974 <UART_SetConfig+0xf0>
 8004928:	4b90      	ldr	r3, [pc, #576]	; (8004b6c <UART_SetConfig+0x2e8>)
 800492a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	2b03      	cmp	r3, #3
 8004934:	d81a      	bhi.n	800496c <UART_SetConfig+0xe8>
 8004936:	a201      	add	r2, pc, #4	; (adr r2, 800493c <UART_SetConfig+0xb8>)
 8004938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493c:	0800494d 	.word	0x0800494d
 8004940:	0800495d 	.word	0x0800495d
 8004944:	08004955 	.word	0x08004955
 8004948:	08004965 	.word	0x08004965
 800494c:	2301      	movs	r3, #1
 800494e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004952:	e0d6      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004954:	2302      	movs	r3, #2
 8004956:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800495a:	e0d2      	b.n	8004b02 <UART_SetConfig+0x27e>
 800495c:	2304      	movs	r3, #4
 800495e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004962:	e0ce      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004964:	2308      	movs	r3, #8
 8004966:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800496a:	e0ca      	b.n	8004b02 <UART_SetConfig+0x27e>
 800496c:	2310      	movs	r3, #16
 800496e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004972:	e0c6      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a7d      	ldr	r2, [pc, #500]	; (8004b70 <UART_SetConfig+0x2ec>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d138      	bne.n	80049f0 <UART_SetConfig+0x16c>
 800497e:	4b7b      	ldr	r3, [pc, #492]	; (8004b6c <UART_SetConfig+0x2e8>)
 8004980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004984:	f003 030c 	and.w	r3, r3, #12
 8004988:	2b0c      	cmp	r3, #12
 800498a:	d82d      	bhi.n	80049e8 <UART_SetConfig+0x164>
 800498c:	a201      	add	r2, pc, #4	; (adr r2, 8004994 <UART_SetConfig+0x110>)
 800498e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004992:	bf00      	nop
 8004994:	080049c9 	.word	0x080049c9
 8004998:	080049e9 	.word	0x080049e9
 800499c:	080049e9 	.word	0x080049e9
 80049a0:	080049e9 	.word	0x080049e9
 80049a4:	080049d9 	.word	0x080049d9
 80049a8:	080049e9 	.word	0x080049e9
 80049ac:	080049e9 	.word	0x080049e9
 80049b0:	080049e9 	.word	0x080049e9
 80049b4:	080049d1 	.word	0x080049d1
 80049b8:	080049e9 	.word	0x080049e9
 80049bc:	080049e9 	.word	0x080049e9
 80049c0:	080049e9 	.word	0x080049e9
 80049c4:	080049e1 	.word	0x080049e1
 80049c8:	2300      	movs	r3, #0
 80049ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049ce:	e098      	b.n	8004b02 <UART_SetConfig+0x27e>
 80049d0:	2302      	movs	r3, #2
 80049d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049d6:	e094      	b.n	8004b02 <UART_SetConfig+0x27e>
 80049d8:	2304      	movs	r3, #4
 80049da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049de:	e090      	b.n	8004b02 <UART_SetConfig+0x27e>
 80049e0:	2308      	movs	r3, #8
 80049e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049e6:	e08c      	b.n	8004b02 <UART_SetConfig+0x27e>
 80049e8:	2310      	movs	r3, #16
 80049ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80049ee:	e088      	b.n	8004b02 <UART_SetConfig+0x27e>
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a5f      	ldr	r2, [pc, #380]	; (8004b74 <UART_SetConfig+0x2f0>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d125      	bne.n	8004a46 <UART_SetConfig+0x1c2>
 80049fa:	4b5c      	ldr	r3, [pc, #368]	; (8004b6c <UART_SetConfig+0x2e8>)
 80049fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a00:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004a04:	2b30      	cmp	r3, #48	; 0x30
 8004a06:	d016      	beq.n	8004a36 <UART_SetConfig+0x1b2>
 8004a08:	2b30      	cmp	r3, #48	; 0x30
 8004a0a:	d818      	bhi.n	8004a3e <UART_SetConfig+0x1ba>
 8004a0c:	2b20      	cmp	r3, #32
 8004a0e:	d00a      	beq.n	8004a26 <UART_SetConfig+0x1a2>
 8004a10:	2b20      	cmp	r3, #32
 8004a12:	d814      	bhi.n	8004a3e <UART_SetConfig+0x1ba>
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d002      	beq.n	8004a1e <UART_SetConfig+0x19a>
 8004a18:	2b10      	cmp	r3, #16
 8004a1a:	d008      	beq.n	8004a2e <UART_SetConfig+0x1aa>
 8004a1c:	e00f      	b.n	8004a3e <UART_SetConfig+0x1ba>
 8004a1e:	2300      	movs	r3, #0
 8004a20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a24:	e06d      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a26:	2302      	movs	r3, #2
 8004a28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a2c:	e069      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a2e:	2304      	movs	r3, #4
 8004a30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a34:	e065      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a36:	2308      	movs	r3, #8
 8004a38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a3c:	e061      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a3e:	2310      	movs	r3, #16
 8004a40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a44:	e05d      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a4b      	ldr	r2, [pc, #300]	; (8004b78 <UART_SetConfig+0x2f4>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d125      	bne.n	8004a9c <UART_SetConfig+0x218>
 8004a50:	4b46      	ldr	r3, [pc, #280]	; (8004b6c <UART_SetConfig+0x2e8>)
 8004a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a56:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004a5a:	2bc0      	cmp	r3, #192	; 0xc0
 8004a5c:	d016      	beq.n	8004a8c <UART_SetConfig+0x208>
 8004a5e:	2bc0      	cmp	r3, #192	; 0xc0
 8004a60:	d818      	bhi.n	8004a94 <UART_SetConfig+0x210>
 8004a62:	2b80      	cmp	r3, #128	; 0x80
 8004a64:	d00a      	beq.n	8004a7c <UART_SetConfig+0x1f8>
 8004a66:	2b80      	cmp	r3, #128	; 0x80
 8004a68:	d814      	bhi.n	8004a94 <UART_SetConfig+0x210>
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d002      	beq.n	8004a74 <UART_SetConfig+0x1f0>
 8004a6e:	2b40      	cmp	r3, #64	; 0x40
 8004a70:	d008      	beq.n	8004a84 <UART_SetConfig+0x200>
 8004a72:	e00f      	b.n	8004a94 <UART_SetConfig+0x210>
 8004a74:	2300      	movs	r3, #0
 8004a76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a7a:	e042      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a82:	e03e      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a84:	2304      	movs	r3, #4
 8004a86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a8a:	e03a      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a8c:	2308      	movs	r3, #8
 8004a8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a92:	e036      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a94:	2310      	movs	r3, #16
 8004a96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004a9a:	e032      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a30      	ldr	r2, [pc, #192]	; (8004b64 <UART_SetConfig+0x2e0>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d12a      	bne.n	8004afc <UART_SetConfig+0x278>
 8004aa6:	4b31      	ldr	r3, [pc, #196]	; (8004b6c <UART_SetConfig+0x2e8>)
 8004aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ab0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ab4:	d01a      	beq.n	8004aec <UART_SetConfig+0x268>
 8004ab6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004aba:	d81b      	bhi.n	8004af4 <UART_SetConfig+0x270>
 8004abc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ac0:	d00c      	beq.n	8004adc <UART_SetConfig+0x258>
 8004ac2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ac6:	d815      	bhi.n	8004af4 <UART_SetConfig+0x270>
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <UART_SetConfig+0x250>
 8004acc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ad0:	d008      	beq.n	8004ae4 <UART_SetConfig+0x260>
 8004ad2:	e00f      	b.n	8004af4 <UART_SetConfig+0x270>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ada:	e012      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004adc:	2302      	movs	r3, #2
 8004ade:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ae2:	e00e      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004ae4:	2304      	movs	r3, #4
 8004ae6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004aea:	e00a      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004aec:	2308      	movs	r3, #8
 8004aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004af2:	e006      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004af4:	2310      	movs	r3, #16
 8004af6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004afa:	e002      	b.n	8004b02 <UART_SetConfig+0x27e>
 8004afc:	2310      	movs	r3, #16
 8004afe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a17      	ldr	r2, [pc, #92]	; (8004b64 <UART_SetConfig+0x2e0>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	f040 80a8 	bne.w	8004c5e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b0e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d834      	bhi.n	8004b80 <UART_SetConfig+0x2fc>
 8004b16:	a201      	add	r2, pc, #4	; (adr r2, 8004b1c <UART_SetConfig+0x298>)
 8004b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1c:	08004b41 	.word	0x08004b41
 8004b20:	08004b81 	.word	0x08004b81
 8004b24:	08004b49 	.word	0x08004b49
 8004b28:	08004b81 	.word	0x08004b81
 8004b2c:	08004b4f 	.word	0x08004b4f
 8004b30:	08004b81 	.word	0x08004b81
 8004b34:	08004b81 	.word	0x08004b81
 8004b38:	08004b81 	.word	0x08004b81
 8004b3c:	08004b57 	.word	0x08004b57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b40:	f7fe fb90 	bl	8003264 <HAL_RCC_GetPCLK1Freq>
 8004b44:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b46:	e021      	b.n	8004b8c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b48:	4b0c      	ldr	r3, [pc, #48]	; (8004b7c <UART_SetConfig+0x2f8>)
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b4c:	e01e      	b.n	8004b8c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b4e:	f7fe fb1b 	bl	8003188 <HAL_RCC_GetSysClockFreq>
 8004b52:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b54:	e01a      	b.n	8004b8c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b5a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b5c:	e016      	b.n	8004b8c <UART_SetConfig+0x308>
 8004b5e:	bf00      	nop
 8004b60:	cfff69f3 	.word	0xcfff69f3
 8004b64:	40008000 	.word	0x40008000
 8004b68:	40013800 	.word	0x40013800
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	40004400 	.word	0x40004400
 8004b74:	40004800 	.word	0x40004800
 8004b78:	40004c00 	.word	0x40004c00
 8004b7c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004b8a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 812a 	beq.w	8004de8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b98:	4a9e      	ldr	r2, [pc, #632]	; (8004e14 <UART_SetConfig+0x590>)
 8004b9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba2:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	685a      	ldr	r2, [r3, #4]
 8004bac:	4613      	mov	r3, r2
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	4413      	add	r3, r2
 8004bb2:	69ba      	ldr	r2, [r7, #24]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d305      	bcc.n	8004bc4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004bbe:	69ba      	ldr	r2, [r7, #24]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d903      	bls.n	8004bcc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004bca:	e10d      	b.n	8004de8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bce:	2200      	movs	r2, #0
 8004bd0:	60bb      	str	r3, [r7, #8]
 8004bd2:	60fa      	str	r2, [r7, #12]
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd8:	4a8e      	ldr	r2, [pc, #568]	; (8004e14 <UART_SetConfig+0x590>)
 8004bda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	2200      	movs	r2, #0
 8004be2:	603b      	str	r3, [r7, #0]
 8004be4:	607a      	str	r2, [r7, #4]
 8004be6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004bee:	f7fc f873 	bl	8000cd8 <__aeabi_uldivmod>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4610      	mov	r0, r2
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	f04f 0200 	mov.w	r2, #0
 8004bfe:	f04f 0300 	mov.w	r3, #0
 8004c02:	020b      	lsls	r3, r1, #8
 8004c04:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004c08:	0202      	lsls	r2, r0, #8
 8004c0a:	6979      	ldr	r1, [r7, #20]
 8004c0c:	6849      	ldr	r1, [r1, #4]
 8004c0e:	0849      	lsrs	r1, r1, #1
 8004c10:	2000      	movs	r0, #0
 8004c12:	460c      	mov	r4, r1
 8004c14:	4605      	mov	r5, r0
 8004c16:	eb12 0804 	adds.w	r8, r2, r4
 8004c1a:	eb43 0905 	adc.w	r9, r3, r5
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	469a      	mov	sl, r3
 8004c26:	4693      	mov	fp, r2
 8004c28:	4652      	mov	r2, sl
 8004c2a:	465b      	mov	r3, fp
 8004c2c:	4640      	mov	r0, r8
 8004c2e:	4649      	mov	r1, r9
 8004c30:	f7fc f852 	bl	8000cd8 <__aeabi_uldivmod>
 8004c34:	4602      	mov	r2, r0
 8004c36:	460b      	mov	r3, r1
 8004c38:	4613      	mov	r3, r2
 8004c3a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c42:	d308      	bcc.n	8004c56 <UART_SetConfig+0x3d2>
 8004c44:	6a3b      	ldr	r3, [r7, #32]
 8004c46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c4a:	d204      	bcs.n	8004c56 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6a3a      	ldr	r2, [r7, #32]
 8004c52:	60da      	str	r2, [r3, #12]
 8004c54:	e0c8      	b.n	8004de8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004c5c:	e0c4      	b.n	8004de8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c66:	d167      	bne.n	8004d38 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004c68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004c6c:	2b08      	cmp	r3, #8
 8004c6e:	d828      	bhi.n	8004cc2 <UART_SetConfig+0x43e>
 8004c70:	a201      	add	r2, pc, #4	; (adr r2, 8004c78 <UART_SetConfig+0x3f4>)
 8004c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c76:	bf00      	nop
 8004c78:	08004c9d 	.word	0x08004c9d
 8004c7c:	08004ca5 	.word	0x08004ca5
 8004c80:	08004cad 	.word	0x08004cad
 8004c84:	08004cc3 	.word	0x08004cc3
 8004c88:	08004cb3 	.word	0x08004cb3
 8004c8c:	08004cc3 	.word	0x08004cc3
 8004c90:	08004cc3 	.word	0x08004cc3
 8004c94:	08004cc3 	.word	0x08004cc3
 8004c98:	08004cbb 	.word	0x08004cbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c9c:	f7fe fae2 	bl	8003264 <HAL_RCC_GetPCLK1Freq>
 8004ca0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ca2:	e014      	b.n	8004cce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ca4:	f7fe faf4 	bl	8003290 <HAL_RCC_GetPCLK2Freq>
 8004ca8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004caa:	e010      	b.n	8004cce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cac:	4b5a      	ldr	r3, [pc, #360]	; (8004e18 <UART_SetConfig+0x594>)
 8004cae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004cb0:	e00d      	b.n	8004cce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cb2:	f7fe fa69 	bl	8003188 <HAL_RCC_GetSysClockFreq>
 8004cb6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004cb8:	e009      	b.n	8004cce <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cbe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004cc0:	e005      	b.n	8004cce <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004ccc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f000 8089 	beq.w	8004de8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cda:	4a4e      	ldr	r2, [pc, #312]	; (8004e14 <UART_SetConfig+0x590>)
 8004cdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ce8:	005a      	lsls	r2, r3, #1
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	085b      	lsrs	r3, r3, #1
 8004cf0:	441a      	add	r2, r3
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	2b0f      	cmp	r3, #15
 8004d00:	d916      	bls.n	8004d30 <UART_SetConfig+0x4ac>
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d08:	d212      	bcs.n	8004d30 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	f023 030f 	bic.w	r3, r3, #15
 8004d12:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d14:	6a3b      	ldr	r3, [r7, #32]
 8004d16:	085b      	lsrs	r3, r3, #1
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	f003 0307 	and.w	r3, r3, #7
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	8bfb      	ldrh	r3, [r7, #30]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	8bfa      	ldrh	r2, [r7, #30]
 8004d2c:	60da      	str	r2, [r3, #12]
 8004d2e:	e05b      	b.n	8004de8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004d36:	e057      	b.n	8004de8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d828      	bhi.n	8004d92 <UART_SetConfig+0x50e>
 8004d40:	a201      	add	r2, pc, #4	; (adr r2, 8004d48 <UART_SetConfig+0x4c4>)
 8004d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d46:	bf00      	nop
 8004d48:	08004d6d 	.word	0x08004d6d
 8004d4c:	08004d75 	.word	0x08004d75
 8004d50:	08004d7d 	.word	0x08004d7d
 8004d54:	08004d93 	.word	0x08004d93
 8004d58:	08004d83 	.word	0x08004d83
 8004d5c:	08004d93 	.word	0x08004d93
 8004d60:	08004d93 	.word	0x08004d93
 8004d64:	08004d93 	.word	0x08004d93
 8004d68:	08004d8b 	.word	0x08004d8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d6c:	f7fe fa7a 	bl	8003264 <HAL_RCC_GetPCLK1Freq>
 8004d70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d72:	e014      	b.n	8004d9e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d74:	f7fe fa8c 	bl	8003290 <HAL_RCC_GetPCLK2Freq>
 8004d78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d7a:	e010      	b.n	8004d9e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d7c:	4b26      	ldr	r3, [pc, #152]	; (8004e18 <UART_SetConfig+0x594>)
 8004d7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004d80:	e00d      	b.n	8004d9e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d82:	f7fe fa01 	bl	8003188 <HAL_RCC_GetSysClockFreq>
 8004d86:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004d88:	e009      	b.n	8004d9e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004d90:	e005      	b.n	8004d9e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004d92:	2300      	movs	r3, #0
 8004d94:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004d9c:	bf00      	nop
    }

    if (pclk != 0U)
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d021      	beq.n	8004de8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da8:	4a1a      	ldr	r2, [pc, #104]	; (8004e14 <UART_SetConfig+0x590>)
 8004daa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dae:	461a      	mov	r2, r3
 8004db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db2:	fbb3 f2f2 	udiv	r2, r3, r2
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	085b      	lsrs	r3, r3, #1
 8004dbc:	441a      	add	r2, r3
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	2b0f      	cmp	r3, #15
 8004dcc:	d909      	bls.n	8004de2 <UART_SetConfig+0x55e>
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dd4:	d205      	bcs.n	8004de2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	60da      	str	r2, [r3, #12]
 8004de0:	e002      	b.n	8004de8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	2200      	movs	r2, #0
 8004e02:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004e04:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3730      	adds	r7, #48	; 0x30
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e12:	bf00      	nop
 8004e14:	08009df8 	.word	0x08009df8
 8004e18:	00f42400 	.word	0x00f42400

08004e1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00a      	beq.n	8004e46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00a      	beq.n	8004e68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	430a      	orrs	r2, r1
 8004e66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00a      	beq.n	8004e8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8e:	f003 0304 	and.w	r3, r3, #4
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00a      	beq.n	8004eac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb0:	f003 0310 	and.w	r3, r3, #16
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d00a      	beq.n	8004ece <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed2:	f003 0320 	and.w	r3, r3, #32
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00a      	beq.n	8004ef0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	430a      	orrs	r2, r1
 8004eee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d01a      	beq.n	8004f32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	430a      	orrs	r2, r1
 8004f10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f1a:	d10a      	bne.n	8004f32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00a      	beq.n	8004f54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	430a      	orrs	r2, r1
 8004f52:	605a      	str	r2, [r3, #4]
  }
}
 8004f54:	bf00      	nop
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b098      	sub	sp, #96	; 0x60
 8004f64:	af02      	add	r7, sp, #8
 8004f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f70:	f7fc fef2 	bl	8001d58 <HAL_GetTick>
 8004f74:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0308 	and.w	r3, r3, #8
 8004f80:	2b08      	cmp	r3, #8
 8004f82:	d12f      	bne.n	8004fe4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 f88e 	bl	80050b4 <UART_WaitOnFlagUntilTimeout>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d022      	beq.n	8004fe4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa6:	e853 3f00 	ldrex	r3, [r3]
 8004faa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fb2:	653b      	str	r3, [r7, #80]	; 0x50
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	461a      	mov	r2, r3
 8004fba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fbc:	647b      	str	r3, [r7, #68]	; 0x44
 8004fbe:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004fc2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004fc4:	e841 2300 	strex	r3, r2, [r1]
 8004fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004fca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1e6      	bne.n	8004f9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2220      	movs	r2, #32
 8004fd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e063      	b.n	80050ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0304 	and.w	r3, r3, #4
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d149      	bne.n	8005086 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ff2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ff6:	9300      	str	r3, [sp, #0]
 8004ff8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f000 f857 	bl	80050b4 <UART_WaitOnFlagUntilTimeout>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d03c      	beq.n	8005086 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005014:	e853 3f00 	ldrex	r3, [r3]
 8005018:	623b      	str	r3, [r7, #32]
   return(result);
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005020:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	461a      	mov	r2, r3
 8005028:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800502a:	633b      	str	r3, [r7, #48]	; 0x30
 800502c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005032:	e841 2300 	strex	r3, r2, [r1]
 8005036:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1e6      	bne.n	800500c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	3308      	adds	r3, #8
 8005044:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	e853 3f00 	ldrex	r3, [r3]
 800504c:	60fb      	str	r3, [r7, #12]
   return(result);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f023 0301 	bic.w	r3, r3, #1
 8005054:	64bb      	str	r3, [r7, #72]	; 0x48
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3308      	adds	r3, #8
 800505c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800505e:	61fa      	str	r2, [r7, #28]
 8005060:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005062:	69b9      	ldr	r1, [r7, #24]
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	e841 2300 	strex	r3, r2, [r1]
 800506a:	617b      	str	r3, [r7, #20]
   return(result);
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1e5      	bne.n	800503e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2220      	movs	r2, #32
 8005076:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005082:	2303      	movs	r3, #3
 8005084:	e012      	b.n	80050ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2220      	movs	r2, #32
 800508a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2220      	movs	r2, #32
 8005092:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3758      	adds	r7, #88	; 0x58
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	603b      	str	r3, [r7, #0]
 80050c0:	4613      	mov	r3, r2
 80050c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050c4:	e04f      	b.n	8005166 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050cc:	d04b      	beq.n	8005166 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ce:	f7fc fe43 	bl	8001d58 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	69ba      	ldr	r2, [r7, #24]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d302      	bcc.n	80050e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d101      	bne.n	80050e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050e4:	2303      	movs	r3, #3
 80050e6:	e04e      	b.n	8005186 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0304 	and.w	r3, r3, #4
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d037      	beq.n	8005166 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	2b80      	cmp	r3, #128	; 0x80
 80050fa:	d034      	beq.n	8005166 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	2b40      	cmp	r3, #64	; 0x40
 8005100:	d031      	beq.n	8005166 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	f003 0308 	and.w	r3, r3, #8
 800510c:	2b08      	cmp	r3, #8
 800510e:	d110      	bne.n	8005132 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2208      	movs	r2, #8
 8005116:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f000 f838 	bl	800518e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2208      	movs	r2, #8
 8005122:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e029      	b.n	8005186 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	69db      	ldr	r3, [r3, #28]
 8005138:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800513c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005140:	d111      	bne.n	8005166 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800514a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	f000 f81e 	bl	800518e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2220      	movs	r2, #32
 8005156:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e00f      	b.n	8005186 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	69da      	ldr	r2, [r3, #28]
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	4013      	ands	r3, r2
 8005170:	68ba      	ldr	r2, [r7, #8]
 8005172:	429a      	cmp	r2, r3
 8005174:	bf0c      	ite	eq
 8005176:	2301      	moveq	r3, #1
 8005178:	2300      	movne	r3, #0
 800517a:	b2db      	uxtb	r3, r3
 800517c:	461a      	mov	r2, r3
 800517e:	79fb      	ldrb	r3, [r7, #7]
 8005180:	429a      	cmp	r2, r3
 8005182:	d0a0      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3710      	adds	r7, #16
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800518e:	b480      	push	{r7}
 8005190:	b095      	sub	sp, #84	; 0x54
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800519e:	e853 3f00 	ldrex	r3, [r3]
 80051a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	461a      	mov	r2, r3
 80051b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051b4:	643b      	str	r3, [r7, #64]	; 0x40
 80051b6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80051ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80051bc:	e841 2300 	strex	r3, r2, [r1]
 80051c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80051c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1e6      	bne.n	8005196 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	3308      	adds	r3, #8
 80051ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	e853 3f00 	ldrex	r3, [r3]
 80051d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051de:	f023 0301 	bic.w	r3, r3, #1
 80051e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3308      	adds	r3, #8
 80051ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051ec:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80051f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051f4:	e841 2300 	strex	r3, r2, [r1]
 80051f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80051fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1e3      	bne.n	80051c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005204:	2b01      	cmp	r3, #1
 8005206:	d118      	bne.n	800523a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	e853 3f00 	ldrex	r3, [r3]
 8005214:	60bb      	str	r3, [r7, #8]
   return(result);
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	f023 0310 	bic.w	r3, r3, #16
 800521c:	647b      	str	r3, [r7, #68]	; 0x44
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	461a      	mov	r2, r3
 8005224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005226:	61bb      	str	r3, [r7, #24]
 8005228:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522a:	6979      	ldr	r1, [r7, #20]
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	e841 2300 	strex	r3, r2, [r1]
 8005232:	613b      	str	r3, [r7, #16]
   return(result);
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1e6      	bne.n	8005208 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2220      	movs	r2, #32
 800523e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800524e:	bf00      	nop
 8005250:	3754      	adds	r7, #84	; 0x54
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800525a:	b480      	push	{r7}
 800525c:	b085      	sub	sp, #20
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005268:	2b01      	cmp	r3, #1
 800526a:	d101      	bne.n	8005270 <HAL_UARTEx_DisableFifoMode+0x16>
 800526c:	2302      	movs	r3, #2
 800526e:	e027      	b.n	80052c0 <HAL_UARTEx_DisableFifoMode+0x66>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2224      	movs	r2, #36	; 0x24
 800527c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f022 0201 	bic.w	r2, r2, #1
 8005296:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800529e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2220      	movs	r2, #32
 80052b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3714      	adds	r7, #20
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d101      	bne.n	80052e4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052e0:	2302      	movs	r3, #2
 80052e2:	e02d      	b.n	8005340 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2224      	movs	r2, #36	; 0x24
 80052f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0201 	bic.w	r2, r2, #1
 800530a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 f84f 	bl	80053c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2220      	movs	r2, #32
 8005332:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3710      	adds	r7, #16
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800535c:	2302      	movs	r3, #2
 800535e:	e02d      	b.n	80053bc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2224      	movs	r2, #36	; 0x24
 800536c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f022 0201 	bic.w	r2, r2, #1
 8005386:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	683a      	ldr	r2, [r7, #0]
 8005398:	430a      	orrs	r2, r1
 800539a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f811 	bl	80053c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3710      	adds	r7, #16
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b085      	sub	sp, #20
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d108      	bne.n	80053e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053e4:	e031      	b.n	800544a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053e6:	2308      	movs	r3, #8
 80053e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053ea:	2308      	movs	r3, #8
 80053ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	0e5b      	lsrs	r3, r3, #25
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	f003 0307 	and.w	r3, r3, #7
 80053fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	0f5b      	lsrs	r3, r3, #29
 8005406:	b2db      	uxtb	r3, r3
 8005408:	f003 0307 	and.w	r3, r3, #7
 800540c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800540e:	7bbb      	ldrb	r3, [r7, #14]
 8005410:	7b3a      	ldrb	r2, [r7, #12]
 8005412:	4911      	ldr	r1, [pc, #68]	; (8005458 <UARTEx_SetNbDataToProcess+0x94>)
 8005414:	5c8a      	ldrb	r2, [r1, r2]
 8005416:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800541a:	7b3a      	ldrb	r2, [r7, #12]
 800541c:	490f      	ldr	r1, [pc, #60]	; (800545c <UARTEx_SetNbDataToProcess+0x98>)
 800541e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005420:	fb93 f3f2 	sdiv	r3, r3, r2
 8005424:	b29a      	uxth	r2, r3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800542c:	7bfb      	ldrb	r3, [r7, #15]
 800542e:	7b7a      	ldrb	r2, [r7, #13]
 8005430:	4909      	ldr	r1, [pc, #36]	; (8005458 <UARTEx_SetNbDataToProcess+0x94>)
 8005432:	5c8a      	ldrb	r2, [r1, r2]
 8005434:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005438:	7b7a      	ldrb	r2, [r7, #13]
 800543a:	4908      	ldr	r1, [pc, #32]	; (800545c <UARTEx_SetNbDataToProcess+0x98>)
 800543c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800543e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005442:	b29a      	uxth	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800544a:	bf00      	nop
 800544c:	3714      	adds	r7, #20
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	08009e10 	.word	0x08009e10
 800545c:	08009e18 	.word	0x08009e18

08005460 <__cvt>:
 8005460:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005464:	ec55 4b10 	vmov	r4, r5, d0
 8005468:	2d00      	cmp	r5, #0
 800546a:	460e      	mov	r6, r1
 800546c:	4619      	mov	r1, r3
 800546e:	462b      	mov	r3, r5
 8005470:	bfbb      	ittet	lt
 8005472:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005476:	461d      	movlt	r5, r3
 8005478:	2300      	movge	r3, #0
 800547a:	232d      	movlt	r3, #45	; 0x2d
 800547c:	700b      	strb	r3, [r1, #0]
 800547e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005480:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005484:	4691      	mov	r9, r2
 8005486:	f023 0820 	bic.w	r8, r3, #32
 800548a:	bfbc      	itt	lt
 800548c:	4622      	movlt	r2, r4
 800548e:	4614      	movlt	r4, r2
 8005490:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005494:	d005      	beq.n	80054a2 <__cvt+0x42>
 8005496:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800549a:	d100      	bne.n	800549e <__cvt+0x3e>
 800549c:	3601      	adds	r6, #1
 800549e:	2102      	movs	r1, #2
 80054a0:	e000      	b.n	80054a4 <__cvt+0x44>
 80054a2:	2103      	movs	r1, #3
 80054a4:	ab03      	add	r3, sp, #12
 80054a6:	9301      	str	r3, [sp, #4]
 80054a8:	ab02      	add	r3, sp, #8
 80054aa:	9300      	str	r3, [sp, #0]
 80054ac:	ec45 4b10 	vmov	d0, r4, r5
 80054b0:	4653      	mov	r3, sl
 80054b2:	4632      	mov	r2, r6
 80054b4:	f002 f8c4 	bl	8007640 <_dtoa_r>
 80054b8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054bc:	4607      	mov	r7, r0
 80054be:	d102      	bne.n	80054c6 <__cvt+0x66>
 80054c0:	f019 0f01 	tst.w	r9, #1
 80054c4:	d022      	beq.n	800550c <__cvt+0xac>
 80054c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054ca:	eb07 0906 	add.w	r9, r7, r6
 80054ce:	d110      	bne.n	80054f2 <__cvt+0x92>
 80054d0:	783b      	ldrb	r3, [r7, #0]
 80054d2:	2b30      	cmp	r3, #48	; 0x30
 80054d4:	d10a      	bne.n	80054ec <__cvt+0x8c>
 80054d6:	2200      	movs	r2, #0
 80054d8:	2300      	movs	r3, #0
 80054da:	4620      	mov	r0, r4
 80054dc:	4629      	mov	r1, r5
 80054de:	f7fb fb1b 	bl	8000b18 <__aeabi_dcmpeq>
 80054e2:	b918      	cbnz	r0, 80054ec <__cvt+0x8c>
 80054e4:	f1c6 0601 	rsb	r6, r6, #1
 80054e8:	f8ca 6000 	str.w	r6, [sl]
 80054ec:	f8da 3000 	ldr.w	r3, [sl]
 80054f0:	4499      	add	r9, r3
 80054f2:	2200      	movs	r2, #0
 80054f4:	2300      	movs	r3, #0
 80054f6:	4620      	mov	r0, r4
 80054f8:	4629      	mov	r1, r5
 80054fa:	f7fb fb0d 	bl	8000b18 <__aeabi_dcmpeq>
 80054fe:	b108      	cbz	r0, 8005504 <__cvt+0xa4>
 8005500:	f8cd 900c 	str.w	r9, [sp, #12]
 8005504:	2230      	movs	r2, #48	; 0x30
 8005506:	9b03      	ldr	r3, [sp, #12]
 8005508:	454b      	cmp	r3, r9
 800550a:	d307      	bcc.n	800551c <__cvt+0xbc>
 800550c:	9b03      	ldr	r3, [sp, #12]
 800550e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005510:	1bdb      	subs	r3, r3, r7
 8005512:	4638      	mov	r0, r7
 8005514:	6013      	str	r3, [r2, #0]
 8005516:	b004      	add	sp, #16
 8005518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800551c:	1c59      	adds	r1, r3, #1
 800551e:	9103      	str	r1, [sp, #12]
 8005520:	701a      	strb	r2, [r3, #0]
 8005522:	e7f0      	b.n	8005506 <__cvt+0xa6>

08005524 <__exponent>:
 8005524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005526:	4603      	mov	r3, r0
 8005528:	2900      	cmp	r1, #0
 800552a:	bfb8      	it	lt
 800552c:	4249      	neglt	r1, r1
 800552e:	f803 2b02 	strb.w	r2, [r3], #2
 8005532:	bfb4      	ite	lt
 8005534:	222d      	movlt	r2, #45	; 0x2d
 8005536:	222b      	movge	r2, #43	; 0x2b
 8005538:	2909      	cmp	r1, #9
 800553a:	7042      	strb	r2, [r0, #1]
 800553c:	dd2a      	ble.n	8005594 <__exponent+0x70>
 800553e:	f10d 0207 	add.w	r2, sp, #7
 8005542:	4617      	mov	r7, r2
 8005544:	260a      	movs	r6, #10
 8005546:	4694      	mov	ip, r2
 8005548:	fb91 f5f6 	sdiv	r5, r1, r6
 800554c:	fb06 1415 	mls	r4, r6, r5, r1
 8005550:	3430      	adds	r4, #48	; 0x30
 8005552:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005556:	460c      	mov	r4, r1
 8005558:	2c63      	cmp	r4, #99	; 0x63
 800555a:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800555e:	4629      	mov	r1, r5
 8005560:	dcf1      	bgt.n	8005546 <__exponent+0x22>
 8005562:	3130      	adds	r1, #48	; 0x30
 8005564:	f1ac 0402 	sub.w	r4, ip, #2
 8005568:	f802 1c01 	strb.w	r1, [r2, #-1]
 800556c:	1c41      	adds	r1, r0, #1
 800556e:	4622      	mov	r2, r4
 8005570:	42ba      	cmp	r2, r7
 8005572:	d30a      	bcc.n	800558a <__exponent+0x66>
 8005574:	f10d 0209 	add.w	r2, sp, #9
 8005578:	eba2 020c 	sub.w	r2, r2, ip
 800557c:	42bc      	cmp	r4, r7
 800557e:	bf88      	it	hi
 8005580:	2200      	movhi	r2, #0
 8005582:	4413      	add	r3, r2
 8005584:	1a18      	subs	r0, r3, r0
 8005586:	b003      	add	sp, #12
 8005588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800558a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800558e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005592:	e7ed      	b.n	8005570 <__exponent+0x4c>
 8005594:	2330      	movs	r3, #48	; 0x30
 8005596:	3130      	adds	r1, #48	; 0x30
 8005598:	7083      	strb	r3, [r0, #2]
 800559a:	70c1      	strb	r1, [r0, #3]
 800559c:	1d03      	adds	r3, r0, #4
 800559e:	e7f1      	b.n	8005584 <__exponent+0x60>

080055a0 <_printf_float>:
 80055a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a4:	ed2d 8b02 	vpush	{d8}
 80055a8:	b08d      	sub	sp, #52	; 0x34
 80055aa:	460c      	mov	r4, r1
 80055ac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80055b0:	4616      	mov	r6, r2
 80055b2:	461f      	mov	r7, r3
 80055b4:	4605      	mov	r5, r0
 80055b6:	f001 ff39 	bl	800742c <_localeconv_r>
 80055ba:	f8d0 a000 	ldr.w	sl, [r0]
 80055be:	4650      	mov	r0, sl
 80055c0:	f7fa fe7e 	bl	80002c0 <strlen>
 80055c4:	2300      	movs	r3, #0
 80055c6:	930a      	str	r3, [sp, #40]	; 0x28
 80055c8:	6823      	ldr	r3, [r4, #0]
 80055ca:	9305      	str	r3, [sp, #20]
 80055cc:	f8d8 3000 	ldr.w	r3, [r8]
 80055d0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80055d4:	3307      	adds	r3, #7
 80055d6:	f023 0307 	bic.w	r3, r3, #7
 80055da:	f103 0208 	add.w	r2, r3, #8
 80055de:	f8c8 2000 	str.w	r2, [r8]
 80055e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80055ea:	9307      	str	r3, [sp, #28]
 80055ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80055f0:	ee08 0a10 	vmov	s16, r0
 80055f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80055f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055fc:	4b9e      	ldr	r3, [pc, #632]	; (8005878 <_printf_float+0x2d8>)
 80055fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005602:	f7fb fabb 	bl	8000b7c <__aeabi_dcmpun>
 8005606:	bb88      	cbnz	r0, 800566c <_printf_float+0xcc>
 8005608:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800560c:	4b9a      	ldr	r3, [pc, #616]	; (8005878 <_printf_float+0x2d8>)
 800560e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005612:	f7fb fa95 	bl	8000b40 <__aeabi_dcmple>
 8005616:	bb48      	cbnz	r0, 800566c <_printf_float+0xcc>
 8005618:	2200      	movs	r2, #0
 800561a:	2300      	movs	r3, #0
 800561c:	4640      	mov	r0, r8
 800561e:	4649      	mov	r1, r9
 8005620:	f7fb fa84 	bl	8000b2c <__aeabi_dcmplt>
 8005624:	b110      	cbz	r0, 800562c <_printf_float+0x8c>
 8005626:	232d      	movs	r3, #45	; 0x2d
 8005628:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800562c:	4a93      	ldr	r2, [pc, #588]	; (800587c <_printf_float+0x2dc>)
 800562e:	4b94      	ldr	r3, [pc, #592]	; (8005880 <_printf_float+0x2e0>)
 8005630:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005634:	bf94      	ite	ls
 8005636:	4690      	movls	r8, r2
 8005638:	4698      	movhi	r8, r3
 800563a:	2303      	movs	r3, #3
 800563c:	6123      	str	r3, [r4, #16]
 800563e:	9b05      	ldr	r3, [sp, #20]
 8005640:	f023 0304 	bic.w	r3, r3, #4
 8005644:	6023      	str	r3, [r4, #0]
 8005646:	f04f 0900 	mov.w	r9, #0
 800564a:	9700      	str	r7, [sp, #0]
 800564c:	4633      	mov	r3, r6
 800564e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005650:	4621      	mov	r1, r4
 8005652:	4628      	mov	r0, r5
 8005654:	f000 fa82 	bl	8005b5c <_printf_common>
 8005658:	3001      	adds	r0, #1
 800565a:	f040 8090 	bne.w	800577e <_printf_float+0x1de>
 800565e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005662:	b00d      	add	sp, #52	; 0x34
 8005664:	ecbd 8b02 	vpop	{d8}
 8005668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800566c:	4642      	mov	r2, r8
 800566e:	464b      	mov	r3, r9
 8005670:	4640      	mov	r0, r8
 8005672:	4649      	mov	r1, r9
 8005674:	f7fb fa82 	bl	8000b7c <__aeabi_dcmpun>
 8005678:	b140      	cbz	r0, 800568c <_printf_float+0xec>
 800567a:	464b      	mov	r3, r9
 800567c:	2b00      	cmp	r3, #0
 800567e:	bfbc      	itt	lt
 8005680:	232d      	movlt	r3, #45	; 0x2d
 8005682:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005686:	4a7f      	ldr	r2, [pc, #508]	; (8005884 <_printf_float+0x2e4>)
 8005688:	4b7f      	ldr	r3, [pc, #508]	; (8005888 <_printf_float+0x2e8>)
 800568a:	e7d1      	b.n	8005630 <_printf_float+0x90>
 800568c:	6863      	ldr	r3, [r4, #4]
 800568e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005692:	9206      	str	r2, [sp, #24]
 8005694:	1c5a      	adds	r2, r3, #1
 8005696:	d13f      	bne.n	8005718 <_printf_float+0x178>
 8005698:	2306      	movs	r3, #6
 800569a:	6063      	str	r3, [r4, #4]
 800569c:	9b05      	ldr	r3, [sp, #20]
 800569e:	6861      	ldr	r1, [r4, #4]
 80056a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80056a4:	2300      	movs	r3, #0
 80056a6:	9303      	str	r3, [sp, #12]
 80056a8:	ab0a      	add	r3, sp, #40	; 0x28
 80056aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80056ae:	ab09      	add	r3, sp, #36	; 0x24
 80056b0:	ec49 8b10 	vmov	d0, r8, r9
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	6022      	str	r2, [r4, #0]
 80056b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056bc:	4628      	mov	r0, r5
 80056be:	f7ff fecf 	bl	8005460 <__cvt>
 80056c2:	9b06      	ldr	r3, [sp, #24]
 80056c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056c6:	2b47      	cmp	r3, #71	; 0x47
 80056c8:	4680      	mov	r8, r0
 80056ca:	d108      	bne.n	80056de <_printf_float+0x13e>
 80056cc:	1cc8      	adds	r0, r1, #3
 80056ce:	db02      	blt.n	80056d6 <_printf_float+0x136>
 80056d0:	6863      	ldr	r3, [r4, #4]
 80056d2:	4299      	cmp	r1, r3
 80056d4:	dd41      	ble.n	800575a <_printf_float+0x1ba>
 80056d6:	f1ab 0302 	sub.w	r3, fp, #2
 80056da:	fa5f fb83 	uxtb.w	fp, r3
 80056de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056e2:	d820      	bhi.n	8005726 <_printf_float+0x186>
 80056e4:	3901      	subs	r1, #1
 80056e6:	465a      	mov	r2, fp
 80056e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056ec:	9109      	str	r1, [sp, #36]	; 0x24
 80056ee:	f7ff ff19 	bl	8005524 <__exponent>
 80056f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056f4:	1813      	adds	r3, r2, r0
 80056f6:	2a01      	cmp	r2, #1
 80056f8:	4681      	mov	r9, r0
 80056fa:	6123      	str	r3, [r4, #16]
 80056fc:	dc02      	bgt.n	8005704 <_printf_float+0x164>
 80056fe:	6822      	ldr	r2, [r4, #0]
 8005700:	07d2      	lsls	r2, r2, #31
 8005702:	d501      	bpl.n	8005708 <_printf_float+0x168>
 8005704:	3301      	adds	r3, #1
 8005706:	6123      	str	r3, [r4, #16]
 8005708:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800570c:	2b00      	cmp	r3, #0
 800570e:	d09c      	beq.n	800564a <_printf_float+0xaa>
 8005710:	232d      	movs	r3, #45	; 0x2d
 8005712:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005716:	e798      	b.n	800564a <_printf_float+0xaa>
 8005718:	9a06      	ldr	r2, [sp, #24]
 800571a:	2a47      	cmp	r2, #71	; 0x47
 800571c:	d1be      	bne.n	800569c <_printf_float+0xfc>
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1bc      	bne.n	800569c <_printf_float+0xfc>
 8005722:	2301      	movs	r3, #1
 8005724:	e7b9      	b.n	800569a <_printf_float+0xfa>
 8005726:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800572a:	d118      	bne.n	800575e <_printf_float+0x1be>
 800572c:	2900      	cmp	r1, #0
 800572e:	6863      	ldr	r3, [r4, #4]
 8005730:	dd0b      	ble.n	800574a <_printf_float+0x1aa>
 8005732:	6121      	str	r1, [r4, #16]
 8005734:	b913      	cbnz	r3, 800573c <_printf_float+0x19c>
 8005736:	6822      	ldr	r2, [r4, #0]
 8005738:	07d0      	lsls	r0, r2, #31
 800573a:	d502      	bpl.n	8005742 <_printf_float+0x1a2>
 800573c:	3301      	adds	r3, #1
 800573e:	440b      	add	r3, r1
 8005740:	6123      	str	r3, [r4, #16]
 8005742:	65a1      	str	r1, [r4, #88]	; 0x58
 8005744:	f04f 0900 	mov.w	r9, #0
 8005748:	e7de      	b.n	8005708 <_printf_float+0x168>
 800574a:	b913      	cbnz	r3, 8005752 <_printf_float+0x1b2>
 800574c:	6822      	ldr	r2, [r4, #0]
 800574e:	07d2      	lsls	r2, r2, #31
 8005750:	d501      	bpl.n	8005756 <_printf_float+0x1b6>
 8005752:	3302      	adds	r3, #2
 8005754:	e7f4      	b.n	8005740 <_printf_float+0x1a0>
 8005756:	2301      	movs	r3, #1
 8005758:	e7f2      	b.n	8005740 <_printf_float+0x1a0>
 800575a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800575e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005760:	4299      	cmp	r1, r3
 8005762:	db05      	blt.n	8005770 <_printf_float+0x1d0>
 8005764:	6823      	ldr	r3, [r4, #0]
 8005766:	6121      	str	r1, [r4, #16]
 8005768:	07d8      	lsls	r0, r3, #31
 800576a:	d5ea      	bpl.n	8005742 <_printf_float+0x1a2>
 800576c:	1c4b      	adds	r3, r1, #1
 800576e:	e7e7      	b.n	8005740 <_printf_float+0x1a0>
 8005770:	2900      	cmp	r1, #0
 8005772:	bfd4      	ite	le
 8005774:	f1c1 0202 	rsble	r2, r1, #2
 8005778:	2201      	movgt	r2, #1
 800577a:	4413      	add	r3, r2
 800577c:	e7e0      	b.n	8005740 <_printf_float+0x1a0>
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	055a      	lsls	r2, r3, #21
 8005782:	d407      	bmi.n	8005794 <_printf_float+0x1f4>
 8005784:	6923      	ldr	r3, [r4, #16]
 8005786:	4642      	mov	r2, r8
 8005788:	4631      	mov	r1, r6
 800578a:	4628      	mov	r0, r5
 800578c:	47b8      	blx	r7
 800578e:	3001      	adds	r0, #1
 8005790:	d12c      	bne.n	80057ec <_printf_float+0x24c>
 8005792:	e764      	b.n	800565e <_printf_float+0xbe>
 8005794:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005798:	f240 80e0 	bls.w	800595c <_printf_float+0x3bc>
 800579c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057a0:	2200      	movs	r2, #0
 80057a2:	2300      	movs	r3, #0
 80057a4:	f7fb f9b8 	bl	8000b18 <__aeabi_dcmpeq>
 80057a8:	2800      	cmp	r0, #0
 80057aa:	d034      	beq.n	8005816 <_printf_float+0x276>
 80057ac:	4a37      	ldr	r2, [pc, #220]	; (800588c <_printf_float+0x2ec>)
 80057ae:	2301      	movs	r3, #1
 80057b0:	4631      	mov	r1, r6
 80057b2:	4628      	mov	r0, r5
 80057b4:	47b8      	blx	r7
 80057b6:	3001      	adds	r0, #1
 80057b8:	f43f af51 	beq.w	800565e <_printf_float+0xbe>
 80057bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057c0:	429a      	cmp	r2, r3
 80057c2:	db02      	blt.n	80057ca <_printf_float+0x22a>
 80057c4:	6823      	ldr	r3, [r4, #0]
 80057c6:	07d8      	lsls	r0, r3, #31
 80057c8:	d510      	bpl.n	80057ec <_printf_float+0x24c>
 80057ca:	ee18 3a10 	vmov	r3, s16
 80057ce:	4652      	mov	r2, sl
 80057d0:	4631      	mov	r1, r6
 80057d2:	4628      	mov	r0, r5
 80057d4:	47b8      	blx	r7
 80057d6:	3001      	adds	r0, #1
 80057d8:	f43f af41 	beq.w	800565e <_printf_float+0xbe>
 80057dc:	f04f 0800 	mov.w	r8, #0
 80057e0:	f104 091a 	add.w	r9, r4, #26
 80057e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057e6:	3b01      	subs	r3, #1
 80057e8:	4543      	cmp	r3, r8
 80057ea:	dc09      	bgt.n	8005800 <_printf_float+0x260>
 80057ec:	6823      	ldr	r3, [r4, #0]
 80057ee:	079b      	lsls	r3, r3, #30
 80057f0:	f100 8107 	bmi.w	8005a02 <_printf_float+0x462>
 80057f4:	68e0      	ldr	r0, [r4, #12]
 80057f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057f8:	4298      	cmp	r0, r3
 80057fa:	bfb8      	it	lt
 80057fc:	4618      	movlt	r0, r3
 80057fe:	e730      	b.n	8005662 <_printf_float+0xc2>
 8005800:	2301      	movs	r3, #1
 8005802:	464a      	mov	r2, r9
 8005804:	4631      	mov	r1, r6
 8005806:	4628      	mov	r0, r5
 8005808:	47b8      	blx	r7
 800580a:	3001      	adds	r0, #1
 800580c:	f43f af27 	beq.w	800565e <_printf_float+0xbe>
 8005810:	f108 0801 	add.w	r8, r8, #1
 8005814:	e7e6      	b.n	80057e4 <_printf_float+0x244>
 8005816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005818:	2b00      	cmp	r3, #0
 800581a:	dc39      	bgt.n	8005890 <_printf_float+0x2f0>
 800581c:	4a1b      	ldr	r2, [pc, #108]	; (800588c <_printf_float+0x2ec>)
 800581e:	2301      	movs	r3, #1
 8005820:	4631      	mov	r1, r6
 8005822:	4628      	mov	r0, r5
 8005824:	47b8      	blx	r7
 8005826:	3001      	adds	r0, #1
 8005828:	f43f af19 	beq.w	800565e <_printf_float+0xbe>
 800582c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005830:	4313      	orrs	r3, r2
 8005832:	d102      	bne.n	800583a <_printf_float+0x29a>
 8005834:	6823      	ldr	r3, [r4, #0]
 8005836:	07d9      	lsls	r1, r3, #31
 8005838:	d5d8      	bpl.n	80057ec <_printf_float+0x24c>
 800583a:	ee18 3a10 	vmov	r3, s16
 800583e:	4652      	mov	r2, sl
 8005840:	4631      	mov	r1, r6
 8005842:	4628      	mov	r0, r5
 8005844:	47b8      	blx	r7
 8005846:	3001      	adds	r0, #1
 8005848:	f43f af09 	beq.w	800565e <_printf_float+0xbe>
 800584c:	f04f 0900 	mov.w	r9, #0
 8005850:	f104 0a1a 	add.w	sl, r4, #26
 8005854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005856:	425b      	negs	r3, r3
 8005858:	454b      	cmp	r3, r9
 800585a:	dc01      	bgt.n	8005860 <_printf_float+0x2c0>
 800585c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800585e:	e792      	b.n	8005786 <_printf_float+0x1e6>
 8005860:	2301      	movs	r3, #1
 8005862:	4652      	mov	r2, sl
 8005864:	4631      	mov	r1, r6
 8005866:	4628      	mov	r0, r5
 8005868:	47b8      	blx	r7
 800586a:	3001      	adds	r0, #1
 800586c:	f43f aef7 	beq.w	800565e <_printf_float+0xbe>
 8005870:	f109 0901 	add.w	r9, r9, #1
 8005874:	e7ee      	b.n	8005854 <_printf_float+0x2b4>
 8005876:	bf00      	nop
 8005878:	7fefffff 	.word	0x7fefffff
 800587c:	08009e20 	.word	0x08009e20
 8005880:	08009e24 	.word	0x08009e24
 8005884:	08009e28 	.word	0x08009e28
 8005888:	08009e2c 	.word	0x08009e2c
 800588c:	08009e30 	.word	0x08009e30
 8005890:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005892:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005894:	429a      	cmp	r2, r3
 8005896:	bfa8      	it	ge
 8005898:	461a      	movge	r2, r3
 800589a:	2a00      	cmp	r2, #0
 800589c:	4691      	mov	r9, r2
 800589e:	dc37      	bgt.n	8005910 <_printf_float+0x370>
 80058a0:	f04f 0b00 	mov.w	fp, #0
 80058a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058a8:	f104 021a 	add.w	r2, r4, #26
 80058ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058ae:	9305      	str	r3, [sp, #20]
 80058b0:	eba3 0309 	sub.w	r3, r3, r9
 80058b4:	455b      	cmp	r3, fp
 80058b6:	dc33      	bgt.n	8005920 <_printf_float+0x380>
 80058b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058bc:	429a      	cmp	r2, r3
 80058be:	db3b      	blt.n	8005938 <_printf_float+0x398>
 80058c0:	6823      	ldr	r3, [r4, #0]
 80058c2:	07da      	lsls	r2, r3, #31
 80058c4:	d438      	bmi.n	8005938 <_printf_float+0x398>
 80058c6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80058ca:	eba2 0903 	sub.w	r9, r2, r3
 80058ce:	9b05      	ldr	r3, [sp, #20]
 80058d0:	1ad2      	subs	r2, r2, r3
 80058d2:	4591      	cmp	r9, r2
 80058d4:	bfa8      	it	ge
 80058d6:	4691      	movge	r9, r2
 80058d8:	f1b9 0f00 	cmp.w	r9, #0
 80058dc:	dc35      	bgt.n	800594a <_printf_float+0x3aa>
 80058de:	f04f 0800 	mov.w	r8, #0
 80058e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058e6:	f104 0a1a 	add.w	sl, r4, #26
 80058ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058ee:	1a9b      	subs	r3, r3, r2
 80058f0:	eba3 0309 	sub.w	r3, r3, r9
 80058f4:	4543      	cmp	r3, r8
 80058f6:	f77f af79 	ble.w	80057ec <_printf_float+0x24c>
 80058fa:	2301      	movs	r3, #1
 80058fc:	4652      	mov	r2, sl
 80058fe:	4631      	mov	r1, r6
 8005900:	4628      	mov	r0, r5
 8005902:	47b8      	blx	r7
 8005904:	3001      	adds	r0, #1
 8005906:	f43f aeaa 	beq.w	800565e <_printf_float+0xbe>
 800590a:	f108 0801 	add.w	r8, r8, #1
 800590e:	e7ec      	b.n	80058ea <_printf_float+0x34a>
 8005910:	4613      	mov	r3, r2
 8005912:	4631      	mov	r1, r6
 8005914:	4642      	mov	r2, r8
 8005916:	4628      	mov	r0, r5
 8005918:	47b8      	blx	r7
 800591a:	3001      	adds	r0, #1
 800591c:	d1c0      	bne.n	80058a0 <_printf_float+0x300>
 800591e:	e69e      	b.n	800565e <_printf_float+0xbe>
 8005920:	2301      	movs	r3, #1
 8005922:	4631      	mov	r1, r6
 8005924:	4628      	mov	r0, r5
 8005926:	9205      	str	r2, [sp, #20]
 8005928:	47b8      	blx	r7
 800592a:	3001      	adds	r0, #1
 800592c:	f43f ae97 	beq.w	800565e <_printf_float+0xbe>
 8005930:	9a05      	ldr	r2, [sp, #20]
 8005932:	f10b 0b01 	add.w	fp, fp, #1
 8005936:	e7b9      	b.n	80058ac <_printf_float+0x30c>
 8005938:	ee18 3a10 	vmov	r3, s16
 800593c:	4652      	mov	r2, sl
 800593e:	4631      	mov	r1, r6
 8005940:	4628      	mov	r0, r5
 8005942:	47b8      	blx	r7
 8005944:	3001      	adds	r0, #1
 8005946:	d1be      	bne.n	80058c6 <_printf_float+0x326>
 8005948:	e689      	b.n	800565e <_printf_float+0xbe>
 800594a:	9a05      	ldr	r2, [sp, #20]
 800594c:	464b      	mov	r3, r9
 800594e:	4442      	add	r2, r8
 8005950:	4631      	mov	r1, r6
 8005952:	4628      	mov	r0, r5
 8005954:	47b8      	blx	r7
 8005956:	3001      	adds	r0, #1
 8005958:	d1c1      	bne.n	80058de <_printf_float+0x33e>
 800595a:	e680      	b.n	800565e <_printf_float+0xbe>
 800595c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800595e:	2a01      	cmp	r2, #1
 8005960:	dc01      	bgt.n	8005966 <_printf_float+0x3c6>
 8005962:	07db      	lsls	r3, r3, #31
 8005964:	d53a      	bpl.n	80059dc <_printf_float+0x43c>
 8005966:	2301      	movs	r3, #1
 8005968:	4642      	mov	r2, r8
 800596a:	4631      	mov	r1, r6
 800596c:	4628      	mov	r0, r5
 800596e:	47b8      	blx	r7
 8005970:	3001      	adds	r0, #1
 8005972:	f43f ae74 	beq.w	800565e <_printf_float+0xbe>
 8005976:	ee18 3a10 	vmov	r3, s16
 800597a:	4652      	mov	r2, sl
 800597c:	4631      	mov	r1, r6
 800597e:	4628      	mov	r0, r5
 8005980:	47b8      	blx	r7
 8005982:	3001      	adds	r0, #1
 8005984:	f43f ae6b 	beq.w	800565e <_printf_float+0xbe>
 8005988:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800598c:	2200      	movs	r2, #0
 800598e:	2300      	movs	r3, #0
 8005990:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005994:	f7fb f8c0 	bl	8000b18 <__aeabi_dcmpeq>
 8005998:	b9d8      	cbnz	r0, 80059d2 <_printf_float+0x432>
 800599a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800599e:	f108 0201 	add.w	r2, r8, #1
 80059a2:	4631      	mov	r1, r6
 80059a4:	4628      	mov	r0, r5
 80059a6:	47b8      	blx	r7
 80059a8:	3001      	adds	r0, #1
 80059aa:	d10e      	bne.n	80059ca <_printf_float+0x42a>
 80059ac:	e657      	b.n	800565e <_printf_float+0xbe>
 80059ae:	2301      	movs	r3, #1
 80059b0:	4652      	mov	r2, sl
 80059b2:	4631      	mov	r1, r6
 80059b4:	4628      	mov	r0, r5
 80059b6:	47b8      	blx	r7
 80059b8:	3001      	adds	r0, #1
 80059ba:	f43f ae50 	beq.w	800565e <_printf_float+0xbe>
 80059be:	f108 0801 	add.w	r8, r8, #1
 80059c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059c4:	3b01      	subs	r3, #1
 80059c6:	4543      	cmp	r3, r8
 80059c8:	dcf1      	bgt.n	80059ae <_printf_float+0x40e>
 80059ca:	464b      	mov	r3, r9
 80059cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059d0:	e6da      	b.n	8005788 <_printf_float+0x1e8>
 80059d2:	f04f 0800 	mov.w	r8, #0
 80059d6:	f104 0a1a 	add.w	sl, r4, #26
 80059da:	e7f2      	b.n	80059c2 <_printf_float+0x422>
 80059dc:	2301      	movs	r3, #1
 80059de:	4642      	mov	r2, r8
 80059e0:	e7df      	b.n	80059a2 <_printf_float+0x402>
 80059e2:	2301      	movs	r3, #1
 80059e4:	464a      	mov	r2, r9
 80059e6:	4631      	mov	r1, r6
 80059e8:	4628      	mov	r0, r5
 80059ea:	47b8      	blx	r7
 80059ec:	3001      	adds	r0, #1
 80059ee:	f43f ae36 	beq.w	800565e <_printf_float+0xbe>
 80059f2:	f108 0801 	add.w	r8, r8, #1
 80059f6:	68e3      	ldr	r3, [r4, #12]
 80059f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059fa:	1a5b      	subs	r3, r3, r1
 80059fc:	4543      	cmp	r3, r8
 80059fe:	dcf0      	bgt.n	80059e2 <_printf_float+0x442>
 8005a00:	e6f8      	b.n	80057f4 <_printf_float+0x254>
 8005a02:	f04f 0800 	mov.w	r8, #0
 8005a06:	f104 0919 	add.w	r9, r4, #25
 8005a0a:	e7f4      	b.n	80059f6 <_printf_float+0x456>

08005a0c <malloc>:
 8005a0c:	4b02      	ldr	r3, [pc, #8]	; (8005a18 <malloc+0xc>)
 8005a0e:	4601      	mov	r1, r0
 8005a10:	6818      	ldr	r0, [r3, #0]
 8005a12:	f000 b823 	b.w	8005a5c <_malloc_r>
 8005a16:	bf00      	nop
 8005a18:	20000204 	.word	0x20000204

08005a1c <sbrk_aligned>:
 8005a1c:	b570      	push	{r4, r5, r6, lr}
 8005a1e:	4e0e      	ldr	r6, [pc, #56]	; (8005a58 <sbrk_aligned+0x3c>)
 8005a20:	460c      	mov	r4, r1
 8005a22:	6831      	ldr	r1, [r6, #0]
 8005a24:	4605      	mov	r5, r0
 8005a26:	b911      	cbnz	r1, 8005a2e <sbrk_aligned+0x12>
 8005a28:	f001 fd26 	bl	8007478 <_sbrk_r>
 8005a2c:	6030      	str	r0, [r6, #0]
 8005a2e:	4621      	mov	r1, r4
 8005a30:	4628      	mov	r0, r5
 8005a32:	f001 fd21 	bl	8007478 <_sbrk_r>
 8005a36:	1c43      	adds	r3, r0, #1
 8005a38:	d00a      	beq.n	8005a50 <sbrk_aligned+0x34>
 8005a3a:	1cc4      	adds	r4, r0, #3
 8005a3c:	f024 0403 	bic.w	r4, r4, #3
 8005a40:	42a0      	cmp	r0, r4
 8005a42:	d007      	beq.n	8005a54 <sbrk_aligned+0x38>
 8005a44:	1a21      	subs	r1, r4, r0
 8005a46:	4628      	mov	r0, r5
 8005a48:	f001 fd16 	bl	8007478 <_sbrk_r>
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	d101      	bne.n	8005a54 <sbrk_aligned+0x38>
 8005a50:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005a54:	4620      	mov	r0, r4
 8005a56:	bd70      	pop	{r4, r5, r6, pc}
 8005a58:	20000408 	.word	0x20000408

08005a5c <_malloc_r>:
 8005a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a60:	1ccd      	adds	r5, r1, #3
 8005a62:	f025 0503 	bic.w	r5, r5, #3
 8005a66:	3508      	adds	r5, #8
 8005a68:	2d0c      	cmp	r5, #12
 8005a6a:	bf38      	it	cc
 8005a6c:	250c      	movcc	r5, #12
 8005a6e:	2d00      	cmp	r5, #0
 8005a70:	4607      	mov	r7, r0
 8005a72:	db01      	blt.n	8005a78 <_malloc_r+0x1c>
 8005a74:	42a9      	cmp	r1, r5
 8005a76:	d905      	bls.n	8005a84 <_malloc_r+0x28>
 8005a78:	230c      	movs	r3, #12
 8005a7a:	603b      	str	r3, [r7, #0]
 8005a7c:	2600      	movs	r6, #0
 8005a7e:	4630      	mov	r0, r6
 8005a80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a84:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005b58 <_malloc_r+0xfc>
 8005a88:	f000 fcbe 	bl	8006408 <__malloc_lock>
 8005a8c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a90:	461c      	mov	r4, r3
 8005a92:	bb5c      	cbnz	r4, 8005aec <_malloc_r+0x90>
 8005a94:	4629      	mov	r1, r5
 8005a96:	4638      	mov	r0, r7
 8005a98:	f7ff ffc0 	bl	8005a1c <sbrk_aligned>
 8005a9c:	1c43      	adds	r3, r0, #1
 8005a9e:	4604      	mov	r4, r0
 8005aa0:	d155      	bne.n	8005b4e <_malloc_r+0xf2>
 8005aa2:	f8d8 4000 	ldr.w	r4, [r8]
 8005aa6:	4626      	mov	r6, r4
 8005aa8:	2e00      	cmp	r6, #0
 8005aaa:	d145      	bne.n	8005b38 <_malloc_r+0xdc>
 8005aac:	2c00      	cmp	r4, #0
 8005aae:	d048      	beq.n	8005b42 <_malloc_r+0xe6>
 8005ab0:	6823      	ldr	r3, [r4, #0]
 8005ab2:	4631      	mov	r1, r6
 8005ab4:	4638      	mov	r0, r7
 8005ab6:	eb04 0903 	add.w	r9, r4, r3
 8005aba:	f001 fcdd 	bl	8007478 <_sbrk_r>
 8005abe:	4581      	cmp	r9, r0
 8005ac0:	d13f      	bne.n	8005b42 <_malloc_r+0xe6>
 8005ac2:	6821      	ldr	r1, [r4, #0]
 8005ac4:	1a6d      	subs	r5, r5, r1
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	4638      	mov	r0, r7
 8005aca:	f7ff ffa7 	bl	8005a1c <sbrk_aligned>
 8005ace:	3001      	adds	r0, #1
 8005ad0:	d037      	beq.n	8005b42 <_malloc_r+0xe6>
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	442b      	add	r3, r5
 8005ad6:	6023      	str	r3, [r4, #0]
 8005ad8:	f8d8 3000 	ldr.w	r3, [r8]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d038      	beq.n	8005b52 <_malloc_r+0xf6>
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	42a2      	cmp	r2, r4
 8005ae4:	d12b      	bne.n	8005b3e <_malloc_r+0xe2>
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	605a      	str	r2, [r3, #4]
 8005aea:	e00f      	b.n	8005b0c <_malloc_r+0xb0>
 8005aec:	6822      	ldr	r2, [r4, #0]
 8005aee:	1b52      	subs	r2, r2, r5
 8005af0:	d41f      	bmi.n	8005b32 <_malloc_r+0xd6>
 8005af2:	2a0b      	cmp	r2, #11
 8005af4:	d917      	bls.n	8005b26 <_malloc_r+0xca>
 8005af6:	1961      	adds	r1, r4, r5
 8005af8:	42a3      	cmp	r3, r4
 8005afa:	6025      	str	r5, [r4, #0]
 8005afc:	bf18      	it	ne
 8005afe:	6059      	strne	r1, [r3, #4]
 8005b00:	6863      	ldr	r3, [r4, #4]
 8005b02:	bf08      	it	eq
 8005b04:	f8c8 1000 	streq.w	r1, [r8]
 8005b08:	5162      	str	r2, [r4, r5]
 8005b0a:	604b      	str	r3, [r1, #4]
 8005b0c:	4638      	mov	r0, r7
 8005b0e:	f104 060b 	add.w	r6, r4, #11
 8005b12:	f000 fc7f 	bl	8006414 <__malloc_unlock>
 8005b16:	f026 0607 	bic.w	r6, r6, #7
 8005b1a:	1d23      	adds	r3, r4, #4
 8005b1c:	1af2      	subs	r2, r6, r3
 8005b1e:	d0ae      	beq.n	8005a7e <_malloc_r+0x22>
 8005b20:	1b9b      	subs	r3, r3, r6
 8005b22:	50a3      	str	r3, [r4, r2]
 8005b24:	e7ab      	b.n	8005a7e <_malloc_r+0x22>
 8005b26:	42a3      	cmp	r3, r4
 8005b28:	6862      	ldr	r2, [r4, #4]
 8005b2a:	d1dd      	bne.n	8005ae8 <_malloc_r+0x8c>
 8005b2c:	f8c8 2000 	str.w	r2, [r8]
 8005b30:	e7ec      	b.n	8005b0c <_malloc_r+0xb0>
 8005b32:	4623      	mov	r3, r4
 8005b34:	6864      	ldr	r4, [r4, #4]
 8005b36:	e7ac      	b.n	8005a92 <_malloc_r+0x36>
 8005b38:	4634      	mov	r4, r6
 8005b3a:	6876      	ldr	r6, [r6, #4]
 8005b3c:	e7b4      	b.n	8005aa8 <_malloc_r+0x4c>
 8005b3e:	4613      	mov	r3, r2
 8005b40:	e7cc      	b.n	8005adc <_malloc_r+0x80>
 8005b42:	230c      	movs	r3, #12
 8005b44:	603b      	str	r3, [r7, #0]
 8005b46:	4638      	mov	r0, r7
 8005b48:	f000 fc64 	bl	8006414 <__malloc_unlock>
 8005b4c:	e797      	b.n	8005a7e <_malloc_r+0x22>
 8005b4e:	6025      	str	r5, [r4, #0]
 8005b50:	e7dc      	b.n	8005b0c <_malloc_r+0xb0>
 8005b52:	605b      	str	r3, [r3, #4]
 8005b54:	deff      	udf	#255	; 0xff
 8005b56:	bf00      	nop
 8005b58:	20000404 	.word	0x20000404

08005b5c <_printf_common>:
 8005b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b60:	4616      	mov	r6, r2
 8005b62:	4699      	mov	r9, r3
 8005b64:	688a      	ldr	r2, [r1, #8]
 8005b66:	690b      	ldr	r3, [r1, #16]
 8005b68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	bfb8      	it	lt
 8005b70:	4613      	movlt	r3, r2
 8005b72:	6033      	str	r3, [r6, #0]
 8005b74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b78:	4607      	mov	r7, r0
 8005b7a:	460c      	mov	r4, r1
 8005b7c:	b10a      	cbz	r2, 8005b82 <_printf_common+0x26>
 8005b7e:	3301      	adds	r3, #1
 8005b80:	6033      	str	r3, [r6, #0]
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	0699      	lsls	r1, r3, #26
 8005b86:	bf42      	ittt	mi
 8005b88:	6833      	ldrmi	r3, [r6, #0]
 8005b8a:	3302      	addmi	r3, #2
 8005b8c:	6033      	strmi	r3, [r6, #0]
 8005b8e:	6825      	ldr	r5, [r4, #0]
 8005b90:	f015 0506 	ands.w	r5, r5, #6
 8005b94:	d106      	bne.n	8005ba4 <_printf_common+0x48>
 8005b96:	f104 0a19 	add.w	sl, r4, #25
 8005b9a:	68e3      	ldr	r3, [r4, #12]
 8005b9c:	6832      	ldr	r2, [r6, #0]
 8005b9e:	1a9b      	subs	r3, r3, r2
 8005ba0:	42ab      	cmp	r3, r5
 8005ba2:	dc26      	bgt.n	8005bf2 <_printf_common+0x96>
 8005ba4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ba8:	1e13      	subs	r3, r2, #0
 8005baa:	6822      	ldr	r2, [r4, #0]
 8005bac:	bf18      	it	ne
 8005bae:	2301      	movne	r3, #1
 8005bb0:	0692      	lsls	r2, r2, #26
 8005bb2:	d42b      	bmi.n	8005c0c <_printf_common+0xb0>
 8005bb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bb8:	4649      	mov	r1, r9
 8005bba:	4638      	mov	r0, r7
 8005bbc:	47c0      	blx	r8
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d01e      	beq.n	8005c00 <_printf_common+0xa4>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	6922      	ldr	r2, [r4, #16]
 8005bc6:	f003 0306 	and.w	r3, r3, #6
 8005bca:	2b04      	cmp	r3, #4
 8005bcc:	bf02      	ittt	eq
 8005bce:	68e5      	ldreq	r5, [r4, #12]
 8005bd0:	6833      	ldreq	r3, [r6, #0]
 8005bd2:	1aed      	subeq	r5, r5, r3
 8005bd4:	68a3      	ldr	r3, [r4, #8]
 8005bd6:	bf0c      	ite	eq
 8005bd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bdc:	2500      	movne	r5, #0
 8005bde:	4293      	cmp	r3, r2
 8005be0:	bfc4      	itt	gt
 8005be2:	1a9b      	subgt	r3, r3, r2
 8005be4:	18ed      	addgt	r5, r5, r3
 8005be6:	2600      	movs	r6, #0
 8005be8:	341a      	adds	r4, #26
 8005bea:	42b5      	cmp	r5, r6
 8005bec:	d11a      	bne.n	8005c24 <_printf_common+0xc8>
 8005bee:	2000      	movs	r0, #0
 8005bf0:	e008      	b.n	8005c04 <_printf_common+0xa8>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	4652      	mov	r2, sl
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	4638      	mov	r0, r7
 8005bfa:	47c0      	blx	r8
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	d103      	bne.n	8005c08 <_printf_common+0xac>
 8005c00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c08:	3501      	adds	r5, #1
 8005c0a:	e7c6      	b.n	8005b9a <_printf_common+0x3e>
 8005c0c:	18e1      	adds	r1, r4, r3
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	2030      	movs	r0, #48	; 0x30
 8005c12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c16:	4422      	add	r2, r4
 8005c18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c20:	3302      	adds	r3, #2
 8005c22:	e7c7      	b.n	8005bb4 <_printf_common+0x58>
 8005c24:	2301      	movs	r3, #1
 8005c26:	4622      	mov	r2, r4
 8005c28:	4649      	mov	r1, r9
 8005c2a:	4638      	mov	r0, r7
 8005c2c:	47c0      	blx	r8
 8005c2e:	3001      	adds	r0, #1
 8005c30:	d0e6      	beq.n	8005c00 <_printf_common+0xa4>
 8005c32:	3601      	adds	r6, #1
 8005c34:	e7d9      	b.n	8005bea <_printf_common+0x8e>
	...

08005c38 <_printf_i>:
 8005c38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c3c:	7e0f      	ldrb	r7, [r1, #24]
 8005c3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c40:	2f78      	cmp	r7, #120	; 0x78
 8005c42:	4691      	mov	r9, r2
 8005c44:	4680      	mov	r8, r0
 8005c46:	460c      	mov	r4, r1
 8005c48:	469a      	mov	sl, r3
 8005c4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c4e:	d807      	bhi.n	8005c60 <_printf_i+0x28>
 8005c50:	2f62      	cmp	r7, #98	; 0x62
 8005c52:	d80a      	bhi.n	8005c6a <_printf_i+0x32>
 8005c54:	2f00      	cmp	r7, #0
 8005c56:	f000 80d4 	beq.w	8005e02 <_printf_i+0x1ca>
 8005c5a:	2f58      	cmp	r7, #88	; 0x58
 8005c5c:	f000 80c0 	beq.w	8005de0 <_printf_i+0x1a8>
 8005c60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c68:	e03a      	b.n	8005ce0 <_printf_i+0xa8>
 8005c6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c6e:	2b15      	cmp	r3, #21
 8005c70:	d8f6      	bhi.n	8005c60 <_printf_i+0x28>
 8005c72:	a101      	add	r1, pc, #4	; (adr r1, 8005c78 <_printf_i+0x40>)
 8005c74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c78:	08005cd1 	.word	0x08005cd1
 8005c7c:	08005ce5 	.word	0x08005ce5
 8005c80:	08005c61 	.word	0x08005c61
 8005c84:	08005c61 	.word	0x08005c61
 8005c88:	08005c61 	.word	0x08005c61
 8005c8c:	08005c61 	.word	0x08005c61
 8005c90:	08005ce5 	.word	0x08005ce5
 8005c94:	08005c61 	.word	0x08005c61
 8005c98:	08005c61 	.word	0x08005c61
 8005c9c:	08005c61 	.word	0x08005c61
 8005ca0:	08005c61 	.word	0x08005c61
 8005ca4:	08005de9 	.word	0x08005de9
 8005ca8:	08005d11 	.word	0x08005d11
 8005cac:	08005da3 	.word	0x08005da3
 8005cb0:	08005c61 	.word	0x08005c61
 8005cb4:	08005c61 	.word	0x08005c61
 8005cb8:	08005e0b 	.word	0x08005e0b
 8005cbc:	08005c61 	.word	0x08005c61
 8005cc0:	08005d11 	.word	0x08005d11
 8005cc4:	08005c61 	.word	0x08005c61
 8005cc8:	08005c61 	.word	0x08005c61
 8005ccc:	08005dab 	.word	0x08005dab
 8005cd0:	682b      	ldr	r3, [r5, #0]
 8005cd2:	1d1a      	adds	r2, r3, #4
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	602a      	str	r2, [r5, #0]
 8005cd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e09f      	b.n	8005e24 <_printf_i+0x1ec>
 8005ce4:	6820      	ldr	r0, [r4, #0]
 8005ce6:	682b      	ldr	r3, [r5, #0]
 8005ce8:	0607      	lsls	r7, r0, #24
 8005cea:	f103 0104 	add.w	r1, r3, #4
 8005cee:	6029      	str	r1, [r5, #0]
 8005cf0:	d501      	bpl.n	8005cf6 <_printf_i+0xbe>
 8005cf2:	681e      	ldr	r6, [r3, #0]
 8005cf4:	e003      	b.n	8005cfe <_printf_i+0xc6>
 8005cf6:	0646      	lsls	r6, r0, #25
 8005cf8:	d5fb      	bpl.n	8005cf2 <_printf_i+0xba>
 8005cfa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005cfe:	2e00      	cmp	r6, #0
 8005d00:	da03      	bge.n	8005d0a <_printf_i+0xd2>
 8005d02:	232d      	movs	r3, #45	; 0x2d
 8005d04:	4276      	negs	r6, r6
 8005d06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d0a:	485a      	ldr	r0, [pc, #360]	; (8005e74 <_printf_i+0x23c>)
 8005d0c:	230a      	movs	r3, #10
 8005d0e:	e012      	b.n	8005d36 <_printf_i+0xfe>
 8005d10:	682b      	ldr	r3, [r5, #0]
 8005d12:	6820      	ldr	r0, [r4, #0]
 8005d14:	1d19      	adds	r1, r3, #4
 8005d16:	6029      	str	r1, [r5, #0]
 8005d18:	0605      	lsls	r5, r0, #24
 8005d1a:	d501      	bpl.n	8005d20 <_printf_i+0xe8>
 8005d1c:	681e      	ldr	r6, [r3, #0]
 8005d1e:	e002      	b.n	8005d26 <_printf_i+0xee>
 8005d20:	0641      	lsls	r1, r0, #25
 8005d22:	d5fb      	bpl.n	8005d1c <_printf_i+0xe4>
 8005d24:	881e      	ldrh	r6, [r3, #0]
 8005d26:	4853      	ldr	r0, [pc, #332]	; (8005e74 <_printf_i+0x23c>)
 8005d28:	2f6f      	cmp	r7, #111	; 0x6f
 8005d2a:	bf0c      	ite	eq
 8005d2c:	2308      	moveq	r3, #8
 8005d2e:	230a      	movne	r3, #10
 8005d30:	2100      	movs	r1, #0
 8005d32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d36:	6865      	ldr	r5, [r4, #4]
 8005d38:	60a5      	str	r5, [r4, #8]
 8005d3a:	2d00      	cmp	r5, #0
 8005d3c:	bfa2      	ittt	ge
 8005d3e:	6821      	ldrge	r1, [r4, #0]
 8005d40:	f021 0104 	bicge.w	r1, r1, #4
 8005d44:	6021      	strge	r1, [r4, #0]
 8005d46:	b90e      	cbnz	r6, 8005d4c <_printf_i+0x114>
 8005d48:	2d00      	cmp	r5, #0
 8005d4a:	d04b      	beq.n	8005de4 <_printf_i+0x1ac>
 8005d4c:	4615      	mov	r5, r2
 8005d4e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d52:	fb03 6711 	mls	r7, r3, r1, r6
 8005d56:	5dc7      	ldrb	r7, [r0, r7]
 8005d58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d5c:	4637      	mov	r7, r6
 8005d5e:	42bb      	cmp	r3, r7
 8005d60:	460e      	mov	r6, r1
 8005d62:	d9f4      	bls.n	8005d4e <_printf_i+0x116>
 8005d64:	2b08      	cmp	r3, #8
 8005d66:	d10b      	bne.n	8005d80 <_printf_i+0x148>
 8005d68:	6823      	ldr	r3, [r4, #0]
 8005d6a:	07de      	lsls	r6, r3, #31
 8005d6c:	d508      	bpl.n	8005d80 <_printf_i+0x148>
 8005d6e:	6923      	ldr	r3, [r4, #16]
 8005d70:	6861      	ldr	r1, [r4, #4]
 8005d72:	4299      	cmp	r1, r3
 8005d74:	bfde      	ittt	le
 8005d76:	2330      	movle	r3, #48	; 0x30
 8005d78:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d7c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d80:	1b52      	subs	r2, r2, r5
 8005d82:	6122      	str	r2, [r4, #16]
 8005d84:	f8cd a000 	str.w	sl, [sp]
 8005d88:	464b      	mov	r3, r9
 8005d8a:	aa03      	add	r2, sp, #12
 8005d8c:	4621      	mov	r1, r4
 8005d8e:	4640      	mov	r0, r8
 8005d90:	f7ff fee4 	bl	8005b5c <_printf_common>
 8005d94:	3001      	adds	r0, #1
 8005d96:	d14a      	bne.n	8005e2e <_printf_i+0x1f6>
 8005d98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d9c:	b004      	add	sp, #16
 8005d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da2:	6823      	ldr	r3, [r4, #0]
 8005da4:	f043 0320 	orr.w	r3, r3, #32
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	4833      	ldr	r0, [pc, #204]	; (8005e78 <_printf_i+0x240>)
 8005dac:	2778      	movs	r7, #120	; 0x78
 8005dae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	6829      	ldr	r1, [r5, #0]
 8005db6:	061f      	lsls	r7, r3, #24
 8005db8:	f851 6b04 	ldr.w	r6, [r1], #4
 8005dbc:	d402      	bmi.n	8005dc4 <_printf_i+0x18c>
 8005dbe:	065f      	lsls	r7, r3, #25
 8005dc0:	bf48      	it	mi
 8005dc2:	b2b6      	uxthmi	r6, r6
 8005dc4:	07df      	lsls	r7, r3, #31
 8005dc6:	bf48      	it	mi
 8005dc8:	f043 0320 	orrmi.w	r3, r3, #32
 8005dcc:	6029      	str	r1, [r5, #0]
 8005dce:	bf48      	it	mi
 8005dd0:	6023      	strmi	r3, [r4, #0]
 8005dd2:	b91e      	cbnz	r6, 8005ddc <_printf_i+0x1a4>
 8005dd4:	6823      	ldr	r3, [r4, #0]
 8005dd6:	f023 0320 	bic.w	r3, r3, #32
 8005dda:	6023      	str	r3, [r4, #0]
 8005ddc:	2310      	movs	r3, #16
 8005dde:	e7a7      	b.n	8005d30 <_printf_i+0xf8>
 8005de0:	4824      	ldr	r0, [pc, #144]	; (8005e74 <_printf_i+0x23c>)
 8005de2:	e7e4      	b.n	8005dae <_printf_i+0x176>
 8005de4:	4615      	mov	r5, r2
 8005de6:	e7bd      	b.n	8005d64 <_printf_i+0x12c>
 8005de8:	682b      	ldr	r3, [r5, #0]
 8005dea:	6826      	ldr	r6, [r4, #0]
 8005dec:	6961      	ldr	r1, [r4, #20]
 8005dee:	1d18      	adds	r0, r3, #4
 8005df0:	6028      	str	r0, [r5, #0]
 8005df2:	0635      	lsls	r5, r6, #24
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	d501      	bpl.n	8005dfc <_printf_i+0x1c4>
 8005df8:	6019      	str	r1, [r3, #0]
 8005dfa:	e002      	b.n	8005e02 <_printf_i+0x1ca>
 8005dfc:	0670      	lsls	r0, r6, #25
 8005dfe:	d5fb      	bpl.n	8005df8 <_printf_i+0x1c0>
 8005e00:	8019      	strh	r1, [r3, #0]
 8005e02:	2300      	movs	r3, #0
 8005e04:	6123      	str	r3, [r4, #16]
 8005e06:	4615      	mov	r5, r2
 8005e08:	e7bc      	b.n	8005d84 <_printf_i+0x14c>
 8005e0a:	682b      	ldr	r3, [r5, #0]
 8005e0c:	1d1a      	adds	r2, r3, #4
 8005e0e:	602a      	str	r2, [r5, #0]
 8005e10:	681d      	ldr	r5, [r3, #0]
 8005e12:	6862      	ldr	r2, [r4, #4]
 8005e14:	2100      	movs	r1, #0
 8005e16:	4628      	mov	r0, r5
 8005e18:	f7fa fa02 	bl	8000220 <memchr>
 8005e1c:	b108      	cbz	r0, 8005e22 <_printf_i+0x1ea>
 8005e1e:	1b40      	subs	r0, r0, r5
 8005e20:	6060      	str	r0, [r4, #4]
 8005e22:	6863      	ldr	r3, [r4, #4]
 8005e24:	6123      	str	r3, [r4, #16]
 8005e26:	2300      	movs	r3, #0
 8005e28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e2c:	e7aa      	b.n	8005d84 <_printf_i+0x14c>
 8005e2e:	6923      	ldr	r3, [r4, #16]
 8005e30:	462a      	mov	r2, r5
 8005e32:	4649      	mov	r1, r9
 8005e34:	4640      	mov	r0, r8
 8005e36:	47d0      	blx	sl
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d0ad      	beq.n	8005d98 <_printf_i+0x160>
 8005e3c:	6823      	ldr	r3, [r4, #0]
 8005e3e:	079b      	lsls	r3, r3, #30
 8005e40:	d413      	bmi.n	8005e6a <_printf_i+0x232>
 8005e42:	68e0      	ldr	r0, [r4, #12]
 8005e44:	9b03      	ldr	r3, [sp, #12]
 8005e46:	4298      	cmp	r0, r3
 8005e48:	bfb8      	it	lt
 8005e4a:	4618      	movlt	r0, r3
 8005e4c:	e7a6      	b.n	8005d9c <_printf_i+0x164>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	4632      	mov	r2, r6
 8005e52:	4649      	mov	r1, r9
 8005e54:	4640      	mov	r0, r8
 8005e56:	47d0      	blx	sl
 8005e58:	3001      	adds	r0, #1
 8005e5a:	d09d      	beq.n	8005d98 <_printf_i+0x160>
 8005e5c:	3501      	adds	r5, #1
 8005e5e:	68e3      	ldr	r3, [r4, #12]
 8005e60:	9903      	ldr	r1, [sp, #12]
 8005e62:	1a5b      	subs	r3, r3, r1
 8005e64:	42ab      	cmp	r3, r5
 8005e66:	dcf2      	bgt.n	8005e4e <_printf_i+0x216>
 8005e68:	e7eb      	b.n	8005e42 <_printf_i+0x20a>
 8005e6a:	2500      	movs	r5, #0
 8005e6c:	f104 0619 	add.w	r6, r4, #25
 8005e70:	e7f5      	b.n	8005e5e <_printf_i+0x226>
 8005e72:	bf00      	nop
 8005e74:	08009e32 	.word	0x08009e32
 8005e78:	08009e43 	.word	0x08009e43

08005e7c <_scanf_float>:
 8005e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e80:	b087      	sub	sp, #28
 8005e82:	4617      	mov	r7, r2
 8005e84:	9303      	str	r3, [sp, #12]
 8005e86:	688b      	ldr	r3, [r1, #8]
 8005e88:	1e5a      	subs	r2, r3, #1
 8005e8a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005e8e:	bf83      	ittte	hi
 8005e90:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005e94:	195b      	addhi	r3, r3, r5
 8005e96:	9302      	strhi	r3, [sp, #8]
 8005e98:	2300      	movls	r3, #0
 8005e9a:	bf86      	itte	hi
 8005e9c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005ea0:	608b      	strhi	r3, [r1, #8]
 8005ea2:	9302      	strls	r3, [sp, #8]
 8005ea4:	680b      	ldr	r3, [r1, #0]
 8005ea6:	468b      	mov	fp, r1
 8005ea8:	2500      	movs	r5, #0
 8005eaa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005eae:	f84b 3b1c 	str.w	r3, [fp], #28
 8005eb2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005eb6:	4680      	mov	r8, r0
 8005eb8:	460c      	mov	r4, r1
 8005eba:	465e      	mov	r6, fp
 8005ebc:	46aa      	mov	sl, r5
 8005ebe:	46a9      	mov	r9, r5
 8005ec0:	9501      	str	r5, [sp, #4]
 8005ec2:	68a2      	ldr	r2, [r4, #8]
 8005ec4:	b152      	cbz	r2, 8005edc <_scanf_float+0x60>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	2b4e      	cmp	r3, #78	; 0x4e
 8005ecc:	d864      	bhi.n	8005f98 <_scanf_float+0x11c>
 8005ece:	2b40      	cmp	r3, #64	; 0x40
 8005ed0:	d83c      	bhi.n	8005f4c <_scanf_float+0xd0>
 8005ed2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005ed6:	b2c8      	uxtb	r0, r1
 8005ed8:	280e      	cmp	r0, #14
 8005eda:	d93a      	bls.n	8005f52 <_scanf_float+0xd6>
 8005edc:	f1b9 0f00 	cmp.w	r9, #0
 8005ee0:	d003      	beq.n	8005eea <_scanf_float+0x6e>
 8005ee2:	6823      	ldr	r3, [r4, #0]
 8005ee4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ee8:	6023      	str	r3, [r4, #0]
 8005eea:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005eee:	f1ba 0f01 	cmp.w	sl, #1
 8005ef2:	f200 8113 	bhi.w	800611c <_scanf_float+0x2a0>
 8005ef6:	455e      	cmp	r6, fp
 8005ef8:	f200 8105 	bhi.w	8006106 <_scanf_float+0x28a>
 8005efc:	2501      	movs	r5, #1
 8005efe:	4628      	mov	r0, r5
 8005f00:	b007      	add	sp, #28
 8005f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f06:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005f0a:	2a0d      	cmp	r2, #13
 8005f0c:	d8e6      	bhi.n	8005edc <_scanf_float+0x60>
 8005f0e:	a101      	add	r1, pc, #4	; (adr r1, 8005f14 <_scanf_float+0x98>)
 8005f10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005f14:	08006053 	.word	0x08006053
 8005f18:	08005edd 	.word	0x08005edd
 8005f1c:	08005edd 	.word	0x08005edd
 8005f20:	08005edd 	.word	0x08005edd
 8005f24:	080060b3 	.word	0x080060b3
 8005f28:	0800608b 	.word	0x0800608b
 8005f2c:	08005edd 	.word	0x08005edd
 8005f30:	08005edd 	.word	0x08005edd
 8005f34:	08006061 	.word	0x08006061
 8005f38:	08005edd 	.word	0x08005edd
 8005f3c:	08005edd 	.word	0x08005edd
 8005f40:	08005edd 	.word	0x08005edd
 8005f44:	08005edd 	.word	0x08005edd
 8005f48:	08006019 	.word	0x08006019
 8005f4c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005f50:	e7db      	b.n	8005f0a <_scanf_float+0x8e>
 8005f52:	290e      	cmp	r1, #14
 8005f54:	d8c2      	bhi.n	8005edc <_scanf_float+0x60>
 8005f56:	a001      	add	r0, pc, #4	; (adr r0, 8005f5c <_scanf_float+0xe0>)
 8005f58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005f5c:	0800600b 	.word	0x0800600b
 8005f60:	08005edd 	.word	0x08005edd
 8005f64:	0800600b 	.word	0x0800600b
 8005f68:	0800609f 	.word	0x0800609f
 8005f6c:	08005edd 	.word	0x08005edd
 8005f70:	08005fb9 	.word	0x08005fb9
 8005f74:	08005ff5 	.word	0x08005ff5
 8005f78:	08005ff5 	.word	0x08005ff5
 8005f7c:	08005ff5 	.word	0x08005ff5
 8005f80:	08005ff5 	.word	0x08005ff5
 8005f84:	08005ff5 	.word	0x08005ff5
 8005f88:	08005ff5 	.word	0x08005ff5
 8005f8c:	08005ff5 	.word	0x08005ff5
 8005f90:	08005ff5 	.word	0x08005ff5
 8005f94:	08005ff5 	.word	0x08005ff5
 8005f98:	2b6e      	cmp	r3, #110	; 0x6e
 8005f9a:	d809      	bhi.n	8005fb0 <_scanf_float+0x134>
 8005f9c:	2b60      	cmp	r3, #96	; 0x60
 8005f9e:	d8b2      	bhi.n	8005f06 <_scanf_float+0x8a>
 8005fa0:	2b54      	cmp	r3, #84	; 0x54
 8005fa2:	d077      	beq.n	8006094 <_scanf_float+0x218>
 8005fa4:	2b59      	cmp	r3, #89	; 0x59
 8005fa6:	d199      	bne.n	8005edc <_scanf_float+0x60>
 8005fa8:	2d07      	cmp	r5, #7
 8005faa:	d197      	bne.n	8005edc <_scanf_float+0x60>
 8005fac:	2508      	movs	r5, #8
 8005fae:	e029      	b.n	8006004 <_scanf_float+0x188>
 8005fb0:	2b74      	cmp	r3, #116	; 0x74
 8005fb2:	d06f      	beq.n	8006094 <_scanf_float+0x218>
 8005fb4:	2b79      	cmp	r3, #121	; 0x79
 8005fb6:	e7f6      	b.n	8005fa6 <_scanf_float+0x12a>
 8005fb8:	6821      	ldr	r1, [r4, #0]
 8005fba:	05c8      	lsls	r0, r1, #23
 8005fbc:	d51a      	bpl.n	8005ff4 <_scanf_float+0x178>
 8005fbe:	9b02      	ldr	r3, [sp, #8]
 8005fc0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005fc4:	6021      	str	r1, [r4, #0]
 8005fc6:	f109 0901 	add.w	r9, r9, #1
 8005fca:	b11b      	cbz	r3, 8005fd4 <_scanf_float+0x158>
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	3201      	adds	r2, #1
 8005fd0:	9302      	str	r3, [sp, #8]
 8005fd2:	60a2      	str	r2, [r4, #8]
 8005fd4:	68a3      	ldr	r3, [r4, #8]
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	60a3      	str	r3, [r4, #8]
 8005fda:	6923      	ldr	r3, [r4, #16]
 8005fdc:	3301      	adds	r3, #1
 8005fde:	6123      	str	r3, [r4, #16]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	607b      	str	r3, [r7, #4]
 8005fe8:	f340 8084 	ble.w	80060f4 <_scanf_float+0x278>
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	603b      	str	r3, [r7, #0]
 8005ff2:	e766      	b.n	8005ec2 <_scanf_float+0x46>
 8005ff4:	eb1a 0f05 	cmn.w	sl, r5
 8005ff8:	f47f af70 	bne.w	8005edc <_scanf_float+0x60>
 8005ffc:	6822      	ldr	r2, [r4, #0]
 8005ffe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006002:	6022      	str	r2, [r4, #0]
 8006004:	f806 3b01 	strb.w	r3, [r6], #1
 8006008:	e7e4      	b.n	8005fd4 <_scanf_float+0x158>
 800600a:	6822      	ldr	r2, [r4, #0]
 800600c:	0610      	lsls	r0, r2, #24
 800600e:	f57f af65 	bpl.w	8005edc <_scanf_float+0x60>
 8006012:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006016:	e7f4      	b.n	8006002 <_scanf_float+0x186>
 8006018:	f1ba 0f00 	cmp.w	sl, #0
 800601c:	d10e      	bne.n	800603c <_scanf_float+0x1c0>
 800601e:	f1b9 0f00 	cmp.w	r9, #0
 8006022:	d10e      	bne.n	8006042 <_scanf_float+0x1c6>
 8006024:	6822      	ldr	r2, [r4, #0]
 8006026:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800602a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800602e:	d108      	bne.n	8006042 <_scanf_float+0x1c6>
 8006030:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006034:	6022      	str	r2, [r4, #0]
 8006036:	f04f 0a01 	mov.w	sl, #1
 800603a:	e7e3      	b.n	8006004 <_scanf_float+0x188>
 800603c:	f1ba 0f02 	cmp.w	sl, #2
 8006040:	d055      	beq.n	80060ee <_scanf_float+0x272>
 8006042:	2d01      	cmp	r5, #1
 8006044:	d002      	beq.n	800604c <_scanf_float+0x1d0>
 8006046:	2d04      	cmp	r5, #4
 8006048:	f47f af48 	bne.w	8005edc <_scanf_float+0x60>
 800604c:	3501      	adds	r5, #1
 800604e:	b2ed      	uxtb	r5, r5
 8006050:	e7d8      	b.n	8006004 <_scanf_float+0x188>
 8006052:	f1ba 0f01 	cmp.w	sl, #1
 8006056:	f47f af41 	bne.w	8005edc <_scanf_float+0x60>
 800605a:	f04f 0a02 	mov.w	sl, #2
 800605e:	e7d1      	b.n	8006004 <_scanf_float+0x188>
 8006060:	b97d      	cbnz	r5, 8006082 <_scanf_float+0x206>
 8006062:	f1b9 0f00 	cmp.w	r9, #0
 8006066:	f47f af3c 	bne.w	8005ee2 <_scanf_float+0x66>
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006070:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006074:	f47f af39 	bne.w	8005eea <_scanf_float+0x6e>
 8006078:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800607c:	6022      	str	r2, [r4, #0]
 800607e:	2501      	movs	r5, #1
 8006080:	e7c0      	b.n	8006004 <_scanf_float+0x188>
 8006082:	2d03      	cmp	r5, #3
 8006084:	d0e2      	beq.n	800604c <_scanf_float+0x1d0>
 8006086:	2d05      	cmp	r5, #5
 8006088:	e7de      	b.n	8006048 <_scanf_float+0x1cc>
 800608a:	2d02      	cmp	r5, #2
 800608c:	f47f af26 	bne.w	8005edc <_scanf_float+0x60>
 8006090:	2503      	movs	r5, #3
 8006092:	e7b7      	b.n	8006004 <_scanf_float+0x188>
 8006094:	2d06      	cmp	r5, #6
 8006096:	f47f af21 	bne.w	8005edc <_scanf_float+0x60>
 800609a:	2507      	movs	r5, #7
 800609c:	e7b2      	b.n	8006004 <_scanf_float+0x188>
 800609e:	6822      	ldr	r2, [r4, #0]
 80060a0:	0591      	lsls	r1, r2, #22
 80060a2:	f57f af1b 	bpl.w	8005edc <_scanf_float+0x60>
 80060a6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80060aa:	6022      	str	r2, [r4, #0]
 80060ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80060b0:	e7a8      	b.n	8006004 <_scanf_float+0x188>
 80060b2:	6822      	ldr	r2, [r4, #0]
 80060b4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80060b8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80060bc:	d006      	beq.n	80060cc <_scanf_float+0x250>
 80060be:	0550      	lsls	r0, r2, #21
 80060c0:	f57f af0c 	bpl.w	8005edc <_scanf_float+0x60>
 80060c4:	f1b9 0f00 	cmp.w	r9, #0
 80060c8:	f43f af0f 	beq.w	8005eea <_scanf_float+0x6e>
 80060cc:	0591      	lsls	r1, r2, #22
 80060ce:	bf58      	it	pl
 80060d0:	9901      	ldrpl	r1, [sp, #4]
 80060d2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80060d6:	bf58      	it	pl
 80060d8:	eba9 0101 	subpl.w	r1, r9, r1
 80060dc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80060e0:	bf58      	it	pl
 80060e2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80060e6:	6022      	str	r2, [r4, #0]
 80060e8:	f04f 0900 	mov.w	r9, #0
 80060ec:	e78a      	b.n	8006004 <_scanf_float+0x188>
 80060ee:	f04f 0a03 	mov.w	sl, #3
 80060f2:	e787      	b.n	8006004 <_scanf_float+0x188>
 80060f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80060f8:	4639      	mov	r1, r7
 80060fa:	4640      	mov	r0, r8
 80060fc:	4798      	blx	r3
 80060fe:	2800      	cmp	r0, #0
 8006100:	f43f aedf 	beq.w	8005ec2 <_scanf_float+0x46>
 8006104:	e6ea      	b.n	8005edc <_scanf_float+0x60>
 8006106:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800610a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800610e:	463a      	mov	r2, r7
 8006110:	4640      	mov	r0, r8
 8006112:	4798      	blx	r3
 8006114:	6923      	ldr	r3, [r4, #16]
 8006116:	3b01      	subs	r3, #1
 8006118:	6123      	str	r3, [r4, #16]
 800611a:	e6ec      	b.n	8005ef6 <_scanf_float+0x7a>
 800611c:	1e6b      	subs	r3, r5, #1
 800611e:	2b06      	cmp	r3, #6
 8006120:	d825      	bhi.n	800616e <_scanf_float+0x2f2>
 8006122:	2d02      	cmp	r5, #2
 8006124:	d836      	bhi.n	8006194 <_scanf_float+0x318>
 8006126:	455e      	cmp	r6, fp
 8006128:	f67f aee8 	bls.w	8005efc <_scanf_float+0x80>
 800612c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006130:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006134:	463a      	mov	r2, r7
 8006136:	4640      	mov	r0, r8
 8006138:	4798      	blx	r3
 800613a:	6923      	ldr	r3, [r4, #16]
 800613c:	3b01      	subs	r3, #1
 800613e:	6123      	str	r3, [r4, #16]
 8006140:	e7f1      	b.n	8006126 <_scanf_float+0x2aa>
 8006142:	9802      	ldr	r0, [sp, #8]
 8006144:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006148:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800614c:	9002      	str	r0, [sp, #8]
 800614e:	463a      	mov	r2, r7
 8006150:	4640      	mov	r0, r8
 8006152:	4798      	blx	r3
 8006154:	6923      	ldr	r3, [r4, #16]
 8006156:	3b01      	subs	r3, #1
 8006158:	6123      	str	r3, [r4, #16]
 800615a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800615e:	fa5f fa8a 	uxtb.w	sl, sl
 8006162:	f1ba 0f02 	cmp.w	sl, #2
 8006166:	d1ec      	bne.n	8006142 <_scanf_float+0x2c6>
 8006168:	3d03      	subs	r5, #3
 800616a:	b2ed      	uxtb	r5, r5
 800616c:	1b76      	subs	r6, r6, r5
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	05da      	lsls	r2, r3, #23
 8006172:	d52f      	bpl.n	80061d4 <_scanf_float+0x358>
 8006174:	055b      	lsls	r3, r3, #21
 8006176:	d510      	bpl.n	800619a <_scanf_float+0x31e>
 8006178:	455e      	cmp	r6, fp
 800617a:	f67f aebf 	bls.w	8005efc <_scanf_float+0x80>
 800617e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006182:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006186:	463a      	mov	r2, r7
 8006188:	4640      	mov	r0, r8
 800618a:	4798      	blx	r3
 800618c:	6923      	ldr	r3, [r4, #16]
 800618e:	3b01      	subs	r3, #1
 8006190:	6123      	str	r3, [r4, #16]
 8006192:	e7f1      	b.n	8006178 <_scanf_float+0x2fc>
 8006194:	46aa      	mov	sl, r5
 8006196:	9602      	str	r6, [sp, #8]
 8006198:	e7df      	b.n	800615a <_scanf_float+0x2de>
 800619a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800619e:	6923      	ldr	r3, [r4, #16]
 80061a0:	2965      	cmp	r1, #101	; 0x65
 80061a2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80061a6:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80061aa:	6123      	str	r3, [r4, #16]
 80061ac:	d00c      	beq.n	80061c8 <_scanf_float+0x34c>
 80061ae:	2945      	cmp	r1, #69	; 0x45
 80061b0:	d00a      	beq.n	80061c8 <_scanf_float+0x34c>
 80061b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80061b6:	463a      	mov	r2, r7
 80061b8:	4640      	mov	r0, r8
 80061ba:	4798      	blx	r3
 80061bc:	6923      	ldr	r3, [r4, #16]
 80061be:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80061c2:	3b01      	subs	r3, #1
 80061c4:	1eb5      	subs	r5, r6, #2
 80061c6:	6123      	str	r3, [r4, #16]
 80061c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80061cc:	463a      	mov	r2, r7
 80061ce:	4640      	mov	r0, r8
 80061d0:	4798      	blx	r3
 80061d2:	462e      	mov	r6, r5
 80061d4:	6825      	ldr	r5, [r4, #0]
 80061d6:	f015 0510 	ands.w	r5, r5, #16
 80061da:	d158      	bne.n	800628e <_scanf_float+0x412>
 80061dc:	7035      	strb	r5, [r6, #0]
 80061de:	6823      	ldr	r3, [r4, #0]
 80061e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80061e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061e8:	d11c      	bne.n	8006224 <_scanf_float+0x3a8>
 80061ea:	9b01      	ldr	r3, [sp, #4]
 80061ec:	454b      	cmp	r3, r9
 80061ee:	eba3 0209 	sub.w	r2, r3, r9
 80061f2:	d124      	bne.n	800623e <_scanf_float+0x3c2>
 80061f4:	2200      	movs	r2, #0
 80061f6:	4659      	mov	r1, fp
 80061f8:	4640      	mov	r0, r8
 80061fa:	f000 ffe1 	bl	80071c0 <_strtod_r>
 80061fe:	9b03      	ldr	r3, [sp, #12]
 8006200:	6821      	ldr	r1, [r4, #0]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f011 0f02 	tst.w	r1, #2
 8006208:	ec57 6b10 	vmov	r6, r7, d0
 800620c:	f103 0204 	add.w	r2, r3, #4
 8006210:	d020      	beq.n	8006254 <_scanf_float+0x3d8>
 8006212:	9903      	ldr	r1, [sp, #12]
 8006214:	600a      	str	r2, [r1, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	e9c3 6700 	strd	r6, r7, [r3]
 800621c:	68e3      	ldr	r3, [r4, #12]
 800621e:	3301      	adds	r3, #1
 8006220:	60e3      	str	r3, [r4, #12]
 8006222:	e66c      	b.n	8005efe <_scanf_float+0x82>
 8006224:	9b04      	ldr	r3, [sp, #16]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d0e4      	beq.n	80061f4 <_scanf_float+0x378>
 800622a:	9905      	ldr	r1, [sp, #20]
 800622c:	230a      	movs	r3, #10
 800622e:	462a      	mov	r2, r5
 8006230:	3101      	adds	r1, #1
 8006232:	4640      	mov	r0, r8
 8006234:	f001 f84c 	bl	80072d0 <_strtol_r>
 8006238:	9b04      	ldr	r3, [sp, #16]
 800623a:	9e05      	ldr	r6, [sp, #20]
 800623c:	1ac2      	subs	r2, r0, r3
 800623e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006242:	429e      	cmp	r6, r3
 8006244:	bf28      	it	cs
 8006246:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800624a:	4912      	ldr	r1, [pc, #72]	; (8006294 <_scanf_float+0x418>)
 800624c:	4630      	mov	r0, r6
 800624e:	f000 f8e7 	bl	8006420 <siprintf>
 8006252:	e7cf      	b.n	80061f4 <_scanf_float+0x378>
 8006254:	f011 0f04 	tst.w	r1, #4
 8006258:	9903      	ldr	r1, [sp, #12]
 800625a:	600a      	str	r2, [r1, #0]
 800625c:	d1db      	bne.n	8006216 <_scanf_float+0x39a>
 800625e:	f8d3 8000 	ldr.w	r8, [r3]
 8006262:	ee10 2a10 	vmov	r2, s0
 8006266:	ee10 0a10 	vmov	r0, s0
 800626a:	463b      	mov	r3, r7
 800626c:	4639      	mov	r1, r7
 800626e:	f7fa fc85 	bl	8000b7c <__aeabi_dcmpun>
 8006272:	b128      	cbz	r0, 8006280 <_scanf_float+0x404>
 8006274:	4808      	ldr	r0, [pc, #32]	; (8006298 <_scanf_float+0x41c>)
 8006276:	f001 f953 	bl	8007520 <nanf>
 800627a:	ed88 0a00 	vstr	s0, [r8]
 800627e:	e7cd      	b.n	800621c <_scanf_float+0x3a0>
 8006280:	4630      	mov	r0, r6
 8006282:	4639      	mov	r1, r7
 8006284:	f7fa fcd8 	bl	8000c38 <__aeabi_d2f>
 8006288:	f8c8 0000 	str.w	r0, [r8]
 800628c:	e7c6      	b.n	800621c <_scanf_float+0x3a0>
 800628e:	2500      	movs	r5, #0
 8006290:	e635      	b.n	8005efe <_scanf_float+0x82>
 8006292:	bf00      	nop
 8006294:	08009e54 	.word	0x08009e54
 8006298:	0800a247 	.word	0x0800a247

0800629c <setbuf>:
 800629c:	fab1 f281 	clz	r2, r1
 80062a0:	0952      	lsrs	r2, r2, #5
 80062a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062a6:	0052      	lsls	r2, r2, #1
 80062a8:	f000 b800 	b.w	80062ac <setvbuf>

080062ac <setvbuf>:
 80062ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80062b0:	461d      	mov	r5, r3
 80062b2:	4b54      	ldr	r3, [pc, #336]	; (8006404 <setvbuf+0x158>)
 80062b4:	681f      	ldr	r7, [r3, #0]
 80062b6:	4604      	mov	r4, r0
 80062b8:	460e      	mov	r6, r1
 80062ba:	4690      	mov	r8, r2
 80062bc:	b127      	cbz	r7, 80062c8 <setvbuf+0x1c>
 80062be:	6a3b      	ldr	r3, [r7, #32]
 80062c0:	b913      	cbnz	r3, 80062c8 <setvbuf+0x1c>
 80062c2:	4638      	mov	r0, r7
 80062c4:	f000 f958 	bl	8006578 <__sinit>
 80062c8:	f1b8 0f02 	cmp.w	r8, #2
 80062cc:	d006      	beq.n	80062dc <setvbuf+0x30>
 80062ce:	f1b8 0f01 	cmp.w	r8, #1
 80062d2:	f200 8094 	bhi.w	80063fe <setvbuf+0x152>
 80062d6:	2d00      	cmp	r5, #0
 80062d8:	f2c0 8091 	blt.w	80063fe <setvbuf+0x152>
 80062dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80062de:	07da      	lsls	r2, r3, #31
 80062e0:	d405      	bmi.n	80062ee <setvbuf+0x42>
 80062e2:	89a3      	ldrh	r3, [r4, #12]
 80062e4:	059b      	lsls	r3, r3, #22
 80062e6:	d402      	bmi.n	80062ee <setvbuf+0x42>
 80062e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062ea:	f001 f900 	bl	80074ee <__retarget_lock_acquire_recursive>
 80062ee:	4621      	mov	r1, r4
 80062f0:	4638      	mov	r0, r7
 80062f2:	f002 fe6f 	bl	8008fd4 <_fflush_r>
 80062f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062f8:	b141      	cbz	r1, 800630c <setvbuf+0x60>
 80062fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062fe:	4299      	cmp	r1, r3
 8006300:	d002      	beq.n	8006308 <setvbuf+0x5c>
 8006302:	4638      	mov	r0, r7
 8006304:	f001 ff8e 	bl	8008224 <_free_r>
 8006308:	2300      	movs	r3, #0
 800630a:	6363      	str	r3, [r4, #52]	; 0x34
 800630c:	2300      	movs	r3, #0
 800630e:	61a3      	str	r3, [r4, #24]
 8006310:	6063      	str	r3, [r4, #4]
 8006312:	89a3      	ldrh	r3, [r4, #12]
 8006314:	0618      	lsls	r0, r3, #24
 8006316:	d503      	bpl.n	8006320 <setvbuf+0x74>
 8006318:	6921      	ldr	r1, [r4, #16]
 800631a:	4638      	mov	r0, r7
 800631c:	f001 ff82 	bl	8008224 <_free_r>
 8006320:	89a3      	ldrh	r3, [r4, #12]
 8006322:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006326:	f023 0303 	bic.w	r3, r3, #3
 800632a:	f1b8 0f02 	cmp.w	r8, #2
 800632e:	81a3      	strh	r3, [r4, #12]
 8006330:	d05f      	beq.n	80063f2 <setvbuf+0x146>
 8006332:	ab01      	add	r3, sp, #4
 8006334:	466a      	mov	r2, sp
 8006336:	4621      	mov	r1, r4
 8006338:	4638      	mov	r0, r7
 800633a:	f000 ffe9 	bl	8007310 <__swhatbuf_r>
 800633e:	89a3      	ldrh	r3, [r4, #12]
 8006340:	4318      	orrs	r0, r3
 8006342:	81a0      	strh	r0, [r4, #12]
 8006344:	bb2d      	cbnz	r5, 8006392 <setvbuf+0xe6>
 8006346:	9d00      	ldr	r5, [sp, #0]
 8006348:	4628      	mov	r0, r5
 800634a:	f7ff fb5f 	bl	8005a0c <malloc>
 800634e:	4606      	mov	r6, r0
 8006350:	2800      	cmp	r0, #0
 8006352:	d150      	bne.n	80063f6 <setvbuf+0x14a>
 8006354:	f8dd 9000 	ldr.w	r9, [sp]
 8006358:	45a9      	cmp	r9, r5
 800635a:	d13e      	bne.n	80063da <setvbuf+0x12e>
 800635c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006360:	2200      	movs	r2, #0
 8006362:	60a2      	str	r2, [r4, #8]
 8006364:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8006368:	6022      	str	r2, [r4, #0]
 800636a:	6122      	str	r2, [r4, #16]
 800636c:	2201      	movs	r2, #1
 800636e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006372:	6162      	str	r2, [r4, #20]
 8006374:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006376:	f043 0302 	orr.w	r3, r3, #2
 800637a:	07d1      	lsls	r1, r2, #31
 800637c:	81a3      	strh	r3, [r4, #12]
 800637e:	d404      	bmi.n	800638a <setvbuf+0xde>
 8006380:	059b      	lsls	r3, r3, #22
 8006382:	d402      	bmi.n	800638a <setvbuf+0xde>
 8006384:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006386:	f001 f8b3 	bl	80074f0 <__retarget_lock_release_recursive>
 800638a:	4628      	mov	r0, r5
 800638c:	b003      	add	sp, #12
 800638e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006392:	2e00      	cmp	r6, #0
 8006394:	d0d8      	beq.n	8006348 <setvbuf+0x9c>
 8006396:	6a3b      	ldr	r3, [r7, #32]
 8006398:	b913      	cbnz	r3, 80063a0 <setvbuf+0xf4>
 800639a:	4638      	mov	r0, r7
 800639c:	f000 f8ec 	bl	8006578 <__sinit>
 80063a0:	f1b8 0f01 	cmp.w	r8, #1
 80063a4:	bf08      	it	eq
 80063a6:	89a3      	ldrheq	r3, [r4, #12]
 80063a8:	6026      	str	r6, [r4, #0]
 80063aa:	bf04      	itt	eq
 80063ac:	f043 0301 	orreq.w	r3, r3, #1
 80063b0:	81a3      	strheq	r3, [r4, #12]
 80063b2:	89a3      	ldrh	r3, [r4, #12]
 80063b4:	f013 0208 	ands.w	r2, r3, #8
 80063b8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80063bc:	d01d      	beq.n	80063fa <setvbuf+0x14e>
 80063be:	07da      	lsls	r2, r3, #31
 80063c0:	bf41      	itttt	mi
 80063c2:	2200      	movmi	r2, #0
 80063c4:	426d      	negmi	r5, r5
 80063c6:	60a2      	strmi	r2, [r4, #8]
 80063c8:	61a5      	strmi	r5, [r4, #24]
 80063ca:	bf58      	it	pl
 80063cc:	60a5      	strpl	r5, [r4, #8]
 80063ce:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80063d0:	f015 0501 	ands.w	r5, r5, #1
 80063d4:	d0d4      	beq.n	8006380 <setvbuf+0xd4>
 80063d6:	2500      	movs	r5, #0
 80063d8:	e7d7      	b.n	800638a <setvbuf+0xde>
 80063da:	4648      	mov	r0, r9
 80063dc:	f7ff fb16 	bl	8005a0c <malloc>
 80063e0:	4606      	mov	r6, r0
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d0ba      	beq.n	800635c <setvbuf+0xb0>
 80063e6:	89a3      	ldrh	r3, [r4, #12]
 80063e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063ec:	81a3      	strh	r3, [r4, #12]
 80063ee:	464d      	mov	r5, r9
 80063f0:	e7d1      	b.n	8006396 <setvbuf+0xea>
 80063f2:	2500      	movs	r5, #0
 80063f4:	e7b4      	b.n	8006360 <setvbuf+0xb4>
 80063f6:	46a9      	mov	r9, r5
 80063f8:	e7f5      	b.n	80063e6 <setvbuf+0x13a>
 80063fa:	60a2      	str	r2, [r4, #8]
 80063fc:	e7e7      	b.n	80063ce <setvbuf+0x122>
 80063fe:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006402:	e7c2      	b.n	800638a <setvbuf+0xde>
 8006404:	20000204 	.word	0x20000204

08006408 <__malloc_lock>:
 8006408:	4801      	ldr	r0, [pc, #4]	; (8006410 <__malloc_lock+0x8>)
 800640a:	f001 b870 	b.w	80074ee <__retarget_lock_acquire_recursive>
 800640e:	bf00      	nop
 8006410:	20000548 	.word	0x20000548

08006414 <__malloc_unlock>:
 8006414:	4801      	ldr	r0, [pc, #4]	; (800641c <__malloc_unlock+0x8>)
 8006416:	f001 b86b 	b.w	80074f0 <__retarget_lock_release_recursive>
 800641a:	bf00      	nop
 800641c:	20000548 	.word	0x20000548

08006420 <siprintf>:
 8006420:	b40e      	push	{r1, r2, r3}
 8006422:	b500      	push	{lr}
 8006424:	b09c      	sub	sp, #112	; 0x70
 8006426:	ab1d      	add	r3, sp, #116	; 0x74
 8006428:	9002      	str	r0, [sp, #8]
 800642a:	9006      	str	r0, [sp, #24]
 800642c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006430:	4809      	ldr	r0, [pc, #36]	; (8006458 <siprintf+0x38>)
 8006432:	9107      	str	r1, [sp, #28]
 8006434:	9104      	str	r1, [sp, #16]
 8006436:	4909      	ldr	r1, [pc, #36]	; (800645c <siprintf+0x3c>)
 8006438:	f853 2b04 	ldr.w	r2, [r3], #4
 800643c:	9105      	str	r1, [sp, #20]
 800643e:	6800      	ldr	r0, [r0, #0]
 8006440:	9301      	str	r3, [sp, #4]
 8006442:	a902      	add	r1, sp, #8
 8006444:	f002 faec 	bl	8008a20 <_svfiprintf_r>
 8006448:	9b02      	ldr	r3, [sp, #8]
 800644a:	2200      	movs	r2, #0
 800644c:	701a      	strb	r2, [r3, #0]
 800644e:	b01c      	add	sp, #112	; 0x70
 8006450:	f85d eb04 	ldr.w	lr, [sp], #4
 8006454:	b003      	add	sp, #12
 8006456:	4770      	bx	lr
 8006458:	20000204 	.word	0x20000204
 800645c:	ffff0208 	.word	0xffff0208

08006460 <std>:
 8006460:	2300      	movs	r3, #0
 8006462:	b510      	push	{r4, lr}
 8006464:	4604      	mov	r4, r0
 8006466:	e9c0 3300 	strd	r3, r3, [r0]
 800646a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800646e:	6083      	str	r3, [r0, #8]
 8006470:	8181      	strh	r1, [r0, #12]
 8006472:	6643      	str	r3, [r0, #100]	; 0x64
 8006474:	81c2      	strh	r2, [r0, #14]
 8006476:	6183      	str	r3, [r0, #24]
 8006478:	4619      	mov	r1, r3
 800647a:	2208      	movs	r2, #8
 800647c:	305c      	adds	r0, #92	; 0x5c
 800647e:	f000 ffcd 	bl	800741c <memset>
 8006482:	4b0d      	ldr	r3, [pc, #52]	; (80064b8 <std+0x58>)
 8006484:	6263      	str	r3, [r4, #36]	; 0x24
 8006486:	4b0d      	ldr	r3, [pc, #52]	; (80064bc <std+0x5c>)
 8006488:	62a3      	str	r3, [r4, #40]	; 0x28
 800648a:	4b0d      	ldr	r3, [pc, #52]	; (80064c0 <std+0x60>)
 800648c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800648e:	4b0d      	ldr	r3, [pc, #52]	; (80064c4 <std+0x64>)
 8006490:	6323      	str	r3, [r4, #48]	; 0x30
 8006492:	4b0d      	ldr	r3, [pc, #52]	; (80064c8 <std+0x68>)
 8006494:	6224      	str	r4, [r4, #32]
 8006496:	429c      	cmp	r4, r3
 8006498:	d006      	beq.n	80064a8 <std+0x48>
 800649a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800649e:	4294      	cmp	r4, r2
 80064a0:	d002      	beq.n	80064a8 <std+0x48>
 80064a2:	33d0      	adds	r3, #208	; 0xd0
 80064a4:	429c      	cmp	r4, r3
 80064a6:	d105      	bne.n	80064b4 <std+0x54>
 80064a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80064ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064b0:	f001 b81c 	b.w	80074ec <__retarget_lock_init_recursive>
 80064b4:	bd10      	pop	{r4, pc}
 80064b6:	bf00      	nop
 80064b8:	0800997f 	.word	0x0800997f
 80064bc:	080099a1 	.word	0x080099a1
 80064c0:	080099d9 	.word	0x080099d9
 80064c4:	080099fd 	.word	0x080099fd
 80064c8:	2000040c 	.word	0x2000040c

080064cc <stdio_exit_handler>:
 80064cc:	4a02      	ldr	r2, [pc, #8]	; (80064d8 <stdio_exit_handler+0xc>)
 80064ce:	4903      	ldr	r1, [pc, #12]	; (80064dc <stdio_exit_handler+0x10>)
 80064d0:	4803      	ldr	r0, [pc, #12]	; (80064e0 <stdio_exit_handler+0x14>)
 80064d2:	f000 beff 	b.w	80072d4 <_fwalk_sglue>
 80064d6:	bf00      	nop
 80064d8:	20000040 	.word	0x20000040
 80064dc:	08008fd5 	.word	0x08008fd5
 80064e0:	200001b8 	.word	0x200001b8

080064e4 <cleanup_stdio>:
 80064e4:	6841      	ldr	r1, [r0, #4]
 80064e6:	4b0c      	ldr	r3, [pc, #48]	; (8006518 <cleanup_stdio+0x34>)
 80064e8:	4299      	cmp	r1, r3
 80064ea:	b510      	push	{r4, lr}
 80064ec:	4604      	mov	r4, r0
 80064ee:	d001      	beq.n	80064f4 <cleanup_stdio+0x10>
 80064f0:	f002 fd70 	bl	8008fd4 <_fflush_r>
 80064f4:	68a1      	ldr	r1, [r4, #8]
 80064f6:	4b09      	ldr	r3, [pc, #36]	; (800651c <cleanup_stdio+0x38>)
 80064f8:	4299      	cmp	r1, r3
 80064fa:	d002      	beq.n	8006502 <cleanup_stdio+0x1e>
 80064fc:	4620      	mov	r0, r4
 80064fe:	f002 fd69 	bl	8008fd4 <_fflush_r>
 8006502:	68e1      	ldr	r1, [r4, #12]
 8006504:	4b06      	ldr	r3, [pc, #24]	; (8006520 <cleanup_stdio+0x3c>)
 8006506:	4299      	cmp	r1, r3
 8006508:	d004      	beq.n	8006514 <cleanup_stdio+0x30>
 800650a:	4620      	mov	r0, r4
 800650c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006510:	f002 bd60 	b.w	8008fd4 <_fflush_r>
 8006514:	bd10      	pop	{r4, pc}
 8006516:	bf00      	nop
 8006518:	2000040c 	.word	0x2000040c
 800651c:	20000474 	.word	0x20000474
 8006520:	200004dc 	.word	0x200004dc

08006524 <global_stdio_init.part.0>:
 8006524:	b510      	push	{r4, lr}
 8006526:	4b0b      	ldr	r3, [pc, #44]	; (8006554 <global_stdio_init.part.0+0x30>)
 8006528:	4c0b      	ldr	r4, [pc, #44]	; (8006558 <global_stdio_init.part.0+0x34>)
 800652a:	4a0c      	ldr	r2, [pc, #48]	; (800655c <global_stdio_init.part.0+0x38>)
 800652c:	601a      	str	r2, [r3, #0]
 800652e:	4620      	mov	r0, r4
 8006530:	2200      	movs	r2, #0
 8006532:	2104      	movs	r1, #4
 8006534:	f7ff ff94 	bl	8006460 <std>
 8006538:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800653c:	2201      	movs	r2, #1
 800653e:	2109      	movs	r1, #9
 8006540:	f7ff ff8e 	bl	8006460 <std>
 8006544:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006548:	2202      	movs	r2, #2
 800654a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800654e:	2112      	movs	r1, #18
 8006550:	f7ff bf86 	b.w	8006460 <std>
 8006554:	20000544 	.word	0x20000544
 8006558:	2000040c 	.word	0x2000040c
 800655c:	080064cd 	.word	0x080064cd

08006560 <__sfp_lock_acquire>:
 8006560:	4801      	ldr	r0, [pc, #4]	; (8006568 <__sfp_lock_acquire+0x8>)
 8006562:	f000 bfc4 	b.w	80074ee <__retarget_lock_acquire_recursive>
 8006566:	bf00      	nop
 8006568:	20000549 	.word	0x20000549

0800656c <__sfp_lock_release>:
 800656c:	4801      	ldr	r0, [pc, #4]	; (8006574 <__sfp_lock_release+0x8>)
 800656e:	f000 bfbf 	b.w	80074f0 <__retarget_lock_release_recursive>
 8006572:	bf00      	nop
 8006574:	20000549 	.word	0x20000549

08006578 <__sinit>:
 8006578:	b510      	push	{r4, lr}
 800657a:	4604      	mov	r4, r0
 800657c:	f7ff fff0 	bl	8006560 <__sfp_lock_acquire>
 8006580:	6a23      	ldr	r3, [r4, #32]
 8006582:	b11b      	cbz	r3, 800658c <__sinit+0x14>
 8006584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006588:	f7ff bff0 	b.w	800656c <__sfp_lock_release>
 800658c:	4b04      	ldr	r3, [pc, #16]	; (80065a0 <__sinit+0x28>)
 800658e:	6223      	str	r3, [r4, #32]
 8006590:	4b04      	ldr	r3, [pc, #16]	; (80065a4 <__sinit+0x2c>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1f5      	bne.n	8006584 <__sinit+0xc>
 8006598:	f7ff ffc4 	bl	8006524 <global_stdio_init.part.0>
 800659c:	e7f2      	b.n	8006584 <__sinit+0xc>
 800659e:	bf00      	nop
 80065a0:	080064e5 	.word	0x080064e5
 80065a4:	20000544 	.word	0x20000544

080065a8 <sulp>:
 80065a8:	b570      	push	{r4, r5, r6, lr}
 80065aa:	4604      	mov	r4, r0
 80065ac:	460d      	mov	r5, r1
 80065ae:	ec45 4b10 	vmov	d0, r4, r5
 80065b2:	4616      	mov	r6, r2
 80065b4:	f003 f8a2 	bl	80096fc <__ulp>
 80065b8:	ec51 0b10 	vmov	r0, r1, d0
 80065bc:	b17e      	cbz	r6, 80065de <sulp+0x36>
 80065be:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80065c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	dd09      	ble.n	80065de <sulp+0x36>
 80065ca:	051b      	lsls	r3, r3, #20
 80065cc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80065d0:	2400      	movs	r4, #0
 80065d2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80065d6:	4622      	mov	r2, r4
 80065d8:	462b      	mov	r3, r5
 80065da:	f7fa f835 	bl	8000648 <__aeabi_dmul>
 80065de:	bd70      	pop	{r4, r5, r6, pc}

080065e0 <_strtod_l>:
 80065e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e4:	ed2d 8b02 	vpush	{d8}
 80065e8:	b09b      	sub	sp, #108	; 0x6c
 80065ea:	4604      	mov	r4, r0
 80065ec:	9213      	str	r2, [sp, #76]	; 0x4c
 80065ee:	2200      	movs	r2, #0
 80065f0:	9216      	str	r2, [sp, #88]	; 0x58
 80065f2:	460d      	mov	r5, r1
 80065f4:	f04f 0800 	mov.w	r8, #0
 80065f8:	f04f 0900 	mov.w	r9, #0
 80065fc:	460a      	mov	r2, r1
 80065fe:	9215      	str	r2, [sp, #84]	; 0x54
 8006600:	7811      	ldrb	r1, [r2, #0]
 8006602:	292b      	cmp	r1, #43	; 0x2b
 8006604:	d04c      	beq.n	80066a0 <_strtod_l+0xc0>
 8006606:	d83a      	bhi.n	800667e <_strtod_l+0x9e>
 8006608:	290d      	cmp	r1, #13
 800660a:	d834      	bhi.n	8006676 <_strtod_l+0x96>
 800660c:	2908      	cmp	r1, #8
 800660e:	d834      	bhi.n	800667a <_strtod_l+0x9a>
 8006610:	2900      	cmp	r1, #0
 8006612:	d03d      	beq.n	8006690 <_strtod_l+0xb0>
 8006614:	2200      	movs	r2, #0
 8006616:	920a      	str	r2, [sp, #40]	; 0x28
 8006618:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800661a:	7832      	ldrb	r2, [r6, #0]
 800661c:	2a30      	cmp	r2, #48	; 0x30
 800661e:	f040 80b4 	bne.w	800678a <_strtod_l+0x1aa>
 8006622:	7872      	ldrb	r2, [r6, #1]
 8006624:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006628:	2a58      	cmp	r2, #88	; 0x58
 800662a:	d170      	bne.n	800670e <_strtod_l+0x12e>
 800662c:	9302      	str	r3, [sp, #8]
 800662e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006630:	9301      	str	r3, [sp, #4]
 8006632:	ab16      	add	r3, sp, #88	; 0x58
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	4a8e      	ldr	r2, [pc, #568]	; (8006870 <_strtod_l+0x290>)
 8006638:	ab17      	add	r3, sp, #92	; 0x5c
 800663a:	a915      	add	r1, sp, #84	; 0x54
 800663c:	4620      	mov	r0, r4
 800663e:	f001 fea5 	bl	800838c <__gethex>
 8006642:	f010 070f 	ands.w	r7, r0, #15
 8006646:	4605      	mov	r5, r0
 8006648:	d005      	beq.n	8006656 <_strtod_l+0x76>
 800664a:	2f06      	cmp	r7, #6
 800664c:	d12a      	bne.n	80066a4 <_strtod_l+0xc4>
 800664e:	3601      	adds	r6, #1
 8006650:	2300      	movs	r3, #0
 8006652:	9615      	str	r6, [sp, #84]	; 0x54
 8006654:	930a      	str	r3, [sp, #40]	; 0x28
 8006656:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006658:	2b00      	cmp	r3, #0
 800665a:	f040 857f 	bne.w	800715c <_strtod_l+0xb7c>
 800665e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006660:	b1db      	cbz	r3, 800669a <_strtod_l+0xba>
 8006662:	4642      	mov	r2, r8
 8006664:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006668:	ec43 2b10 	vmov	d0, r2, r3
 800666c:	b01b      	add	sp, #108	; 0x6c
 800666e:	ecbd 8b02 	vpop	{d8}
 8006672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006676:	2920      	cmp	r1, #32
 8006678:	d1cc      	bne.n	8006614 <_strtod_l+0x34>
 800667a:	3201      	adds	r2, #1
 800667c:	e7bf      	b.n	80065fe <_strtod_l+0x1e>
 800667e:	292d      	cmp	r1, #45	; 0x2d
 8006680:	d1c8      	bne.n	8006614 <_strtod_l+0x34>
 8006682:	2101      	movs	r1, #1
 8006684:	910a      	str	r1, [sp, #40]	; 0x28
 8006686:	1c51      	adds	r1, r2, #1
 8006688:	9115      	str	r1, [sp, #84]	; 0x54
 800668a:	7852      	ldrb	r2, [r2, #1]
 800668c:	2a00      	cmp	r2, #0
 800668e:	d1c3      	bne.n	8006618 <_strtod_l+0x38>
 8006690:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006692:	9515      	str	r5, [sp, #84]	; 0x54
 8006694:	2b00      	cmp	r3, #0
 8006696:	f040 855f 	bne.w	8007158 <_strtod_l+0xb78>
 800669a:	4642      	mov	r2, r8
 800669c:	464b      	mov	r3, r9
 800669e:	e7e3      	b.n	8006668 <_strtod_l+0x88>
 80066a0:	2100      	movs	r1, #0
 80066a2:	e7ef      	b.n	8006684 <_strtod_l+0xa4>
 80066a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80066a6:	b13a      	cbz	r2, 80066b8 <_strtod_l+0xd8>
 80066a8:	2135      	movs	r1, #53	; 0x35
 80066aa:	a818      	add	r0, sp, #96	; 0x60
 80066ac:	f003 f923 	bl	80098f6 <__copybits>
 80066b0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80066b2:	4620      	mov	r0, r4
 80066b4:	f002 fcf6 	bl	80090a4 <_Bfree>
 80066b8:	3f01      	subs	r7, #1
 80066ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80066bc:	2f04      	cmp	r7, #4
 80066be:	d806      	bhi.n	80066ce <_strtod_l+0xee>
 80066c0:	e8df f007 	tbb	[pc, r7]
 80066c4:	201d0314 	.word	0x201d0314
 80066c8:	14          	.byte	0x14
 80066c9:	00          	.byte	0x00
 80066ca:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80066ce:	05e9      	lsls	r1, r5, #23
 80066d0:	bf48      	it	mi
 80066d2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80066d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80066da:	0d1b      	lsrs	r3, r3, #20
 80066dc:	051b      	lsls	r3, r3, #20
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1b9      	bne.n	8006656 <_strtod_l+0x76>
 80066e2:	f000 fed9 	bl	8007498 <__errno>
 80066e6:	2322      	movs	r3, #34	; 0x22
 80066e8:	6003      	str	r3, [r0, #0]
 80066ea:	e7b4      	b.n	8006656 <_strtod_l+0x76>
 80066ec:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80066f0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80066f4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80066f8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80066fc:	e7e7      	b.n	80066ce <_strtod_l+0xee>
 80066fe:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006878 <_strtod_l+0x298>
 8006702:	e7e4      	b.n	80066ce <_strtod_l+0xee>
 8006704:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006708:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800670c:	e7df      	b.n	80066ce <_strtod_l+0xee>
 800670e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	9215      	str	r2, [sp, #84]	; 0x54
 8006714:	785b      	ldrb	r3, [r3, #1]
 8006716:	2b30      	cmp	r3, #48	; 0x30
 8006718:	d0f9      	beq.n	800670e <_strtod_l+0x12e>
 800671a:	2b00      	cmp	r3, #0
 800671c:	d09b      	beq.n	8006656 <_strtod_l+0x76>
 800671e:	2301      	movs	r3, #1
 8006720:	f04f 0a00 	mov.w	sl, #0
 8006724:	9304      	str	r3, [sp, #16]
 8006726:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006728:	930b      	str	r3, [sp, #44]	; 0x2c
 800672a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800672e:	46d3      	mov	fp, sl
 8006730:	220a      	movs	r2, #10
 8006732:	9815      	ldr	r0, [sp, #84]	; 0x54
 8006734:	7806      	ldrb	r6, [r0, #0]
 8006736:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800673a:	b2d9      	uxtb	r1, r3
 800673c:	2909      	cmp	r1, #9
 800673e:	d926      	bls.n	800678e <_strtod_l+0x1ae>
 8006740:	494c      	ldr	r1, [pc, #304]	; (8006874 <_strtod_l+0x294>)
 8006742:	2201      	movs	r2, #1
 8006744:	f000 fe58 	bl	80073f8 <strncmp>
 8006748:	2800      	cmp	r0, #0
 800674a:	d030      	beq.n	80067ae <_strtod_l+0x1ce>
 800674c:	2000      	movs	r0, #0
 800674e:	4632      	mov	r2, r6
 8006750:	9005      	str	r0, [sp, #20]
 8006752:	465e      	mov	r6, fp
 8006754:	4603      	mov	r3, r0
 8006756:	2a65      	cmp	r2, #101	; 0x65
 8006758:	d001      	beq.n	800675e <_strtod_l+0x17e>
 800675a:	2a45      	cmp	r2, #69	; 0x45
 800675c:	d113      	bne.n	8006786 <_strtod_l+0x1a6>
 800675e:	b91e      	cbnz	r6, 8006768 <_strtod_l+0x188>
 8006760:	9a04      	ldr	r2, [sp, #16]
 8006762:	4302      	orrs	r2, r0
 8006764:	d094      	beq.n	8006690 <_strtod_l+0xb0>
 8006766:	2600      	movs	r6, #0
 8006768:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800676a:	1c6a      	adds	r2, r5, #1
 800676c:	9215      	str	r2, [sp, #84]	; 0x54
 800676e:	786a      	ldrb	r2, [r5, #1]
 8006770:	2a2b      	cmp	r2, #43	; 0x2b
 8006772:	d074      	beq.n	800685e <_strtod_l+0x27e>
 8006774:	2a2d      	cmp	r2, #45	; 0x2d
 8006776:	d078      	beq.n	800686a <_strtod_l+0x28a>
 8006778:	f04f 0c00 	mov.w	ip, #0
 800677c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006780:	2909      	cmp	r1, #9
 8006782:	d97f      	bls.n	8006884 <_strtod_l+0x2a4>
 8006784:	9515      	str	r5, [sp, #84]	; 0x54
 8006786:	2700      	movs	r7, #0
 8006788:	e09e      	b.n	80068c8 <_strtod_l+0x2e8>
 800678a:	2300      	movs	r3, #0
 800678c:	e7c8      	b.n	8006720 <_strtod_l+0x140>
 800678e:	f1bb 0f08 	cmp.w	fp, #8
 8006792:	bfd8      	it	le
 8006794:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006796:	f100 0001 	add.w	r0, r0, #1
 800679a:	bfda      	itte	le
 800679c:	fb02 3301 	mlale	r3, r2, r1, r3
 80067a0:	9309      	strle	r3, [sp, #36]	; 0x24
 80067a2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80067a6:	f10b 0b01 	add.w	fp, fp, #1
 80067aa:	9015      	str	r0, [sp, #84]	; 0x54
 80067ac:	e7c1      	b.n	8006732 <_strtod_l+0x152>
 80067ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067b0:	1c5a      	adds	r2, r3, #1
 80067b2:	9215      	str	r2, [sp, #84]	; 0x54
 80067b4:	785a      	ldrb	r2, [r3, #1]
 80067b6:	f1bb 0f00 	cmp.w	fp, #0
 80067ba:	d037      	beq.n	800682c <_strtod_l+0x24c>
 80067bc:	9005      	str	r0, [sp, #20]
 80067be:	465e      	mov	r6, fp
 80067c0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80067c4:	2b09      	cmp	r3, #9
 80067c6:	d912      	bls.n	80067ee <_strtod_l+0x20e>
 80067c8:	2301      	movs	r3, #1
 80067ca:	e7c4      	b.n	8006756 <_strtod_l+0x176>
 80067cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	9215      	str	r2, [sp, #84]	; 0x54
 80067d2:	785a      	ldrb	r2, [r3, #1]
 80067d4:	3001      	adds	r0, #1
 80067d6:	2a30      	cmp	r2, #48	; 0x30
 80067d8:	d0f8      	beq.n	80067cc <_strtod_l+0x1ec>
 80067da:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80067de:	2b08      	cmp	r3, #8
 80067e0:	f200 84c1 	bhi.w	8007166 <_strtod_l+0xb86>
 80067e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067e6:	9005      	str	r0, [sp, #20]
 80067e8:	2000      	movs	r0, #0
 80067ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80067ec:	4606      	mov	r6, r0
 80067ee:	3a30      	subs	r2, #48	; 0x30
 80067f0:	f100 0301 	add.w	r3, r0, #1
 80067f4:	d014      	beq.n	8006820 <_strtod_l+0x240>
 80067f6:	9905      	ldr	r1, [sp, #20]
 80067f8:	4419      	add	r1, r3
 80067fa:	9105      	str	r1, [sp, #20]
 80067fc:	4633      	mov	r3, r6
 80067fe:	eb00 0c06 	add.w	ip, r0, r6
 8006802:	210a      	movs	r1, #10
 8006804:	4563      	cmp	r3, ip
 8006806:	d113      	bne.n	8006830 <_strtod_l+0x250>
 8006808:	1833      	adds	r3, r6, r0
 800680a:	2b08      	cmp	r3, #8
 800680c:	f106 0601 	add.w	r6, r6, #1
 8006810:	4406      	add	r6, r0
 8006812:	dc1a      	bgt.n	800684a <_strtod_l+0x26a>
 8006814:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006816:	230a      	movs	r3, #10
 8006818:	fb03 2301 	mla	r3, r3, r1, r2
 800681c:	9309      	str	r3, [sp, #36]	; 0x24
 800681e:	2300      	movs	r3, #0
 8006820:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006822:	1c51      	adds	r1, r2, #1
 8006824:	9115      	str	r1, [sp, #84]	; 0x54
 8006826:	7852      	ldrb	r2, [r2, #1]
 8006828:	4618      	mov	r0, r3
 800682a:	e7c9      	b.n	80067c0 <_strtod_l+0x1e0>
 800682c:	4658      	mov	r0, fp
 800682e:	e7d2      	b.n	80067d6 <_strtod_l+0x1f6>
 8006830:	2b08      	cmp	r3, #8
 8006832:	f103 0301 	add.w	r3, r3, #1
 8006836:	dc03      	bgt.n	8006840 <_strtod_l+0x260>
 8006838:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800683a:	434f      	muls	r7, r1
 800683c:	9709      	str	r7, [sp, #36]	; 0x24
 800683e:	e7e1      	b.n	8006804 <_strtod_l+0x224>
 8006840:	2b10      	cmp	r3, #16
 8006842:	bfd8      	it	le
 8006844:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006848:	e7dc      	b.n	8006804 <_strtod_l+0x224>
 800684a:	2e10      	cmp	r6, #16
 800684c:	bfdc      	itt	le
 800684e:	230a      	movle	r3, #10
 8006850:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006854:	e7e3      	b.n	800681e <_strtod_l+0x23e>
 8006856:	2300      	movs	r3, #0
 8006858:	9305      	str	r3, [sp, #20]
 800685a:	2301      	movs	r3, #1
 800685c:	e780      	b.n	8006760 <_strtod_l+0x180>
 800685e:	f04f 0c00 	mov.w	ip, #0
 8006862:	1caa      	adds	r2, r5, #2
 8006864:	9215      	str	r2, [sp, #84]	; 0x54
 8006866:	78aa      	ldrb	r2, [r5, #2]
 8006868:	e788      	b.n	800677c <_strtod_l+0x19c>
 800686a:	f04f 0c01 	mov.w	ip, #1
 800686e:	e7f8      	b.n	8006862 <_strtod_l+0x282>
 8006870:	08009e5c 	.word	0x08009e5c
 8006874:	08009e59 	.word	0x08009e59
 8006878:	7ff00000 	.word	0x7ff00000
 800687c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800687e:	1c51      	adds	r1, r2, #1
 8006880:	9115      	str	r1, [sp, #84]	; 0x54
 8006882:	7852      	ldrb	r2, [r2, #1]
 8006884:	2a30      	cmp	r2, #48	; 0x30
 8006886:	d0f9      	beq.n	800687c <_strtod_l+0x29c>
 8006888:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800688c:	2908      	cmp	r1, #8
 800688e:	f63f af7a 	bhi.w	8006786 <_strtod_l+0x1a6>
 8006892:	3a30      	subs	r2, #48	; 0x30
 8006894:	9208      	str	r2, [sp, #32]
 8006896:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006898:	920c      	str	r2, [sp, #48]	; 0x30
 800689a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800689c:	1c57      	adds	r7, r2, #1
 800689e:	9715      	str	r7, [sp, #84]	; 0x54
 80068a0:	7852      	ldrb	r2, [r2, #1]
 80068a2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80068a6:	f1be 0f09 	cmp.w	lr, #9
 80068aa:	d938      	bls.n	800691e <_strtod_l+0x33e>
 80068ac:	990c      	ldr	r1, [sp, #48]	; 0x30
 80068ae:	1a7f      	subs	r7, r7, r1
 80068b0:	2f08      	cmp	r7, #8
 80068b2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80068b6:	dc03      	bgt.n	80068c0 <_strtod_l+0x2e0>
 80068b8:	9908      	ldr	r1, [sp, #32]
 80068ba:	428f      	cmp	r7, r1
 80068bc:	bfa8      	it	ge
 80068be:	460f      	movge	r7, r1
 80068c0:	f1bc 0f00 	cmp.w	ip, #0
 80068c4:	d000      	beq.n	80068c8 <_strtod_l+0x2e8>
 80068c6:	427f      	negs	r7, r7
 80068c8:	2e00      	cmp	r6, #0
 80068ca:	d14f      	bne.n	800696c <_strtod_l+0x38c>
 80068cc:	9904      	ldr	r1, [sp, #16]
 80068ce:	4301      	orrs	r1, r0
 80068d0:	f47f aec1 	bne.w	8006656 <_strtod_l+0x76>
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f47f aedb 	bne.w	8006690 <_strtod_l+0xb0>
 80068da:	2a69      	cmp	r2, #105	; 0x69
 80068dc:	d029      	beq.n	8006932 <_strtod_l+0x352>
 80068de:	dc26      	bgt.n	800692e <_strtod_l+0x34e>
 80068e0:	2a49      	cmp	r2, #73	; 0x49
 80068e2:	d026      	beq.n	8006932 <_strtod_l+0x352>
 80068e4:	2a4e      	cmp	r2, #78	; 0x4e
 80068e6:	f47f aed3 	bne.w	8006690 <_strtod_l+0xb0>
 80068ea:	499b      	ldr	r1, [pc, #620]	; (8006b58 <_strtod_l+0x578>)
 80068ec:	a815      	add	r0, sp, #84	; 0x54
 80068ee:	f001 ff8d 	bl	800880c <__match>
 80068f2:	2800      	cmp	r0, #0
 80068f4:	f43f aecc 	beq.w	8006690 <_strtod_l+0xb0>
 80068f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	2b28      	cmp	r3, #40	; 0x28
 80068fe:	d12f      	bne.n	8006960 <_strtod_l+0x380>
 8006900:	4996      	ldr	r1, [pc, #600]	; (8006b5c <_strtod_l+0x57c>)
 8006902:	aa18      	add	r2, sp, #96	; 0x60
 8006904:	a815      	add	r0, sp, #84	; 0x54
 8006906:	f001 ff95 	bl	8008834 <__hexnan>
 800690a:	2805      	cmp	r0, #5
 800690c:	d128      	bne.n	8006960 <_strtod_l+0x380>
 800690e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006910:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006914:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006918:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800691c:	e69b      	b.n	8006656 <_strtod_l+0x76>
 800691e:	9f08      	ldr	r7, [sp, #32]
 8006920:	210a      	movs	r1, #10
 8006922:	fb01 2107 	mla	r1, r1, r7, r2
 8006926:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800692a:	9208      	str	r2, [sp, #32]
 800692c:	e7b5      	b.n	800689a <_strtod_l+0x2ba>
 800692e:	2a6e      	cmp	r2, #110	; 0x6e
 8006930:	e7d9      	b.n	80068e6 <_strtod_l+0x306>
 8006932:	498b      	ldr	r1, [pc, #556]	; (8006b60 <_strtod_l+0x580>)
 8006934:	a815      	add	r0, sp, #84	; 0x54
 8006936:	f001 ff69 	bl	800880c <__match>
 800693a:	2800      	cmp	r0, #0
 800693c:	f43f aea8 	beq.w	8006690 <_strtod_l+0xb0>
 8006940:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006942:	4988      	ldr	r1, [pc, #544]	; (8006b64 <_strtod_l+0x584>)
 8006944:	3b01      	subs	r3, #1
 8006946:	a815      	add	r0, sp, #84	; 0x54
 8006948:	9315      	str	r3, [sp, #84]	; 0x54
 800694a:	f001 ff5f 	bl	800880c <__match>
 800694e:	b910      	cbnz	r0, 8006956 <_strtod_l+0x376>
 8006950:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006952:	3301      	adds	r3, #1
 8006954:	9315      	str	r3, [sp, #84]	; 0x54
 8006956:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006b74 <_strtod_l+0x594>
 800695a:	f04f 0800 	mov.w	r8, #0
 800695e:	e67a      	b.n	8006656 <_strtod_l+0x76>
 8006960:	4881      	ldr	r0, [pc, #516]	; (8006b68 <_strtod_l+0x588>)
 8006962:	f000 fdd5 	bl	8007510 <nan>
 8006966:	ec59 8b10 	vmov	r8, r9, d0
 800696a:	e674      	b.n	8006656 <_strtod_l+0x76>
 800696c:	9b05      	ldr	r3, [sp, #20]
 800696e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006970:	1afb      	subs	r3, r7, r3
 8006972:	f1bb 0f00 	cmp.w	fp, #0
 8006976:	bf08      	it	eq
 8006978:	46b3      	moveq	fp, r6
 800697a:	2e10      	cmp	r6, #16
 800697c:	9308      	str	r3, [sp, #32]
 800697e:	4635      	mov	r5, r6
 8006980:	bfa8      	it	ge
 8006982:	2510      	movge	r5, #16
 8006984:	f7f9 fde6 	bl	8000554 <__aeabi_ui2d>
 8006988:	2e09      	cmp	r6, #9
 800698a:	4680      	mov	r8, r0
 800698c:	4689      	mov	r9, r1
 800698e:	dd13      	ble.n	80069b8 <_strtod_l+0x3d8>
 8006990:	4b76      	ldr	r3, [pc, #472]	; (8006b6c <_strtod_l+0x58c>)
 8006992:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006996:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800699a:	f7f9 fe55 	bl	8000648 <__aeabi_dmul>
 800699e:	4680      	mov	r8, r0
 80069a0:	4650      	mov	r0, sl
 80069a2:	4689      	mov	r9, r1
 80069a4:	f7f9 fdd6 	bl	8000554 <__aeabi_ui2d>
 80069a8:	4602      	mov	r2, r0
 80069aa:	460b      	mov	r3, r1
 80069ac:	4640      	mov	r0, r8
 80069ae:	4649      	mov	r1, r9
 80069b0:	f7f9 fc94 	bl	80002dc <__adddf3>
 80069b4:	4680      	mov	r8, r0
 80069b6:	4689      	mov	r9, r1
 80069b8:	2e0f      	cmp	r6, #15
 80069ba:	dc38      	bgt.n	8006a2e <_strtod_l+0x44e>
 80069bc:	9b08      	ldr	r3, [sp, #32]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f43f ae49 	beq.w	8006656 <_strtod_l+0x76>
 80069c4:	dd24      	ble.n	8006a10 <_strtod_l+0x430>
 80069c6:	2b16      	cmp	r3, #22
 80069c8:	dc0b      	bgt.n	80069e2 <_strtod_l+0x402>
 80069ca:	4968      	ldr	r1, [pc, #416]	; (8006b6c <_strtod_l+0x58c>)
 80069cc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80069d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069d4:	4642      	mov	r2, r8
 80069d6:	464b      	mov	r3, r9
 80069d8:	f7f9 fe36 	bl	8000648 <__aeabi_dmul>
 80069dc:	4680      	mov	r8, r0
 80069de:	4689      	mov	r9, r1
 80069e0:	e639      	b.n	8006656 <_strtod_l+0x76>
 80069e2:	9a08      	ldr	r2, [sp, #32]
 80069e4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80069e8:	4293      	cmp	r3, r2
 80069ea:	db20      	blt.n	8006a2e <_strtod_l+0x44e>
 80069ec:	4c5f      	ldr	r4, [pc, #380]	; (8006b6c <_strtod_l+0x58c>)
 80069ee:	f1c6 060f 	rsb	r6, r6, #15
 80069f2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80069f6:	4642      	mov	r2, r8
 80069f8:	464b      	mov	r3, r9
 80069fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069fe:	f7f9 fe23 	bl	8000648 <__aeabi_dmul>
 8006a02:	9b08      	ldr	r3, [sp, #32]
 8006a04:	1b9e      	subs	r6, r3, r6
 8006a06:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8006a0a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006a0e:	e7e3      	b.n	80069d8 <_strtod_l+0x3f8>
 8006a10:	9b08      	ldr	r3, [sp, #32]
 8006a12:	3316      	adds	r3, #22
 8006a14:	db0b      	blt.n	8006a2e <_strtod_l+0x44e>
 8006a16:	9b05      	ldr	r3, [sp, #20]
 8006a18:	1bdf      	subs	r7, r3, r7
 8006a1a:	4b54      	ldr	r3, [pc, #336]	; (8006b6c <_strtod_l+0x58c>)
 8006a1c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a24:	4640      	mov	r0, r8
 8006a26:	4649      	mov	r1, r9
 8006a28:	f7f9 ff38 	bl	800089c <__aeabi_ddiv>
 8006a2c:	e7d6      	b.n	80069dc <_strtod_l+0x3fc>
 8006a2e:	9b08      	ldr	r3, [sp, #32]
 8006a30:	1b75      	subs	r5, r6, r5
 8006a32:	441d      	add	r5, r3
 8006a34:	2d00      	cmp	r5, #0
 8006a36:	dd70      	ble.n	8006b1a <_strtod_l+0x53a>
 8006a38:	f015 030f 	ands.w	r3, r5, #15
 8006a3c:	d00a      	beq.n	8006a54 <_strtod_l+0x474>
 8006a3e:	494b      	ldr	r1, [pc, #300]	; (8006b6c <_strtod_l+0x58c>)
 8006a40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006a44:	4642      	mov	r2, r8
 8006a46:	464b      	mov	r3, r9
 8006a48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a4c:	f7f9 fdfc 	bl	8000648 <__aeabi_dmul>
 8006a50:	4680      	mov	r8, r0
 8006a52:	4689      	mov	r9, r1
 8006a54:	f035 050f 	bics.w	r5, r5, #15
 8006a58:	d04d      	beq.n	8006af6 <_strtod_l+0x516>
 8006a5a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006a5e:	dd22      	ble.n	8006aa6 <_strtod_l+0x4c6>
 8006a60:	2500      	movs	r5, #0
 8006a62:	46ab      	mov	fp, r5
 8006a64:	9509      	str	r5, [sp, #36]	; 0x24
 8006a66:	9505      	str	r5, [sp, #20]
 8006a68:	2322      	movs	r3, #34	; 0x22
 8006a6a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006b74 <_strtod_l+0x594>
 8006a6e:	6023      	str	r3, [r4, #0]
 8006a70:	f04f 0800 	mov.w	r8, #0
 8006a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	f43f aded 	beq.w	8006656 <_strtod_l+0x76>
 8006a7c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f002 fb10 	bl	80090a4 <_Bfree>
 8006a84:	9905      	ldr	r1, [sp, #20]
 8006a86:	4620      	mov	r0, r4
 8006a88:	f002 fb0c 	bl	80090a4 <_Bfree>
 8006a8c:	4659      	mov	r1, fp
 8006a8e:	4620      	mov	r0, r4
 8006a90:	f002 fb08 	bl	80090a4 <_Bfree>
 8006a94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a96:	4620      	mov	r0, r4
 8006a98:	f002 fb04 	bl	80090a4 <_Bfree>
 8006a9c:	4629      	mov	r1, r5
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	f002 fb00 	bl	80090a4 <_Bfree>
 8006aa4:	e5d7      	b.n	8006656 <_strtod_l+0x76>
 8006aa6:	4b32      	ldr	r3, [pc, #200]	; (8006b70 <_strtod_l+0x590>)
 8006aa8:	9304      	str	r3, [sp, #16]
 8006aaa:	2300      	movs	r3, #0
 8006aac:	112d      	asrs	r5, r5, #4
 8006aae:	4640      	mov	r0, r8
 8006ab0:	4649      	mov	r1, r9
 8006ab2:	469a      	mov	sl, r3
 8006ab4:	2d01      	cmp	r5, #1
 8006ab6:	dc21      	bgt.n	8006afc <_strtod_l+0x51c>
 8006ab8:	b10b      	cbz	r3, 8006abe <_strtod_l+0x4de>
 8006aba:	4680      	mov	r8, r0
 8006abc:	4689      	mov	r9, r1
 8006abe:	492c      	ldr	r1, [pc, #176]	; (8006b70 <_strtod_l+0x590>)
 8006ac0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006ac4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006ac8:	4642      	mov	r2, r8
 8006aca:	464b      	mov	r3, r9
 8006acc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ad0:	f7f9 fdba 	bl	8000648 <__aeabi_dmul>
 8006ad4:	4b27      	ldr	r3, [pc, #156]	; (8006b74 <_strtod_l+0x594>)
 8006ad6:	460a      	mov	r2, r1
 8006ad8:	400b      	ands	r3, r1
 8006ada:	4927      	ldr	r1, [pc, #156]	; (8006b78 <_strtod_l+0x598>)
 8006adc:	428b      	cmp	r3, r1
 8006ade:	4680      	mov	r8, r0
 8006ae0:	d8be      	bhi.n	8006a60 <_strtod_l+0x480>
 8006ae2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006ae6:	428b      	cmp	r3, r1
 8006ae8:	bf86      	itte	hi
 8006aea:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006b7c <_strtod_l+0x59c>
 8006aee:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8006af2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006af6:	2300      	movs	r3, #0
 8006af8:	9304      	str	r3, [sp, #16]
 8006afa:	e07b      	b.n	8006bf4 <_strtod_l+0x614>
 8006afc:	07ea      	lsls	r2, r5, #31
 8006afe:	d505      	bpl.n	8006b0c <_strtod_l+0x52c>
 8006b00:	9b04      	ldr	r3, [sp, #16]
 8006b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b06:	f7f9 fd9f 	bl	8000648 <__aeabi_dmul>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	9a04      	ldr	r2, [sp, #16]
 8006b0e:	3208      	adds	r2, #8
 8006b10:	f10a 0a01 	add.w	sl, sl, #1
 8006b14:	106d      	asrs	r5, r5, #1
 8006b16:	9204      	str	r2, [sp, #16]
 8006b18:	e7cc      	b.n	8006ab4 <_strtod_l+0x4d4>
 8006b1a:	d0ec      	beq.n	8006af6 <_strtod_l+0x516>
 8006b1c:	426d      	negs	r5, r5
 8006b1e:	f015 020f 	ands.w	r2, r5, #15
 8006b22:	d00a      	beq.n	8006b3a <_strtod_l+0x55a>
 8006b24:	4b11      	ldr	r3, [pc, #68]	; (8006b6c <_strtod_l+0x58c>)
 8006b26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b2a:	4640      	mov	r0, r8
 8006b2c:	4649      	mov	r1, r9
 8006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b32:	f7f9 feb3 	bl	800089c <__aeabi_ddiv>
 8006b36:	4680      	mov	r8, r0
 8006b38:	4689      	mov	r9, r1
 8006b3a:	112d      	asrs	r5, r5, #4
 8006b3c:	d0db      	beq.n	8006af6 <_strtod_l+0x516>
 8006b3e:	2d1f      	cmp	r5, #31
 8006b40:	dd1e      	ble.n	8006b80 <_strtod_l+0x5a0>
 8006b42:	2500      	movs	r5, #0
 8006b44:	46ab      	mov	fp, r5
 8006b46:	9509      	str	r5, [sp, #36]	; 0x24
 8006b48:	9505      	str	r5, [sp, #20]
 8006b4a:	2322      	movs	r3, #34	; 0x22
 8006b4c:	f04f 0800 	mov.w	r8, #0
 8006b50:	f04f 0900 	mov.w	r9, #0
 8006b54:	6023      	str	r3, [r4, #0]
 8006b56:	e78d      	b.n	8006a74 <_strtod_l+0x494>
 8006b58:	08009e2d 	.word	0x08009e2d
 8006b5c:	08009e70 	.word	0x08009e70
 8006b60:	08009e25 	.word	0x08009e25
 8006b64:	08009fbc 	.word	0x08009fbc
 8006b68:	0800a247 	.word	0x0800a247
 8006b6c:	0800a138 	.word	0x0800a138
 8006b70:	0800a110 	.word	0x0800a110
 8006b74:	7ff00000 	.word	0x7ff00000
 8006b78:	7ca00000 	.word	0x7ca00000
 8006b7c:	7fefffff 	.word	0x7fefffff
 8006b80:	f015 0310 	ands.w	r3, r5, #16
 8006b84:	bf18      	it	ne
 8006b86:	236a      	movne	r3, #106	; 0x6a
 8006b88:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8006f2c <_strtod_l+0x94c>
 8006b8c:	9304      	str	r3, [sp, #16]
 8006b8e:	4640      	mov	r0, r8
 8006b90:	4649      	mov	r1, r9
 8006b92:	2300      	movs	r3, #0
 8006b94:	07ea      	lsls	r2, r5, #31
 8006b96:	d504      	bpl.n	8006ba2 <_strtod_l+0x5c2>
 8006b98:	e9da 2300 	ldrd	r2, r3, [sl]
 8006b9c:	f7f9 fd54 	bl	8000648 <__aeabi_dmul>
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	106d      	asrs	r5, r5, #1
 8006ba4:	f10a 0a08 	add.w	sl, sl, #8
 8006ba8:	d1f4      	bne.n	8006b94 <_strtod_l+0x5b4>
 8006baa:	b10b      	cbz	r3, 8006bb0 <_strtod_l+0x5d0>
 8006bac:	4680      	mov	r8, r0
 8006bae:	4689      	mov	r9, r1
 8006bb0:	9b04      	ldr	r3, [sp, #16]
 8006bb2:	b1bb      	cbz	r3, 8006be4 <_strtod_l+0x604>
 8006bb4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006bb8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	dd10      	ble.n	8006be4 <_strtod_l+0x604>
 8006bc2:	2b1f      	cmp	r3, #31
 8006bc4:	f340 811e 	ble.w	8006e04 <_strtod_l+0x824>
 8006bc8:	2b34      	cmp	r3, #52	; 0x34
 8006bca:	bfde      	ittt	le
 8006bcc:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8006bd0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006bd4:	4093      	lslle	r3, r2
 8006bd6:	f04f 0800 	mov.w	r8, #0
 8006bda:	bfcc      	ite	gt
 8006bdc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006be0:	ea03 0901 	andle.w	r9, r3, r1
 8006be4:	2200      	movs	r2, #0
 8006be6:	2300      	movs	r3, #0
 8006be8:	4640      	mov	r0, r8
 8006bea:	4649      	mov	r1, r9
 8006bec:	f7f9 ff94 	bl	8000b18 <__aeabi_dcmpeq>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	d1a6      	bne.n	8006b42 <_strtod_l+0x562>
 8006bf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf6:	9300      	str	r3, [sp, #0]
 8006bf8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bfa:	4633      	mov	r3, r6
 8006bfc:	465a      	mov	r2, fp
 8006bfe:	4620      	mov	r0, r4
 8006c00:	f002 fab8 	bl	8009174 <__s2b>
 8006c04:	9009      	str	r0, [sp, #36]	; 0x24
 8006c06:	2800      	cmp	r0, #0
 8006c08:	f43f af2a 	beq.w	8006a60 <_strtod_l+0x480>
 8006c0c:	9a08      	ldr	r2, [sp, #32]
 8006c0e:	9b05      	ldr	r3, [sp, #20]
 8006c10:	2a00      	cmp	r2, #0
 8006c12:	eba3 0307 	sub.w	r3, r3, r7
 8006c16:	bfa8      	it	ge
 8006c18:	2300      	movge	r3, #0
 8006c1a:	930c      	str	r3, [sp, #48]	; 0x30
 8006c1c:	2500      	movs	r5, #0
 8006c1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006c22:	9312      	str	r3, [sp, #72]	; 0x48
 8006c24:	46ab      	mov	fp, r5
 8006c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c28:	4620      	mov	r0, r4
 8006c2a:	6859      	ldr	r1, [r3, #4]
 8006c2c:	f002 f9fa 	bl	8009024 <_Balloc>
 8006c30:	9005      	str	r0, [sp, #20]
 8006c32:	2800      	cmp	r0, #0
 8006c34:	f43f af18 	beq.w	8006a68 <_strtod_l+0x488>
 8006c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c3a:	691a      	ldr	r2, [r3, #16]
 8006c3c:	3202      	adds	r2, #2
 8006c3e:	f103 010c 	add.w	r1, r3, #12
 8006c42:	0092      	lsls	r2, r2, #2
 8006c44:	300c      	adds	r0, #12
 8006c46:	f000 fc54 	bl	80074f2 <memcpy>
 8006c4a:	ec49 8b10 	vmov	d0, r8, r9
 8006c4e:	aa18      	add	r2, sp, #96	; 0x60
 8006c50:	a917      	add	r1, sp, #92	; 0x5c
 8006c52:	4620      	mov	r0, r4
 8006c54:	f002 fdc2 	bl	80097dc <__d2b>
 8006c58:	ec49 8b18 	vmov	d8, r8, r9
 8006c5c:	9016      	str	r0, [sp, #88]	; 0x58
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	f43f af02 	beq.w	8006a68 <_strtod_l+0x488>
 8006c64:	2101      	movs	r1, #1
 8006c66:	4620      	mov	r0, r4
 8006c68:	f002 fb1c 	bl	80092a4 <__i2b>
 8006c6c:	4683      	mov	fp, r0
 8006c6e:	2800      	cmp	r0, #0
 8006c70:	f43f aefa 	beq.w	8006a68 <_strtod_l+0x488>
 8006c74:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006c76:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006c78:	2e00      	cmp	r6, #0
 8006c7a:	bfab      	itete	ge
 8006c7c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006c7e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006c80:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006c82:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006c86:	bfac      	ite	ge
 8006c88:	eb06 0a03 	addge.w	sl, r6, r3
 8006c8c:	1b9f      	sublt	r7, r3, r6
 8006c8e:	9b04      	ldr	r3, [sp, #16]
 8006c90:	1af6      	subs	r6, r6, r3
 8006c92:	4416      	add	r6, r2
 8006c94:	4ba0      	ldr	r3, [pc, #640]	; (8006f18 <_strtod_l+0x938>)
 8006c96:	3e01      	subs	r6, #1
 8006c98:	429e      	cmp	r6, r3
 8006c9a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006c9e:	f280 80c4 	bge.w	8006e2a <_strtod_l+0x84a>
 8006ca2:	1b9b      	subs	r3, r3, r6
 8006ca4:	2b1f      	cmp	r3, #31
 8006ca6:	eba2 0203 	sub.w	r2, r2, r3
 8006caa:	f04f 0101 	mov.w	r1, #1
 8006cae:	f300 80b0 	bgt.w	8006e12 <_strtod_l+0x832>
 8006cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb6:	930e      	str	r3, [sp, #56]	; 0x38
 8006cb8:	2300      	movs	r3, #0
 8006cba:	930d      	str	r3, [sp, #52]	; 0x34
 8006cbc:	eb0a 0602 	add.w	r6, sl, r2
 8006cc0:	9b04      	ldr	r3, [sp, #16]
 8006cc2:	45b2      	cmp	sl, r6
 8006cc4:	4417      	add	r7, r2
 8006cc6:	441f      	add	r7, r3
 8006cc8:	4653      	mov	r3, sl
 8006cca:	bfa8      	it	ge
 8006ccc:	4633      	movge	r3, r6
 8006cce:	42bb      	cmp	r3, r7
 8006cd0:	bfa8      	it	ge
 8006cd2:	463b      	movge	r3, r7
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	bfc2      	ittt	gt
 8006cd8:	1af6      	subgt	r6, r6, r3
 8006cda:	1aff      	subgt	r7, r7, r3
 8006cdc:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006ce0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	dd17      	ble.n	8006d16 <_strtod_l+0x736>
 8006ce6:	4659      	mov	r1, fp
 8006ce8:	461a      	mov	r2, r3
 8006cea:	4620      	mov	r0, r4
 8006cec:	f002 fb9a 	bl	8009424 <__pow5mult>
 8006cf0:	4683      	mov	fp, r0
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	f43f aeb8 	beq.w	8006a68 <_strtod_l+0x488>
 8006cf8:	4601      	mov	r1, r0
 8006cfa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	f002 fae7 	bl	80092d0 <__multiply>
 8006d02:	900b      	str	r0, [sp, #44]	; 0x2c
 8006d04:	2800      	cmp	r0, #0
 8006d06:	f43f aeaf 	beq.w	8006a68 <_strtod_l+0x488>
 8006d0a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	f002 f9c9 	bl	80090a4 <_Bfree>
 8006d12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d14:	9316      	str	r3, [sp, #88]	; 0x58
 8006d16:	2e00      	cmp	r6, #0
 8006d18:	f300 808c 	bgt.w	8006e34 <_strtod_l+0x854>
 8006d1c:	9b08      	ldr	r3, [sp, #32]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	dd08      	ble.n	8006d34 <_strtod_l+0x754>
 8006d22:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d24:	9905      	ldr	r1, [sp, #20]
 8006d26:	4620      	mov	r0, r4
 8006d28:	f002 fb7c 	bl	8009424 <__pow5mult>
 8006d2c:	9005      	str	r0, [sp, #20]
 8006d2e:	2800      	cmp	r0, #0
 8006d30:	f43f ae9a 	beq.w	8006a68 <_strtod_l+0x488>
 8006d34:	2f00      	cmp	r7, #0
 8006d36:	dd08      	ble.n	8006d4a <_strtod_l+0x76a>
 8006d38:	9905      	ldr	r1, [sp, #20]
 8006d3a:	463a      	mov	r2, r7
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f002 fbcb 	bl	80094d8 <__lshift>
 8006d42:	9005      	str	r0, [sp, #20]
 8006d44:	2800      	cmp	r0, #0
 8006d46:	f43f ae8f 	beq.w	8006a68 <_strtod_l+0x488>
 8006d4a:	f1ba 0f00 	cmp.w	sl, #0
 8006d4e:	dd08      	ble.n	8006d62 <_strtod_l+0x782>
 8006d50:	4659      	mov	r1, fp
 8006d52:	4652      	mov	r2, sl
 8006d54:	4620      	mov	r0, r4
 8006d56:	f002 fbbf 	bl	80094d8 <__lshift>
 8006d5a:	4683      	mov	fp, r0
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	f43f ae83 	beq.w	8006a68 <_strtod_l+0x488>
 8006d62:	9a05      	ldr	r2, [sp, #20]
 8006d64:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d66:	4620      	mov	r0, r4
 8006d68:	f002 fc3e 	bl	80095e8 <__mdiff>
 8006d6c:	4605      	mov	r5, r0
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	f43f ae7a 	beq.w	8006a68 <_strtod_l+0x488>
 8006d74:	68c3      	ldr	r3, [r0, #12]
 8006d76:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d78:	2300      	movs	r3, #0
 8006d7a:	60c3      	str	r3, [r0, #12]
 8006d7c:	4659      	mov	r1, fp
 8006d7e:	f002 fc17 	bl	80095b0 <__mcmp>
 8006d82:	2800      	cmp	r0, #0
 8006d84:	da60      	bge.n	8006e48 <_strtod_l+0x868>
 8006d86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d88:	ea53 0308 	orrs.w	r3, r3, r8
 8006d8c:	f040 8084 	bne.w	8006e98 <_strtod_l+0x8b8>
 8006d90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d17f      	bne.n	8006e98 <_strtod_l+0x8b8>
 8006d98:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d9c:	0d1b      	lsrs	r3, r3, #20
 8006d9e:	051b      	lsls	r3, r3, #20
 8006da0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006da4:	d978      	bls.n	8006e98 <_strtod_l+0x8b8>
 8006da6:	696b      	ldr	r3, [r5, #20]
 8006da8:	b913      	cbnz	r3, 8006db0 <_strtod_l+0x7d0>
 8006daa:	692b      	ldr	r3, [r5, #16]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	dd73      	ble.n	8006e98 <_strtod_l+0x8b8>
 8006db0:	4629      	mov	r1, r5
 8006db2:	2201      	movs	r2, #1
 8006db4:	4620      	mov	r0, r4
 8006db6:	f002 fb8f 	bl	80094d8 <__lshift>
 8006dba:	4659      	mov	r1, fp
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	f002 fbf7 	bl	80095b0 <__mcmp>
 8006dc2:	2800      	cmp	r0, #0
 8006dc4:	dd68      	ble.n	8006e98 <_strtod_l+0x8b8>
 8006dc6:	9904      	ldr	r1, [sp, #16]
 8006dc8:	4a54      	ldr	r2, [pc, #336]	; (8006f1c <_strtod_l+0x93c>)
 8006dca:	464b      	mov	r3, r9
 8006dcc:	2900      	cmp	r1, #0
 8006dce:	f000 8084 	beq.w	8006eda <_strtod_l+0x8fa>
 8006dd2:	ea02 0109 	and.w	r1, r2, r9
 8006dd6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006dda:	dc7e      	bgt.n	8006eda <_strtod_l+0x8fa>
 8006ddc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006de0:	f77f aeb3 	ble.w	8006b4a <_strtod_l+0x56a>
 8006de4:	4b4e      	ldr	r3, [pc, #312]	; (8006f20 <_strtod_l+0x940>)
 8006de6:	4640      	mov	r0, r8
 8006de8:	4649      	mov	r1, r9
 8006dea:	2200      	movs	r2, #0
 8006dec:	f7f9 fc2c 	bl	8000648 <__aeabi_dmul>
 8006df0:	4b4a      	ldr	r3, [pc, #296]	; (8006f1c <_strtod_l+0x93c>)
 8006df2:	400b      	ands	r3, r1
 8006df4:	4680      	mov	r8, r0
 8006df6:	4689      	mov	r9, r1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f47f ae3f 	bne.w	8006a7c <_strtod_l+0x49c>
 8006dfe:	2322      	movs	r3, #34	; 0x22
 8006e00:	6023      	str	r3, [r4, #0]
 8006e02:	e63b      	b.n	8006a7c <_strtod_l+0x49c>
 8006e04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e08:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0c:	ea03 0808 	and.w	r8, r3, r8
 8006e10:	e6e8      	b.n	8006be4 <_strtod_l+0x604>
 8006e12:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006e16:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006e1a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006e1e:	36e2      	adds	r6, #226	; 0xe2
 8006e20:	fa01 f306 	lsl.w	r3, r1, r6
 8006e24:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8006e28:	e748      	b.n	8006cbc <_strtod_l+0x6dc>
 8006e2a:	2100      	movs	r1, #0
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8006e32:	e743      	b.n	8006cbc <_strtod_l+0x6dc>
 8006e34:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006e36:	4632      	mov	r2, r6
 8006e38:	4620      	mov	r0, r4
 8006e3a:	f002 fb4d 	bl	80094d8 <__lshift>
 8006e3e:	9016      	str	r0, [sp, #88]	; 0x58
 8006e40:	2800      	cmp	r0, #0
 8006e42:	f47f af6b 	bne.w	8006d1c <_strtod_l+0x73c>
 8006e46:	e60f      	b.n	8006a68 <_strtod_l+0x488>
 8006e48:	46ca      	mov	sl, r9
 8006e4a:	d171      	bne.n	8006f30 <_strtod_l+0x950>
 8006e4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e4e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e52:	b352      	cbz	r2, 8006eaa <_strtod_l+0x8ca>
 8006e54:	4a33      	ldr	r2, [pc, #204]	; (8006f24 <_strtod_l+0x944>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d12a      	bne.n	8006eb0 <_strtod_l+0x8d0>
 8006e5a:	9b04      	ldr	r3, [sp, #16]
 8006e5c:	4641      	mov	r1, r8
 8006e5e:	b1fb      	cbz	r3, 8006ea0 <_strtod_l+0x8c0>
 8006e60:	4b2e      	ldr	r3, [pc, #184]	; (8006f1c <_strtod_l+0x93c>)
 8006e62:	ea09 0303 	and.w	r3, r9, r3
 8006e66:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006e6a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e6e:	d81a      	bhi.n	8006ea6 <_strtod_l+0x8c6>
 8006e70:	0d1b      	lsrs	r3, r3, #20
 8006e72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006e76:	fa02 f303 	lsl.w	r3, r2, r3
 8006e7a:	4299      	cmp	r1, r3
 8006e7c:	d118      	bne.n	8006eb0 <_strtod_l+0x8d0>
 8006e7e:	4b2a      	ldr	r3, [pc, #168]	; (8006f28 <_strtod_l+0x948>)
 8006e80:	459a      	cmp	sl, r3
 8006e82:	d102      	bne.n	8006e8a <_strtod_l+0x8aa>
 8006e84:	3101      	adds	r1, #1
 8006e86:	f43f adef 	beq.w	8006a68 <_strtod_l+0x488>
 8006e8a:	4b24      	ldr	r3, [pc, #144]	; (8006f1c <_strtod_l+0x93c>)
 8006e8c:	ea0a 0303 	and.w	r3, sl, r3
 8006e90:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006e94:	f04f 0800 	mov.w	r8, #0
 8006e98:	9b04      	ldr	r3, [sp, #16]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d1a2      	bne.n	8006de4 <_strtod_l+0x804>
 8006e9e:	e5ed      	b.n	8006a7c <_strtod_l+0x49c>
 8006ea0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ea4:	e7e9      	b.n	8006e7a <_strtod_l+0x89a>
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	e7e7      	b.n	8006e7a <_strtod_l+0x89a>
 8006eaa:	ea53 0308 	orrs.w	r3, r3, r8
 8006eae:	d08a      	beq.n	8006dc6 <_strtod_l+0x7e6>
 8006eb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006eb2:	b1e3      	cbz	r3, 8006eee <_strtod_l+0x90e>
 8006eb4:	ea13 0f0a 	tst.w	r3, sl
 8006eb8:	d0ee      	beq.n	8006e98 <_strtod_l+0x8b8>
 8006eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ebc:	9a04      	ldr	r2, [sp, #16]
 8006ebe:	4640      	mov	r0, r8
 8006ec0:	4649      	mov	r1, r9
 8006ec2:	b1c3      	cbz	r3, 8006ef6 <_strtod_l+0x916>
 8006ec4:	f7ff fb70 	bl	80065a8 <sulp>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	460b      	mov	r3, r1
 8006ecc:	ec51 0b18 	vmov	r0, r1, d8
 8006ed0:	f7f9 fa04 	bl	80002dc <__adddf3>
 8006ed4:	4680      	mov	r8, r0
 8006ed6:	4689      	mov	r9, r1
 8006ed8:	e7de      	b.n	8006e98 <_strtod_l+0x8b8>
 8006eda:	4013      	ands	r3, r2
 8006edc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006ee0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006ee4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006ee8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006eec:	e7d4      	b.n	8006e98 <_strtod_l+0x8b8>
 8006eee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ef0:	ea13 0f08 	tst.w	r3, r8
 8006ef4:	e7e0      	b.n	8006eb8 <_strtod_l+0x8d8>
 8006ef6:	f7ff fb57 	bl	80065a8 <sulp>
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
 8006efe:	ec51 0b18 	vmov	r0, r1, d8
 8006f02:	f7f9 f9e9 	bl	80002d8 <__aeabi_dsub>
 8006f06:	2200      	movs	r2, #0
 8006f08:	2300      	movs	r3, #0
 8006f0a:	4680      	mov	r8, r0
 8006f0c:	4689      	mov	r9, r1
 8006f0e:	f7f9 fe03 	bl	8000b18 <__aeabi_dcmpeq>
 8006f12:	2800      	cmp	r0, #0
 8006f14:	d0c0      	beq.n	8006e98 <_strtod_l+0x8b8>
 8006f16:	e618      	b.n	8006b4a <_strtod_l+0x56a>
 8006f18:	fffffc02 	.word	0xfffffc02
 8006f1c:	7ff00000 	.word	0x7ff00000
 8006f20:	39500000 	.word	0x39500000
 8006f24:	000fffff 	.word	0x000fffff
 8006f28:	7fefffff 	.word	0x7fefffff
 8006f2c:	08009e88 	.word	0x08009e88
 8006f30:	4659      	mov	r1, fp
 8006f32:	4628      	mov	r0, r5
 8006f34:	f002 fcac 	bl	8009890 <__ratio>
 8006f38:	ec57 6b10 	vmov	r6, r7, d0
 8006f3c:	ee10 0a10 	vmov	r0, s0
 8006f40:	2200      	movs	r2, #0
 8006f42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006f46:	4639      	mov	r1, r7
 8006f48:	f7f9 fdfa 	bl	8000b40 <__aeabi_dcmple>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	d071      	beq.n	8007034 <_strtod_l+0xa54>
 8006f50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d17c      	bne.n	8007050 <_strtod_l+0xa70>
 8006f56:	f1b8 0f00 	cmp.w	r8, #0
 8006f5a:	d15a      	bne.n	8007012 <_strtod_l+0xa32>
 8006f5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d15d      	bne.n	8007020 <_strtod_l+0xa40>
 8006f64:	4b90      	ldr	r3, [pc, #576]	; (80071a8 <_strtod_l+0xbc8>)
 8006f66:	2200      	movs	r2, #0
 8006f68:	4630      	mov	r0, r6
 8006f6a:	4639      	mov	r1, r7
 8006f6c:	f7f9 fdde 	bl	8000b2c <__aeabi_dcmplt>
 8006f70:	2800      	cmp	r0, #0
 8006f72:	d15c      	bne.n	800702e <_strtod_l+0xa4e>
 8006f74:	4630      	mov	r0, r6
 8006f76:	4639      	mov	r1, r7
 8006f78:	4b8c      	ldr	r3, [pc, #560]	; (80071ac <_strtod_l+0xbcc>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f7f9 fb64 	bl	8000648 <__aeabi_dmul>
 8006f80:	4606      	mov	r6, r0
 8006f82:	460f      	mov	r7, r1
 8006f84:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006f88:	9606      	str	r6, [sp, #24]
 8006f8a:	9307      	str	r3, [sp, #28]
 8006f8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f90:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006f94:	4b86      	ldr	r3, [pc, #536]	; (80071b0 <_strtod_l+0xbd0>)
 8006f96:	ea0a 0303 	and.w	r3, sl, r3
 8006f9a:	930d      	str	r3, [sp, #52]	; 0x34
 8006f9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f9e:	4b85      	ldr	r3, [pc, #532]	; (80071b4 <_strtod_l+0xbd4>)
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	f040 8090 	bne.w	80070c6 <_strtod_l+0xae6>
 8006fa6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006faa:	ec49 8b10 	vmov	d0, r8, r9
 8006fae:	f002 fba5 	bl	80096fc <__ulp>
 8006fb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fb6:	ec51 0b10 	vmov	r0, r1, d0
 8006fba:	f7f9 fb45 	bl	8000648 <__aeabi_dmul>
 8006fbe:	4642      	mov	r2, r8
 8006fc0:	464b      	mov	r3, r9
 8006fc2:	f7f9 f98b 	bl	80002dc <__adddf3>
 8006fc6:	460b      	mov	r3, r1
 8006fc8:	4979      	ldr	r1, [pc, #484]	; (80071b0 <_strtod_l+0xbd0>)
 8006fca:	4a7b      	ldr	r2, [pc, #492]	; (80071b8 <_strtod_l+0xbd8>)
 8006fcc:	4019      	ands	r1, r3
 8006fce:	4291      	cmp	r1, r2
 8006fd0:	4680      	mov	r8, r0
 8006fd2:	d944      	bls.n	800705e <_strtod_l+0xa7e>
 8006fd4:	ee18 2a90 	vmov	r2, s17
 8006fd8:	4b78      	ldr	r3, [pc, #480]	; (80071bc <_strtod_l+0xbdc>)
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d104      	bne.n	8006fe8 <_strtod_l+0xa08>
 8006fde:	ee18 3a10 	vmov	r3, s16
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	f43f ad40 	beq.w	8006a68 <_strtod_l+0x488>
 8006fe8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80071bc <_strtod_l+0xbdc>
 8006fec:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8006ff0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	f002 f856 	bl	80090a4 <_Bfree>
 8006ff8:	9905      	ldr	r1, [sp, #20]
 8006ffa:	4620      	mov	r0, r4
 8006ffc:	f002 f852 	bl	80090a4 <_Bfree>
 8007000:	4659      	mov	r1, fp
 8007002:	4620      	mov	r0, r4
 8007004:	f002 f84e 	bl	80090a4 <_Bfree>
 8007008:	4629      	mov	r1, r5
 800700a:	4620      	mov	r0, r4
 800700c:	f002 f84a 	bl	80090a4 <_Bfree>
 8007010:	e609      	b.n	8006c26 <_strtod_l+0x646>
 8007012:	f1b8 0f01 	cmp.w	r8, #1
 8007016:	d103      	bne.n	8007020 <_strtod_l+0xa40>
 8007018:	f1b9 0f00 	cmp.w	r9, #0
 800701c:	f43f ad95 	beq.w	8006b4a <_strtod_l+0x56a>
 8007020:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007178 <_strtod_l+0xb98>
 8007024:	4f60      	ldr	r7, [pc, #384]	; (80071a8 <_strtod_l+0xbc8>)
 8007026:	ed8d 7b06 	vstr	d7, [sp, #24]
 800702a:	2600      	movs	r6, #0
 800702c:	e7ae      	b.n	8006f8c <_strtod_l+0x9ac>
 800702e:	4f5f      	ldr	r7, [pc, #380]	; (80071ac <_strtod_l+0xbcc>)
 8007030:	2600      	movs	r6, #0
 8007032:	e7a7      	b.n	8006f84 <_strtod_l+0x9a4>
 8007034:	4b5d      	ldr	r3, [pc, #372]	; (80071ac <_strtod_l+0xbcc>)
 8007036:	4630      	mov	r0, r6
 8007038:	4639      	mov	r1, r7
 800703a:	2200      	movs	r2, #0
 800703c:	f7f9 fb04 	bl	8000648 <__aeabi_dmul>
 8007040:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007042:	4606      	mov	r6, r0
 8007044:	460f      	mov	r7, r1
 8007046:	2b00      	cmp	r3, #0
 8007048:	d09c      	beq.n	8006f84 <_strtod_l+0x9a4>
 800704a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800704e:	e79d      	b.n	8006f8c <_strtod_l+0x9ac>
 8007050:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007180 <_strtod_l+0xba0>
 8007054:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007058:	ec57 6b17 	vmov	r6, r7, d7
 800705c:	e796      	b.n	8006f8c <_strtod_l+0x9ac>
 800705e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007062:	9b04      	ldr	r3, [sp, #16]
 8007064:	46ca      	mov	sl, r9
 8007066:	2b00      	cmp	r3, #0
 8007068:	d1c2      	bne.n	8006ff0 <_strtod_l+0xa10>
 800706a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800706e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007070:	0d1b      	lsrs	r3, r3, #20
 8007072:	051b      	lsls	r3, r3, #20
 8007074:	429a      	cmp	r2, r3
 8007076:	d1bb      	bne.n	8006ff0 <_strtod_l+0xa10>
 8007078:	4630      	mov	r0, r6
 800707a:	4639      	mov	r1, r7
 800707c:	f7f9 fe44 	bl	8000d08 <__aeabi_d2lz>
 8007080:	f7f9 fab4 	bl	80005ec <__aeabi_l2d>
 8007084:	4602      	mov	r2, r0
 8007086:	460b      	mov	r3, r1
 8007088:	4630      	mov	r0, r6
 800708a:	4639      	mov	r1, r7
 800708c:	f7f9 f924 	bl	80002d8 <__aeabi_dsub>
 8007090:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007092:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007096:	ea43 0308 	orr.w	r3, r3, r8
 800709a:	4313      	orrs	r3, r2
 800709c:	4606      	mov	r6, r0
 800709e:	460f      	mov	r7, r1
 80070a0:	d054      	beq.n	800714c <_strtod_l+0xb6c>
 80070a2:	a339      	add	r3, pc, #228	; (adr r3, 8007188 <_strtod_l+0xba8>)
 80070a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a8:	f7f9 fd40 	bl	8000b2c <__aeabi_dcmplt>
 80070ac:	2800      	cmp	r0, #0
 80070ae:	f47f ace5 	bne.w	8006a7c <_strtod_l+0x49c>
 80070b2:	a337      	add	r3, pc, #220	; (adr r3, 8007190 <_strtod_l+0xbb0>)
 80070b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b8:	4630      	mov	r0, r6
 80070ba:	4639      	mov	r1, r7
 80070bc:	f7f9 fd54 	bl	8000b68 <__aeabi_dcmpgt>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	d095      	beq.n	8006ff0 <_strtod_l+0xa10>
 80070c4:	e4da      	b.n	8006a7c <_strtod_l+0x49c>
 80070c6:	9b04      	ldr	r3, [sp, #16]
 80070c8:	b333      	cbz	r3, 8007118 <_strtod_l+0xb38>
 80070ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070cc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80070d0:	d822      	bhi.n	8007118 <_strtod_l+0xb38>
 80070d2:	a331      	add	r3, pc, #196	; (adr r3, 8007198 <_strtod_l+0xbb8>)
 80070d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d8:	4630      	mov	r0, r6
 80070da:	4639      	mov	r1, r7
 80070dc:	f7f9 fd30 	bl	8000b40 <__aeabi_dcmple>
 80070e0:	b1a0      	cbz	r0, 800710c <_strtod_l+0xb2c>
 80070e2:	4639      	mov	r1, r7
 80070e4:	4630      	mov	r0, r6
 80070e6:	f7f9 fd87 	bl	8000bf8 <__aeabi_d2uiz>
 80070ea:	2801      	cmp	r0, #1
 80070ec:	bf38      	it	cc
 80070ee:	2001      	movcc	r0, #1
 80070f0:	f7f9 fa30 	bl	8000554 <__aeabi_ui2d>
 80070f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070f6:	4606      	mov	r6, r0
 80070f8:	460f      	mov	r7, r1
 80070fa:	bb23      	cbnz	r3, 8007146 <_strtod_l+0xb66>
 80070fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007100:	9010      	str	r0, [sp, #64]	; 0x40
 8007102:	9311      	str	r3, [sp, #68]	; 0x44
 8007104:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007108:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800710c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800710e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007110:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007114:	1a9b      	subs	r3, r3, r2
 8007116:	930f      	str	r3, [sp, #60]	; 0x3c
 8007118:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800711c:	eeb0 0a48 	vmov.f32	s0, s16
 8007120:	eef0 0a68 	vmov.f32	s1, s17
 8007124:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007128:	f002 fae8 	bl	80096fc <__ulp>
 800712c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007130:	ec53 2b10 	vmov	r2, r3, d0
 8007134:	f7f9 fa88 	bl	8000648 <__aeabi_dmul>
 8007138:	ec53 2b18 	vmov	r2, r3, d8
 800713c:	f7f9 f8ce 	bl	80002dc <__adddf3>
 8007140:	4680      	mov	r8, r0
 8007142:	4689      	mov	r9, r1
 8007144:	e78d      	b.n	8007062 <_strtod_l+0xa82>
 8007146:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800714a:	e7db      	b.n	8007104 <_strtod_l+0xb24>
 800714c:	a314      	add	r3, pc, #80	; (adr r3, 80071a0 <_strtod_l+0xbc0>)
 800714e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007152:	f7f9 fceb 	bl	8000b2c <__aeabi_dcmplt>
 8007156:	e7b3      	b.n	80070c0 <_strtod_l+0xae0>
 8007158:	2300      	movs	r3, #0
 800715a:	930a      	str	r3, [sp, #40]	; 0x28
 800715c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800715e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	f7ff ba7c 	b.w	800665e <_strtod_l+0x7e>
 8007166:	2a65      	cmp	r2, #101	; 0x65
 8007168:	f43f ab75 	beq.w	8006856 <_strtod_l+0x276>
 800716c:	2a45      	cmp	r2, #69	; 0x45
 800716e:	f43f ab72 	beq.w	8006856 <_strtod_l+0x276>
 8007172:	2301      	movs	r3, #1
 8007174:	f7ff bbaa 	b.w	80068cc <_strtod_l+0x2ec>
 8007178:	00000000 	.word	0x00000000
 800717c:	bff00000 	.word	0xbff00000
 8007180:	00000000 	.word	0x00000000
 8007184:	3ff00000 	.word	0x3ff00000
 8007188:	94a03595 	.word	0x94a03595
 800718c:	3fdfffff 	.word	0x3fdfffff
 8007190:	35afe535 	.word	0x35afe535
 8007194:	3fe00000 	.word	0x3fe00000
 8007198:	ffc00000 	.word	0xffc00000
 800719c:	41dfffff 	.word	0x41dfffff
 80071a0:	94a03595 	.word	0x94a03595
 80071a4:	3fcfffff 	.word	0x3fcfffff
 80071a8:	3ff00000 	.word	0x3ff00000
 80071ac:	3fe00000 	.word	0x3fe00000
 80071b0:	7ff00000 	.word	0x7ff00000
 80071b4:	7fe00000 	.word	0x7fe00000
 80071b8:	7c9fffff 	.word	0x7c9fffff
 80071bc:	7fefffff 	.word	0x7fefffff

080071c0 <_strtod_r>:
 80071c0:	4b01      	ldr	r3, [pc, #4]	; (80071c8 <_strtod_r+0x8>)
 80071c2:	f7ff ba0d 	b.w	80065e0 <_strtod_l>
 80071c6:	bf00      	nop
 80071c8:	2000004c 	.word	0x2000004c

080071cc <_strtol_l.constprop.0>:
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071d2:	d001      	beq.n	80071d8 <_strtol_l.constprop.0+0xc>
 80071d4:	2b24      	cmp	r3, #36	; 0x24
 80071d6:	d906      	bls.n	80071e6 <_strtol_l.constprop.0+0x1a>
 80071d8:	f000 f95e 	bl	8007498 <__errno>
 80071dc:	2316      	movs	r3, #22
 80071de:	6003      	str	r3, [r0, #0]
 80071e0:	2000      	movs	r0, #0
 80071e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80072cc <_strtol_l.constprop.0+0x100>
 80071ea:	460d      	mov	r5, r1
 80071ec:	462e      	mov	r6, r5
 80071ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80071f2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80071f6:	f017 0708 	ands.w	r7, r7, #8
 80071fa:	d1f7      	bne.n	80071ec <_strtol_l.constprop.0+0x20>
 80071fc:	2c2d      	cmp	r4, #45	; 0x2d
 80071fe:	d132      	bne.n	8007266 <_strtol_l.constprop.0+0x9a>
 8007200:	782c      	ldrb	r4, [r5, #0]
 8007202:	2701      	movs	r7, #1
 8007204:	1cb5      	adds	r5, r6, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d05b      	beq.n	80072c2 <_strtol_l.constprop.0+0xf6>
 800720a:	2b10      	cmp	r3, #16
 800720c:	d109      	bne.n	8007222 <_strtol_l.constprop.0+0x56>
 800720e:	2c30      	cmp	r4, #48	; 0x30
 8007210:	d107      	bne.n	8007222 <_strtol_l.constprop.0+0x56>
 8007212:	782c      	ldrb	r4, [r5, #0]
 8007214:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007218:	2c58      	cmp	r4, #88	; 0x58
 800721a:	d14d      	bne.n	80072b8 <_strtol_l.constprop.0+0xec>
 800721c:	786c      	ldrb	r4, [r5, #1]
 800721e:	2310      	movs	r3, #16
 8007220:	3502      	adds	r5, #2
 8007222:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007226:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800722a:	f04f 0e00 	mov.w	lr, #0
 800722e:	fbb8 f9f3 	udiv	r9, r8, r3
 8007232:	4676      	mov	r6, lr
 8007234:	fb03 8a19 	mls	sl, r3, r9, r8
 8007238:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800723c:	f1bc 0f09 	cmp.w	ip, #9
 8007240:	d816      	bhi.n	8007270 <_strtol_l.constprop.0+0xa4>
 8007242:	4664      	mov	r4, ip
 8007244:	42a3      	cmp	r3, r4
 8007246:	dd24      	ble.n	8007292 <_strtol_l.constprop.0+0xc6>
 8007248:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800724c:	d008      	beq.n	8007260 <_strtol_l.constprop.0+0x94>
 800724e:	45b1      	cmp	r9, r6
 8007250:	d31c      	bcc.n	800728c <_strtol_l.constprop.0+0xc0>
 8007252:	d101      	bne.n	8007258 <_strtol_l.constprop.0+0x8c>
 8007254:	45a2      	cmp	sl, r4
 8007256:	db19      	blt.n	800728c <_strtol_l.constprop.0+0xc0>
 8007258:	fb06 4603 	mla	r6, r6, r3, r4
 800725c:	f04f 0e01 	mov.w	lr, #1
 8007260:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007264:	e7e8      	b.n	8007238 <_strtol_l.constprop.0+0x6c>
 8007266:	2c2b      	cmp	r4, #43	; 0x2b
 8007268:	bf04      	itt	eq
 800726a:	782c      	ldrbeq	r4, [r5, #0]
 800726c:	1cb5      	addeq	r5, r6, #2
 800726e:	e7ca      	b.n	8007206 <_strtol_l.constprop.0+0x3a>
 8007270:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007274:	f1bc 0f19 	cmp.w	ip, #25
 8007278:	d801      	bhi.n	800727e <_strtol_l.constprop.0+0xb2>
 800727a:	3c37      	subs	r4, #55	; 0x37
 800727c:	e7e2      	b.n	8007244 <_strtol_l.constprop.0+0x78>
 800727e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007282:	f1bc 0f19 	cmp.w	ip, #25
 8007286:	d804      	bhi.n	8007292 <_strtol_l.constprop.0+0xc6>
 8007288:	3c57      	subs	r4, #87	; 0x57
 800728a:	e7db      	b.n	8007244 <_strtol_l.constprop.0+0x78>
 800728c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8007290:	e7e6      	b.n	8007260 <_strtol_l.constprop.0+0x94>
 8007292:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8007296:	d105      	bne.n	80072a4 <_strtol_l.constprop.0+0xd8>
 8007298:	2322      	movs	r3, #34	; 0x22
 800729a:	6003      	str	r3, [r0, #0]
 800729c:	4646      	mov	r6, r8
 800729e:	b942      	cbnz	r2, 80072b2 <_strtol_l.constprop.0+0xe6>
 80072a0:	4630      	mov	r0, r6
 80072a2:	e79e      	b.n	80071e2 <_strtol_l.constprop.0+0x16>
 80072a4:	b107      	cbz	r7, 80072a8 <_strtol_l.constprop.0+0xdc>
 80072a6:	4276      	negs	r6, r6
 80072a8:	2a00      	cmp	r2, #0
 80072aa:	d0f9      	beq.n	80072a0 <_strtol_l.constprop.0+0xd4>
 80072ac:	f1be 0f00 	cmp.w	lr, #0
 80072b0:	d000      	beq.n	80072b4 <_strtol_l.constprop.0+0xe8>
 80072b2:	1e69      	subs	r1, r5, #1
 80072b4:	6011      	str	r1, [r2, #0]
 80072b6:	e7f3      	b.n	80072a0 <_strtol_l.constprop.0+0xd4>
 80072b8:	2430      	movs	r4, #48	; 0x30
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d1b1      	bne.n	8007222 <_strtol_l.constprop.0+0x56>
 80072be:	2308      	movs	r3, #8
 80072c0:	e7af      	b.n	8007222 <_strtol_l.constprop.0+0x56>
 80072c2:	2c30      	cmp	r4, #48	; 0x30
 80072c4:	d0a5      	beq.n	8007212 <_strtol_l.constprop.0+0x46>
 80072c6:	230a      	movs	r3, #10
 80072c8:	e7ab      	b.n	8007222 <_strtol_l.constprop.0+0x56>
 80072ca:	bf00      	nop
 80072cc:	08009eb9 	.word	0x08009eb9

080072d0 <_strtol_r>:
 80072d0:	f7ff bf7c 	b.w	80071cc <_strtol_l.constprop.0>

080072d4 <_fwalk_sglue>:
 80072d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072d8:	4607      	mov	r7, r0
 80072da:	4688      	mov	r8, r1
 80072dc:	4614      	mov	r4, r2
 80072de:	2600      	movs	r6, #0
 80072e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072e4:	f1b9 0901 	subs.w	r9, r9, #1
 80072e8:	d505      	bpl.n	80072f6 <_fwalk_sglue+0x22>
 80072ea:	6824      	ldr	r4, [r4, #0]
 80072ec:	2c00      	cmp	r4, #0
 80072ee:	d1f7      	bne.n	80072e0 <_fwalk_sglue+0xc>
 80072f0:	4630      	mov	r0, r6
 80072f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072f6:	89ab      	ldrh	r3, [r5, #12]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d907      	bls.n	800730c <_fwalk_sglue+0x38>
 80072fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007300:	3301      	adds	r3, #1
 8007302:	d003      	beq.n	800730c <_fwalk_sglue+0x38>
 8007304:	4629      	mov	r1, r5
 8007306:	4638      	mov	r0, r7
 8007308:	47c0      	blx	r8
 800730a:	4306      	orrs	r6, r0
 800730c:	3568      	adds	r5, #104	; 0x68
 800730e:	e7e9      	b.n	80072e4 <_fwalk_sglue+0x10>

08007310 <__swhatbuf_r>:
 8007310:	b570      	push	{r4, r5, r6, lr}
 8007312:	460c      	mov	r4, r1
 8007314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007318:	2900      	cmp	r1, #0
 800731a:	b096      	sub	sp, #88	; 0x58
 800731c:	4615      	mov	r5, r2
 800731e:	461e      	mov	r6, r3
 8007320:	da0d      	bge.n	800733e <__swhatbuf_r+0x2e>
 8007322:	89a3      	ldrh	r3, [r4, #12]
 8007324:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007328:	f04f 0100 	mov.w	r1, #0
 800732c:	bf0c      	ite	eq
 800732e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007332:	2340      	movne	r3, #64	; 0x40
 8007334:	2000      	movs	r0, #0
 8007336:	6031      	str	r1, [r6, #0]
 8007338:	602b      	str	r3, [r5, #0]
 800733a:	b016      	add	sp, #88	; 0x58
 800733c:	bd70      	pop	{r4, r5, r6, pc}
 800733e:	466a      	mov	r2, sp
 8007340:	f000 f878 	bl	8007434 <_fstat_r>
 8007344:	2800      	cmp	r0, #0
 8007346:	dbec      	blt.n	8007322 <__swhatbuf_r+0x12>
 8007348:	9901      	ldr	r1, [sp, #4]
 800734a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800734e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007352:	4259      	negs	r1, r3
 8007354:	4159      	adcs	r1, r3
 8007356:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800735a:	e7eb      	b.n	8007334 <__swhatbuf_r+0x24>

0800735c <__smakebuf_r>:
 800735c:	898b      	ldrh	r3, [r1, #12]
 800735e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007360:	079d      	lsls	r5, r3, #30
 8007362:	4606      	mov	r6, r0
 8007364:	460c      	mov	r4, r1
 8007366:	d507      	bpl.n	8007378 <__smakebuf_r+0x1c>
 8007368:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800736c:	6023      	str	r3, [r4, #0]
 800736e:	6123      	str	r3, [r4, #16]
 8007370:	2301      	movs	r3, #1
 8007372:	6163      	str	r3, [r4, #20]
 8007374:	b002      	add	sp, #8
 8007376:	bd70      	pop	{r4, r5, r6, pc}
 8007378:	ab01      	add	r3, sp, #4
 800737a:	466a      	mov	r2, sp
 800737c:	f7ff ffc8 	bl	8007310 <__swhatbuf_r>
 8007380:	9900      	ldr	r1, [sp, #0]
 8007382:	4605      	mov	r5, r0
 8007384:	4630      	mov	r0, r6
 8007386:	f7fe fb69 	bl	8005a5c <_malloc_r>
 800738a:	b948      	cbnz	r0, 80073a0 <__smakebuf_r+0x44>
 800738c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007390:	059a      	lsls	r2, r3, #22
 8007392:	d4ef      	bmi.n	8007374 <__smakebuf_r+0x18>
 8007394:	f023 0303 	bic.w	r3, r3, #3
 8007398:	f043 0302 	orr.w	r3, r3, #2
 800739c:	81a3      	strh	r3, [r4, #12]
 800739e:	e7e3      	b.n	8007368 <__smakebuf_r+0xc>
 80073a0:	89a3      	ldrh	r3, [r4, #12]
 80073a2:	6020      	str	r0, [r4, #0]
 80073a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073a8:	81a3      	strh	r3, [r4, #12]
 80073aa:	9b00      	ldr	r3, [sp, #0]
 80073ac:	6163      	str	r3, [r4, #20]
 80073ae:	9b01      	ldr	r3, [sp, #4]
 80073b0:	6120      	str	r0, [r4, #16]
 80073b2:	b15b      	cbz	r3, 80073cc <__smakebuf_r+0x70>
 80073b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073b8:	4630      	mov	r0, r6
 80073ba:	f000 f84d 	bl	8007458 <_isatty_r>
 80073be:	b128      	cbz	r0, 80073cc <__smakebuf_r+0x70>
 80073c0:	89a3      	ldrh	r3, [r4, #12]
 80073c2:	f023 0303 	bic.w	r3, r3, #3
 80073c6:	f043 0301 	orr.w	r3, r3, #1
 80073ca:	81a3      	strh	r3, [r4, #12]
 80073cc:	89a3      	ldrh	r3, [r4, #12]
 80073ce:	431d      	orrs	r5, r3
 80073d0:	81a5      	strh	r5, [r4, #12]
 80073d2:	e7cf      	b.n	8007374 <__smakebuf_r+0x18>

080073d4 <iprintf>:
 80073d4:	b40f      	push	{r0, r1, r2, r3}
 80073d6:	b507      	push	{r0, r1, r2, lr}
 80073d8:	4906      	ldr	r1, [pc, #24]	; (80073f4 <iprintf+0x20>)
 80073da:	ab04      	add	r3, sp, #16
 80073dc:	6808      	ldr	r0, [r1, #0]
 80073de:	f853 2b04 	ldr.w	r2, [r3], #4
 80073e2:	6881      	ldr	r1, [r0, #8]
 80073e4:	9301      	str	r3, [sp, #4]
 80073e6:	f001 fc43 	bl	8008c70 <_vfiprintf_r>
 80073ea:	b003      	add	sp, #12
 80073ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80073f0:	b004      	add	sp, #16
 80073f2:	4770      	bx	lr
 80073f4:	20000204 	.word	0x20000204

080073f8 <strncmp>:
 80073f8:	b510      	push	{r4, lr}
 80073fa:	b16a      	cbz	r2, 8007418 <strncmp+0x20>
 80073fc:	3901      	subs	r1, #1
 80073fe:	1884      	adds	r4, r0, r2
 8007400:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007404:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007408:	429a      	cmp	r2, r3
 800740a:	d103      	bne.n	8007414 <strncmp+0x1c>
 800740c:	42a0      	cmp	r0, r4
 800740e:	d001      	beq.n	8007414 <strncmp+0x1c>
 8007410:	2a00      	cmp	r2, #0
 8007412:	d1f5      	bne.n	8007400 <strncmp+0x8>
 8007414:	1ad0      	subs	r0, r2, r3
 8007416:	bd10      	pop	{r4, pc}
 8007418:	4610      	mov	r0, r2
 800741a:	e7fc      	b.n	8007416 <strncmp+0x1e>

0800741c <memset>:
 800741c:	4402      	add	r2, r0
 800741e:	4603      	mov	r3, r0
 8007420:	4293      	cmp	r3, r2
 8007422:	d100      	bne.n	8007426 <memset+0xa>
 8007424:	4770      	bx	lr
 8007426:	f803 1b01 	strb.w	r1, [r3], #1
 800742a:	e7f9      	b.n	8007420 <memset+0x4>

0800742c <_localeconv_r>:
 800742c:	4800      	ldr	r0, [pc, #0]	; (8007430 <_localeconv_r+0x4>)
 800742e:	4770      	bx	lr
 8007430:	2000013c 	.word	0x2000013c

08007434 <_fstat_r>:
 8007434:	b538      	push	{r3, r4, r5, lr}
 8007436:	4d07      	ldr	r5, [pc, #28]	; (8007454 <_fstat_r+0x20>)
 8007438:	2300      	movs	r3, #0
 800743a:	4604      	mov	r4, r0
 800743c:	4608      	mov	r0, r1
 800743e:	4611      	mov	r1, r2
 8007440:	602b      	str	r3, [r5, #0]
 8007442:	f7fa fb8a 	bl	8001b5a <_fstat>
 8007446:	1c43      	adds	r3, r0, #1
 8007448:	d102      	bne.n	8007450 <_fstat_r+0x1c>
 800744a:	682b      	ldr	r3, [r5, #0]
 800744c:	b103      	cbz	r3, 8007450 <_fstat_r+0x1c>
 800744e:	6023      	str	r3, [r4, #0]
 8007450:	bd38      	pop	{r3, r4, r5, pc}
 8007452:	bf00      	nop
 8007454:	2000054c 	.word	0x2000054c

08007458 <_isatty_r>:
 8007458:	b538      	push	{r3, r4, r5, lr}
 800745a:	4d06      	ldr	r5, [pc, #24]	; (8007474 <_isatty_r+0x1c>)
 800745c:	2300      	movs	r3, #0
 800745e:	4604      	mov	r4, r0
 8007460:	4608      	mov	r0, r1
 8007462:	602b      	str	r3, [r5, #0]
 8007464:	f7fa fb89 	bl	8001b7a <_isatty>
 8007468:	1c43      	adds	r3, r0, #1
 800746a:	d102      	bne.n	8007472 <_isatty_r+0x1a>
 800746c:	682b      	ldr	r3, [r5, #0]
 800746e:	b103      	cbz	r3, 8007472 <_isatty_r+0x1a>
 8007470:	6023      	str	r3, [r4, #0]
 8007472:	bd38      	pop	{r3, r4, r5, pc}
 8007474:	2000054c 	.word	0x2000054c

08007478 <_sbrk_r>:
 8007478:	b538      	push	{r3, r4, r5, lr}
 800747a:	4d06      	ldr	r5, [pc, #24]	; (8007494 <_sbrk_r+0x1c>)
 800747c:	2300      	movs	r3, #0
 800747e:	4604      	mov	r4, r0
 8007480:	4608      	mov	r0, r1
 8007482:	602b      	str	r3, [r5, #0]
 8007484:	f7fa fb92 	bl	8001bac <_sbrk>
 8007488:	1c43      	adds	r3, r0, #1
 800748a:	d102      	bne.n	8007492 <_sbrk_r+0x1a>
 800748c:	682b      	ldr	r3, [r5, #0]
 800748e:	b103      	cbz	r3, 8007492 <_sbrk_r+0x1a>
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	bd38      	pop	{r3, r4, r5, pc}
 8007494:	2000054c 	.word	0x2000054c

08007498 <__errno>:
 8007498:	4b01      	ldr	r3, [pc, #4]	; (80074a0 <__errno+0x8>)
 800749a:	6818      	ldr	r0, [r3, #0]
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	20000204 	.word	0x20000204

080074a4 <__libc_init_array>:
 80074a4:	b570      	push	{r4, r5, r6, lr}
 80074a6:	4d0d      	ldr	r5, [pc, #52]	; (80074dc <__libc_init_array+0x38>)
 80074a8:	4c0d      	ldr	r4, [pc, #52]	; (80074e0 <__libc_init_array+0x3c>)
 80074aa:	1b64      	subs	r4, r4, r5
 80074ac:	10a4      	asrs	r4, r4, #2
 80074ae:	2600      	movs	r6, #0
 80074b0:	42a6      	cmp	r6, r4
 80074b2:	d109      	bne.n	80074c8 <__libc_init_array+0x24>
 80074b4:	4d0b      	ldr	r5, [pc, #44]	; (80074e4 <__libc_init_array+0x40>)
 80074b6:	4c0c      	ldr	r4, [pc, #48]	; (80074e8 <__libc_init_array+0x44>)
 80074b8:	f002 fc70 	bl	8009d9c <_init>
 80074bc:	1b64      	subs	r4, r4, r5
 80074be:	10a4      	asrs	r4, r4, #2
 80074c0:	2600      	movs	r6, #0
 80074c2:	42a6      	cmp	r6, r4
 80074c4:	d105      	bne.n	80074d2 <__libc_init_array+0x2e>
 80074c6:	bd70      	pop	{r4, r5, r6, pc}
 80074c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80074cc:	4798      	blx	r3
 80074ce:	3601      	adds	r6, #1
 80074d0:	e7ee      	b.n	80074b0 <__libc_init_array+0xc>
 80074d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80074d6:	4798      	blx	r3
 80074d8:	3601      	adds	r6, #1
 80074da:	e7f2      	b.n	80074c2 <__libc_init_array+0x1e>
 80074dc:	0800a250 	.word	0x0800a250
 80074e0:	0800a250 	.word	0x0800a250
 80074e4:	0800a250 	.word	0x0800a250
 80074e8:	0800a254 	.word	0x0800a254

080074ec <__retarget_lock_init_recursive>:
 80074ec:	4770      	bx	lr

080074ee <__retarget_lock_acquire_recursive>:
 80074ee:	4770      	bx	lr

080074f0 <__retarget_lock_release_recursive>:
 80074f0:	4770      	bx	lr

080074f2 <memcpy>:
 80074f2:	440a      	add	r2, r1
 80074f4:	4291      	cmp	r1, r2
 80074f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80074fa:	d100      	bne.n	80074fe <memcpy+0xc>
 80074fc:	4770      	bx	lr
 80074fe:	b510      	push	{r4, lr}
 8007500:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007504:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007508:	4291      	cmp	r1, r2
 800750a:	d1f9      	bne.n	8007500 <memcpy+0xe>
 800750c:	bd10      	pop	{r4, pc}
	...

08007510 <nan>:
 8007510:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007518 <nan+0x8>
 8007514:	4770      	bx	lr
 8007516:	bf00      	nop
 8007518:	00000000 	.word	0x00000000
 800751c:	7ff80000 	.word	0x7ff80000

08007520 <nanf>:
 8007520:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007528 <nanf+0x8>
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	7fc00000 	.word	0x7fc00000

0800752c <quorem>:
 800752c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007530:	6903      	ldr	r3, [r0, #16]
 8007532:	690c      	ldr	r4, [r1, #16]
 8007534:	42a3      	cmp	r3, r4
 8007536:	4607      	mov	r7, r0
 8007538:	db7e      	blt.n	8007638 <quorem+0x10c>
 800753a:	3c01      	subs	r4, #1
 800753c:	f101 0814 	add.w	r8, r1, #20
 8007540:	f100 0514 	add.w	r5, r0, #20
 8007544:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007548:	9301      	str	r3, [sp, #4]
 800754a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800754e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007552:	3301      	adds	r3, #1
 8007554:	429a      	cmp	r2, r3
 8007556:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800755a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800755e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007562:	d331      	bcc.n	80075c8 <quorem+0x9c>
 8007564:	f04f 0e00 	mov.w	lr, #0
 8007568:	4640      	mov	r0, r8
 800756a:	46ac      	mov	ip, r5
 800756c:	46f2      	mov	sl, lr
 800756e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007572:	b293      	uxth	r3, r2
 8007574:	fb06 e303 	mla	r3, r6, r3, lr
 8007578:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800757c:	0c1a      	lsrs	r2, r3, #16
 800757e:	b29b      	uxth	r3, r3
 8007580:	ebaa 0303 	sub.w	r3, sl, r3
 8007584:	f8dc a000 	ldr.w	sl, [ip]
 8007588:	fa13 f38a 	uxtah	r3, r3, sl
 800758c:	fb06 220e 	mla	r2, r6, lr, r2
 8007590:	9300      	str	r3, [sp, #0]
 8007592:	9b00      	ldr	r3, [sp, #0]
 8007594:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007598:	b292      	uxth	r2, r2
 800759a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800759e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075a2:	f8bd 3000 	ldrh.w	r3, [sp]
 80075a6:	4581      	cmp	r9, r0
 80075a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075ac:	f84c 3b04 	str.w	r3, [ip], #4
 80075b0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80075b4:	d2db      	bcs.n	800756e <quorem+0x42>
 80075b6:	f855 300b 	ldr.w	r3, [r5, fp]
 80075ba:	b92b      	cbnz	r3, 80075c8 <quorem+0x9c>
 80075bc:	9b01      	ldr	r3, [sp, #4]
 80075be:	3b04      	subs	r3, #4
 80075c0:	429d      	cmp	r5, r3
 80075c2:	461a      	mov	r2, r3
 80075c4:	d32c      	bcc.n	8007620 <quorem+0xf4>
 80075c6:	613c      	str	r4, [r7, #16]
 80075c8:	4638      	mov	r0, r7
 80075ca:	f001 fff1 	bl	80095b0 <__mcmp>
 80075ce:	2800      	cmp	r0, #0
 80075d0:	db22      	blt.n	8007618 <quorem+0xec>
 80075d2:	3601      	adds	r6, #1
 80075d4:	4629      	mov	r1, r5
 80075d6:	2000      	movs	r0, #0
 80075d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80075dc:	f8d1 c000 	ldr.w	ip, [r1]
 80075e0:	b293      	uxth	r3, r2
 80075e2:	1ac3      	subs	r3, r0, r3
 80075e4:	0c12      	lsrs	r2, r2, #16
 80075e6:	fa13 f38c 	uxtah	r3, r3, ip
 80075ea:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80075ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075f8:	45c1      	cmp	r9, r8
 80075fa:	f841 3b04 	str.w	r3, [r1], #4
 80075fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007602:	d2e9      	bcs.n	80075d8 <quorem+0xac>
 8007604:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007608:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800760c:	b922      	cbnz	r2, 8007618 <quorem+0xec>
 800760e:	3b04      	subs	r3, #4
 8007610:	429d      	cmp	r5, r3
 8007612:	461a      	mov	r2, r3
 8007614:	d30a      	bcc.n	800762c <quorem+0x100>
 8007616:	613c      	str	r4, [r7, #16]
 8007618:	4630      	mov	r0, r6
 800761a:	b003      	add	sp, #12
 800761c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007620:	6812      	ldr	r2, [r2, #0]
 8007622:	3b04      	subs	r3, #4
 8007624:	2a00      	cmp	r2, #0
 8007626:	d1ce      	bne.n	80075c6 <quorem+0x9a>
 8007628:	3c01      	subs	r4, #1
 800762a:	e7c9      	b.n	80075c0 <quorem+0x94>
 800762c:	6812      	ldr	r2, [r2, #0]
 800762e:	3b04      	subs	r3, #4
 8007630:	2a00      	cmp	r2, #0
 8007632:	d1f0      	bne.n	8007616 <quorem+0xea>
 8007634:	3c01      	subs	r4, #1
 8007636:	e7eb      	b.n	8007610 <quorem+0xe4>
 8007638:	2000      	movs	r0, #0
 800763a:	e7ee      	b.n	800761a <quorem+0xee>
 800763c:	0000      	movs	r0, r0
	...

08007640 <_dtoa_r>:
 8007640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007644:	ed2d 8b04 	vpush	{d8-d9}
 8007648:	69c5      	ldr	r5, [r0, #28]
 800764a:	b093      	sub	sp, #76	; 0x4c
 800764c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007650:	ec57 6b10 	vmov	r6, r7, d0
 8007654:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007658:	9107      	str	r1, [sp, #28]
 800765a:	4604      	mov	r4, r0
 800765c:	920a      	str	r2, [sp, #40]	; 0x28
 800765e:	930d      	str	r3, [sp, #52]	; 0x34
 8007660:	b975      	cbnz	r5, 8007680 <_dtoa_r+0x40>
 8007662:	2010      	movs	r0, #16
 8007664:	f7fe f9d2 	bl	8005a0c <malloc>
 8007668:	4602      	mov	r2, r0
 800766a:	61e0      	str	r0, [r4, #28]
 800766c:	b920      	cbnz	r0, 8007678 <_dtoa_r+0x38>
 800766e:	4bae      	ldr	r3, [pc, #696]	; (8007928 <_dtoa_r+0x2e8>)
 8007670:	21ef      	movs	r1, #239	; 0xef
 8007672:	48ae      	ldr	r0, [pc, #696]	; (800792c <_dtoa_r+0x2ec>)
 8007674:	f002 faf8 	bl	8009c68 <__assert_func>
 8007678:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800767c:	6005      	str	r5, [r0, #0]
 800767e:	60c5      	str	r5, [r0, #12]
 8007680:	69e3      	ldr	r3, [r4, #28]
 8007682:	6819      	ldr	r1, [r3, #0]
 8007684:	b151      	cbz	r1, 800769c <_dtoa_r+0x5c>
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	604a      	str	r2, [r1, #4]
 800768a:	2301      	movs	r3, #1
 800768c:	4093      	lsls	r3, r2
 800768e:	608b      	str	r3, [r1, #8]
 8007690:	4620      	mov	r0, r4
 8007692:	f001 fd07 	bl	80090a4 <_Bfree>
 8007696:	69e3      	ldr	r3, [r4, #28]
 8007698:	2200      	movs	r2, #0
 800769a:	601a      	str	r2, [r3, #0]
 800769c:	1e3b      	subs	r3, r7, #0
 800769e:	bfbb      	ittet	lt
 80076a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80076a4:	9303      	strlt	r3, [sp, #12]
 80076a6:	2300      	movge	r3, #0
 80076a8:	2201      	movlt	r2, #1
 80076aa:	bfac      	ite	ge
 80076ac:	f8c8 3000 	strge.w	r3, [r8]
 80076b0:	f8c8 2000 	strlt.w	r2, [r8]
 80076b4:	4b9e      	ldr	r3, [pc, #632]	; (8007930 <_dtoa_r+0x2f0>)
 80076b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80076ba:	ea33 0308 	bics.w	r3, r3, r8
 80076be:	d11b      	bne.n	80076f8 <_dtoa_r+0xb8>
 80076c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80076c6:	6013      	str	r3, [r2, #0]
 80076c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80076cc:	4333      	orrs	r3, r6
 80076ce:	f000 8593 	beq.w	80081f8 <_dtoa_r+0xbb8>
 80076d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076d4:	b963      	cbnz	r3, 80076f0 <_dtoa_r+0xb0>
 80076d6:	4b97      	ldr	r3, [pc, #604]	; (8007934 <_dtoa_r+0x2f4>)
 80076d8:	e027      	b.n	800772a <_dtoa_r+0xea>
 80076da:	4b97      	ldr	r3, [pc, #604]	; (8007938 <_dtoa_r+0x2f8>)
 80076dc:	9300      	str	r3, [sp, #0]
 80076de:	3308      	adds	r3, #8
 80076e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076e2:	6013      	str	r3, [r2, #0]
 80076e4:	9800      	ldr	r0, [sp, #0]
 80076e6:	b013      	add	sp, #76	; 0x4c
 80076e8:	ecbd 8b04 	vpop	{d8-d9}
 80076ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f0:	4b90      	ldr	r3, [pc, #576]	; (8007934 <_dtoa_r+0x2f4>)
 80076f2:	9300      	str	r3, [sp, #0]
 80076f4:	3303      	adds	r3, #3
 80076f6:	e7f3      	b.n	80076e0 <_dtoa_r+0xa0>
 80076f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076fc:	2200      	movs	r2, #0
 80076fe:	ec51 0b17 	vmov	r0, r1, d7
 8007702:	eeb0 8a47 	vmov.f32	s16, s14
 8007706:	eef0 8a67 	vmov.f32	s17, s15
 800770a:	2300      	movs	r3, #0
 800770c:	f7f9 fa04 	bl	8000b18 <__aeabi_dcmpeq>
 8007710:	4681      	mov	r9, r0
 8007712:	b160      	cbz	r0, 800772e <_dtoa_r+0xee>
 8007714:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007716:	2301      	movs	r3, #1
 8007718:	6013      	str	r3, [r2, #0]
 800771a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800771c:	2b00      	cmp	r3, #0
 800771e:	f000 8568 	beq.w	80081f2 <_dtoa_r+0xbb2>
 8007722:	4b86      	ldr	r3, [pc, #536]	; (800793c <_dtoa_r+0x2fc>)
 8007724:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007726:	6013      	str	r3, [r2, #0]
 8007728:	3b01      	subs	r3, #1
 800772a:	9300      	str	r3, [sp, #0]
 800772c:	e7da      	b.n	80076e4 <_dtoa_r+0xa4>
 800772e:	aa10      	add	r2, sp, #64	; 0x40
 8007730:	a911      	add	r1, sp, #68	; 0x44
 8007732:	4620      	mov	r0, r4
 8007734:	eeb0 0a48 	vmov.f32	s0, s16
 8007738:	eef0 0a68 	vmov.f32	s1, s17
 800773c:	f002 f84e 	bl	80097dc <__d2b>
 8007740:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007744:	4682      	mov	sl, r0
 8007746:	2d00      	cmp	r5, #0
 8007748:	d07f      	beq.n	800784a <_dtoa_r+0x20a>
 800774a:	ee18 3a90 	vmov	r3, s17
 800774e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007752:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007756:	ec51 0b18 	vmov	r0, r1, d8
 800775a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800775e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007762:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007766:	4619      	mov	r1, r3
 8007768:	2200      	movs	r2, #0
 800776a:	4b75      	ldr	r3, [pc, #468]	; (8007940 <_dtoa_r+0x300>)
 800776c:	f7f8 fdb4 	bl	80002d8 <__aeabi_dsub>
 8007770:	a367      	add	r3, pc, #412	; (adr r3, 8007910 <_dtoa_r+0x2d0>)
 8007772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007776:	f7f8 ff67 	bl	8000648 <__aeabi_dmul>
 800777a:	a367      	add	r3, pc, #412	; (adr r3, 8007918 <_dtoa_r+0x2d8>)
 800777c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007780:	f7f8 fdac 	bl	80002dc <__adddf3>
 8007784:	4606      	mov	r6, r0
 8007786:	4628      	mov	r0, r5
 8007788:	460f      	mov	r7, r1
 800778a:	f7f8 fef3 	bl	8000574 <__aeabi_i2d>
 800778e:	a364      	add	r3, pc, #400	; (adr r3, 8007920 <_dtoa_r+0x2e0>)
 8007790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007794:	f7f8 ff58 	bl	8000648 <__aeabi_dmul>
 8007798:	4602      	mov	r2, r0
 800779a:	460b      	mov	r3, r1
 800779c:	4630      	mov	r0, r6
 800779e:	4639      	mov	r1, r7
 80077a0:	f7f8 fd9c 	bl	80002dc <__adddf3>
 80077a4:	4606      	mov	r6, r0
 80077a6:	460f      	mov	r7, r1
 80077a8:	f7f9 f9fe 	bl	8000ba8 <__aeabi_d2iz>
 80077ac:	2200      	movs	r2, #0
 80077ae:	4683      	mov	fp, r0
 80077b0:	2300      	movs	r3, #0
 80077b2:	4630      	mov	r0, r6
 80077b4:	4639      	mov	r1, r7
 80077b6:	f7f9 f9b9 	bl	8000b2c <__aeabi_dcmplt>
 80077ba:	b148      	cbz	r0, 80077d0 <_dtoa_r+0x190>
 80077bc:	4658      	mov	r0, fp
 80077be:	f7f8 fed9 	bl	8000574 <__aeabi_i2d>
 80077c2:	4632      	mov	r2, r6
 80077c4:	463b      	mov	r3, r7
 80077c6:	f7f9 f9a7 	bl	8000b18 <__aeabi_dcmpeq>
 80077ca:	b908      	cbnz	r0, 80077d0 <_dtoa_r+0x190>
 80077cc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80077d0:	f1bb 0f16 	cmp.w	fp, #22
 80077d4:	d857      	bhi.n	8007886 <_dtoa_r+0x246>
 80077d6:	4b5b      	ldr	r3, [pc, #364]	; (8007944 <_dtoa_r+0x304>)
 80077d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80077dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e0:	ec51 0b18 	vmov	r0, r1, d8
 80077e4:	f7f9 f9a2 	bl	8000b2c <__aeabi_dcmplt>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	d04e      	beq.n	800788a <_dtoa_r+0x24a>
 80077ec:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80077f0:	2300      	movs	r3, #0
 80077f2:	930c      	str	r3, [sp, #48]	; 0x30
 80077f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077f6:	1b5b      	subs	r3, r3, r5
 80077f8:	1e5a      	subs	r2, r3, #1
 80077fa:	bf45      	ittet	mi
 80077fc:	f1c3 0301 	rsbmi	r3, r3, #1
 8007800:	9305      	strmi	r3, [sp, #20]
 8007802:	2300      	movpl	r3, #0
 8007804:	2300      	movmi	r3, #0
 8007806:	9206      	str	r2, [sp, #24]
 8007808:	bf54      	ite	pl
 800780a:	9305      	strpl	r3, [sp, #20]
 800780c:	9306      	strmi	r3, [sp, #24]
 800780e:	f1bb 0f00 	cmp.w	fp, #0
 8007812:	db3c      	blt.n	800788e <_dtoa_r+0x24e>
 8007814:	9b06      	ldr	r3, [sp, #24]
 8007816:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800781a:	445b      	add	r3, fp
 800781c:	9306      	str	r3, [sp, #24]
 800781e:	2300      	movs	r3, #0
 8007820:	9308      	str	r3, [sp, #32]
 8007822:	9b07      	ldr	r3, [sp, #28]
 8007824:	2b09      	cmp	r3, #9
 8007826:	d868      	bhi.n	80078fa <_dtoa_r+0x2ba>
 8007828:	2b05      	cmp	r3, #5
 800782a:	bfc4      	itt	gt
 800782c:	3b04      	subgt	r3, #4
 800782e:	9307      	strgt	r3, [sp, #28]
 8007830:	9b07      	ldr	r3, [sp, #28]
 8007832:	f1a3 0302 	sub.w	r3, r3, #2
 8007836:	bfcc      	ite	gt
 8007838:	2500      	movgt	r5, #0
 800783a:	2501      	movle	r5, #1
 800783c:	2b03      	cmp	r3, #3
 800783e:	f200 8085 	bhi.w	800794c <_dtoa_r+0x30c>
 8007842:	e8df f003 	tbb	[pc, r3]
 8007846:	3b2e      	.short	0x3b2e
 8007848:	5839      	.short	0x5839
 800784a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800784e:	441d      	add	r5, r3
 8007850:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007854:	2b20      	cmp	r3, #32
 8007856:	bfc1      	itttt	gt
 8007858:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800785c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007860:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007864:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007868:	bfd6      	itet	le
 800786a:	f1c3 0320 	rsble	r3, r3, #32
 800786e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007872:	fa06 f003 	lslle.w	r0, r6, r3
 8007876:	f7f8 fe6d 	bl	8000554 <__aeabi_ui2d>
 800787a:	2201      	movs	r2, #1
 800787c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007880:	3d01      	subs	r5, #1
 8007882:	920e      	str	r2, [sp, #56]	; 0x38
 8007884:	e76f      	b.n	8007766 <_dtoa_r+0x126>
 8007886:	2301      	movs	r3, #1
 8007888:	e7b3      	b.n	80077f2 <_dtoa_r+0x1b2>
 800788a:	900c      	str	r0, [sp, #48]	; 0x30
 800788c:	e7b2      	b.n	80077f4 <_dtoa_r+0x1b4>
 800788e:	9b05      	ldr	r3, [sp, #20]
 8007890:	eba3 030b 	sub.w	r3, r3, fp
 8007894:	9305      	str	r3, [sp, #20]
 8007896:	f1cb 0300 	rsb	r3, fp, #0
 800789a:	9308      	str	r3, [sp, #32]
 800789c:	2300      	movs	r3, #0
 800789e:	930b      	str	r3, [sp, #44]	; 0x2c
 80078a0:	e7bf      	b.n	8007822 <_dtoa_r+0x1e2>
 80078a2:	2300      	movs	r3, #0
 80078a4:	9309      	str	r3, [sp, #36]	; 0x24
 80078a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	dc52      	bgt.n	8007952 <_dtoa_r+0x312>
 80078ac:	2301      	movs	r3, #1
 80078ae:	9301      	str	r3, [sp, #4]
 80078b0:	9304      	str	r3, [sp, #16]
 80078b2:	461a      	mov	r2, r3
 80078b4:	920a      	str	r2, [sp, #40]	; 0x28
 80078b6:	e00b      	b.n	80078d0 <_dtoa_r+0x290>
 80078b8:	2301      	movs	r3, #1
 80078ba:	e7f3      	b.n	80078a4 <_dtoa_r+0x264>
 80078bc:	2300      	movs	r3, #0
 80078be:	9309      	str	r3, [sp, #36]	; 0x24
 80078c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078c2:	445b      	add	r3, fp
 80078c4:	9301      	str	r3, [sp, #4]
 80078c6:	3301      	adds	r3, #1
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	9304      	str	r3, [sp, #16]
 80078cc:	bfb8      	it	lt
 80078ce:	2301      	movlt	r3, #1
 80078d0:	69e0      	ldr	r0, [r4, #28]
 80078d2:	2100      	movs	r1, #0
 80078d4:	2204      	movs	r2, #4
 80078d6:	f102 0614 	add.w	r6, r2, #20
 80078da:	429e      	cmp	r6, r3
 80078dc:	d93d      	bls.n	800795a <_dtoa_r+0x31a>
 80078de:	6041      	str	r1, [r0, #4]
 80078e0:	4620      	mov	r0, r4
 80078e2:	f001 fb9f 	bl	8009024 <_Balloc>
 80078e6:	9000      	str	r0, [sp, #0]
 80078e8:	2800      	cmp	r0, #0
 80078ea:	d139      	bne.n	8007960 <_dtoa_r+0x320>
 80078ec:	4b16      	ldr	r3, [pc, #88]	; (8007948 <_dtoa_r+0x308>)
 80078ee:	4602      	mov	r2, r0
 80078f0:	f240 11af 	movw	r1, #431	; 0x1af
 80078f4:	e6bd      	b.n	8007672 <_dtoa_r+0x32>
 80078f6:	2301      	movs	r3, #1
 80078f8:	e7e1      	b.n	80078be <_dtoa_r+0x27e>
 80078fa:	2501      	movs	r5, #1
 80078fc:	2300      	movs	r3, #0
 80078fe:	9307      	str	r3, [sp, #28]
 8007900:	9509      	str	r5, [sp, #36]	; 0x24
 8007902:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007906:	9301      	str	r3, [sp, #4]
 8007908:	9304      	str	r3, [sp, #16]
 800790a:	2200      	movs	r2, #0
 800790c:	2312      	movs	r3, #18
 800790e:	e7d1      	b.n	80078b4 <_dtoa_r+0x274>
 8007910:	636f4361 	.word	0x636f4361
 8007914:	3fd287a7 	.word	0x3fd287a7
 8007918:	8b60c8b3 	.word	0x8b60c8b3
 800791c:	3fc68a28 	.word	0x3fc68a28
 8007920:	509f79fb 	.word	0x509f79fb
 8007924:	3fd34413 	.word	0x3fd34413
 8007928:	08009fc6 	.word	0x08009fc6
 800792c:	08009fdd 	.word	0x08009fdd
 8007930:	7ff00000 	.word	0x7ff00000
 8007934:	08009fc2 	.word	0x08009fc2
 8007938:	08009fb9 	.word	0x08009fb9
 800793c:	08009e31 	.word	0x08009e31
 8007940:	3ff80000 	.word	0x3ff80000
 8007944:	0800a138 	.word	0x0800a138
 8007948:	0800a035 	.word	0x0800a035
 800794c:	2301      	movs	r3, #1
 800794e:	9309      	str	r3, [sp, #36]	; 0x24
 8007950:	e7d7      	b.n	8007902 <_dtoa_r+0x2c2>
 8007952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007954:	9301      	str	r3, [sp, #4]
 8007956:	9304      	str	r3, [sp, #16]
 8007958:	e7ba      	b.n	80078d0 <_dtoa_r+0x290>
 800795a:	3101      	adds	r1, #1
 800795c:	0052      	lsls	r2, r2, #1
 800795e:	e7ba      	b.n	80078d6 <_dtoa_r+0x296>
 8007960:	69e3      	ldr	r3, [r4, #28]
 8007962:	9a00      	ldr	r2, [sp, #0]
 8007964:	601a      	str	r2, [r3, #0]
 8007966:	9b04      	ldr	r3, [sp, #16]
 8007968:	2b0e      	cmp	r3, #14
 800796a:	f200 80a8 	bhi.w	8007abe <_dtoa_r+0x47e>
 800796e:	2d00      	cmp	r5, #0
 8007970:	f000 80a5 	beq.w	8007abe <_dtoa_r+0x47e>
 8007974:	f1bb 0f00 	cmp.w	fp, #0
 8007978:	dd38      	ble.n	80079ec <_dtoa_r+0x3ac>
 800797a:	4bc0      	ldr	r3, [pc, #768]	; (8007c7c <_dtoa_r+0x63c>)
 800797c:	f00b 020f 	and.w	r2, fp, #15
 8007980:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007984:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007988:	e9d3 6700 	ldrd	r6, r7, [r3]
 800798c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007990:	d019      	beq.n	80079c6 <_dtoa_r+0x386>
 8007992:	4bbb      	ldr	r3, [pc, #748]	; (8007c80 <_dtoa_r+0x640>)
 8007994:	ec51 0b18 	vmov	r0, r1, d8
 8007998:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800799c:	f7f8 ff7e 	bl	800089c <__aeabi_ddiv>
 80079a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079a4:	f008 080f 	and.w	r8, r8, #15
 80079a8:	2503      	movs	r5, #3
 80079aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007c80 <_dtoa_r+0x640>
 80079ae:	f1b8 0f00 	cmp.w	r8, #0
 80079b2:	d10a      	bne.n	80079ca <_dtoa_r+0x38a>
 80079b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079b8:	4632      	mov	r2, r6
 80079ba:	463b      	mov	r3, r7
 80079bc:	f7f8 ff6e 	bl	800089c <__aeabi_ddiv>
 80079c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079c4:	e02b      	b.n	8007a1e <_dtoa_r+0x3de>
 80079c6:	2502      	movs	r5, #2
 80079c8:	e7ef      	b.n	80079aa <_dtoa_r+0x36a>
 80079ca:	f018 0f01 	tst.w	r8, #1
 80079ce:	d008      	beq.n	80079e2 <_dtoa_r+0x3a2>
 80079d0:	4630      	mov	r0, r6
 80079d2:	4639      	mov	r1, r7
 80079d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80079d8:	f7f8 fe36 	bl	8000648 <__aeabi_dmul>
 80079dc:	3501      	adds	r5, #1
 80079de:	4606      	mov	r6, r0
 80079e0:	460f      	mov	r7, r1
 80079e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80079e6:	f109 0908 	add.w	r9, r9, #8
 80079ea:	e7e0      	b.n	80079ae <_dtoa_r+0x36e>
 80079ec:	f000 809f 	beq.w	8007b2e <_dtoa_r+0x4ee>
 80079f0:	f1cb 0600 	rsb	r6, fp, #0
 80079f4:	4ba1      	ldr	r3, [pc, #644]	; (8007c7c <_dtoa_r+0x63c>)
 80079f6:	4fa2      	ldr	r7, [pc, #648]	; (8007c80 <_dtoa_r+0x640>)
 80079f8:	f006 020f 	and.w	r2, r6, #15
 80079fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a04:	ec51 0b18 	vmov	r0, r1, d8
 8007a08:	f7f8 fe1e 	bl	8000648 <__aeabi_dmul>
 8007a0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a10:	1136      	asrs	r6, r6, #4
 8007a12:	2300      	movs	r3, #0
 8007a14:	2502      	movs	r5, #2
 8007a16:	2e00      	cmp	r6, #0
 8007a18:	d17e      	bne.n	8007b18 <_dtoa_r+0x4d8>
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d1d0      	bne.n	80079c0 <_dtoa_r+0x380>
 8007a1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a20:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f000 8084 	beq.w	8007b32 <_dtoa_r+0x4f2>
 8007a2a:	4b96      	ldr	r3, [pc, #600]	; (8007c84 <_dtoa_r+0x644>)
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	4640      	mov	r0, r8
 8007a30:	4649      	mov	r1, r9
 8007a32:	f7f9 f87b 	bl	8000b2c <__aeabi_dcmplt>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	d07b      	beq.n	8007b32 <_dtoa_r+0x4f2>
 8007a3a:	9b04      	ldr	r3, [sp, #16]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d078      	beq.n	8007b32 <_dtoa_r+0x4f2>
 8007a40:	9b01      	ldr	r3, [sp, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	dd39      	ble.n	8007aba <_dtoa_r+0x47a>
 8007a46:	4b90      	ldr	r3, [pc, #576]	; (8007c88 <_dtoa_r+0x648>)
 8007a48:	2200      	movs	r2, #0
 8007a4a:	4640      	mov	r0, r8
 8007a4c:	4649      	mov	r1, r9
 8007a4e:	f7f8 fdfb 	bl	8000648 <__aeabi_dmul>
 8007a52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a56:	9e01      	ldr	r6, [sp, #4]
 8007a58:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007a5c:	3501      	adds	r5, #1
 8007a5e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a62:	4628      	mov	r0, r5
 8007a64:	f7f8 fd86 	bl	8000574 <__aeabi_i2d>
 8007a68:	4642      	mov	r2, r8
 8007a6a:	464b      	mov	r3, r9
 8007a6c:	f7f8 fdec 	bl	8000648 <__aeabi_dmul>
 8007a70:	4b86      	ldr	r3, [pc, #536]	; (8007c8c <_dtoa_r+0x64c>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	f7f8 fc32 	bl	80002dc <__adddf3>
 8007a78:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007a7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a80:	9303      	str	r3, [sp, #12]
 8007a82:	2e00      	cmp	r6, #0
 8007a84:	d158      	bne.n	8007b38 <_dtoa_r+0x4f8>
 8007a86:	4b82      	ldr	r3, [pc, #520]	; (8007c90 <_dtoa_r+0x650>)
 8007a88:	2200      	movs	r2, #0
 8007a8a:	4640      	mov	r0, r8
 8007a8c:	4649      	mov	r1, r9
 8007a8e:	f7f8 fc23 	bl	80002d8 <__aeabi_dsub>
 8007a92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a96:	4680      	mov	r8, r0
 8007a98:	4689      	mov	r9, r1
 8007a9a:	f7f9 f865 	bl	8000b68 <__aeabi_dcmpgt>
 8007a9e:	2800      	cmp	r0, #0
 8007aa0:	f040 8296 	bne.w	8007fd0 <_dtoa_r+0x990>
 8007aa4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007aa8:	4640      	mov	r0, r8
 8007aaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007aae:	4649      	mov	r1, r9
 8007ab0:	f7f9 f83c 	bl	8000b2c <__aeabi_dcmplt>
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	f040 8289 	bne.w	8007fcc <_dtoa_r+0x98c>
 8007aba:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007abe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	f2c0 814e 	blt.w	8007d62 <_dtoa_r+0x722>
 8007ac6:	f1bb 0f0e 	cmp.w	fp, #14
 8007aca:	f300 814a 	bgt.w	8007d62 <_dtoa_r+0x722>
 8007ace:	4b6b      	ldr	r3, [pc, #428]	; (8007c7c <_dtoa_r+0x63c>)
 8007ad0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007ad4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	f280 80dc 	bge.w	8007c98 <_dtoa_r+0x658>
 8007ae0:	9b04      	ldr	r3, [sp, #16]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f300 80d8 	bgt.w	8007c98 <_dtoa_r+0x658>
 8007ae8:	f040 826f 	bne.w	8007fca <_dtoa_r+0x98a>
 8007aec:	4b68      	ldr	r3, [pc, #416]	; (8007c90 <_dtoa_r+0x650>)
 8007aee:	2200      	movs	r2, #0
 8007af0:	4640      	mov	r0, r8
 8007af2:	4649      	mov	r1, r9
 8007af4:	f7f8 fda8 	bl	8000648 <__aeabi_dmul>
 8007af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007afc:	f7f9 f82a 	bl	8000b54 <__aeabi_dcmpge>
 8007b00:	9e04      	ldr	r6, [sp, #16]
 8007b02:	4637      	mov	r7, r6
 8007b04:	2800      	cmp	r0, #0
 8007b06:	f040 8245 	bne.w	8007f94 <_dtoa_r+0x954>
 8007b0a:	9d00      	ldr	r5, [sp, #0]
 8007b0c:	2331      	movs	r3, #49	; 0x31
 8007b0e:	f805 3b01 	strb.w	r3, [r5], #1
 8007b12:	f10b 0b01 	add.w	fp, fp, #1
 8007b16:	e241      	b.n	8007f9c <_dtoa_r+0x95c>
 8007b18:	07f2      	lsls	r2, r6, #31
 8007b1a:	d505      	bpl.n	8007b28 <_dtoa_r+0x4e8>
 8007b1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b20:	f7f8 fd92 	bl	8000648 <__aeabi_dmul>
 8007b24:	3501      	adds	r5, #1
 8007b26:	2301      	movs	r3, #1
 8007b28:	1076      	asrs	r6, r6, #1
 8007b2a:	3708      	adds	r7, #8
 8007b2c:	e773      	b.n	8007a16 <_dtoa_r+0x3d6>
 8007b2e:	2502      	movs	r5, #2
 8007b30:	e775      	b.n	8007a1e <_dtoa_r+0x3de>
 8007b32:	9e04      	ldr	r6, [sp, #16]
 8007b34:	465f      	mov	r7, fp
 8007b36:	e792      	b.n	8007a5e <_dtoa_r+0x41e>
 8007b38:	9900      	ldr	r1, [sp, #0]
 8007b3a:	4b50      	ldr	r3, [pc, #320]	; (8007c7c <_dtoa_r+0x63c>)
 8007b3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b40:	4431      	add	r1, r6
 8007b42:	9102      	str	r1, [sp, #8]
 8007b44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b46:	eeb0 9a47 	vmov.f32	s18, s14
 8007b4a:	eef0 9a67 	vmov.f32	s19, s15
 8007b4e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b56:	2900      	cmp	r1, #0
 8007b58:	d044      	beq.n	8007be4 <_dtoa_r+0x5a4>
 8007b5a:	494e      	ldr	r1, [pc, #312]	; (8007c94 <_dtoa_r+0x654>)
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	f7f8 fe9d 	bl	800089c <__aeabi_ddiv>
 8007b62:	ec53 2b19 	vmov	r2, r3, d9
 8007b66:	f7f8 fbb7 	bl	80002d8 <__aeabi_dsub>
 8007b6a:	9d00      	ldr	r5, [sp, #0]
 8007b6c:	ec41 0b19 	vmov	d9, r0, r1
 8007b70:	4649      	mov	r1, r9
 8007b72:	4640      	mov	r0, r8
 8007b74:	f7f9 f818 	bl	8000ba8 <__aeabi_d2iz>
 8007b78:	4606      	mov	r6, r0
 8007b7a:	f7f8 fcfb 	bl	8000574 <__aeabi_i2d>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	460b      	mov	r3, r1
 8007b82:	4640      	mov	r0, r8
 8007b84:	4649      	mov	r1, r9
 8007b86:	f7f8 fba7 	bl	80002d8 <__aeabi_dsub>
 8007b8a:	3630      	adds	r6, #48	; 0x30
 8007b8c:	f805 6b01 	strb.w	r6, [r5], #1
 8007b90:	ec53 2b19 	vmov	r2, r3, d9
 8007b94:	4680      	mov	r8, r0
 8007b96:	4689      	mov	r9, r1
 8007b98:	f7f8 ffc8 	bl	8000b2c <__aeabi_dcmplt>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d164      	bne.n	8007c6a <_dtoa_r+0x62a>
 8007ba0:	4642      	mov	r2, r8
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	4937      	ldr	r1, [pc, #220]	; (8007c84 <_dtoa_r+0x644>)
 8007ba6:	2000      	movs	r0, #0
 8007ba8:	f7f8 fb96 	bl	80002d8 <__aeabi_dsub>
 8007bac:	ec53 2b19 	vmov	r2, r3, d9
 8007bb0:	f7f8 ffbc 	bl	8000b2c <__aeabi_dcmplt>
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	f040 80b6 	bne.w	8007d26 <_dtoa_r+0x6e6>
 8007bba:	9b02      	ldr	r3, [sp, #8]
 8007bbc:	429d      	cmp	r5, r3
 8007bbe:	f43f af7c 	beq.w	8007aba <_dtoa_r+0x47a>
 8007bc2:	4b31      	ldr	r3, [pc, #196]	; (8007c88 <_dtoa_r+0x648>)
 8007bc4:	ec51 0b19 	vmov	r0, r1, d9
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f7f8 fd3d 	bl	8000648 <__aeabi_dmul>
 8007bce:	4b2e      	ldr	r3, [pc, #184]	; (8007c88 <_dtoa_r+0x648>)
 8007bd0:	ec41 0b19 	vmov	d9, r0, r1
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	4640      	mov	r0, r8
 8007bd8:	4649      	mov	r1, r9
 8007bda:	f7f8 fd35 	bl	8000648 <__aeabi_dmul>
 8007bde:	4680      	mov	r8, r0
 8007be0:	4689      	mov	r9, r1
 8007be2:	e7c5      	b.n	8007b70 <_dtoa_r+0x530>
 8007be4:	ec51 0b17 	vmov	r0, r1, d7
 8007be8:	f7f8 fd2e 	bl	8000648 <__aeabi_dmul>
 8007bec:	9b02      	ldr	r3, [sp, #8]
 8007bee:	9d00      	ldr	r5, [sp, #0]
 8007bf0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bf2:	ec41 0b19 	vmov	d9, r0, r1
 8007bf6:	4649      	mov	r1, r9
 8007bf8:	4640      	mov	r0, r8
 8007bfa:	f7f8 ffd5 	bl	8000ba8 <__aeabi_d2iz>
 8007bfe:	4606      	mov	r6, r0
 8007c00:	f7f8 fcb8 	bl	8000574 <__aeabi_i2d>
 8007c04:	3630      	adds	r6, #48	; 0x30
 8007c06:	4602      	mov	r2, r0
 8007c08:	460b      	mov	r3, r1
 8007c0a:	4640      	mov	r0, r8
 8007c0c:	4649      	mov	r1, r9
 8007c0e:	f7f8 fb63 	bl	80002d8 <__aeabi_dsub>
 8007c12:	f805 6b01 	strb.w	r6, [r5], #1
 8007c16:	9b02      	ldr	r3, [sp, #8]
 8007c18:	429d      	cmp	r5, r3
 8007c1a:	4680      	mov	r8, r0
 8007c1c:	4689      	mov	r9, r1
 8007c1e:	f04f 0200 	mov.w	r2, #0
 8007c22:	d124      	bne.n	8007c6e <_dtoa_r+0x62e>
 8007c24:	4b1b      	ldr	r3, [pc, #108]	; (8007c94 <_dtoa_r+0x654>)
 8007c26:	ec51 0b19 	vmov	r0, r1, d9
 8007c2a:	f7f8 fb57 	bl	80002dc <__adddf3>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	4640      	mov	r0, r8
 8007c34:	4649      	mov	r1, r9
 8007c36:	f7f8 ff97 	bl	8000b68 <__aeabi_dcmpgt>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	d173      	bne.n	8007d26 <_dtoa_r+0x6e6>
 8007c3e:	ec53 2b19 	vmov	r2, r3, d9
 8007c42:	4914      	ldr	r1, [pc, #80]	; (8007c94 <_dtoa_r+0x654>)
 8007c44:	2000      	movs	r0, #0
 8007c46:	f7f8 fb47 	bl	80002d8 <__aeabi_dsub>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	4640      	mov	r0, r8
 8007c50:	4649      	mov	r1, r9
 8007c52:	f7f8 ff6b 	bl	8000b2c <__aeabi_dcmplt>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	f43f af2f 	beq.w	8007aba <_dtoa_r+0x47a>
 8007c5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007c5e:	1e6b      	subs	r3, r5, #1
 8007c60:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c66:	2b30      	cmp	r3, #48	; 0x30
 8007c68:	d0f8      	beq.n	8007c5c <_dtoa_r+0x61c>
 8007c6a:	46bb      	mov	fp, r7
 8007c6c:	e04a      	b.n	8007d04 <_dtoa_r+0x6c4>
 8007c6e:	4b06      	ldr	r3, [pc, #24]	; (8007c88 <_dtoa_r+0x648>)
 8007c70:	f7f8 fcea 	bl	8000648 <__aeabi_dmul>
 8007c74:	4680      	mov	r8, r0
 8007c76:	4689      	mov	r9, r1
 8007c78:	e7bd      	b.n	8007bf6 <_dtoa_r+0x5b6>
 8007c7a:	bf00      	nop
 8007c7c:	0800a138 	.word	0x0800a138
 8007c80:	0800a110 	.word	0x0800a110
 8007c84:	3ff00000 	.word	0x3ff00000
 8007c88:	40240000 	.word	0x40240000
 8007c8c:	401c0000 	.word	0x401c0000
 8007c90:	40140000 	.word	0x40140000
 8007c94:	3fe00000 	.word	0x3fe00000
 8007c98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007c9c:	9d00      	ldr	r5, [sp, #0]
 8007c9e:	4642      	mov	r2, r8
 8007ca0:	464b      	mov	r3, r9
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	4639      	mov	r1, r7
 8007ca6:	f7f8 fdf9 	bl	800089c <__aeabi_ddiv>
 8007caa:	f7f8 ff7d 	bl	8000ba8 <__aeabi_d2iz>
 8007cae:	9001      	str	r0, [sp, #4]
 8007cb0:	f7f8 fc60 	bl	8000574 <__aeabi_i2d>
 8007cb4:	4642      	mov	r2, r8
 8007cb6:	464b      	mov	r3, r9
 8007cb8:	f7f8 fcc6 	bl	8000648 <__aeabi_dmul>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	460b      	mov	r3, r1
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	4639      	mov	r1, r7
 8007cc4:	f7f8 fb08 	bl	80002d8 <__aeabi_dsub>
 8007cc8:	9e01      	ldr	r6, [sp, #4]
 8007cca:	9f04      	ldr	r7, [sp, #16]
 8007ccc:	3630      	adds	r6, #48	; 0x30
 8007cce:	f805 6b01 	strb.w	r6, [r5], #1
 8007cd2:	9e00      	ldr	r6, [sp, #0]
 8007cd4:	1bae      	subs	r6, r5, r6
 8007cd6:	42b7      	cmp	r7, r6
 8007cd8:	4602      	mov	r2, r0
 8007cda:	460b      	mov	r3, r1
 8007cdc:	d134      	bne.n	8007d48 <_dtoa_r+0x708>
 8007cde:	f7f8 fafd 	bl	80002dc <__adddf3>
 8007ce2:	4642      	mov	r2, r8
 8007ce4:	464b      	mov	r3, r9
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	460f      	mov	r7, r1
 8007cea:	f7f8 ff3d 	bl	8000b68 <__aeabi_dcmpgt>
 8007cee:	b9c8      	cbnz	r0, 8007d24 <_dtoa_r+0x6e4>
 8007cf0:	4642      	mov	r2, r8
 8007cf2:	464b      	mov	r3, r9
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	4639      	mov	r1, r7
 8007cf8:	f7f8 ff0e 	bl	8000b18 <__aeabi_dcmpeq>
 8007cfc:	b110      	cbz	r0, 8007d04 <_dtoa_r+0x6c4>
 8007cfe:	9b01      	ldr	r3, [sp, #4]
 8007d00:	07db      	lsls	r3, r3, #31
 8007d02:	d40f      	bmi.n	8007d24 <_dtoa_r+0x6e4>
 8007d04:	4651      	mov	r1, sl
 8007d06:	4620      	mov	r0, r4
 8007d08:	f001 f9cc 	bl	80090a4 <_Bfree>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d10:	702b      	strb	r3, [r5, #0]
 8007d12:	f10b 0301 	add.w	r3, fp, #1
 8007d16:	6013      	str	r3, [r2, #0]
 8007d18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f43f ace2 	beq.w	80076e4 <_dtoa_r+0xa4>
 8007d20:	601d      	str	r5, [r3, #0]
 8007d22:	e4df      	b.n	80076e4 <_dtoa_r+0xa4>
 8007d24:	465f      	mov	r7, fp
 8007d26:	462b      	mov	r3, r5
 8007d28:	461d      	mov	r5, r3
 8007d2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d2e:	2a39      	cmp	r2, #57	; 0x39
 8007d30:	d106      	bne.n	8007d40 <_dtoa_r+0x700>
 8007d32:	9a00      	ldr	r2, [sp, #0]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d1f7      	bne.n	8007d28 <_dtoa_r+0x6e8>
 8007d38:	9900      	ldr	r1, [sp, #0]
 8007d3a:	2230      	movs	r2, #48	; 0x30
 8007d3c:	3701      	adds	r7, #1
 8007d3e:	700a      	strb	r2, [r1, #0]
 8007d40:	781a      	ldrb	r2, [r3, #0]
 8007d42:	3201      	adds	r2, #1
 8007d44:	701a      	strb	r2, [r3, #0]
 8007d46:	e790      	b.n	8007c6a <_dtoa_r+0x62a>
 8007d48:	4ba3      	ldr	r3, [pc, #652]	; (8007fd8 <_dtoa_r+0x998>)
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f7f8 fc7c 	bl	8000648 <__aeabi_dmul>
 8007d50:	2200      	movs	r2, #0
 8007d52:	2300      	movs	r3, #0
 8007d54:	4606      	mov	r6, r0
 8007d56:	460f      	mov	r7, r1
 8007d58:	f7f8 fede 	bl	8000b18 <__aeabi_dcmpeq>
 8007d5c:	2800      	cmp	r0, #0
 8007d5e:	d09e      	beq.n	8007c9e <_dtoa_r+0x65e>
 8007d60:	e7d0      	b.n	8007d04 <_dtoa_r+0x6c4>
 8007d62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d64:	2a00      	cmp	r2, #0
 8007d66:	f000 80ca 	beq.w	8007efe <_dtoa_r+0x8be>
 8007d6a:	9a07      	ldr	r2, [sp, #28]
 8007d6c:	2a01      	cmp	r2, #1
 8007d6e:	f300 80ad 	bgt.w	8007ecc <_dtoa_r+0x88c>
 8007d72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d74:	2a00      	cmp	r2, #0
 8007d76:	f000 80a5 	beq.w	8007ec4 <_dtoa_r+0x884>
 8007d7a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d7e:	9e08      	ldr	r6, [sp, #32]
 8007d80:	9d05      	ldr	r5, [sp, #20]
 8007d82:	9a05      	ldr	r2, [sp, #20]
 8007d84:	441a      	add	r2, r3
 8007d86:	9205      	str	r2, [sp, #20]
 8007d88:	9a06      	ldr	r2, [sp, #24]
 8007d8a:	2101      	movs	r1, #1
 8007d8c:	441a      	add	r2, r3
 8007d8e:	4620      	mov	r0, r4
 8007d90:	9206      	str	r2, [sp, #24]
 8007d92:	f001 fa87 	bl	80092a4 <__i2b>
 8007d96:	4607      	mov	r7, r0
 8007d98:	b165      	cbz	r5, 8007db4 <_dtoa_r+0x774>
 8007d9a:	9b06      	ldr	r3, [sp, #24]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	dd09      	ble.n	8007db4 <_dtoa_r+0x774>
 8007da0:	42ab      	cmp	r3, r5
 8007da2:	9a05      	ldr	r2, [sp, #20]
 8007da4:	bfa8      	it	ge
 8007da6:	462b      	movge	r3, r5
 8007da8:	1ad2      	subs	r2, r2, r3
 8007daa:	9205      	str	r2, [sp, #20]
 8007dac:	9a06      	ldr	r2, [sp, #24]
 8007dae:	1aed      	subs	r5, r5, r3
 8007db0:	1ad3      	subs	r3, r2, r3
 8007db2:	9306      	str	r3, [sp, #24]
 8007db4:	9b08      	ldr	r3, [sp, #32]
 8007db6:	b1f3      	cbz	r3, 8007df6 <_dtoa_r+0x7b6>
 8007db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	f000 80a3 	beq.w	8007f06 <_dtoa_r+0x8c6>
 8007dc0:	2e00      	cmp	r6, #0
 8007dc2:	dd10      	ble.n	8007de6 <_dtoa_r+0x7a6>
 8007dc4:	4639      	mov	r1, r7
 8007dc6:	4632      	mov	r2, r6
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f001 fb2b 	bl	8009424 <__pow5mult>
 8007dce:	4652      	mov	r2, sl
 8007dd0:	4601      	mov	r1, r0
 8007dd2:	4607      	mov	r7, r0
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	f001 fa7b 	bl	80092d0 <__multiply>
 8007dda:	4651      	mov	r1, sl
 8007ddc:	4680      	mov	r8, r0
 8007dde:	4620      	mov	r0, r4
 8007de0:	f001 f960 	bl	80090a4 <_Bfree>
 8007de4:	46c2      	mov	sl, r8
 8007de6:	9b08      	ldr	r3, [sp, #32]
 8007de8:	1b9a      	subs	r2, r3, r6
 8007dea:	d004      	beq.n	8007df6 <_dtoa_r+0x7b6>
 8007dec:	4651      	mov	r1, sl
 8007dee:	4620      	mov	r0, r4
 8007df0:	f001 fb18 	bl	8009424 <__pow5mult>
 8007df4:	4682      	mov	sl, r0
 8007df6:	2101      	movs	r1, #1
 8007df8:	4620      	mov	r0, r4
 8007dfa:	f001 fa53 	bl	80092a4 <__i2b>
 8007dfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	4606      	mov	r6, r0
 8007e04:	f340 8081 	ble.w	8007f0a <_dtoa_r+0x8ca>
 8007e08:	461a      	mov	r2, r3
 8007e0a:	4601      	mov	r1, r0
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	f001 fb09 	bl	8009424 <__pow5mult>
 8007e12:	9b07      	ldr	r3, [sp, #28]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	4606      	mov	r6, r0
 8007e18:	dd7a      	ble.n	8007f10 <_dtoa_r+0x8d0>
 8007e1a:	f04f 0800 	mov.w	r8, #0
 8007e1e:	6933      	ldr	r3, [r6, #16]
 8007e20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007e24:	6918      	ldr	r0, [r3, #16]
 8007e26:	f001 f9ef 	bl	8009208 <__hi0bits>
 8007e2a:	f1c0 0020 	rsb	r0, r0, #32
 8007e2e:	9b06      	ldr	r3, [sp, #24]
 8007e30:	4418      	add	r0, r3
 8007e32:	f010 001f 	ands.w	r0, r0, #31
 8007e36:	f000 8094 	beq.w	8007f62 <_dtoa_r+0x922>
 8007e3a:	f1c0 0320 	rsb	r3, r0, #32
 8007e3e:	2b04      	cmp	r3, #4
 8007e40:	f340 8085 	ble.w	8007f4e <_dtoa_r+0x90e>
 8007e44:	9b05      	ldr	r3, [sp, #20]
 8007e46:	f1c0 001c 	rsb	r0, r0, #28
 8007e4a:	4403      	add	r3, r0
 8007e4c:	9305      	str	r3, [sp, #20]
 8007e4e:	9b06      	ldr	r3, [sp, #24]
 8007e50:	4403      	add	r3, r0
 8007e52:	4405      	add	r5, r0
 8007e54:	9306      	str	r3, [sp, #24]
 8007e56:	9b05      	ldr	r3, [sp, #20]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	dd05      	ble.n	8007e68 <_dtoa_r+0x828>
 8007e5c:	4651      	mov	r1, sl
 8007e5e:	461a      	mov	r2, r3
 8007e60:	4620      	mov	r0, r4
 8007e62:	f001 fb39 	bl	80094d8 <__lshift>
 8007e66:	4682      	mov	sl, r0
 8007e68:	9b06      	ldr	r3, [sp, #24]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	dd05      	ble.n	8007e7a <_dtoa_r+0x83a>
 8007e6e:	4631      	mov	r1, r6
 8007e70:	461a      	mov	r2, r3
 8007e72:	4620      	mov	r0, r4
 8007e74:	f001 fb30 	bl	80094d8 <__lshift>
 8007e78:	4606      	mov	r6, r0
 8007e7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d072      	beq.n	8007f66 <_dtoa_r+0x926>
 8007e80:	4631      	mov	r1, r6
 8007e82:	4650      	mov	r0, sl
 8007e84:	f001 fb94 	bl	80095b0 <__mcmp>
 8007e88:	2800      	cmp	r0, #0
 8007e8a:	da6c      	bge.n	8007f66 <_dtoa_r+0x926>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	4651      	mov	r1, sl
 8007e90:	220a      	movs	r2, #10
 8007e92:	4620      	mov	r0, r4
 8007e94:	f001 f928 	bl	80090e8 <__multadd>
 8007e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e9a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007e9e:	4682      	mov	sl, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f000 81b0 	beq.w	8008206 <_dtoa_r+0xbc6>
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	220a      	movs	r2, #10
 8007eac:	4620      	mov	r0, r4
 8007eae:	f001 f91b 	bl	80090e8 <__multadd>
 8007eb2:	9b01      	ldr	r3, [sp, #4]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	4607      	mov	r7, r0
 8007eb8:	f300 8096 	bgt.w	8007fe8 <_dtoa_r+0x9a8>
 8007ebc:	9b07      	ldr	r3, [sp, #28]
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	dc59      	bgt.n	8007f76 <_dtoa_r+0x936>
 8007ec2:	e091      	b.n	8007fe8 <_dtoa_r+0x9a8>
 8007ec4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ec6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007eca:	e758      	b.n	8007d7e <_dtoa_r+0x73e>
 8007ecc:	9b04      	ldr	r3, [sp, #16]
 8007ece:	1e5e      	subs	r6, r3, #1
 8007ed0:	9b08      	ldr	r3, [sp, #32]
 8007ed2:	42b3      	cmp	r3, r6
 8007ed4:	bfbf      	itttt	lt
 8007ed6:	9b08      	ldrlt	r3, [sp, #32]
 8007ed8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007eda:	9608      	strlt	r6, [sp, #32]
 8007edc:	1af3      	sublt	r3, r6, r3
 8007ede:	bfb4      	ite	lt
 8007ee0:	18d2      	addlt	r2, r2, r3
 8007ee2:	1b9e      	subge	r6, r3, r6
 8007ee4:	9b04      	ldr	r3, [sp, #16]
 8007ee6:	bfbc      	itt	lt
 8007ee8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007eea:	2600      	movlt	r6, #0
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	bfb7      	itett	lt
 8007ef0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007ef4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007ef8:	1a9d      	sublt	r5, r3, r2
 8007efa:	2300      	movlt	r3, #0
 8007efc:	e741      	b.n	8007d82 <_dtoa_r+0x742>
 8007efe:	9e08      	ldr	r6, [sp, #32]
 8007f00:	9d05      	ldr	r5, [sp, #20]
 8007f02:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007f04:	e748      	b.n	8007d98 <_dtoa_r+0x758>
 8007f06:	9a08      	ldr	r2, [sp, #32]
 8007f08:	e770      	b.n	8007dec <_dtoa_r+0x7ac>
 8007f0a:	9b07      	ldr	r3, [sp, #28]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	dc19      	bgt.n	8007f44 <_dtoa_r+0x904>
 8007f10:	9b02      	ldr	r3, [sp, #8]
 8007f12:	b9bb      	cbnz	r3, 8007f44 <_dtoa_r+0x904>
 8007f14:	9b03      	ldr	r3, [sp, #12]
 8007f16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f1a:	b99b      	cbnz	r3, 8007f44 <_dtoa_r+0x904>
 8007f1c:	9b03      	ldr	r3, [sp, #12]
 8007f1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f22:	0d1b      	lsrs	r3, r3, #20
 8007f24:	051b      	lsls	r3, r3, #20
 8007f26:	b183      	cbz	r3, 8007f4a <_dtoa_r+0x90a>
 8007f28:	9b05      	ldr	r3, [sp, #20]
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	9305      	str	r3, [sp, #20]
 8007f2e:	9b06      	ldr	r3, [sp, #24]
 8007f30:	3301      	adds	r3, #1
 8007f32:	9306      	str	r3, [sp, #24]
 8007f34:	f04f 0801 	mov.w	r8, #1
 8007f38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f47f af6f 	bne.w	8007e1e <_dtoa_r+0x7de>
 8007f40:	2001      	movs	r0, #1
 8007f42:	e774      	b.n	8007e2e <_dtoa_r+0x7ee>
 8007f44:	f04f 0800 	mov.w	r8, #0
 8007f48:	e7f6      	b.n	8007f38 <_dtoa_r+0x8f8>
 8007f4a:	4698      	mov	r8, r3
 8007f4c:	e7f4      	b.n	8007f38 <_dtoa_r+0x8f8>
 8007f4e:	d082      	beq.n	8007e56 <_dtoa_r+0x816>
 8007f50:	9a05      	ldr	r2, [sp, #20]
 8007f52:	331c      	adds	r3, #28
 8007f54:	441a      	add	r2, r3
 8007f56:	9205      	str	r2, [sp, #20]
 8007f58:	9a06      	ldr	r2, [sp, #24]
 8007f5a:	441a      	add	r2, r3
 8007f5c:	441d      	add	r5, r3
 8007f5e:	9206      	str	r2, [sp, #24]
 8007f60:	e779      	b.n	8007e56 <_dtoa_r+0x816>
 8007f62:	4603      	mov	r3, r0
 8007f64:	e7f4      	b.n	8007f50 <_dtoa_r+0x910>
 8007f66:	9b04      	ldr	r3, [sp, #16]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	dc37      	bgt.n	8007fdc <_dtoa_r+0x99c>
 8007f6c:	9b07      	ldr	r3, [sp, #28]
 8007f6e:	2b02      	cmp	r3, #2
 8007f70:	dd34      	ble.n	8007fdc <_dtoa_r+0x99c>
 8007f72:	9b04      	ldr	r3, [sp, #16]
 8007f74:	9301      	str	r3, [sp, #4]
 8007f76:	9b01      	ldr	r3, [sp, #4]
 8007f78:	b963      	cbnz	r3, 8007f94 <_dtoa_r+0x954>
 8007f7a:	4631      	mov	r1, r6
 8007f7c:	2205      	movs	r2, #5
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f001 f8b2 	bl	80090e8 <__multadd>
 8007f84:	4601      	mov	r1, r0
 8007f86:	4606      	mov	r6, r0
 8007f88:	4650      	mov	r0, sl
 8007f8a:	f001 fb11 	bl	80095b0 <__mcmp>
 8007f8e:	2800      	cmp	r0, #0
 8007f90:	f73f adbb 	bgt.w	8007b0a <_dtoa_r+0x4ca>
 8007f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f96:	9d00      	ldr	r5, [sp, #0]
 8007f98:	ea6f 0b03 	mvn.w	fp, r3
 8007f9c:	f04f 0800 	mov.w	r8, #0
 8007fa0:	4631      	mov	r1, r6
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	f001 f87e 	bl	80090a4 <_Bfree>
 8007fa8:	2f00      	cmp	r7, #0
 8007faa:	f43f aeab 	beq.w	8007d04 <_dtoa_r+0x6c4>
 8007fae:	f1b8 0f00 	cmp.w	r8, #0
 8007fb2:	d005      	beq.n	8007fc0 <_dtoa_r+0x980>
 8007fb4:	45b8      	cmp	r8, r7
 8007fb6:	d003      	beq.n	8007fc0 <_dtoa_r+0x980>
 8007fb8:	4641      	mov	r1, r8
 8007fba:	4620      	mov	r0, r4
 8007fbc:	f001 f872 	bl	80090a4 <_Bfree>
 8007fc0:	4639      	mov	r1, r7
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f001 f86e 	bl	80090a4 <_Bfree>
 8007fc8:	e69c      	b.n	8007d04 <_dtoa_r+0x6c4>
 8007fca:	2600      	movs	r6, #0
 8007fcc:	4637      	mov	r7, r6
 8007fce:	e7e1      	b.n	8007f94 <_dtoa_r+0x954>
 8007fd0:	46bb      	mov	fp, r7
 8007fd2:	4637      	mov	r7, r6
 8007fd4:	e599      	b.n	8007b0a <_dtoa_r+0x4ca>
 8007fd6:	bf00      	nop
 8007fd8:	40240000 	.word	0x40240000
 8007fdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	f000 80c8 	beq.w	8008174 <_dtoa_r+0xb34>
 8007fe4:	9b04      	ldr	r3, [sp, #16]
 8007fe6:	9301      	str	r3, [sp, #4]
 8007fe8:	2d00      	cmp	r5, #0
 8007fea:	dd05      	ble.n	8007ff8 <_dtoa_r+0x9b8>
 8007fec:	4639      	mov	r1, r7
 8007fee:	462a      	mov	r2, r5
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f001 fa71 	bl	80094d8 <__lshift>
 8007ff6:	4607      	mov	r7, r0
 8007ff8:	f1b8 0f00 	cmp.w	r8, #0
 8007ffc:	d05b      	beq.n	80080b6 <_dtoa_r+0xa76>
 8007ffe:	6879      	ldr	r1, [r7, #4]
 8008000:	4620      	mov	r0, r4
 8008002:	f001 f80f 	bl	8009024 <_Balloc>
 8008006:	4605      	mov	r5, r0
 8008008:	b928      	cbnz	r0, 8008016 <_dtoa_r+0x9d6>
 800800a:	4b83      	ldr	r3, [pc, #524]	; (8008218 <_dtoa_r+0xbd8>)
 800800c:	4602      	mov	r2, r0
 800800e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008012:	f7ff bb2e 	b.w	8007672 <_dtoa_r+0x32>
 8008016:	693a      	ldr	r2, [r7, #16]
 8008018:	3202      	adds	r2, #2
 800801a:	0092      	lsls	r2, r2, #2
 800801c:	f107 010c 	add.w	r1, r7, #12
 8008020:	300c      	adds	r0, #12
 8008022:	f7ff fa66 	bl	80074f2 <memcpy>
 8008026:	2201      	movs	r2, #1
 8008028:	4629      	mov	r1, r5
 800802a:	4620      	mov	r0, r4
 800802c:	f001 fa54 	bl	80094d8 <__lshift>
 8008030:	9b00      	ldr	r3, [sp, #0]
 8008032:	3301      	adds	r3, #1
 8008034:	9304      	str	r3, [sp, #16]
 8008036:	e9dd 2300 	ldrd	r2, r3, [sp]
 800803a:	4413      	add	r3, r2
 800803c:	9308      	str	r3, [sp, #32]
 800803e:	9b02      	ldr	r3, [sp, #8]
 8008040:	f003 0301 	and.w	r3, r3, #1
 8008044:	46b8      	mov	r8, r7
 8008046:	9306      	str	r3, [sp, #24]
 8008048:	4607      	mov	r7, r0
 800804a:	9b04      	ldr	r3, [sp, #16]
 800804c:	4631      	mov	r1, r6
 800804e:	3b01      	subs	r3, #1
 8008050:	4650      	mov	r0, sl
 8008052:	9301      	str	r3, [sp, #4]
 8008054:	f7ff fa6a 	bl	800752c <quorem>
 8008058:	4641      	mov	r1, r8
 800805a:	9002      	str	r0, [sp, #8]
 800805c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008060:	4650      	mov	r0, sl
 8008062:	f001 faa5 	bl	80095b0 <__mcmp>
 8008066:	463a      	mov	r2, r7
 8008068:	9005      	str	r0, [sp, #20]
 800806a:	4631      	mov	r1, r6
 800806c:	4620      	mov	r0, r4
 800806e:	f001 fabb 	bl	80095e8 <__mdiff>
 8008072:	68c2      	ldr	r2, [r0, #12]
 8008074:	4605      	mov	r5, r0
 8008076:	bb02      	cbnz	r2, 80080ba <_dtoa_r+0xa7a>
 8008078:	4601      	mov	r1, r0
 800807a:	4650      	mov	r0, sl
 800807c:	f001 fa98 	bl	80095b0 <__mcmp>
 8008080:	4602      	mov	r2, r0
 8008082:	4629      	mov	r1, r5
 8008084:	4620      	mov	r0, r4
 8008086:	9209      	str	r2, [sp, #36]	; 0x24
 8008088:	f001 f80c 	bl	80090a4 <_Bfree>
 800808c:	9b07      	ldr	r3, [sp, #28]
 800808e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008090:	9d04      	ldr	r5, [sp, #16]
 8008092:	ea43 0102 	orr.w	r1, r3, r2
 8008096:	9b06      	ldr	r3, [sp, #24]
 8008098:	4319      	orrs	r1, r3
 800809a:	d110      	bne.n	80080be <_dtoa_r+0xa7e>
 800809c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80080a0:	d029      	beq.n	80080f6 <_dtoa_r+0xab6>
 80080a2:	9b05      	ldr	r3, [sp, #20]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	dd02      	ble.n	80080ae <_dtoa_r+0xa6e>
 80080a8:	9b02      	ldr	r3, [sp, #8]
 80080aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80080ae:	9b01      	ldr	r3, [sp, #4]
 80080b0:	f883 9000 	strb.w	r9, [r3]
 80080b4:	e774      	b.n	8007fa0 <_dtoa_r+0x960>
 80080b6:	4638      	mov	r0, r7
 80080b8:	e7ba      	b.n	8008030 <_dtoa_r+0x9f0>
 80080ba:	2201      	movs	r2, #1
 80080bc:	e7e1      	b.n	8008082 <_dtoa_r+0xa42>
 80080be:	9b05      	ldr	r3, [sp, #20]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	db04      	blt.n	80080ce <_dtoa_r+0xa8e>
 80080c4:	9907      	ldr	r1, [sp, #28]
 80080c6:	430b      	orrs	r3, r1
 80080c8:	9906      	ldr	r1, [sp, #24]
 80080ca:	430b      	orrs	r3, r1
 80080cc:	d120      	bne.n	8008110 <_dtoa_r+0xad0>
 80080ce:	2a00      	cmp	r2, #0
 80080d0:	dded      	ble.n	80080ae <_dtoa_r+0xa6e>
 80080d2:	4651      	mov	r1, sl
 80080d4:	2201      	movs	r2, #1
 80080d6:	4620      	mov	r0, r4
 80080d8:	f001 f9fe 	bl	80094d8 <__lshift>
 80080dc:	4631      	mov	r1, r6
 80080de:	4682      	mov	sl, r0
 80080e0:	f001 fa66 	bl	80095b0 <__mcmp>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	dc03      	bgt.n	80080f0 <_dtoa_r+0xab0>
 80080e8:	d1e1      	bne.n	80080ae <_dtoa_r+0xa6e>
 80080ea:	f019 0f01 	tst.w	r9, #1
 80080ee:	d0de      	beq.n	80080ae <_dtoa_r+0xa6e>
 80080f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80080f4:	d1d8      	bne.n	80080a8 <_dtoa_r+0xa68>
 80080f6:	9a01      	ldr	r2, [sp, #4]
 80080f8:	2339      	movs	r3, #57	; 0x39
 80080fa:	7013      	strb	r3, [r2, #0]
 80080fc:	462b      	mov	r3, r5
 80080fe:	461d      	mov	r5, r3
 8008100:	3b01      	subs	r3, #1
 8008102:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008106:	2a39      	cmp	r2, #57	; 0x39
 8008108:	d06c      	beq.n	80081e4 <_dtoa_r+0xba4>
 800810a:	3201      	adds	r2, #1
 800810c:	701a      	strb	r2, [r3, #0]
 800810e:	e747      	b.n	8007fa0 <_dtoa_r+0x960>
 8008110:	2a00      	cmp	r2, #0
 8008112:	dd07      	ble.n	8008124 <_dtoa_r+0xae4>
 8008114:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008118:	d0ed      	beq.n	80080f6 <_dtoa_r+0xab6>
 800811a:	9a01      	ldr	r2, [sp, #4]
 800811c:	f109 0301 	add.w	r3, r9, #1
 8008120:	7013      	strb	r3, [r2, #0]
 8008122:	e73d      	b.n	8007fa0 <_dtoa_r+0x960>
 8008124:	9b04      	ldr	r3, [sp, #16]
 8008126:	9a08      	ldr	r2, [sp, #32]
 8008128:	f803 9c01 	strb.w	r9, [r3, #-1]
 800812c:	4293      	cmp	r3, r2
 800812e:	d043      	beq.n	80081b8 <_dtoa_r+0xb78>
 8008130:	4651      	mov	r1, sl
 8008132:	2300      	movs	r3, #0
 8008134:	220a      	movs	r2, #10
 8008136:	4620      	mov	r0, r4
 8008138:	f000 ffd6 	bl	80090e8 <__multadd>
 800813c:	45b8      	cmp	r8, r7
 800813e:	4682      	mov	sl, r0
 8008140:	f04f 0300 	mov.w	r3, #0
 8008144:	f04f 020a 	mov.w	r2, #10
 8008148:	4641      	mov	r1, r8
 800814a:	4620      	mov	r0, r4
 800814c:	d107      	bne.n	800815e <_dtoa_r+0xb1e>
 800814e:	f000 ffcb 	bl	80090e8 <__multadd>
 8008152:	4680      	mov	r8, r0
 8008154:	4607      	mov	r7, r0
 8008156:	9b04      	ldr	r3, [sp, #16]
 8008158:	3301      	adds	r3, #1
 800815a:	9304      	str	r3, [sp, #16]
 800815c:	e775      	b.n	800804a <_dtoa_r+0xa0a>
 800815e:	f000 ffc3 	bl	80090e8 <__multadd>
 8008162:	4639      	mov	r1, r7
 8008164:	4680      	mov	r8, r0
 8008166:	2300      	movs	r3, #0
 8008168:	220a      	movs	r2, #10
 800816a:	4620      	mov	r0, r4
 800816c:	f000 ffbc 	bl	80090e8 <__multadd>
 8008170:	4607      	mov	r7, r0
 8008172:	e7f0      	b.n	8008156 <_dtoa_r+0xb16>
 8008174:	9b04      	ldr	r3, [sp, #16]
 8008176:	9301      	str	r3, [sp, #4]
 8008178:	9d00      	ldr	r5, [sp, #0]
 800817a:	4631      	mov	r1, r6
 800817c:	4650      	mov	r0, sl
 800817e:	f7ff f9d5 	bl	800752c <quorem>
 8008182:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008186:	9b00      	ldr	r3, [sp, #0]
 8008188:	f805 9b01 	strb.w	r9, [r5], #1
 800818c:	1aea      	subs	r2, r5, r3
 800818e:	9b01      	ldr	r3, [sp, #4]
 8008190:	4293      	cmp	r3, r2
 8008192:	dd07      	ble.n	80081a4 <_dtoa_r+0xb64>
 8008194:	4651      	mov	r1, sl
 8008196:	2300      	movs	r3, #0
 8008198:	220a      	movs	r2, #10
 800819a:	4620      	mov	r0, r4
 800819c:	f000 ffa4 	bl	80090e8 <__multadd>
 80081a0:	4682      	mov	sl, r0
 80081a2:	e7ea      	b.n	800817a <_dtoa_r+0xb3a>
 80081a4:	9b01      	ldr	r3, [sp, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	bfc8      	it	gt
 80081aa:	461d      	movgt	r5, r3
 80081ac:	9b00      	ldr	r3, [sp, #0]
 80081ae:	bfd8      	it	le
 80081b0:	2501      	movle	r5, #1
 80081b2:	441d      	add	r5, r3
 80081b4:	f04f 0800 	mov.w	r8, #0
 80081b8:	4651      	mov	r1, sl
 80081ba:	2201      	movs	r2, #1
 80081bc:	4620      	mov	r0, r4
 80081be:	f001 f98b 	bl	80094d8 <__lshift>
 80081c2:	4631      	mov	r1, r6
 80081c4:	4682      	mov	sl, r0
 80081c6:	f001 f9f3 	bl	80095b0 <__mcmp>
 80081ca:	2800      	cmp	r0, #0
 80081cc:	dc96      	bgt.n	80080fc <_dtoa_r+0xabc>
 80081ce:	d102      	bne.n	80081d6 <_dtoa_r+0xb96>
 80081d0:	f019 0f01 	tst.w	r9, #1
 80081d4:	d192      	bne.n	80080fc <_dtoa_r+0xabc>
 80081d6:	462b      	mov	r3, r5
 80081d8:	461d      	mov	r5, r3
 80081da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081de:	2a30      	cmp	r2, #48	; 0x30
 80081e0:	d0fa      	beq.n	80081d8 <_dtoa_r+0xb98>
 80081e2:	e6dd      	b.n	8007fa0 <_dtoa_r+0x960>
 80081e4:	9a00      	ldr	r2, [sp, #0]
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d189      	bne.n	80080fe <_dtoa_r+0xabe>
 80081ea:	f10b 0b01 	add.w	fp, fp, #1
 80081ee:	2331      	movs	r3, #49	; 0x31
 80081f0:	e796      	b.n	8008120 <_dtoa_r+0xae0>
 80081f2:	4b0a      	ldr	r3, [pc, #40]	; (800821c <_dtoa_r+0xbdc>)
 80081f4:	f7ff ba99 	b.w	800772a <_dtoa_r+0xea>
 80081f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f47f aa6d 	bne.w	80076da <_dtoa_r+0x9a>
 8008200:	4b07      	ldr	r3, [pc, #28]	; (8008220 <_dtoa_r+0xbe0>)
 8008202:	f7ff ba92 	b.w	800772a <_dtoa_r+0xea>
 8008206:	9b01      	ldr	r3, [sp, #4]
 8008208:	2b00      	cmp	r3, #0
 800820a:	dcb5      	bgt.n	8008178 <_dtoa_r+0xb38>
 800820c:	9b07      	ldr	r3, [sp, #28]
 800820e:	2b02      	cmp	r3, #2
 8008210:	f73f aeb1 	bgt.w	8007f76 <_dtoa_r+0x936>
 8008214:	e7b0      	b.n	8008178 <_dtoa_r+0xb38>
 8008216:	bf00      	nop
 8008218:	0800a035 	.word	0x0800a035
 800821c:	08009e30 	.word	0x08009e30
 8008220:	08009fb9 	.word	0x08009fb9

08008224 <_free_r>:
 8008224:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008226:	2900      	cmp	r1, #0
 8008228:	d044      	beq.n	80082b4 <_free_r+0x90>
 800822a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800822e:	9001      	str	r0, [sp, #4]
 8008230:	2b00      	cmp	r3, #0
 8008232:	f1a1 0404 	sub.w	r4, r1, #4
 8008236:	bfb8      	it	lt
 8008238:	18e4      	addlt	r4, r4, r3
 800823a:	f7fe f8e5 	bl	8006408 <__malloc_lock>
 800823e:	4a1e      	ldr	r2, [pc, #120]	; (80082b8 <_free_r+0x94>)
 8008240:	9801      	ldr	r0, [sp, #4]
 8008242:	6813      	ldr	r3, [r2, #0]
 8008244:	b933      	cbnz	r3, 8008254 <_free_r+0x30>
 8008246:	6063      	str	r3, [r4, #4]
 8008248:	6014      	str	r4, [r2, #0]
 800824a:	b003      	add	sp, #12
 800824c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008250:	f7fe b8e0 	b.w	8006414 <__malloc_unlock>
 8008254:	42a3      	cmp	r3, r4
 8008256:	d908      	bls.n	800826a <_free_r+0x46>
 8008258:	6825      	ldr	r5, [r4, #0]
 800825a:	1961      	adds	r1, r4, r5
 800825c:	428b      	cmp	r3, r1
 800825e:	bf01      	itttt	eq
 8008260:	6819      	ldreq	r1, [r3, #0]
 8008262:	685b      	ldreq	r3, [r3, #4]
 8008264:	1949      	addeq	r1, r1, r5
 8008266:	6021      	streq	r1, [r4, #0]
 8008268:	e7ed      	b.n	8008246 <_free_r+0x22>
 800826a:	461a      	mov	r2, r3
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	b10b      	cbz	r3, 8008274 <_free_r+0x50>
 8008270:	42a3      	cmp	r3, r4
 8008272:	d9fa      	bls.n	800826a <_free_r+0x46>
 8008274:	6811      	ldr	r1, [r2, #0]
 8008276:	1855      	adds	r5, r2, r1
 8008278:	42a5      	cmp	r5, r4
 800827a:	d10b      	bne.n	8008294 <_free_r+0x70>
 800827c:	6824      	ldr	r4, [r4, #0]
 800827e:	4421      	add	r1, r4
 8008280:	1854      	adds	r4, r2, r1
 8008282:	42a3      	cmp	r3, r4
 8008284:	6011      	str	r1, [r2, #0]
 8008286:	d1e0      	bne.n	800824a <_free_r+0x26>
 8008288:	681c      	ldr	r4, [r3, #0]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	6053      	str	r3, [r2, #4]
 800828e:	440c      	add	r4, r1
 8008290:	6014      	str	r4, [r2, #0]
 8008292:	e7da      	b.n	800824a <_free_r+0x26>
 8008294:	d902      	bls.n	800829c <_free_r+0x78>
 8008296:	230c      	movs	r3, #12
 8008298:	6003      	str	r3, [r0, #0]
 800829a:	e7d6      	b.n	800824a <_free_r+0x26>
 800829c:	6825      	ldr	r5, [r4, #0]
 800829e:	1961      	adds	r1, r4, r5
 80082a0:	428b      	cmp	r3, r1
 80082a2:	bf04      	itt	eq
 80082a4:	6819      	ldreq	r1, [r3, #0]
 80082a6:	685b      	ldreq	r3, [r3, #4]
 80082a8:	6063      	str	r3, [r4, #4]
 80082aa:	bf04      	itt	eq
 80082ac:	1949      	addeq	r1, r1, r5
 80082ae:	6021      	streq	r1, [r4, #0]
 80082b0:	6054      	str	r4, [r2, #4]
 80082b2:	e7ca      	b.n	800824a <_free_r+0x26>
 80082b4:	b003      	add	sp, #12
 80082b6:	bd30      	pop	{r4, r5, pc}
 80082b8:	20000404 	.word	0x20000404

080082bc <rshift>:
 80082bc:	6903      	ldr	r3, [r0, #16]
 80082be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80082c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80082c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80082ca:	f100 0414 	add.w	r4, r0, #20
 80082ce:	dd45      	ble.n	800835c <rshift+0xa0>
 80082d0:	f011 011f 	ands.w	r1, r1, #31
 80082d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80082d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80082dc:	d10c      	bne.n	80082f8 <rshift+0x3c>
 80082de:	f100 0710 	add.w	r7, r0, #16
 80082e2:	4629      	mov	r1, r5
 80082e4:	42b1      	cmp	r1, r6
 80082e6:	d334      	bcc.n	8008352 <rshift+0x96>
 80082e8:	1a9b      	subs	r3, r3, r2
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	1eea      	subs	r2, r5, #3
 80082ee:	4296      	cmp	r6, r2
 80082f0:	bf38      	it	cc
 80082f2:	2300      	movcc	r3, #0
 80082f4:	4423      	add	r3, r4
 80082f6:	e015      	b.n	8008324 <rshift+0x68>
 80082f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80082fc:	f1c1 0820 	rsb	r8, r1, #32
 8008300:	40cf      	lsrs	r7, r1
 8008302:	f105 0e04 	add.w	lr, r5, #4
 8008306:	46a1      	mov	r9, r4
 8008308:	4576      	cmp	r6, lr
 800830a:	46f4      	mov	ip, lr
 800830c:	d815      	bhi.n	800833a <rshift+0x7e>
 800830e:	1a9a      	subs	r2, r3, r2
 8008310:	0092      	lsls	r2, r2, #2
 8008312:	3a04      	subs	r2, #4
 8008314:	3501      	adds	r5, #1
 8008316:	42ae      	cmp	r6, r5
 8008318:	bf38      	it	cc
 800831a:	2200      	movcc	r2, #0
 800831c:	18a3      	adds	r3, r4, r2
 800831e:	50a7      	str	r7, [r4, r2]
 8008320:	b107      	cbz	r7, 8008324 <rshift+0x68>
 8008322:	3304      	adds	r3, #4
 8008324:	1b1a      	subs	r2, r3, r4
 8008326:	42a3      	cmp	r3, r4
 8008328:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800832c:	bf08      	it	eq
 800832e:	2300      	moveq	r3, #0
 8008330:	6102      	str	r2, [r0, #16]
 8008332:	bf08      	it	eq
 8008334:	6143      	streq	r3, [r0, #20]
 8008336:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800833a:	f8dc c000 	ldr.w	ip, [ip]
 800833e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008342:	ea4c 0707 	orr.w	r7, ip, r7
 8008346:	f849 7b04 	str.w	r7, [r9], #4
 800834a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800834e:	40cf      	lsrs	r7, r1
 8008350:	e7da      	b.n	8008308 <rshift+0x4c>
 8008352:	f851 cb04 	ldr.w	ip, [r1], #4
 8008356:	f847 cf04 	str.w	ip, [r7, #4]!
 800835a:	e7c3      	b.n	80082e4 <rshift+0x28>
 800835c:	4623      	mov	r3, r4
 800835e:	e7e1      	b.n	8008324 <rshift+0x68>

08008360 <__hexdig_fun>:
 8008360:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008364:	2b09      	cmp	r3, #9
 8008366:	d802      	bhi.n	800836e <__hexdig_fun+0xe>
 8008368:	3820      	subs	r0, #32
 800836a:	b2c0      	uxtb	r0, r0
 800836c:	4770      	bx	lr
 800836e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008372:	2b05      	cmp	r3, #5
 8008374:	d801      	bhi.n	800837a <__hexdig_fun+0x1a>
 8008376:	3847      	subs	r0, #71	; 0x47
 8008378:	e7f7      	b.n	800836a <__hexdig_fun+0xa>
 800837a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800837e:	2b05      	cmp	r3, #5
 8008380:	d801      	bhi.n	8008386 <__hexdig_fun+0x26>
 8008382:	3827      	subs	r0, #39	; 0x27
 8008384:	e7f1      	b.n	800836a <__hexdig_fun+0xa>
 8008386:	2000      	movs	r0, #0
 8008388:	4770      	bx	lr
	...

0800838c <__gethex>:
 800838c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008390:	4617      	mov	r7, r2
 8008392:	680a      	ldr	r2, [r1, #0]
 8008394:	b085      	sub	sp, #20
 8008396:	f102 0b02 	add.w	fp, r2, #2
 800839a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800839e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80083a2:	4681      	mov	r9, r0
 80083a4:	468a      	mov	sl, r1
 80083a6:	9302      	str	r3, [sp, #8]
 80083a8:	32fe      	adds	r2, #254	; 0xfe
 80083aa:	eb02 030b 	add.w	r3, r2, fp
 80083ae:	46d8      	mov	r8, fp
 80083b0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80083b4:	9301      	str	r3, [sp, #4]
 80083b6:	2830      	cmp	r0, #48	; 0x30
 80083b8:	d0f7      	beq.n	80083aa <__gethex+0x1e>
 80083ba:	f7ff ffd1 	bl	8008360 <__hexdig_fun>
 80083be:	4604      	mov	r4, r0
 80083c0:	2800      	cmp	r0, #0
 80083c2:	d138      	bne.n	8008436 <__gethex+0xaa>
 80083c4:	49a7      	ldr	r1, [pc, #668]	; (8008664 <__gethex+0x2d8>)
 80083c6:	2201      	movs	r2, #1
 80083c8:	4640      	mov	r0, r8
 80083ca:	f7ff f815 	bl	80073f8 <strncmp>
 80083ce:	4606      	mov	r6, r0
 80083d0:	2800      	cmp	r0, #0
 80083d2:	d169      	bne.n	80084a8 <__gethex+0x11c>
 80083d4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80083d8:	465d      	mov	r5, fp
 80083da:	f7ff ffc1 	bl	8008360 <__hexdig_fun>
 80083de:	2800      	cmp	r0, #0
 80083e0:	d064      	beq.n	80084ac <__gethex+0x120>
 80083e2:	465a      	mov	r2, fp
 80083e4:	7810      	ldrb	r0, [r2, #0]
 80083e6:	2830      	cmp	r0, #48	; 0x30
 80083e8:	4690      	mov	r8, r2
 80083ea:	f102 0201 	add.w	r2, r2, #1
 80083ee:	d0f9      	beq.n	80083e4 <__gethex+0x58>
 80083f0:	f7ff ffb6 	bl	8008360 <__hexdig_fun>
 80083f4:	2301      	movs	r3, #1
 80083f6:	fab0 f480 	clz	r4, r0
 80083fa:	0964      	lsrs	r4, r4, #5
 80083fc:	465e      	mov	r6, fp
 80083fe:	9301      	str	r3, [sp, #4]
 8008400:	4642      	mov	r2, r8
 8008402:	4615      	mov	r5, r2
 8008404:	3201      	adds	r2, #1
 8008406:	7828      	ldrb	r0, [r5, #0]
 8008408:	f7ff ffaa 	bl	8008360 <__hexdig_fun>
 800840c:	2800      	cmp	r0, #0
 800840e:	d1f8      	bne.n	8008402 <__gethex+0x76>
 8008410:	4994      	ldr	r1, [pc, #592]	; (8008664 <__gethex+0x2d8>)
 8008412:	2201      	movs	r2, #1
 8008414:	4628      	mov	r0, r5
 8008416:	f7fe ffef 	bl	80073f8 <strncmp>
 800841a:	b978      	cbnz	r0, 800843c <__gethex+0xb0>
 800841c:	b946      	cbnz	r6, 8008430 <__gethex+0xa4>
 800841e:	1c6e      	adds	r6, r5, #1
 8008420:	4632      	mov	r2, r6
 8008422:	4615      	mov	r5, r2
 8008424:	3201      	adds	r2, #1
 8008426:	7828      	ldrb	r0, [r5, #0]
 8008428:	f7ff ff9a 	bl	8008360 <__hexdig_fun>
 800842c:	2800      	cmp	r0, #0
 800842e:	d1f8      	bne.n	8008422 <__gethex+0x96>
 8008430:	1b73      	subs	r3, r6, r5
 8008432:	009e      	lsls	r6, r3, #2
 8008434:	e004      	b.n	8008440 <__gethex+0xb4>
 8008436:	2400      	movs	r4, #0
 8008438:	4626      	mov	r6, r4
 800843a:	e7e1      	b.n	8008400 <__gethex+0x74>
 800843c:	2e00      	cmp	r6, #0
 800843e:	d1f7      	bne.n	8008430 <__gethex+0xa4>
 8008440:	782b      	ldrb	r3, [r5, #0]
 8008442:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008446:	2b50      	cmp	r3, #80	; 0x50
 8008448:	d13d      	bne.n	80084c6 <__gethex+0x13a>
 800844a:	786b      	ldrb	r3, [r5, #1]
 800844c:	2b2b      	cmp	r3, #43	; 0x2b
 800844e:	d02f      	beq.n	80084b0 <__gethex+0x124>
 8008450:	2b2d      	cmp	r3, #45	; 0x2d
 8008452:	d031      	beq.n	80084b8 <__gethex+0x12c>
 8008454:	1c69      	adds	r1, r5, #1
 8008456:	f04f 0b00 	mov.w	fp, #0
 800845a:	7808      	ldrb	r0, [r1, #0]
 800845c:	f7ff ff80 	bl	8008360 <__hexdig_fun>
 8008460:	1e42      	subs	r2, r0, #1
 8008462:	b2d2      	uxtb	r2, r2
 8008464:	2a18      	cmp	r2, #24
 8008466:	d82e      	bhi.n	80084c6 <__gethex+0x13a>
 8008468:	f1a0 0210 	sub.w	r2, r0, #16
 800846c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008470:	f7ff ff76 	bl	8008360 <__hexdig_fun>
 8008474:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8008478:	fa5f fc8c 	uxtb.w	ip, ip
 800847c:	f1bc 0f18 	cmp.w	ip, #24
 8008480:	d91d      	bls.n	80084be <__gethex+0x132>
 8008482:	f1bb 0f00 	cmp.w	fp, #0
 8008486:	d000      	beq.n	800848a <__gethex+0xfe>
 8008488:	4252      	negs	r2, r2
 800848a:	4416      	add	r6, r2
 800848c:	f8ca 1000 	str.w	r1, [sl]
 8008490:	b1dc      	cbz	r4, 80084ca <__gethex+0x13e>
 8008492:	9b01      	ldr	r3, [sp, #4]
 8008494:	2b00      	cmp	r3, #0
 8008496:	bf14      	ite	ne
 8008498:	f04f 0800 	movne.w	r8, #0
 800849c:	f04f 0806 	moveq.w	r8, #6
 80084a0:	4640      	mov	r0, r8
 80084a2:	b005      	add	sp, #20
 80084a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a8:	4645      	mov	r5, r8
 80084aa:	4626      	mov	r6, r4
 80084ac:	2401      	movs	r4, #1
 80084ae:	e7c7      	b.n	8008440 <__gethex+0xb4>
 80084b0:	f04f 0b00 	mov.w	fp, #0
 80084b4:	1ca9      	adds	r1, r5, #2
 80084b6:	e7d0      	b.n	800845a <__gethex+0xce>
 80084b8:	f04f 0b01 	mov.w	fp, #1
 80084bc:	e7fa      	b.n	80084b4 <__gethex+0x128>
 80084be:	230a      	movs	r3, #10
 80084c0:	fb03 0002 	mla	r0, r3, r2, r0
 80084c4:	e7d0      	b.n	8008468 <__gethex+0xdc>
 80084c6:	4629      	mov	r1, r5
 80084c8:	e7e0      	b.n	800848c <__gethex+0x100>
 80084ca:	eba5 0308 	sub.w	r3, r5, r8
 80084ce:	3b01      	subs	r3, #1
 80084d0:	4621      	mov	r1, r4
 80084d2:	2b07      	cmp	r3, #7
 80084d4:	dc0a      	bgt.n	80084ec <__gethex+0x160>
 80084d6:	4648      	mov	r0, r9
 80084d8:	f000 fda4 	bl	8009024 <_Balloc>
 80084dc:	4604      	mov	r4, r0
 80084de:	b940      	cbnz	r0, 80084f2 <__gethex+0x166>
 80084e0:	4b61      	ldr	r3, [pc, #388]	; (8008668 <__gethex+0x2dc>)
 80084e2:	4602      	mov	r2, r0
 80084e4:	21e4      	movs	r1, #228	; 0xe4
 80084e6:	4861      	ldr	r0, [pc, #388]	; (800866c <__gethex+0x2e0>)
 80084e8:	f001 fbbe 	bl	8009c68 <__assert_func>
 80084ec:	3101      	adds	r1, #1
 80084ee:	105b      	asrs	r3, r3, #1
 80084f0:	e7ef      	b.n	80084d2 <__gethex+0x146>
 80084f2:	f100 0a14 	add.w	sl, r0, #20
 80084f6:	2300      	movs	r3, #0
 80084f8:	495a      	ldr	r1, [pc, #360]	; (8008664 <__gethex+0x2d8>)
 80084fa:	f8cd a004 	str.w	sl, [sp, #4]
 80084fe:	469b      	mov	fp, r3
 8008500:	45a8      	cmp	r8, r5
 8008502:	d342      	bcc.n	800858a <__gethex+0x1fe>
 8008504:	9801      	ldr	r0, [sp, #4]
 8008506:	f840 bb04 	str.w	fp, [r0], #4
 800850a:	eba0 000a 	sub.w	r0, r0, sl
 800850e:	1080      	asrs	r0, r0, #2
 8008510:	6120      	str	r0, [r4, #16]
 8008512:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8008516:	4658      	mov	r0, fp
 8008518:	f000 fe76 	bl	8009208 <__hi0bits>
 800851c:	683d      	ldr	r5, [r7, #0]
 800851e:	eba8 0000 	sub.w	r0, r8, r0
 8008522:	42a8      	cmp	r0, r5
 8008524:	dd59      	ble.n	80085da <__gethex+0x24e>
 8008526:	eba0 0805 	sub.w	r8, r0, r5
 800852a:	4641      	mov	r1, r8
 800852c:	4620      	mov	r0, r4
 800852e:	f001 fa05 	bl	800993c <__any_on>
 8008532:	4683      	mov	fp, r0
 8008534:	b1b8      	cbz	r0, 8008566 <__gethex+0x1da>
 8008536:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800853a:	1159      	asrs	r1, r3, #5
 800853c:	f003 021f 	and.w	r2, r3, #31
 8008540:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008544:	f04f 0b01 	mov.w	fp, #1
 8008548:	fa0b f202 	lsl.w	r2, fp, r2
 800854c:	420a      	tst	r2, r1
 800854e:	d00a      	beq.n	8008566 <__gethex+0x1da>
 8008550:	455b      	cmp	r3, fp
 8008552:	dd06      	ble.n	8008562 <__gethex+0x1d6>
 8008554:	f1a8 0102 	sub.w	r1, r8, #2
 8008558:	4620      	mov	r0, r4
 800855a:	f001 f9ef 	bl	800993c <__any_on>
 800855e:	2800      	cmp	r0, #0
 8008560:	d138      	bne.n	80085d4 <__gethex+0x248>
 8008562:	f04f 0b02 	mov.w	fp, #2
 8008566:	4641      	mov	r1, r8
 8008568:	4620      	mov	r0, r4
 800856a:	f7ff fea7 	bl	80082bc <rshift>
 800856e:	4446      	add	r6, r8
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	42b3      	cmp	r3, r6
 8008574:	da41      	bge.n	80085fa <__gethex+0x26e>
 8008576:	4621      	mov	r1, r4
 8008578:	4648      	mov	r0, r9
 800857a:	f000 fd93 	bl	80090a4 <_Bfree>
 800857e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008580:	2300      	movs	r3, #0
 8008582:	6013      	str	r3, [r2, #0]
 8008584:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008588:	e78a      	b.n	80084a0 <__gethex+0x114>
 800858a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800858e:	2a2e      	cmp	r2, #46	; 0x2e
 8008590:	d014      	beq.n	80085bc <__gethex+0x230>
 8008592:	2b20      	cmp	r3, #32
 8008594:	d106      	bne.n	80085a4 <__gethex+0x218>
 8008596:	9b01      	ldr	r3, [sp, #4]
 8008598:	f843 bb04 	str.w	fp, [r3], #4
 800859c:	f04f 0b00 	mov.w	fp, #0
 80085a0:	9301      	str	r3, [sp, #4]
 80085a2:	465b      	mov	r3, fp
 80085a4:	7828      	ldrb	r0, [r5, #0]
 80085a6:	9303      	str	r3, [sp, #12]
 80085a8:	f7ff feda 	bl	8008360 <__hexdig_fun>
 80085ac:	9b03      	ldr	r3, [sp, #12]
 80085ae:	f000 000f 	and.w	r0, r0, #15
 80085b2:	4098      	lsls	r0, r3
 80085b4:	ea4b 0b00 	orr.w	fp, fp, r0
 80085b8:	3304      	adds	r3, #4
 80085ba:	e7a1      	b.n	8008500 <__gethex+0x174>
 80085bc:	45a8      	cmp	r8, r5
 80085be:	d8e8      	bhi.n	8008592 <__gethex+0x206>
 80085c0:	2201      	movs	r2, #1
 80085c2:	4628      	mov	r0, r5
 80085c4:	9303      	str	r3, [sp, #12]
 80085c6:	f7fe ff17 	bl	80073f8 <strncmp>
 80085ca:	4926      	ldr	r1, [pc, #152]	; (8008664 <__gethex+0x2d8>)
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	2800      	cmp	r0, #0
 80085d0:	d1df      	bne.n	8008592 <__gethex+0x206>
 80085d2:	e795      	b.n	8008500 <__gethex+0x174>
 80085d4:	f04f 0b03 	mov.w	fp, #3
 80085d8:	e7c5      	b.n	8008566 <__gethex+0x1da>
 80085da:	da0b      	bge.n	80085f4 <__gethex+0x268>
 80085dc:	eba5 0800 	sub.w	r8, r5, r0
 80085e0:	4621      	mov	r1, r4
 80085e2:	4642      	mov	r2, r8
 80085e4:	4648      	mov	r0, r9
 80085e6:	f000 ff77 	bl	80094d8 <__lshift>
 80085ea:	eba6 0608 	sub.w	r6, r6, r8
 80085ee:	4604      	mov	r4, r0
 80085f0:	f100 0a14 	add.w	sl, r0, #20
 80085f4:	f04f 0b00 	mov.w	fp, #0
 80085f8:	e7ba      	b.n	8008570 <__gethex+0x1e4>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	42b3      	cmp	r3, r6
 80085fe:	dd73      	ble.n	80086e8 <__gethex+0x35c>
 8008600:	1b9e      	subs	r6, r3, r6
 8008602:	42b5      	cmp	r5, r6
 8008604:	dc34      	bgt.n	8008670 <__gethex+0x2e4>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2b02      	cmp	r3, #2
 800860a:	d023      	beq.n	8008654 <__gethex+0x2c8>
 800860c:	2b03      	cmp	r3, #3
 800860e:	d025      	beq.n	800865c <__gethex+0x2d0>
 8008610:	2b01      	cmp	r3, #1
 8008612:	d115      	bne.n	8008640 <__gethex+0x2b4>
 8008614:	42b5      	cmp	r5, r6
 8008616:	d113      	bne.n	8008640 <__gethex+0x2b4>
 8008618:	2d01      	cmp	r5, #1
 800861a:	d10b      	bne.n	8008634 <__gethex+0x2a8>
 800861c:	9a02      	ldr	r2, [sp, #8]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6013      	str	r3, [r2, #0]
 8008622:	2301      	movs	r3, #1
 8008624:	6123      	str	r3, [r4, #16]
 8008626:	f8ca 3000 	str.w	r3, [sl]
 800862a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800862c:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008630:	601c      	str	r4, [r3, #0]
 8008632:	e735      	b.n	80084a0 <__gethex+0x114>
 8008634:	1e69      	subs	r1, r5, #1
 8008636:	4620      	mov	r0, r4
 8008638:	f001 f980 	bl	800993c <__any_on>
 800863c:	2800      	cmp	r0, #0
 800863e:	d1ed      	bne.n	800861c <__gethex+0x290>
 8008640:	4621      	mov	r1, r4
 8008642:	4648      	mov	r0, r9
 8008644:	f000 fd2e 	bl	80090a4 <_Bfree>
 8008648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800864a:	2300      	movs	r3, #0
 800864c:	6013      	str	r3, [r2, #0]
 800864e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008652:	e725      	b.n	80084a0 <__gethex+0x114>
 8008654:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1f2      	bne.n	8008640 <__gethex+0x2b4>
 800865a:	e7df      	b.n	800861c <__gethex+0x290>
 800865c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800865e:	2b00      	cmp	r3, #0
 8008660:	d1dc      	bne.n	800861c <__gethex+0x290>
 8008662:	e7ed      	b.n	8008640 <__gethex+0x2b4>
 8008664:	08009e59 	.word	0x08009e59
 8008668:	0800a035 	.word	0x0800a035
 800866c:	0800a046 	.word	0x0800a046
 8008670:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8008674:	f1bb 0f00 	cmp.w	fp, #0
 8008678:	d133      	bne.n	80086e2 <__gethex+0x356>
 800867a:	f1b8 0f00 	cmp.w	r8, #0
 800867e:	d004      	beq.n	800868a <__gethex+0x2fe>
 8008680:	4641      	mov	r1, r8
 8008682:	4620      	mov	r0, r4
 8008684:	f001 f95a 	bl	800993c <__any_on>
 8008688:	4683      	mov	fp, r0
 800868a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800868e:	2301      	movs	r3, #1
 8008690:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008694:	f008 081f 	and.w	r8, r8, #31
 8008698:	fa03 f308 	lsl.w	r3, r3, r8
 800869c:	4213      	tst	r3, r2
 800869e:	4631      	mov	r1, r6
 80086a0:	4620      	mov	r0, r4
 80086a2:	bf18      	it	ne
 80086a4:	f04b 0b02 	orrne.w	fp, fp, #2
 80086a8:	1bad      	subs	r5, r5, r6
 80086aa:	f7ff fe07 	bl	80082bc <rshift>
 80086ae:	687e      	ldr	r6, [r7, #4]
 80086b0:	f04f 0802 	mov.w	r8, #2
 80086b4:	f1bb 0f00 	cmp.w	fp, #0
 80086b8:	d04a      	beq.n	8008750 <__gethex+0x3c4>
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d016      	beq.n	80086ee <__gethex+0x362>
 80086c0:	2b03      	cmp	r3, #3
 80086c2:	d018      	beq.n	80086f6 <__gethex+0x36a>
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d109      	bne.n	80086dc <__gethex+0x350>
 80086c8:	f01b 0f02 	tst.w	fp, #2
 80086cc:	d006      	beq.n	80086dc <__gethex+0x350>
 80086ce:	f8da 3000 	ldr.w	r3, [sl]
 80086d2:	ea4b 0b03 	orr.w	fp, fp, r3
 80086d6:	f01b 0f01 	tst.w	fp, #1
 80086da:	d10f      	bne.n	80086fc <__gethex+0x370>
 80086dc:	f048 0810 	orr.w	r8, r8, #16
 80086e0:	e036      	b.n	8008750 <__gethex+0x3c4>
 80086e2:	f04f 0b01 	mov.w	fp, #1
 80086e6:	e7d0      	b.n	800868a <__gethex+0x2fe>
 80086e8:	f04f 0801 	mov.w	r8, #1
 80086ec:	e7e2      	b.n	80086b4 <__gethex+0x328>
 80086ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086f0:	f1c3 0301 	rsb	r3, r3, #1
 80086f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80086f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d0ef      	beq.n	80086dc <__gethex+0x350>
 80086fc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008700:	f104 0214 	add.w	r2, r4, #20
 8008704:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008708:	9301      	str	r3, [sp, #4]
 800870a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800870e:	2300      	movs	r3, #0
 8008710:	4694      	mov	ip, r2
 8008712:	f852 1b04 	ldr.w	r1, [r2], #4
 8008716:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800871a:	d01e      	beq.n	800875a <__gethex+0x3ce>
 800871c:	3101      	adds	r1, #1
 800871e:	f8cc 1000 	str.w	r1, [ip]
 8008722:	f1b8 0f02 	cmp.w	r8, #2
 8008726:	f104 0214 	add.w	r2, r4, #20
 800872a:	d13d      	bne.n	80087a8 <__gethex+0x41c>
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	3b01      	subs	r3, #1
 8008730:	42ab      	cmp	r3, r5
 8008732:	d10b      	bne.n	800874c <__gethex+0x3c0>
 8008734:	1169      	asrs	r1, r5, #5
 8008736:	2301      	movs	r3, #1
 8008738:	f005 051f 	and.w	r5, r5, #31
 800873c:	fa03 f505 	lsl.w	r5, r3, r5
 8008740:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008744:	421d      	tst	r5, r3
 8008746:	bf18      	it	ne
 8008748:	f04f 0801 	movne.w	r8, #1
 800874c:	f048 0820 	orr.w	r8, r8, #32
 8008750:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008752:	601c      	str	r4, [r3, #0]
 8008754:	9b02      	ldr	r3, [sp, #8]
 8008756:	601e      	str	r6, [r3, #0]
 8008758:	e6a2      	b.n	80084a0 <__gethex+0x114>
 800875a:	4290      	cmp	r0, r2
 800875c:	f842 3c04 	str.w	r3, [r2, #-4]
 8008760:	d8d6      	bhi.n	8008710 <__gethex+0x384>
 8008762:	68a2      	ldr	r2, [r4, #8]
 8008764:	4593      	cmp	fp, r2
 8008766:	db17      	blt.n	8008798 <__gethex+0x40c>
 8008768:	6861      	ldr	r1, [r4, #4]
 800876a:	4648      	mov	r0, r9
 800876c:	3101      	adds	r1, #1
 800876e:	f000 fc59 	bl	8009024 <_Balloc>
 8008772:	4682      	mov	sl, r0
 8008774:	b918      	cbnz	r0, 800877e <__gethex+0x3f2>
 8008776:	4b1b      	ldr	r3, [pc, #108]	; (80087e4 <__gethex+0x458>)
 8008778:	4602      	mov	r2, r0
 800877a:	2184      	movs	r1, #132	; 0x84
 800877c:	e6b3      	b.n	80084e6 <__gethex+0x15a>
 800877e:	6922      	ldr	r2, [r4, #16]
 8008780:	3202      	adds	r2, #2
 8008782:	f104 010c 	add.w	r1, r4, #12
 8008786:	0092      	lsls	r2, r2, #2
 8008788:	300c      	adds	r0, #12
 800878a:	f7fe feb2 	bl	80074f2 <memcpy>
 800878e:	4621      	mov	r1, r4
 8008790:	4648      	mov	r0, r9
 8008792:	f000 fc87 	bl	80090a4 <_Bfree>
 8008796:	4654      	mov	r4, sl
 8008798:	6922      	ldr	r2, [r4, #16]
 800879a:	1c51      	adds	r1, r2, #1
 800879c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80087a0:	6121      	str	r1, [r4, #16]
 80087a2:	2101      	movs	r1, #1
 80087a4:	6151      	str	r1, [r2, #20]
 80087a6:	e7bc      	b.n	8008722 <__gethex+0x396>
 80087a8:	6921      	ldr	r1, [r4, #16]
 80087aa:	4559      	cmp	r1, fp
 80087ac:	dd0b      	ble.n	80087c6 <__gethex+0x43a>
 80087ae:	2101      	movs	r1, #1
 80087b0:	4620      	mov	r0, r4
 80087b2:	f7ff fd83 	bl	80082bc <rshift>
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	3601      	adds	r6, #1
 80087ba:	42b3      	cmp	r3, r6
 80087bc:	f6ff aedb 	blt.w	8008576 <__gethex+0x1ea>
 80087c0:	f04f 0801 	mov.w	r8, #1
 80087c4:	e7c2      	b.n	800874c <__gethex+0x3c0>
 80087c6:	f015 051f 	ands.w	r5, r5, #31
 80087ca:	d0f9      	beq.n	80087c0 <__gethex+0x434>
 80087cc:	9b01      	ldr	r3, [sp, #4]
 80087ce:	441a      	add	r2, r3
 80087d0:	f1c5 0520 	rsb	r5, r5, #32
 80087d4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80087d8:	f000 fd16 	bl	8009208 <__hi0bits>
 80087dc:	42a8      	cmp	r0, r5
 80087de:	dbe6      	blt.n	80087ae <__gethex+0x422>
 80087e0:	e7ee      	b.n	80087c0 <__gethex+0x434>
 80087e2:	bf00      	nop
 80087e4:	0800a035 	.word	0x0800a035

080087e8 <L_shift>:
 80087e8:	f1c2 0208 	rsb	r2, r2, #8
 80087ec:	0092      	lsls	r2, r2, #2
 80087ee:	b570      	push	{r4, r5, r6, lr}
 80087f0:	f1c2 0620 	rsb	r6, r2, #32
 80087f4:	6843      	ldr	r3, [r0, #4]
 80087f6:	6804      	ldr	r4, [r0, #0]
 80087f8:	fa03 f506 	lsl.w	r5, r3, r6
 80087fc:	432c      	orrs	r4, r5
 80087fe:	40d3      	lsrs	r3, r2
 8008800:	6004      	str	r4, [r0, #0]
 8008802:	f840 3f04 	str.w	r3, [r0, #4]!
 8008806:	4288      	cmp	r0, r1
 8008808:	d3f4      	bcc.n	80087f4 <L_shift+0xc>
 800880a:	bd70      	pop	{r4, r5, r6, pc}

0800880c <__match>:
 800880c:	b530      	push	{r4, r5, lr}
 800880e:	6803      	ldr	r3, [r0, #0]
 8008810:	3301      	adds	r3, #1
 8008812:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008816:	b914      	cbnz	r4, 800881e <__match+0x12>
 8008818:	6003      	str	r3, [r0, #0]
 800881a:	2001      	movs	r0, #1
 800881c:	bd30      	pop	{r4, r5, pc}
 800881e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008822:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008826:	2d19      	cmp	r5, #25
 8008828:	bf98      	it	ls
 800882a:	3220      	addls	r2, #32
 800882c:	42a2      	cmp	r2, r4
 800882e:	d0f0      	beq.n	8008812 <__match+0x6>
 8008830:	2000      	movs	r0, #0
 8008832:	e7f3      	b.n	800881c <__match+0x10>

08008834 <__hexnan>:
 8008834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008838:	680b      	ldr	r3, [r1, #0]
 800883a:	6801      	ldr	r1, [r0, #0]
 800883c:	115e      	asrs	r6, r3, #5
 800883e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008842:	f013 031f 	ands.w	r3, r3, #31
 8008846:	b087      	sub	sp, #28
 8008848:	bf18      	it	ne
 800884a:	3604      	addne	r6, #4
 800884c:	2500      	movs	r5, #0
 800884e:	1f37      	subs	r7, r6, #4
 8008850:	4682      	mov	sl, r0
 8008852:	4690      	mov	r8, r2
 8008854:	9301      	str	r3, [sp, #4]
 8008856:	f846 5c04 	str.w	r5, [r6, #-4]
 800885a:	46b9      	mov	r9, r7
 800885c:	463c      	mov	r4, r7
 800885e:	9502      	str	r5, [sp, #8]
 8008860:	46ab      	mov	fp, r5
 8008862:	784a      	ldrb	r2, [r1, #1]
 8008864:	1c4b      	adds	r3, r1, #1
 8008866:	9303      	str	r3, [sp, #12]
 8008868:	b342      	cbz	r2, 80088bc <__hexnan+0x88>
 800886a:	4610      	mov	r0, r2
 800886c:	9105      	str	r1, [sp, #20]
 800886e:	9204      	str	r2, [sp, #16]
 8008870:	f7ff fd76 	bl	8008360 <__hexdig_fun>
 8008874:	2800      	cmp	r0, #0
 8008876:	d14f      	bne.n	8008918 <__hexnan+0xe4>
 8008878:	9a04      	ldr	r2, [sp, #16]
 800887a:	9905      	ldr	r1, [sp, #20]
 800887c:	2a20      	cmp	r2, #32
 800887e:	d818      	bhi.n	80088b2 <__hexnan+0x7e>
 8008880:	9b02      	ldr	r3, [sp, #8]
 8008882:	459b      	cmp	fp, r3
 8008884:	dd13      	ble.n	80088ae <__hexnan+0x7a>
 8008886:	454c      	cmp	r4, r9
 8008888:	d206      	bcs.n	8008898 <__hexnan+0x64>
 800888a:	2d07      	cmp	r5, #7
 800888c:	dc04      	bgt.n	8008898 <__hexnan+0x64>
 800888e:	462a      	mov	r2, r5
 8008890:	4649      	mov	r1, r9
 8008892:	4620      	mov	r0, r4
 8008894:	f7ff ffa8 	bl	80087e8 <L_shift>
 8008898:	4544      	cmp	r4, r8
 800889a:	d950      	bls.n	800893e <__hexnan+0x10a>
 800889c:	2300      	movs	r3, #0
 800889e:	f1a4 0904 	sub.w	r9, r4, #4
 80088a2:	f844 3c04 	str.w	r3, [r4, #-4]
 80088a6:	f8cd b008 	str.w	fp, [sp, #8]
 80088aa:	464c      	mov	r4, r9
 80088ac:	461d      	mov	r5, r3
 80088ae:	9903      	ldr	r1, [sp, #12]
 80088b0:	e7d7      	b.n	8008862 <__hexnan+0x2e>
 80088b2:	2a29      	cmp	r2, #41	; 0x29
 80088b4:	d155      	bne.n	8008962 <__hexnan+0x12e>
 80088b6:	3102      	adds	r1, #2
 80088b8:	f8ca 1000 	str.w	r1, [sl]
 80088bc:	f1bb 0f00 	cmp.w	fp, #0
 80088c0:	d04f      	beq.n	8008962 <__hexnan+0x12e>
 80088c2:	454c      	cmp	r4, r9
 80088c4:	d206      	bcs.n	80088d4 <__hexnan+0xa0>
 80088c6:	2d07      	cmp	r5, #7
 80088c8:	dc04      	bgt.n	80088d4 <__hexnan+0xa0>
 80088ca:	462a      	mov	r2, r5
 80088cc:	4649      	mov	r1, r9
 80088ce:	4620      	mov	r0, r4
 80088d0:	f7ff ff8a 	bl	80087e8 <L_shift>
 80088d4:	4544      	cmp	r4, r8
 80088d6:	d934      	bls.n	8008942 <__hexnan+0x10e>
 80088d8:	f1a8 0204 	sub.w	r2, r8, #4
 80088dc:	4623      	mov	r3, r4
 80088de:	f853 1b04 	ldr.w	r1, [r3], #4
 80088e2:	f842 1f04 	str.w	r1, [r2, #4]!
 80088e6:	429f      	cmp	r7, r3
 80088e8:	d2f9      	bcs.n	80088de <__hexnan+0xaa>
 80088ea:	1b3b      	subs	r3, r7, r4
 80088ec:	f023 0303 	bic.w	r3, r3, #3
 80088f0:	3304      	adds	r3, #4
 80088f2:	3e03      	subs	r6, #3
 80088f4:	3401      	adds	r4, #1
 80088f6:	42a6      	cmp	r6, r4
 80088f8:	bf38      	it	cc
 80088fa:	2304      	movcc	r3, #4
 80088fc:	4443      	add	r3, r8
 80088fe:	2200      	movs	r2, #0
 8008900:	f843 2b04 	str.w	r2, [r3], #4
 8008904:	429f      	cmp	r7, r3
 8008906:	d2fb      	bcs.n	8008900 <__hexnan+0xcc>
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	b91b      	cbnz	r3, 8008914 <__hexnan+0xe0>
 800890c:	4547      	cmp	r7, r8
 800890e:	d126      	bne.n	800895e <__hexnan+0x12a>
 8008910:	2301      	movs	r3, #1
 8008912:	603b      	str	r3, [r7, #0]
 8008914:	2005      	movs	r0, #5
 8008916:	e025      	b.n	8008964 <__hexnan+0x130>
 8008918:	3501      	adds	r5, #1
 800891a:	2d08      	cmp	r5, #8
 800891c:	f10b 0b01 	add.w	fp, fp, #1
 8008920:	dd06      	ble.n	8008930 <__hexnan+0xfc>
 8008922:	4544      	cmp	r4, r8
 8008924:	d9c3      	bls.n	80088ae <__hexnan+0x7a>
 8008926:	2300      	movs	r3, #0
 8008928:	f844 3c04 	str.w	r3, [r4, #-4]
 800892c:	2501      	movs	r5, #1
 800892e:	3c04      	subs	r4, #4
 8008930:	6822      	ldr	r2, [r4, #0]
 8008932:	f000 000f 	and.w	r0, r0, #15
 8008936:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800893a:	6020      	str	r0, [r4, #0]
 800893c:	e7b7      	b.n	80088ae <__hexnan+0x7a>
 800893e:	2508      	movs	r5, #8
 8008940:	e7b5      	b.n	80088ae <__hexnan+0x7a>
 8008942:	9b01      	ldr	r3, [sp, #4]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d0df      	beq.n	8008908 <__hexnan+0xd4>
 8008948:	f1c3 0320 	rsb	r3, r3, #32
 800894c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008950:	40da      	lsrs	r2, r3
 8008952:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008956:	4013      	ands	r3, r2
 8008958:	f846 3c04 	str.w	r3, [r6, #-4]
 800895c:	e7d4      	b.n	8008908 <__hexnan+0xd4>
 800895e:	3f04      	subs	r7, #4
 8008960:	e7d2      	b.n	8008908 <__hexnan+0xd4>
 8008962:	2004      	movs	r0, #4
 8008964:	b007      	add	sp, #28
 8008966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800896a <__ssputs_r>:
 800896a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800896e:	688e      	ldr	r6, [r1, #8]
 8008970:	461f      	mov	r7, r3
 8008972:	42be      	cmp	r6, r7
 8008974:	680b      	ldr	r3, [r1, #0]
 8008976:	4682      	mov	sl, r0
 8008978:	460c      	mov	r4, r1
 800897a:	4690      	mov	r8, r2
 800897c:	d82c      	bhi.n	80089d8 <__ssputs_r+0x6e>
 800897e:	898a      	ldrh	r2, [r1, #12]
 8008980:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008984:	d026      	beq.n	80089d4 <__ssputs_r+0x6a>
 8008986:	6965      	ldr	r5, [r4, #20]
 8008988:	6909      	ldr	r1, [r1, #16]
 800898a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800898e:	eba3 0901 	sub.w	r9, r3, r1
 8008992:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008996:	1c7b      	adds	r3, r7, #1
 8008998:	444b      	add	r3, r9
 800899a:	106d      	asrs	r5, r5, #1
 800899c:	429d      	cmp	r5, r3
 800899e:	bf38      	it	cc
 80089a0:	461d      	movcc	r5, r3
 80089a2:	0553      	lsls	r3, r2, #21
 80089a4:	d527      	bpl.n	80089f6 <__ssputs_r+0x8c>
 80089a6:	4629      	mov	r1, r5
 80089a8:	f7fd f858 	bl	8005a5c <_malloc_r>
 80089ac:	4606      	mov	r6, r0
 80089ae:	b360      	cbz	r0, 8008a0a <__ssputs_r+0xa0>
 80089b0:	6921      	ldr	r1, [r4, #16]
 80089b2:	464a      	mov	r2, r9
 80089b4:	f7fe fd9d 	bl	80074f2 <memcpy>
 80089b8:	89a3      	ldrh	r3, [r4, #12]
 80089ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80089be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089c2:	81a3      	strh	r3, [r4, #12]
 80089c4:	6126      	str	r6, [r4, #16]
 80089c6:	6165      	str	r5, [r4, #20]
 80089c8:	444e      	add	r6, r9
 80089ca:	eba5 0509 	sub.w	r5, r5, r9
 80089ce:	6026      	str	r6, [r4, #0]
 80089d0:	60a5      	str	r5, [r4, #8]
 80089d2:	463e      	mov	r6, r7
 80089d4:	42be      	cmp	r6, r7
 80089d6:	d900      	bls.n	80089da <__ssputs_r+0x70>
 80089d8:	463e      	mov	r6, r7
 80089da:	6820      	ldr	r0, [r4, #0]
 80089dc:	4632      	mov	r2, r6
 80089de:	4641      	mov	r1, r8
 80089e0:	f001 f8e1 	bl	8009ba6 <memmove>
 80089e4:	68a3      	ldr	r3, [r4, #8]
 80089e6:	1b9b      	subs	r3, r3, r6
 80089e8:	60a3      	str	r3, [r4, #8]
 80089ea:	6823      	ldr	r3, [r4, #0]
 80089ec:	4433      	add	r3, r6
 80089ee:	6023      	str	r3, [r4, #0]
 80089f0:	2000      	movs	r0, #0
 80089f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f6:	462a      	mov	r2, r5
 80089f8:	f001 f804 	bl	8009a04 <_realloc_r>
 80089fc:	4606      	mov	r6, r0
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d1e0      	bne.n	80089c4 <__ssputs_r+0x5a>
 8008a02:	6921      	ldr	r1, [r4, #16]
 8008a04:	4650      	mov	r0, sl
 8008a06:	f7ff fc0d 	bl	8008224 <_free_r>
 8008a0a:	230c      	movs	r3, #12
 8008a0c:	f8ca 3000 	str.w	r3, [sl]
 8008a10:	89a3      	ldrh	r3, [r4, #12]
 8008a12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a16:	81a3      	strh	r3, [r4, #12]
 8008a18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a1c:	e7e9      	b.n	80089f2 <__ssputs_r+0x88>
	...

08008a20 <_svfiprintf_r>:
 8008a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a24:	4698      	mov	r8, r3
 8008a26:	898b      	ldrh	r3, [r1, #12]
 8008a28:	061b      	lsls	r3, r3, #24
 8008a2a:	b09d      	sub	sp, #116	; 0x74
 8008a2c:	4607      	mov	r7, r0
 8008a2e:	460d      	mov	r5, r1
 8008a30:	4614      	mov	r4, r2
 8008a32:	d50e      	bpl.n	8008a52 <_svfiprintf_r+0x32>
 8008a34:	690b      	ldr	r3, [r1, #16]
 8008a36:	b963      	cbnz	r3, 8008a52 <_svfiprintf_r+0x32>
 8008a38:	2140      	movs	r1, #64	; 0x40
 8008a3a:	f7fd f80f 	bl	8005a5c <_malloc_r>
 8008a3e:	6028      	str	r0, [r5, #0]
 8008a40:	6128      	str	r0, [r5, #16]
 8008a42:	b920      	cbnz	r0, 8008a4e <_svfiprintf_r+0x2e>
 8008a44:	230c      	movs	r3, #12
 8008a46:	603b      	str	r3, [r7, #0]
 8008a48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a4c:	e0d0      	b.n	8008bf0 <_svfiprintf_r+0x1d0>
 8008a4e:	2340      	movs	r3, #64	; 0x40
 8008a50:	616b      	str	r3, [r5, #20]
 8008a52:	2300      	movs	r3, #0
 8008a54:	9309      	str	r3, [sp, #36]	; 0x24
 8008a56:	2320      	movs	r3, #32
 8008a58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a60:	2330      	movs	r3, #48	; 0x30
 8008a62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008c08 <_svfiprintf_r+0x1e8>
 8008a66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a6a:	f04f 0901 	mov.w	r9, #1
 8008a6e:	4623      	mov	r3, r4
 8008a70:	469a      	mov	sl, r3
 8008a72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a76:	b10a      	cbz	r2, 8008a7c <_svfiprintf_r+0x5c>
 8008a78:	2a25      	cmp	r2, #37	; 0x25
 8008a7a:	d1f9      	bne.n	8008a70 <_svfiprintf_r+0x50>
 8008a7c:	ebba 0b04 	subs.w	fp, sl, r4
 8008a80:	d00b      	beq.n	8008a9a <_svfiprintf_r+0x7a>
 8008a82:	465b      	mov	r3, fp
 8008a84:	4622      	mov	r2, r4
 8008a86:	4629      	mov	r1, r5
 8008a88:	4638      	mov	r0, r7
 8008a8a:	f7ff ff6e 	bl	800896a <__ssputs_r>
 8008a8e:	3001      	adds	r0, #1
 8008a90:	f000 80a9 	beq.w	8008be6 <_svfiprintf_r+0x1c6>
 8008a94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a96:	445a      	add	r2, fp
 8008a98:	9209      	str	r2, [sp, #36]	; 0x24
 8008a9a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	f000 80a1 	beq.w	8008be6 <_svfiprintf_r+0x1c6>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008aaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008aae:	f10a 0a01 	add.w	sl, sl, #1
 8008ab2:	9304      	str	r3, [sp, #16]
 8008ab4:	9307      	str	r3, [sp, #28]
 8008ab6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008aba:	931a      	str	r3, [sp, #104]	; 0x68
 8008abc:	4654      	mov	r4, sl
 8008abe:	2205      	movs	r2, #5
 8008ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ac4:	4850      	ldr	r0, [pc, #320]	; (8008c08 <_svfiprintf_r+0x1e8>)
 8008ac6:	f7f7 fbab 	bl	8000220 <memchr>
 8008aca:	9a04      	ldr	r2, [sp, #16]
 8008acc:	b9d8      	cbnz	r0, 8008b06 <_svfiprintf_r+0xe6>
 8008ace:	06d0      	lsls	r0, r2, #27
 8008ad0:	bf44      	itt	mi
 8008ad2:	2320      	movmi	r3, #32
 8008ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ad8:	0711      	lsls	r1, r2, #28
 8008ada:	bf44      	itt	mi
 8008adc:	232b      	movmi	r3, #43	; 0x2b
 8008ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ae6:	2b2a      	cmp	r3, #42	; 0x2a
 8008ae8:	d015      	beq.n	8008b16 <_svfiprintf_r+0xf6>
 8008aea:	9a07      	ldr	r2, [sp, #28]
 8008aec:	4654      	mov	r4, sl
 8008aee:	2000      	movs	r0, #0
 8008af0:	f04f 0c0a 	mov.w	ip, #10
 8008af4:	4621      	mov	r1, r4
 8008af6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008afa:	3b30      	subs	r3, #48	; 0x30
 8008afc:	2b09      	cmp	r3, #9
 8008afe:	d94d      	bls.n	8008b9c <_svfiprintf_r+0x17c>
 8008b00:	b1b0      	cbz	r0, 8008b30 <_svfiprintf_r+0x110>
 8008b02:	9207      	str	r2, [sp, #28]
 8008b04:	e014      	b.n	8008b30 <_svfiprintf_r+0x110>
 8008b06:	eba0 0308 	sub.w	r3, r0, r8
 8008b0a:	fa09 f303 	lsl.w	r3, r9, r3
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	9304      	str	r3, [sp, #16]
 8008b12:	46a2      	mov	sl, r4
 8008b14:	e7d2      	b.n	8008abc <_svfiprintf_r+0x9c>
 8008b16:	9b03      	ldr	r3, [sp, #12]
 8008b18:	1d19      	adds	r1, r3, #4
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	9103      	str	r1, [sp, #12]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	bfbb      	ittet	lt
 8008b22:	425b      	neglt	r3, r3
 8008b24:	f042 0202 	orrlt.w	r2, r2, #2
 8008b28:	9307      	strge	r3, [sp, #28]
 8008b2a:	9307      	strlt	r3, [sp, #28]
 8008b2c:	bfb8      	it	lt
 8008b2e:	9204      	strlt	r2, [sp, #16]
 8008b30:	7823      	ldrb	r3, [r4, #0]
 8008b32:	2b2e      	cmp	r3, #46	; 0x2e
 8008b34:	d10c      	bne.n	8008b50 <_svfiprintf_r+0x130>
 8008b36:	7863      	ldrb	r3, [r4, #1]
 8008b38:	2b2a      	cmp	r3, #42	; 0x2a
 8008b3a:	d134      	bne.n	8008ba6 <_svfiprintf_r+0x186>
 8008b3c:	9b03      	ldr	r3, [sp, #12]
 8008b3e:	1d1a      	adds	r2, r3, #4
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	9203      	str	r2, [sp, #12]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	bfb8      	it	lt
 8008b48:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008b4c:	3402      	adds	r4, #2
 8008b4e:	9305      	str	r3, [sp, #20]
 8008b50:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008c18 <_svfiprintf_r+0x1f8>
 8008b54:	7821      	ldrb	r1, [r4, #0]
 8008b56:	2203      	movs	r2, #3
 8008b58:	4650      	mov	r0, sl
 8008b5a:	f7f7 fb61 	bl	8000220 <memchr>
 8008b5e:	b138      	cbz	r0, 8008b70 <_svfiprintf_r+0x150>
 8008b60:	9b04      	ldr	r3, [sp, #16]
 8008b62:	eba0 000a 	sub.w	r0, r0, sl
 8008b66:	2240      	movs	r2, #64	; 0x40
 8008b68:	4082      	lsls	r2, r0
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	3401      	adds	r4, #1
 8008b6e:	9304      	str	r3, [sp, #16]
 8008b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b74:	4825      	ldr	r0, [pc, #148]	; (8008c0c <_svfiprintf_r+0x1ec>)
 8008b76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b7a:	2206      	movs	r2, #6
 8008b7c:	f7f7 fb50 	bl	8000220 <memchr>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d038      	beq.n	8008bf6 <_svfiprintf_r+0x1d6>
 8008b84:	4b22      	ldr	r3, [pc, #136]	; (8008c10 <_svfiprintf_r+0x1f0>)
 8008b86:	bb1b      	cbnz	r3, 8008bd0 <_svfiprintf_r+0x1b0>
 8008b88:	9b03      	ldr	r3, [sp, #12]
 8008b8a:	3307      	adds	r3, #7
 8008b8c:	f023 0307 	bic.w	r3, r3, #7
 8008b90:	3308      	adds	r3, #8
 8008b92:	9303      	str	r3, [sp, #12]
 8008b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b96:	4433      	add	r3, r6
 8008b98:	9309      	str	r3, [sp, #36]	; 0x24
 8008b9a:	e768      	b.n	8008a6e <_svfiprintf_r+0x4e>
 8008b9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ba0:	460c      	mov	r4, r1
 8008ba2:	2001      	movs	r0, #1
 8008ba4:	e7a6      	b.n	8008af4 <_svfiprintf_r+0xd4>
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	3401      	adds	r4, #1
 8008baa:	9305      	str	r3, [sp, #20]
 8008bac:	4619      	mov	r1, r3
 8008bae:	f04f 0c0a 	mov.w	ip, #10
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bb8:	3a30      	subs	r2, #48	; 0x30
 8008bba:	2a09      	cmp	r2, #9
 8008bbc:	d903      	bls.n	8008bc6 <_svfiprintf_r+0x1a6>
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d0c6      	beq.n	8008b50 <_svfiprintf_r+0x130>
 8008bc2:	9105      	str	r1, [sp, #20]
 8008bc4:	e7c4      	b.n	8008b50 <_svfiprintf_r+0x130>
 8008bc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bca:	4604      	mov	r4, r0
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e7f0      	b.n	8008bb2 <_svfiprintf_r+0x192>
 8008bd0:	ab03      	add	r3, sp, #12
 8008bd2:	9300      	str	r3, [sp, #0]
 8008bd4:	462a      	mov	r2, r5
 8008bd6:	4b0f      	ldr	r3, [pc, #60]	; (8008c14 <_svfiprintf_r+0x1f4>)
 8008bd8:	a904      	add	r1, sp, #16
 8008bda:	4638      	mov	r0, r7
 8008bdc:	f7fc fce0 	bl	80055a0 <_printf_float>
 8008be0:	1c42      	adds	r2, r0, #1
 8008be2:	4606      	mov	r6, r0
 8008be4:	d1d6      	bne.n	8008b94 <_svfiprintf_r+0x174>
 8008be6:	89ab      	ldrh	r3, [r5, #12]
 8008be8:	065b      	lsls	r3, r3, #25
 8008bea:	f53f af2d 	bmi.w	8008a48 <_svfiprintf_r+0x28>
 8008bee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bf0:	b01d      	add	sp, #116	; 0x74
 8008bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf6:	ab03      	add	r3, sp, #12
 8008bf8:	9300      	str	r3, [sp, #0]
 8008bfa:	462a      	mov	r2, r5
 8008bfc:	4b05      	ldr	r3, [pc, #20]	; (8008c14 <_svfiprintf_r+0x1f4>)
 8008bfe:	a904      	add	r1, sp, #16
 8008c00:	4638      	mov	r0, r7
 8008c02:	f7fd f819 	bl	8005c38 <_printf_i>
 8008c06:	e7eb      	b.n	8008be0 <_svfiprintf_r+0x1c0>
 8008c08:	0800a0a6 	.word	0x0800a0a6
 8008c0c:	0800a0b0 	.word	0x0800a0b0
 8008c10:	080055a1 	.word	0x080055a1
 8008c14:	0800896b 	.word	0x0800896b
 8008c18:	0800a0ac 	.word	0x0800a0ac

08008c1c <__sfputc_r>:
 8008c1c:	6893      	ldr	r3, [r2, #8]
 8008c1e:	3b01      	subs	r3, #1
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	b410      	push	{r4}
 8008c24:	6093      	str	r3, [r2, #8]
 8008c26:	da08      	bge.n	8008c3a <__sfputc_r+0x1e>
 8008c28:	6994      	ldr	r4, [r2, #24]
 8008c2a:	42a3      	cmp	r3, r4
 8008c2c:	db01      	blt.n	8008c32 <__sfputc_r+0x16>
 8008c2e:	290a      	cmp	r1, #10
 8008c30:	d103      	bne.n	8008c3a <__sfputc_r+0x1e>
 8008c32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c36:	f000 bf14 	b.w	8009a62 <__swbuf_r>
 8008c3a:	6813      	ldr	r3, [r2, #0]
 8008c3c:	1c58      	adds	r0, r3, #1
 8008c3e:	6010      	str	r0, [r2, #0]
 8008c40:	7019      	strb	r1, [r3, #0]
 8008c42:	4608      	mov	r0, r1
 8008c44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c48:	4770      	bx	lr

08008c4a <__sfputs_r>:
 8008c4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c4c:	4606      	mov	r6, r0
 8008c4e:	460f      	mov	r7, r1
 8008c50:	4614      	mov	r4, r2
 8008c52:	18d5      	adds	r5, r2, r3
 8008c54:	42ac      	cmp	r4, r5
 8008c56:	d101      	bne.n	8008c5c <__sfputs_r+0x12>
 8008c58:	2000      	movs	r0, #0
 8008c5a:	e007      	b.n	8008c6c <__sfputs_r+0x22>
 8008c5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c60:	463a      	mov	r2, r7
 8008c62:	4630      	mov	r0, r6
 8008c64:	f7ff ffda 	bl	8008c1c <__sfputc_r>
 8008c68:	1c43      	adds	r3, r0, #1
 8008c6a:	d1f3      	bne.n	8008c54 <__sfputs_r+0xa>
 8008c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c70 <_vfiprintf_r>:
 8008c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c74:	460d      	mov	r5, r1
 8008c76:	b09d      	sub	sp, #116	; 0x74
 8008c78:	4614      	mov	r4, r2
 8008c7a:	4698      	mov	r8, r3
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	b118      	cbz	r0, 8008c88 <_vfiprintf_r+0x18>
 8008c80:	6a03      	ldr	r3, [r0, #32]
 8008c82:	b90b      	cbnz	r3, 8008c88 <_vfiprintf_r+0x18>
 8008c84:	f7fd fc78 	bl	8006578 <__sinit>
 8008c88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c8a:	07d9      	lsls	r1, r3, #31
 8008c8c:	d405      	bmi.n	8008c9a <_vfiprintf_r+0x2a>
 8008c8e:	89ab      	ldrh	r3, [r5, #12]
 8008c90:	059a      	lsls	r2, r3, #22
 8008c92:	d402      	bmi.n	8008c9a <_vfiprintf_r+0x2a>
 8008c94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c96:	f7fe fc2a 	bl	80074ee <__retarget_lock_acquire_recursive>
 8008c9a:	89ab      	ldrh	r3, [r5, #12]
 8008c9c:	071b      	lsls	r3, r3, #28
 8008c9e:	d501      	bpl.n	8008ca4 <_vfiprintf_r+0x34>
 8008ca0:	692b      	ldr	r3, [r5, #16]
 8008ca2:	b99b      	cbnz	r3, 8008ccc <_vfiprintf_r+0x5c>
 8008ca4:	4629      	mov	r1, r5
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	f000 ff18 	bl	8009adc <__swsetup_r>
 8008cac:	b170      	cbz	r0, 8008ccc <_vfiprintf_r+0x5c>
 8008cae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cb0:	07dc      	lsls	r4, r3, #31
 8008cb2:	d504      	bpl.n	8008cbe <_vfiprintf_r+0x4e>
 8008cb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cb8:	b01d      	add	sp, #116	; 0x74
 8008cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cbe:	89ab      	ldrh	r3, [r5, #12]
 8008cc0:	0598      	lsls	r0, r3, #22
 8008cc2:	d4f7      	bmi.n	8008cb4 <_vfiprintf_r+0x44>
 8008cc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cc6:	f7fe fc13 	bl	80074f0 <__retarget_lock_release_recursive>
 8008cca:	e7f3      	b.n	8008cb4 <_vfiprintf_r+0x44>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	9309      	str	r3, [sp, #36]	; 0x24
 8008cd0:	2320      	movs	r3, #32
 8008cd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cda:	2330      	movs	r3, #48	; 0x30
 8008cdc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008e90 <_vfiprintf_r+0x220>
 8008ce0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ce4:	f04f 0901 	mov.w	r9, #1
 8008ce8:	4623      	mov	r3, r4
 8008cea:	469a      	mov	sl, r3
 8008cec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cf0:	b10a      	cbz	r2, 8008cf6 <_vfiprintf_r+0x86>
 8008cf2:	2a25      	cmp	r2, #37	; 0x25
 8008cf4:	d1f9      	bne.n	8008cea <_vfiprintf_r+0x7a>
 8008cf6:	ebba 0b04 	subs.w	fp, sl, r4
 8008cfa:	d00b      	beq.n	8008d14 <_vfiprintf_r+0xa4>
 8008cfc:	465b      	mov	r3, fp
 8008cfe:	4622      	mov	r2, r4
 8008d00:	4629      	mov	r1, r5
 8008d02:	4630      	mov	r0, r6
 8008d04:	f7ff ffa1 	bl	8008c4a <__sfputs_r>
 8008d08:	3001      	adds	r0, #1
 8008d0a:	f000 80a9 	beq.w	8008e60 <_vfiprintf_r+0x1f0>
 8008d0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d10:	445a      	add	r2, fp
 8008d12:	9209      	str	r2, [sp, #36]	; 0x24
 8008d14:	f89a 3000 	ldrb.w	r3, [sl]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 80a1 	beq.w	8008e60 <_vfiprintf_r+0x1f0>
 8008d1e:	2300      	movs	r3, #0
 8008d20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d28:	f10a 0a01 	add.w	sl, sl, #1
 8008d2c:	9304      	str	r3, [sp, #16]
 8008d2e:	9307      	str	r3, [sp, #28]
 8008d30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d34:	931a      	str	r3, [sp, #104]	; 0x68
 8008d36:	4654      	mov	r4, sl
 8008d38:	2205      	movs	r2, #5
 8008d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d3e:	4854      	ldr	r0, [pc, #336]	; (8008e90 <_vfiprintf_r+0x220>)
 8008d40:	f7f7 fa6e 	bl	8000220 <memchr>
 8008d44:	9a04      	ldr	r2, [sp, #16]
 8008d46:	b9d8      	cbnz	r0, 8008d80 <_vfiprintf_r+0x110>
 8008d48:	06d1      	lsls	r1, r2, #27
 8008d4a:	bf44      	itt	mi
 8008d4c:	2320      	movmi	r3, #32
 8008d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d52:	0713      	lsls	r3, r2, #28
 8008d54:	bf44      	itt	mi
 8008d56:	232b      	movmi	r3, #43	; 0x2b
 8008d58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d5c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d60:	2b2a      	cmp	r3, #42	; 0x2a
 8008d62:	d015      	beq.n	8008d90 <_vfiprintf_r+0x120>
 8008d64:	9a07      	ldr	r2, [sp, #28]
 8008d66:	4654      	mov	r4, sl
 8008d68:	2000      	movs	r0, #0
 8008d6a:	f04f 0c0a 	mov.w	ip, #10
 8008d6e:	4621      	mov	r1, r4
 8008d70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d74:	3b30      	subs	r3, #48	; 0x30
 8008d76:	2b09      	cmp	r3, #9
 8008d78:	d94d      	bls.n	8008e16 <_vfiprintf_r+0x1a6>
 8008d7a:	b1b0      	cbz	r0, 8008daa <_vfiprintf_r+0x13a>
 8008d7c:	9207      	str	r2, [sp, #28]
 8008d7e:	e014      	b.n	8008daa <_vfiprintf_r+0x13a>
 8008d80:	eba0 0308 	sub.w	r3, r0, r8
 8008d84:	fa09 f303 	lsl.w	r3, r9, r3
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	9304      	str	r3, [sp, #16]
 8008d8c:	46a2      	mov	sl, r4
 8008d8e:	e7d2      	b.n	8008d36 <_vfiprintf_r+0xc6>
 8008d90:	9b03      	ldr	r3, [sp, #12]
 8008d92:	1d19      	adds	r1, r3, #4
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	9103      	str	r1, [sp, #12]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	bfbb      	ittet	lt
 8008d9c:	425b      	neglt	r3, r3
 8008d9e:	f042 0202 	orrlt.w	r2, r2, #2
 8008da2:	9307      	strge	r3, [sp, #28]
 8008da4:	9307      	strlt	r3, [sp, #28]
 8008da6:	bfb8      	it	lt
 8008da8:	9204      	strlt	r2, [sp, #16]
 8008daa:	7823      	ldrb	r3, [r4, #0]
 8008dac:	2b2e      	cmp	r3, #46	; 0x2e
 8008dae:	d10c      	bne.n	8008dca <_vfiprintf_r+0x15a>
 8008db0:	7863      	ldrb	r3, [r4, #1]
 8008db2:	2b2a      	cmp	r3, #42	; 0x2a
 8008db4:	d134      	bne.n	8008e20 <_vfiprintf_r+0x1b0>
 8008db6:	9b03      	ldr	r3, [sp, #12]
 8008db8:	1d1a      	adds	r2, r3, #4
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	9203      	str	r2, [sp, #12]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	bfb8      	it	lt
 8008dc2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008dc6:	3402      	adds	r4, #2
 8008dc8:	9305      	str	r3, [sp, #20]
 8008dca:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008ea0 <_vfiprintf_r+0x230>
 8008dce:	7821      	ldrb	r1, [r4, #0]
 8008dd0:	2203      	movs	r2, #3
 8008dd2:	4650      	mov	r0, sl
 8008dd4:	f7f7 fa24 	bl	8000220 <memchr>
 8008dd8:	b138      	cbz	r0, 8008dea <_vfiprintf_r+0x17a>
 8008dda:	9b04      	ldr	r3, [sp, #16]
 8008ddc:	eba0 000a 	sub.w	r0, r0, sl
 8008de0:	2240      	movs	r2, #64	; 0x40
 8008de2:	4082      	lsls	r2, r0
 8008de4:	4313      	orrs	r3, r2
 8008de6:	3401      	adds	r4, #1
 8008de8:	9304      	str	r3, [sp, #16]
 8008dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dee:	4829      	ldr	r0, [pc, #164]	; (8008e94 <_vfiprintf_r+0x224>)
 8008df0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008df4:	2206      	movs	r2, #6
 8008df6:	f7f7 fa13 	bl	8000220 <memchr>
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	d03f      	beq.n	8008e7e <_vfiprintf_r+0x20e>
 8008dfe:	4b26      	ldr	r3, [pc, #152]	; (8008e98 <_vfiprintf_r+0x228>)
 8008e00:	bb1b      	cbnz	r3, 8008e4a <_vfiprintf_r+0x1da>
 8008e02:	9b03      	ldr	r3, [sp, #12]
 8008e04:	3307      	adds	r3, #7
 8008e06:	f023 0307 	bic.w	r3, r3, #7
 8008e0a:	3308      	adds	r3, #8
 8008e0c:	9303      	str	r3, [sp, #12]
 8008e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e10:	443b      	add	r3, r7
 8008e12:	9309      	str	r3, [sp, #36]	; 0x24
 8008e14:	e768      	b.n	8008ce8 <_vfiprintf_r+0x78>
 8008e16:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e1a:	460c      	mov	r4, r1
 8008e1c:	2001      	movs	r0, #1
 8008e1e:	e7a6      	b.n	8008d6e <_vfiprintf_r+0xfe>
 8008e20:	2300      	movs	r3, #0
 8008e22:	3401      	adds	r4, #1
 8008e24:	9305      	str	r3, [sp, #20]
 8008e26:	4619      	mov	r1, r3
 8008e28:	f04f 0c0a 	mov.w	ip, #10
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e32:	3a30      	subs	r2, #48	; 0x30
 8008e34:	2a09      	cmp	r2, #9
 8008e36:	d903      	bls.n	8008e40 <_vfiprintf_r+0x1d0>
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d0c6      	beq.n	8008dca <_vfiprintf_r+0x15a>
 8008e3c:	9105      	str	r1, [sp, #20]
 8008e3e:	e7c4      	b.n	8008dca <_vfiprintf_r+0x15a>
 8008e40:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e44:	4604      	mov	r4, r0
 8008e46:	2301      	movs	r3, #1
 8008e48:	e7f0      	b.n	8008e2c <_vfiprintf_r+0x1bc>
 8008e4a:	ab03      	add	r3, sp, #12
 8008e4c:	9300      	str	r3, [sp, #0]
 8008e4e:	462a      	mov	r2, r5
 8008e50:	4b12      	ldr	r3, [pc, #72]	; (8008e9c <_vfiprintf_r+0x22c>)
 8008e52:	a904      	add	r1, sp, #16
 8008e54:	4630      	mov	r0, r6
 8008e56:	f7fc fba3 	bl	80055a0 <_printf_float>
 8008e5a:	4607      	mov	r7, r0
 8008e5c:	1c78      	adds	r0, r7, #1
 8008e5e:	d1d6      	bne.n	8008e0e <_vfiprintf_r+0x19e>
 8008e60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e62:	07d9      	lsls	r1, r3, #31
 8008e64:	d405      	bmi.n	8008e72 <_vfiprintf_r+0x202>
 8008e66:	89ab      	ldrh	r3, [r5, #12]
 8008e68:	059a      	lsls	r2, r3, #22
 8008e6a:	d402      	bmi.n	8008e72 <_vfiprintf_r+0x202>
 8008e6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e6e:	f7fe fb3f 	bl	80074f0 <__retarget_lock_release_recursive>
 8008e72:	89ab      	ldrh	r3, [r5, #12]
 8008e74:	065b      	lsls	r3, r3, #25
 8008e76:	f53f af1d 	bmi.w	8008cb4 <_vfiprintf_r+0x44>
 8008e7a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e7c:	e71c      	b.n	8008cb8 <_vfiprintf_r+0x48>
 8008e7e:	ab03      	add	r3, sp, #12
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	462a      	mov	r2, r5
 8008e84:	4b05      	ldr	r3, [pc, #20]	; (8008e9c <_vfiprintf_r+0x22c>)
 8008e86:	a904      	add	r1, sp, #16
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f7fc fed5 	bl	8005c38 <_printf_i>
 8008e8e:	e7e4      	b.n	8008e5a <_vfiprintf_r+0x1ea>
 8008e90:	0800a0a6 	.word	0x0800a0a6
 8008e94:	0800a0b0 	.word	0x0800a0b0
 8008e98:	080055a1 	.word	0x080055a1
 8008e9c:	08008c4b 	.word	0x08008c4b
 8008ea0:	0800a0ac 	.word	0x0800a0ac

08008ea4 <__ascii_mbtowc>:
 8008ea4:	b082      	sub	sp, #8
 8008ea6:	b901      	cbnz	r1, 8008eaa <__ascii_mbtowc+0x6>
 8008ea8:	a901      	add	r1, sp, #4
 8008eaa:	b142      	cbz	r2, 8008ebe <__ascii_mbtowc+0x1a>
 8008eac:	b14b      	cbz	r3, 8008ec2 <__ascii_mbtowc+0x1e>
 8008eae:	7813      	ldrb	r3, [r2, #0]
 8008eb0:	600b      	str	r3, [r1, #0]
 8008eb2:	7812      	ldrb	r2, [r2, #0]
 8008eb4:	1e10      	subs	r0, r2, #0
 8008eb6:	bf18      	it	ne
 8008eb8:	2001      	movne	r0, #1
 8008eba:	b002      	add	sp, #8
 8008ebc:	4770      	bx	lr
 8008ebe:	4610      	mov	r0, r2
 8008ec0:	e7fb      	b.n	8008eba <__ascii_mbtowc+0x16>
 8008ec2:	f06f 0001 	mvn.w	r0, #1
 8008ec6:	e7f8      	b.n	8008eba <__ascii_mbtowc+0x16>

08008ec8 <__sflush_r>:
 8008ec8:	898a      	ldrh	r2, [r1, #12]
 8008eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ece:	4605      	mov	r5, r0
 8008ed0:	0710      	lsls	r0, r2, #28
 8008ed2:	460c      	mov	r4, r1
 8008ed4:	d458      	bmi.n	8008f88 <__sflush_r+0xc0>
 8008ed6:	684b      	ldr	r3, [r1, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	dc05      	bgt.n	8008ee8 <__sflush_r+0x20>
 8008edc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	dc02      	bgt.n	8008ee8 <__sflush_r+0x20>
 8008ee2:	2000      	movs	r0, #0
 8008ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ee8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008eea:	2e00      	cmp	r6, #0
 8008eec:	d0f9      	beq.n	8008ee2 <__sflush_r+0x1a>
 8008eee:	2300      	movs	r3, #0
 8008ef0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ef4:	682f      	ldr	r7, [r5, #0]
 8008ef6:	6a21      	ldr	r1, [r4, #32]
 8008ef8:	602b      	str	r3, [r5, #0]
 8008efa:	d032      	beq.n	8008f62 <__sflush_r+0x9a>
 8008efc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008efe:	89a3      	ldrh	r3, [r4, #12]
 8008f00:	075a      	lsls	r2, r3, #29
 8008f02:	d505      	bpl.n	8008f10 <__sflush_r+0x48>
 8008f04:	6863      	ldr	r3, [r4, #4]
 8008f06:	1ac0      	subs	r0, r0, r3
 8008f08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f0a:	b10b      	cbz	r3, 8008f10 <__sflush_r+0x48>
 8008f0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f0e:	1ac0      	subs	r0, r0, r3
 8008f10:	2300      	movs	r3, #0
 8008f12:	4602      	mov	r2, r0
 8008f14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f16:	6a21      	ldr	r1, [r4, #32]
 8008f18:	4628      	mov	r0, r5
 8008f1a:	47b0      	blx	r6
 8008f1c:	1c43      	adds	r3, r0, #1
 8008f1e:	89a3      	ldrh	r3, [r4, #12]
 8008f20:	d106      	bne.n	8008f30 <__sflush_r+0x68>
 8008f22:	6829      	ldr	r1, [r5, #0]
 8008f24:	291d      	cmp	r1, #29
 8008f26:	d82b      	bhi.n	8008f80 <__sflush_r+0xb8>
 8008f28:	4a29      	ldr	r2, [pc, #164]	; (8008fd0 <__sflush_r+0x108>)
 8008f2a:	410a      	asrs	r2, r1
 8008f2c:	07d6      	lsls	r6, r2, #31
 8008f2e:	d427      	bmi.n	8008f80 <__sflush_r+0xb8>
 8008f30:	2200      	movs	r2, #0
 8008f32:	6062      	str	r2, [r4, #4]
 8008f34:	04d9      	lsls	r1, r3, #19
 8008f36:	6922      	ldr	r2, [r4, #16]
 8008f38:	6022      	str	r2, [r4, #0]
 8008f3a:	d504      	bpl.n	8008f46 <__sflush_r+0x7e>
 8008f3c:	1c42      	adds	r2, r0, #1
 8008f3e:	d101      	bne.n	8008f44 <__sflush_r+0x7c>
 8008f40:	682b      	ldr	r3, [r5, #0]
 8008f42:	b903      	cbnz	r3, 8008f46 <__sflush_r+0x7e>
 8008f44:	6560      	str	r0, [r4, #84]	; 0x54
 8008f46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f48:	602f      	str	r7, [r5, #0]
 8008f4a:	2900      	cmp	r1, #0
 8008f4c:	d0c9      	beq.n	8008ee2 <__sflush_r+0x1a>
 8008f4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f52:	4299      	cmp	r1, r3
 8008f54:	d002      	beq.n	8008f5c <__sflush_r+0x94>
 8008f56:	4628      	mov	r0, r5
 8008f58:	f7ff f964 	bl	8008224 <_free_r>
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	6360      	str	r0, [r4, #52]	; 0x34
 8008f60:	e7c0      	b.n	8008ee4 <__sflush_r+0x1c>
 8008f62:	2301      	movs	r3, #1
 8008f64:	4628      	mov	r0, r5
 8008f66:	47b0      	blx	r6
 8008f68:	1c41      	adds	r1, r0, #1
 8008f6a:	d1c8      	bne.n	8008efe <__sflush_r+0x36>
 8008f6c:	682b      	ldr	r3, [r5, #0]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d0c5      	beq.n	8008efe <__sflush_r+0x36>
 8008f72:	2b1d      	cmp	r3, #29
 8008f74:	d001      	beq.n	8008f7a <__sflush_r+0xb2>
 8008f76:	2b16      	cmp	r3, #22
 8008f78:	d101      	bne.n	8008f7e <__sflush_r+0xb6>
 8008f7a:	602f      	str	r7, [r5, #0]
 8008f7c:	e7b1      	b.n	8008ee2 <__sflush_r+0x1a>
 8008f7e:	89a3      	ldrh	r3, [r4, #12]
 8008f80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f84:	81a3      	strh	r3, [r4, #12]
 8008f86:	e7ad      	b.n	8008ee4 <__sflush_r+0x1c>
 8008f88:	690f      	ldr	r7, [r1, #16]
 8008f8a:	2f00      	cmp	r7, #0
 8008f8c:	d0a9      	beq.n	8008ee2 <__sflush_r+0x1a>
 8008f8e:	0793      	lsls	r3, r2, #30
 8008f90:	680e      	ldr	r6, [r1, #0]
 8008f92:	bf08      	it	eq
 8008f94:	694b      	ldreq	r3, [r1, #20]
 8008f96:	600f      	str	r7, [r1, #0]
 8008f98:	bf18      	it	ne
 8008f9a:	2300      	movne	r3, #0
 8008f9c:	eba6 0807 	sub.w	r8, r6, r7
 8008fa0:	608b      	str	r3, [r1, #8]
 8008fa2:	f1b8 0f00 	cmp.w	r8, #0
 8008fa6:	dd9c      	ble.n	8008ee2 <__sflush_r+0x1a>
 8008fa8:	6a21      	ldr	r1, [r4, #32]
 8008faa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fac:	4643      	mov	r3, r8
 8008fae:	463a      	mov	r2, r7
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	47b0      	blx	r6
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	dc06      	bgt.n	8008fc6 <__sflush_r+0xfe>
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fbe:	81a3      	strh	r3, [r4, #12]
 8008fc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008fc4:	e78e      	b.n	8008ee4 <__sflush_r+0x1c>
 8008fc6:	4407      	add	r7, r0
 8008fc8:	eba8 0800 	sub.w	r8, r8, r0
 8008fcc:	e7e9      	b.n	8008fa2 <__sflush_r+0xda>
 8008fce:	bf00      	nop
 8008fd0:	dfbffffe 	.word	0xdfbffffe

08008fd4 <_fflush_r>:
 8008fd4:	b538      	push	{r3, r4, r5, lr}
 8008fd6:	690b      	ldr	r3, [r1, #16]
 8008fd8:	4605      	mov	r5, r0
 8008fda:	460c      	mov	r4, r1
 8008fdc:	b913      	cbnz	r3, 8008fe4 <_fflush_r+0x10>
 8008fde:	2500      	movs	r5, #0
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	bd38      	pop	{r3, r4, r5, pc}
 8008fe4:	b118      	cbz	r0, 8008fee <_fflush_r+0x1a>
 8008fe6:	6a03      	ldr	r3, [r0, #32]
 8008fe8:	b90b      	cbnz	r3, 8008fee <_fflush_r+0x1a>
 8008fea:	f7fd fac5 	bl	8006578 <__sinit>
 8008fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d0f3      	beq.n	8008fde <_fflush_r+0xa>
 8008ff6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008ff8:	07d0      	lsls	r0, r2, #31
 8008ffa:	d404      	bmi.n	8009006 <_fflush_r+0x32>
 8008ffc:	0599      	lsls	r1, r3, #22
 8008ffe:	d402      	bmi.n	8009006 <_fflush_r+0x32>
 8009000:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009002:	f7fe fa74 	bl	80074ee <__retarget_lock_acquire_recursive>
 8009006:	4628      	mov	r0, r5
 8009008:	4621      	mov	r1, r4
 800900a:	f7ff ff5d 	bl	8008ec8 <__sflush_r>
 800900e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009010:	07da      	lsls	r2, r3, #31
 8009012:	4605      	mov	r5, r0
 8009014:	d4e4      	bmi.n	8008fe0 <_fflush_r+0xc>
 8009016:	89a3      	ldrh	r3, [r4, #12]
 8009018:	059b      	lsls	r3, r3, #22
 800901a:	d4e1      	bmi.n	8008fe0 <_fflush_r+0xc>
 800901c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800901e:	f7fe fa67 	bl	80074f0 <__retarget_lock_release_recursive>
 8009022:	e7dd      	b.n	8008fe0 <_fflush_r+0xc>

08009024 <_Balloc>:
 8009024:	b570      	push	{r4, r5, r6, lr}
 8009026:	69c6      	ldr	r6, [r0, #28]
 8009028:	4604      	mov	r4, r0
 800902a:	460d      	mov	r5, r1
 800902c:	b976      	cbnz	r6, 800904c <_Balloc+0x28>
 800902e:	2010      	movs	r0, #16
 8009030:	f7fc fcec 	bl	8005a0c <malloc>
 8009034:	4602      	mov	r2, r0
 8009036:	61e0      	str	r0, [r4, #28]
 8009038:	b920      	cbnz	r0, 8009044 <_Balloc+0x20>
 800903a:	4b18      	ldr	r3, [pc, #96]	; (800909c <_Balloc+0x78>)
 800903c:	4818      	ldr	r0, [pc, #96]	; (80090a0 <_Balloc+0x7c>)
 800903e:	216b      	movs	r1, #107	; 0x6b
 8009040:	f000 fe12 	bl	8009c68 <__assert_func>
 8009044:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009048:	6006      	str	r6, [r0, #0]
 800904a:	60c6      	str	r6, [r0, #12]
 800904c:	69e6      	ldr	r6, [r4, #28]
 800904e:	68f3      	ldr	r3, [r6, #12]
 8009050:	b183      	cbz	r3, 8009074 <_Balloc+0x50>
 8009052:	69e3      	ldr	r3, [r4, #28]
 8009054:	68db      	ldr	r3, [r3, #12]
 8009056:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800905a:	b9b8      	cbnz	r0, 800908c <_Balloc+0x68>
 800905c:	2101      	movs	r1, #1
 800905e:	fa01 f605 	lsl.w	r6, r1, r5
 8009062:	1d72      	adds	r2, r6, #5
 8009064:	0092      	lsls	r2, r2, #2
 8009066:	4620      	mov	r0, r4
 8009068:	f000 fe1c 	bl	8009ca4 <_calloc_r>
 800906c:	b160      	cbz	r0, 8009088 <_Balloc+0x64>
 800906e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009072:	e00e      	b.n	8009092 <_Balloc+0x6e>
 8009074:	2221      	movs	r2, #33	; 0x21
 8009076:	2104      	movs	r1, #4
 8009078:	4620      	mov	r0, r4
 800907a:	f000 fe13 	bl	8009ca4 <_calloc_r>
 800907e:	69e3      	ldr	r3, [r4, #28]
 8009080:	60f0      	str	r0, [r6, #12]
 8009082:	68db      	ldr	r3, [r3, #12]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d1e4      	bne.n	8009052 <_Balloc+0x2e>
 8009088:	2000      	movs	r0, #0
 800908a:	bd70      	pop	{r4, r5, r6, pc}
 800908c:	6802      	ldr	r2, [r0, #0]
 800908e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009092:	2300      	movs	r3, #0
 8009094:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009098:	e7f7      	b.n	800908a <_Balloc+0x66>
 800909a:	bf00      	nop
 800909c:	08009fc6 	.word	0x08009fc6
 80090a0:	0800a0b7 	.word	0x0800a0b7

080090a4 <_Bfree>:
 80090a4:	b570      	push	{r4, r5, r6, lr}
 80090a6:	69c6      	ldr	r6, [r0, #28]
 80090a8:	4605      	mov	r5, r0
 80090aa:	460c      	mov	r4, r1
 80090ac:	b976      	cbnz	r6, 80090cc <_Bfree+0x28>
 80090ae:	2010      	movs	r0, #16
 80090b0:	f7fc fcac 	bl	8005a0c <malloc>
 80090b4:	4602      	mov	r2, r0
 80090b6:	61e8      	str	r0, [r5, #28]
 80090b8:	b920      	cbnz	r0, 80090c4 <_Bfree+0x20>
 80090ba:	4b09      	ldr	r3, [pc, #36]	; (80090e0 <_Bfree+0x3c>)
 80090bc:	4809      	ldr	r0, [pc, #36]	; (80090e4 <_Bfree+0x40>)
 80090be:	218f      	movs	r1, #143	; 0x8f
 80090c0:	f000 fdd2 	bl	8009c68 <__assert_func>
 80090c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090c8:	6006      	str	r6, [r0, #0]
 80090ca:	60c6      	str	r6, [r0, #12]
 80090cc:	b13c      	cbz	r4, 80090de <_Bfree+0x3a>
 80090ce:	69eb      	ldr	r3, [r5, #28]
 80090d0:	6862      	ldr	r2, [r4, #4]
 80090d2:	68db      	ldr	r3, [r3, #12]
 80090d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80090d8:	6021      	str	r1, [r4, #0]
 80090da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80090de:	bd70      	pop	{r4, r5, r6, pc}
 80090e0:	08009fc6 	.word	0x08009fc6
 80090e4:	0800a0b7 	.word	0x0800a0b7

080090e8 <__multadd>:
 80090e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090ec:	690d      	ldr	r5, [r1, #16]
 80090ee:	4607      	mov	r7, r0
 80090f0:	460c      	mov	r4, r1
 80090f2:	461e      	mov	r6, r3
 80090f4:	f101 0c14 	add.w	ip, r1, #20
 80090f8:	2000      	movs	r0, #0
 80090fa:	f8dc 3000 	ldr.w	r3, [ip]
 80090fe:	b299      	uxth	r1, r3
 8009100:	fb02 6101 	mla	r1, r2, r1, r6
 8009104:	0c1e      	lsrs	r6, r3, #16
 8009106:	0c0b      	lsrs	r3, r1, #16
 8009108:	fb02 3306 	mla	r3, r2, r6, r3
 800910c:	b289      	uxth	r1, r1
 800910e:	3001      	adds	r0, #1
 8009110:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009114:	4285      	cmp	r5, r0
 8009116:	f84c 1b04 	str.w	r1, [ip], #4
 800911a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800911e:	dcec      	bgt.n	80090fa <__multadd+0x12>
 8009120:	b30e      	cbz	r6, 8009166 <__multadd+0x7e>
 8009122:	68a3      	ldr	r3, [r4, #8]
 8009124:	42ab      	cmp	r3, r5
 8009126:	dc19      	bgt.n	800915c <__multadd+0x74>
 8009128:	6861      	ldr	r1, [r4, #4]
 800912a:	4638      	mov	r0, r7
 800912c:	3101      	adds	r1, #1
 800912e:	f7ff ff79 	bl	8009024 <_Balloc>
 8009132:	4680      	mov	r8, r0
 8009134:	b928      	cbnz	r0, 8009142 <__multadd+0x5a>
 8009136:	4602      	mov	r2, r0
 8009138:	4b0c      	ldr	r3, [pc, #48]	; (800916c <__multadd+0x84>)
 800913a:	480d      	ldr	r0, [pc, #52]	; (8009170 <__multadd+0x88>)
 800913c:	21ba      	movs	r1, #186	; 0xba
 800913e:	f000 fd93 	bl	8009c68 <__assert_func>
 8009142:	6922      	ldr	r2, [r4, #16]
 8009144:	3202      	adds	r2, #2
 8009146:	f104 010c 	add.w	r1, r4, #12
 800914a:	0092      	lsls	r2, r2, #2
 800914c:	300c      	adds	r0, #12
 800914e:	f7fe f9d0 	bl	80074f2 <memcpy>
 8009152:	4621      	mov	r1, r4
 8009154:	4638      	mov	r0, r7
 8009156:	f7ff ffa5 	bl	80090a4 <_Bfree>
 800915a:	4644      	mov	r4, r8
 800915c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009160:	3501      	adds	r5, #1
 8009162:	615e      	str	r6, [r3, #20]
 8009164:	6125      	str	r5, [r4, #16]
 8009166:	4620      	mov	r0, r4
 8009168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800916c:	0800a035 	.word	0x0800a035
 8009170:	0800a0b7 	.word	0x0800a0b7

08009174 <__s2b>:
 8009174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009178:	460c      	mov	r4, r1
 800917a:	4615      	mov	r5, r2
 800917c:	461f      	mov	r7, r3
 800917e:	2209      	movs	r2, #9
 8009180:	3308      	adds	r3, #8
 8009182:	4606      	mov	r6, r0
 8009184:	fb93 f3f2 	sdiv	r3, r3, r2
 8009188:	2100      	movs	r1, #0
 800918a:	2201      	movs	r2, #1
 800918c:	429a      	cmp	r2, r3
 800918e:	db09      	blt.n	80091a4 <__s2b+0x30>
 8009190:	4630      	mov	r0, r6
 8009192:	f7ff ff47 	bl	8009024 <_Balloc>
 8009196:	b940      	cbnz	r0, 80091aa <__s2b+0x36>
 8009198:	4602      	mov	r2, r0
 800919a:	4b19      	ldr	r3, [pc, #100]	; (8009200 <__s2b+0x8c>)
 800919c:	4819      	ldr	r0, [pc, #100]	; (8009204 <__s2b+0x90>)
 800919e:	21d3      	movs	r1, #211	; 0xd3
 80091a0:	f000 fd62 	bl	8009c68 <__assert_func>
 80091a4:	0052      	lsls	r2, r2, #1
 80091a6:	3101      	adds	r1, #1
 80091a8:	e7f0      	b.n	800918c <__s2b+0x18>
 80091aa:	9b08      	ldr	r3, [sp, #32]
 80091ac:	6143      	str	r3, [r0, #20]
 80091ae:	2d09      	cmp	r5, #9
 80091b0:	f04f 0301 	mov.w	r3, #1
 80091b4:	6103      	str	r3, [r0, #16]
 80091b6:	dd16      	ble.n	80091e6 <__s2b+0x72>
 80091b8:	f104 0909 	add.w	r9, r4, #9
 80091bc:	46c8      	mov	r8, r9
 80091be:	442c      	add	r4, r5
 80091c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80091c4:	4601      	mov	r1, r0
 80091c6:	3b30      	subs	r3, #48	; 0x30
 80091c8:	220a      	movs	r2, #10
 80091ca:	4630      	mov	r0, r6
 80091cc:	f7ff ff8c 	bl	80090e8 <__multadd>
 80091d0:	45a0      	cmp	r8, r4
 80091d2:	d1f5      	bne.n	80091c0 <__s2b+0x4c>
 80091d4:	f1a5 0408 	sub.w	r4, r5, #8
 80091d8:	444c      	add	r4, r9
 80091da:	1b2d      	subs	r5, r5, r4
 80091dc:	1963      	adds	r3, r4, r5
 80091de:	42bb      	cmp	r3, r7
 80091e0:	db04      	blt.n	80091ec <__s2b+0x78>
 80091e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091e6:	340a      	adds	r4, #10
 80091e8:	2509      	movs	r5, #9
 80091ea:	e7f6      	b.n	80091da <__s2b+0x66>
 80091ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80091f0:	4601      	mov	r1, r0
 80091f2:	3b30      	subs	r3, #48	; 0x30
 80091f4:	220a      	movs	r2, #10
 80091f6:	4630      	mov	r0, r6
 80091f8:	f7ff ff76 	bl	80090e8 <__multadd>
 80091fc:	e7ee      	b.n	80091dc <__s2b+0x68>
 80091fe:	bf00      	nop
 8009200:	0800a035 	.word	0x0800a035
 8009204:	0800a0b7 	.word	0x0800a0b7

08009208 <__hi0bits>:
 8009208:	0c03      	lsrs	r3, r0, #16
 800920a:	041b      	lsls	r3, r3, #16
 800920c:	b9d3      	cbnz	r3, 8009244 <__hi0bits+0x3c>
 800920e:	0400      	lsls	r0, r0, #16
 8009210:	2310      	movs	r3, #16
 8009212:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009216:	bf04      	itt	eq
 8009218:	0200      	lsleq	r0, r0, #8
 800921a:	3308      	addeq	r3, #8
 800921c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009220:	bf04      	itt	eq
 8009222:	0100      	lsleq	r0, r0, #4
 8009224:	3304      	addeq	r3, #4
 8009226:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800922a:	bf04      	itt	eq
 800922c:	0080      	lsleq	r0, r0, #2
 800922e:	3302      	addeq	r3, #2
 8009230:	2800      	cmp	r0, #0
 8009232:	db05      	blt.n	8009240 <__hi0bits+0x38>
 8009234:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009238:	f103 0301 	add.w	r3, r3, #1
 800923c:	bf08      	it	eq
 800923e:	2320      	moveq	r3, #32
 8009240:	4618      	mov	r0, r3
 8009242:	4770      	bx	lr
 8009244:	2300      	movs	r3, #0
 8009246:	e7e4      	b.n	8009212 <__hi0bits+0xa>

08009248 <__lo0bits>:
 8009248:	6803      	ldr	r3, [r0, #0]
 800924a:	f013 0207 	ands.w	r2, r3, #7
 800924e:	d00c      	beq.n	800926a <__lo0bits+0x22>
 8009250:	07d9      	lsls	r1, r3, #31
 8009252:	d422      	bmi.n	800929a <__lo0bits+0x52>
 8009254:	079a      	lsls	r2, r3, #30
 8009256:	bf49      	itett	mi
 8009258:	085b      	lsrmi	r3, r3, #1
 800925a:	089b      	lsrpl	r3, r3, #2
 800925c:	6003      	strmi	r3, [r0, #0]
 800925e:	2201      	movmi	r2, #1
 8009260:	bf5c      	itt	pl
 8009262:	6003      	strpl	r3, [r0, #0]
 8009264:	2202      	movpl	r2, #2
 8009266:	4610      	mov	r0, r2
 8009268:	4770      	bx	lr
 800926a:	b299      	uxth	r1, r3
 800926c:	b909      	cbnz	r1, 8009272 <__lo0bits+0x2a>
 800926e:	0c1b      	lsrs	r3, r3, #16
 8009270:	2210      	movs	r2, #16
 8009272:	b2d9      	uxtb	r1, r3
 8009274:	b909      	cbnz	r1, 800927a <__lo0bits+0x32>
 8009276:	3208      	adds	r2, #8
 8009278:	0a1b      	lsrs	r3, r3, #8
 800927a:	0719      	lsls	r1, r3, #28
 800927c:	bf04      	itt	eq
 800927e:	091b      	lsreq	r3, r3, #4
 8009280:	3204      	addeq	r2, #4
 8009282:	0799      	lsls	r1, r3, #30
 8009284:	bf04      	itt	eq
 8009286:	089b      	lsreq	r3, r3, #2
 8009288:	3202      	addeq	r2, #2
 800928a:	07d9      	lsls	r1, r3, #31
 800928c:	d403      	bmi.n	8009296 <__lo0bits+0x4e>
 800928e:	085b      	lsrs	r3, r3, #1
 8009290:	f102 0201 	add.w	r2, r2, #1
 8009294:	d003      	beq.n	800929e <__lo0bits+0x56>
 8009296:	6003      	str	r3, [r0, #0]
 8009298:	e7e5      	b.n	8009266 <__lo0bits+0x1e>
 800929a:	2200      	movs	r2, #0
 800929c:	e7e3      	b.n	8009266 <__lo0bits+0x1e>
 800929e:	2220      	movs	r2, #32
 80092a0:	e7e1      	b.n	8009266 <__lo0bits+0x1e>
	...

080092a4 <__i2b>:
 80092a4:	b510      	push	{r4, lr}
 80092a6:	460c      	mov	r4, r1
 80092a8:	2101      	movs	r1, #1
 80092aa:	f7ff febb 	bl	8009024 <_Balloc>
 80092ae:	4602      	mov	r2, r0
 80092b0:	b928      	cbnz	r0, 80092be <__i2b+0x1a>
 80092b2:	4b05      	ldr	r3, [pc, #20]	; (80092c8 <__i2b+0x24>)
 80092b4:	4805      	ldr	r0, [pc, #20]	; (80092cc <__i2b+0x28>)
 80092b6:	f240 1145 	movw	r1, #325	; 0x145
 80092ba:	f000 fcd5 	bl	8009c68 <__assert_func>
 80092be:	2301      	movs	r3, #1
 80092c0:	6144      	str	r4, [r0, #20]
 80092c2:	6103      	str	r3, [r0, #16]
 80092c4:	bd10      	pop	{r4, pc}
 80092c6:	bf00      	nop
 80092c8:	0800a035 	.word	0x0800a035
 80092cc:	0800a0b7 	.word	0x0800a0b7

080092d0 <__multiply>:
 80092d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d4:	4691      	mov	r9, r2
 80092d6:	690a      	ldr	r2, [r1, #16]
 80092d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80092dc:	429a      	cmp	r2, r3
 80092de:	bfb8      	it	lt
 80092e0:	460b      	movlt	r3, r1
 80092e2:	460c      	mov	r4, r1
 80092e4:	bfbc      	itt	lt
 80092e6:	464c      	movlt	r4, r9
 80092e8:	4699      	movlt	r9, r3
 80092ea:	6927      	ldr	r7, [r4, #16]
 80092ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80092f0:	68a3      	ldr	r3, [r4, #8]
 80092f2:	6861      	ldr	r1, [r4, #4]
 80092f4:	eb07 060a 	add.w	r6, r7, sl
 80092f8:	42b3      	cmp	r3, r6
 80092fa:	b085      	sub	sp, #20
 80092fc:	bfb8      	it	lt
 80092fe:	3101      	addlt	r1, #1
 8009300:	f7ff fe90 	bl	8009024 <_Balloc>
 8009304:	b930      	cbnz	r0, 8009314 <__multiply+0x44>
 8009306:	4602      	mov	r2, r0
 8009308:	4b44      	ldr	r3, [pc, #272]	; (800941c <__multiply+0x14c>)
 800930a:	4845      	ldr	r0, [pc, #276]	; (8009420 <__multiply+0x150>)
 800930c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009310:	f000 fcaa 	bl	8009c68 <__assert_func>
 8009314:	f100 0514 	add.w	r5, r0, #20
 8009318:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800931c:	462b      	mov	r3, r5
 800931e:	2200      	movs	r2, #0
 8009320:	4543      	cmp	r3, r8
 8009322:	d321      	bcc.n	8009368 <__multiply+0x98>
 8009324:	f104 0314 	add.w	r3, r4, #20
 8009328:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800932c:	f109 0314 	add.w	r3, r9, #20
 8009330:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009334:	9202      	str	r2, [sp, #8]
 8009336:	1b3a      	subs	r2, r7, r4
 8009338:	3a15      	subs	r2, #21
 800933a:	f022 0203 	bic.w	r2, r2, #3
 800933e:	3204      	adds	r2, #4
 8009340:	f104 0115 	add.w	r1, r4, #21
 8009344:	428f      	cmp	r7, r1
 8009346:	bf38      	it	cc
 8009348:	2204      	movcc	r2, #4
 800934a:	9201      	str	r2, [sp, #4]
 800934c:	9a02      	ldr	r2, [sp, #8]
 800934e:	9303      	str	r3, [sp, #12]
 8009350:	429a      	cmp	r2, r3
 8009352:	d80c      	bhi.n	800936e <__multiply+0x9e>
 8009354:	2e00      	cmp	r6, #0
 8009356:	dd03      	ble.n	8009360 <__multiply+0x90>
 8009358:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800935c:	2b00      	cmp	r3, #0
 800935e:	d05b      	beq.n	8009418 <__multiply+0x148>
 8009360:	6106      	str	r6, [r0, #16]
 8009362:	b005      	add	sp, #20
 8009364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009368:	f843 2b04 	str.w	r2, [r3], #4
 800936c:	e7d8      	b.n	8009320 <__multiply+0x50>
 800936e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009372:	f1ba 0f00 	cmp.w	sl, #0
 8009376:	d024      	beq.n	80093c2 <__multiply+0xf2>
 8009378:	f104 0e14 	add.w	lr, r4, #20
 800937c:	46a9      	mov	r9, r5
 800937e:	f04f 0c00 	mov.w	ip, #0
 8009382:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009386:	f8d9 1000 	ldr.w	r1, [r9]
 800938a:	fa1f fb82 	uxth.w	fp, r2
 800938e:	b289      	uxth	r1, r1
 8009390:	fb0a 110b 	mla	r1, sl, fp, r1
 8009394:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009398:	f8d9 2000 	ldr.w	r2, [r9]
 800939c:	4461      	add	r1, ip
 800939e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80093a2:	fb0a c20b 	mla	r2, sl, fp, ip
 80093a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80093aa:	b289      	uxth	r1, r1
 80093ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80093b0:	4577      	cmp	r7, lr
 80093b2:	f849 1b04 	str.w	r1, [r9], #4
 80093b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80093ba:	d8e2      	bhi.n	8009382 <__multiply+0xb2>
 80093bc:	9a01      	ldr	r2, [sp, #4]
 80093be:	f845 c002 	str.w	ip, [r5, r2]
 80093c2:	9a03      	ldr	r2, [sp, #12]
 80093c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80093c8:	3304      	adds	r3, #4
 80093ca:	f1b9 0f00 	cmp.w	r9, #0
 80093ce:	d021      	beq.n	8009414 <__multiply+0x144>
 80093d0:	6829      	ldr	r1, [r5, #0]
 80093d2:	f104 0c14 	add.w	ip, r4, #20
 80093d6:	46ae      	mov	lr, r5
 80093d8:	f04f 0a00 	mov.w	sl, #0
 80093dc:	f8bc b000 	ldrh.w	fp, [ip]
 80093e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80093e4:	fb09 220b 	mla	r2, r9, fp, r2
 80093e8:	4452      	add	r2, sl
 80093ea:	b289      	uxth	r1, r1
 80093ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80093f0:	f84e 1b04 	str.w	r1, [lr], #4
 80093f4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80093f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80093fc:	f8be 1000 	ldrh.w	r1, [lr]
 8009400:	fb09 110a 	mla	r1, r9, sl, r1
 8009404:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009408:	4567      	cmp	r7, ip
 800940a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800940e:	d8e5      	bhi.n	80093dc <__multiply+0x10c>
 8009410:	9a01      	ldr	r2, [sp, #4]
 8009412:	50a9      	str	r1, [r5, r2]
 8009414:	3504      	adds	r5, #4
 8009416:	e799      	b.n	800934c <__multiply+0x7c>
 8009418:	3e01      	subs	r6, #1
 800941a:	e79b      	b.n	8009354 <__multiply+0x84>
 800941c:	0800a035 	.word	0x0800a035
 8009420:	0800a0b7 	.word	0x0800a0b7

08009424 <__pow5mult>:
 8009424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009428:	4615      	mov	r5, r2
 800942a:	f012 0203 	ands.w	r2, r2, #3
 800942e:	4606      	mov	r6, r0
 8009430:	460f      	mov	r7, r1
 8009432:	d007      	beq.n	8009444 <__pow5mult+0x20>
 8009434:	4c25      	ldr	r4, [pc, #148]	; (80094cc <__pow5mult+0xa8>)
 8009436:	3a01      	subs	r2, #1
 8009438:	2300      	movs	r3, #0
 800943a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800943e:	f7ff fe53 	bl	80090e8 <__multadd>
 8009442:	4607      	mov	r7, r0
 8009444:	10ad      	asrs	r5, r5, #2
 8009446:	d03d      	beq.n	80094c4 <__pow5mult+0xa0>
 8009448:	69f4      	ldr	r4, [r6, #28]
 800944a:	b97c      	cbnz	r4, 800946c <__pow5mult+0x48>
 800944c:	2010      	movs	r0, #16
 800944e:	f7fc fadd 	bl	8005a0c <malloc>
 8009452:	4602      	mov	r2, r0
 8009454:	61f0      	str	r0, [r6, #28]
 8009456:	b928      	cbnz	r0, 8009464 <__pow5mult+0x40>
 8009458:	4b1d      	ldr	r3, [pc, #116]	; (80094d0 <__pow5mult+0xac>)
 800945a:	481e      	ldr	r0, [pc, #120]	; (80094d4 <__pow5mult+0xb0>)
 800945c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009460:	f000 fc02 	bl	8009c68 <__assert_func>
 8009464:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009468:	6004      	str	r4, [r0, #0]
 800946a:	60c4      	str	r4, [r0, #12]
 800946c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009470:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009474:	b94c      	cbnz	r4, 800948a <__pow5mult+0x66>
 8009476:	f240 2171 	movw	r1, #625	; 0x271
 800947a:	4630      	mov	r0, r6
 800947c:	f7ff ff12 	bl	80092a4 <__i2b>
 8009480:	2300      	movs	r3, #0
 8009482:	f8c8 0008 	str.w	r0, [r8, #8]
 8009486:	4604      	mov	r4, r0
 8009488:	6003      	str	r3, [r0, #0]
 800948a:	f04f 0900 	mov.w	r9, #0
 800948e:	07eb      	lsls	r3, r5, #31
 8009490:	d50a      	bpl.n	80094a8 <__pow5mult+0x84>
 8009492:	4639      	mov	r1, r7
 8009494:	4622      	mov	r2, r4
 8009496:	4630      	mov	r0, r6
 8009498:	f7ff ff1a 	bl	80092d0 <__multiply>
 800949c:	4639      	mov	r1, r7
 800949e:	4680      	mov	r8, r0
 80094a0:	4630      	mov	r0, r6
 80094a2:	f7ff fdff 	bl	80090a4 <_Bfree>
 80094a6:	4647      	mov	r7, r8
 80094a8:	106d      	asrs	r5, r5, #1
 80094aa:	d00b      	beq.n	80094c4 <__pow5mult+0xa0>
 80094ac:	6820      	ldr	r0, [r4, #0]
 80094ae:	b938      	cbnz	r0, 80094c0 <__pow5mult+0x9c>
 80094b0:	4622      	mov	r2, r4
 80094b2:	4621      	mov	r1, r4
 80094b4:	4630      	mov	r0, r6
 80094b6:	f7ff ff0b 	bl	80092d0 <__multiply>
 80094ba:	6020      	str	r0, [r4, #0]
 80094bc:	f8c0 9000 	str.w	r9, [r0]
 80094c0:	4604      	mov	r4, r0
 80094c2:	e7e4      	b.n	800948e <__pow5mult+0x6a>
 80094c4:	4638      	mov	r0, r7
 80094c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ca:	bf00      	nop
 80094cc:	0800a200 	.word	0x0800a200
 80094d0:	08009fc6 	.word	0x08009fc6
 80094d4:	0800a0b7 	.word	0x0800a0b7

080094d8 <__lshift>:
 80094d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094dc:	460c      	mov	r4, r1
 80094de:	6849      	ldr	r1, [r1, #4]
 80094e0:	6923      	ldr	r3, [r4, #16]
 80094e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80094e6:	68a3      	ldr	r3, [r4, #8]
 80094e8:	4607      	mov	r7, r0
 80094ea:	4691      	mov	r9, r2
 80094ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80094f0:	f108 0601 	add.w	r6, r8, #1
 80094f4:	42b3      	cmp	r3, r6
 80094f6:	db0b      	blt.n	8009510 <__lshift+0x38>
 80094f8:	4638      	mov	r0, r7
 80094fa:	f7ff fd93 	bl	8009024 <_Balloc>
 80094fe:	4605      	mov	r5, r0
 8009500:	b948      	cbnz	r0, 8009516 <__lshift+0x3e>
 8009502:	4602      	mov	r2, r0
 8009504:	4b28      	ldr	r3, [pc, #160]	; (80095a8 <__lshift+0xd0>)
 8009506:	4829      	ldr	r0, [pc, #164]	; (80095ac <__lshift+0xd4>)
 8009508:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800950c:	f000 fbac 	bl	8009c68 <__assert_func>
 8009510:	3101      	adds	r1, #1
 8009512:	005b      	lsls	r3, r3, #1
 8009514:	e7ee      	b.n	80094f4 <__lshift+0x1c>
 8009516:	2300      	movs	r3, #0
 8009518:	f100 0114 	add.w	r1, r0, #20
 800951c:	f100 0210 	add.w	r2, r0, #16
 8009520:	4618      	mov	r0, r3
 8009522:	4553      	cmp	r3, sl
 8009524:	db33      	blt.n	800958e <__lshift+0xb6>
 8009526:	6920      	ldr	r0, [r4, #16]
 8009528:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800952c:	f104 0314 	add.w	r3, r4, #20
 8009530:	f019 091f 	ands.w	r9, r9, #31
 8009534:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009538:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800953c:	d02b      	beq.n	8009596 <__lshift+0xbe>
 800953e:	f1c9 0e20 	rsb	lr, r9, #32
 8009542:	468a      	mov	sl, r1
 8009544:	2200      	movs	r2, #0
 8009546:	6818      	ldr	r0, [r3, #0]
 8009548:	fa00 f009 	lsl.w	r0, r0, r9
 800954c:	4310      	orrs	r0, r2
 800954e:	f84a 0b04 	str.w	r0, [sl], #4
 8009552:	f853 2b04 	ldr.w	r2, [r3], #4
 8009556:	459c      	cmp	ip, r3
 8009558:	fa22 f20e 	lsr.w	r2, r2, lr
 800955c:	d8f3      	bhi.n	8009546 <__lshift+0x6e>
 800955e:	ebac 0304 	sub.w	r3, ip, r4
 8009562:	3b15      	subs	r3, #21
 8009564:	f023 0303 	bic.w	r3, r3, #3
 8009568:	3304      	adds	r3, #4
 800956a:	f104 0015 	add.w	r0, r4, #21
 800956e:	4584      	cmp	ip, r0
 8009570:	bf38      	it	cc
 8009572:	2304      	movcc	r3, #4
 8009574:	50ca      	str	r2, [r1, r3]
 8009576:	b10a      	cbz	r2, 800957c <__lshift+0xa4>
 8009578:	f108 0602 	add.w	r6, r8, #2
 800957c:	3e01      	subs	r6, #1
 800957e:	4638      	mov	r0, r7
 8009580:	612e      	str	r6, [r5, #16]
 8009582:	4621      	mov	r1, r4
 8009584:	f7ff fd8e 	bl	80090a4 <_Bfree>
 8009588:	4628      	mov	r0, r5
 800958a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800958e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009592:	3301      	adds	r3, #1
 8009594:	e7c5      	b.n	8009522 <__lshift+0x4a>
 8009596:	3904      	subs	r1, #4
 8009598:	f853 2b04 	ldr.w	r2, [r3], #4
 800959c:	f841 2f04 	str.w	r2, [r1, #4]!
 80095a0:	459c      	cmp	ip, r3
 80095a2:	d8f9      	bhi.n	8009598 <__lshift+0xc0>
 80095a4:	e7ea      	b.n	800957c <__lshift+0xa4>
 80095a6:	bf00      	nop
 80095a8:	0800a035 	.word	0x0800a035
 80095ac:	0800a0b7 	.word	0x0800a0b7

080095b0 <__mcmp>:
 80095b0:	b530      	push	{r4, r5, lr}
 80095b2:	6902      	ldr	r2, [r0, #16]
 80095b4:	690c      	ldr	r4, [r1, #16]
 80095b6:	1b12      	subs	r2, r2, r4
 80095b8:	d10e      	bne.n	80095d8 <__mcmp+0x28>
 80095ba:	f100 0314 	add.w	r3, r0, #20
 80095be:	3114      	adds	r1, #20
 80095c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80095c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80095c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80095cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80095d0:	42a5      	cmp	r5, r4
 80095d2:	d003      	beq.n	80095dc <__mcmp+0x2c>
 80095d4:	d305      	bcc.n	80095e2 <__mcmp+0x32>
 80095d6:	2201      	movs	r2, #1
 80095d8:	4610      	mov	r0, r2
 80095da:	bd30      	pop	{r4, r5, pc}
 80095dc:	4283      	cmp	r3, r0
 80095de:	d3f3      	bcc.n	80095c8 <__mcmp+0x18>
 80095e0:	e7fa      	b.n	80095d8 <__mcmp+0x28>
 80095e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80095e6:	e7f7      	b.n	80095d8 <__mcmp+0x28>

080095e8 <__mdiff>:
 80095e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ec:	460c      	mov	r4, r1
 80095ee:	4606      	mov	r6, r0
 80095f0:	4611      	mov	r1, r2
 80095f2:	4620      	mov	r0, r4
 80095f4:	4690      	mov	r8, r2
 80095f6:	f7ff ffdb 	bl	80095b0 <__mcmp>
 80095fa:	1e05      	subs	r5, r0, #0
 80095fc:	d110      	bne.n	8009620 <__mdiff+0x38>
 80095fe:	4629      	mov	r1, r5
 8009600:	4630      	mov	r0, r6
 8009602:	f7ff fd0f 	bl	8009024 <_Balloc>
 8009606:	b930      	cbnz	r0, 8009616 <__mdiff+0x2e>
 8009608:	4b3a      	ldr	r3, [pc, #232]	; (80096f4 <__mdiff+0x10c>)
 800960a:	4602      	mov	r2, r0
 800960c:	f240 2137 	movw	r1, #567	; 0x237
 8009610:	4839      	ldr	r0, [pc, #228]	; (80096f8 <__mdiff+0x110>)
 8009612:	f000 fb29 	bl	8009c68 <__assert_func>
 8009616:	2301      	movs	r3, #1
 8009618:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800961c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009620:	bfa4      	itt	ge
 8009622:	4643      	movge	r3, r8
 8009624:	46a0      	movge	r8, r4
 8009626:	4630      	mov	r0, r6
 8009628:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800962c:	bfa6      	itte	ge
 800962e:	461c      	movge	r4, r3
 8009630:	2500      	movge	r5, #0
 8009632:	2501      	movlt	r5, #1
 8009634:	f7ff fcf6 	bl	8009024 <_Balloc>
 8009638:	b920      	cbnz	r0, 8009644 <__mdiff+0x5c>
 800963a:	4b2e      	ldr	r3, [pc, #184]	; (80096f4 <__mdiff+0x10c>)
 800963c:	4602      	mov	r2, r0
 800963e:	f240 2145 	movw	r1, #581	; 0x245
 8009642:	e7e5      	b.n	8009610 <__mdiff+0x28>
 8009644:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009648:	6926      	ldr	r6, [r4, #16]
 800964a:	60c5      	str	r5, [r0, #12]
 800964c:	f104 0914 	add.w	r9, r4, #20
 8009650:	f108 0514 	add.w	r5, r8, #20
 8009654:	f100 0e14 	add.w	lr, r0, #20
 8009658:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800965c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009660:	f108 0210 	add.w	r2, r8, #16
 8009664:	46f2      	mov	sl, lr
 8009666:	2100      	movs	r1, #0
 8009668:	f859 3b04 	ldr.w	r3, [r9], #4
 800966c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009670:	fa11 f88b 	uxtah	r8, r1, fp
 8009674:	b299      	uxth	r1, r3
 8009676:	0c1b      	lsrs	r3, r3, #16
 8009678:	eba8 0801 	sub.w	r8, r8, r1
 800967c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009680:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009684:	fa1f f888 	uxth.w	r8, r8
 8009688:	1419      	asrs	r1, r3, #16
 800968a:	454e      	cmp	r6, r9
 800968c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009690:	f84a 3b04 	str.w	r3, [sl], #4
 8009694:	d8e8      	bhi.n	8009668 <__mdiff+0x80>
 8009696:	1b33      	subs	r3, r6, r4
 8009698:	3b15      	subs	r3, #21
 800969a:	f023 0303 	bic.w	r3, r3, #3
 800969e:	3304      	adds	r3, #4
 80096a0:	3415      	adds	r4, #21
 80096a2:	42a6      	cmp	r6, r4
 80096a4:	bf38      	it	cc
 80096a6:	2304      	movcc	r3, #4
 80096a8:	441d      	add	r5, r3
 80096aa:	4473      	add	r3, lr
 80096ac:	469e      	mov	lr, r3
 80096ae:	462e      	mov	r6, r5
 80096b0:	4566      	cmp	r6, ip
 80096b2:	d30e      	bcc.n	80096d2 <__mdiff+0xea>
 80096b4:	f10c 0203 	add.w	r2, ip, #3
 80096b8:	1b52      	subs	r2, r2, r5
 80096ba:	f022 0203 	bic.w	r2, r2, #3
 80096be:	3d03      	subs	r5, #3
 80096c0:	45ac      	cmp	ip, r5
 80096c2:	bf38      	it	cc
 80096c4:	2200      	movcc	r2, #0
 80096c6:	4413      	add	r3, r2
 80096c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80096cc:	b17a      	cbz	r2, 80096ee <__mdiff+0x106>
 80096ce:	6107      	str	r7, [r0, #16]
 80096d0:	e7a4      	b.n	800961c <__mdiff+0x34>
 80096d2:	f856 8b04 	ldr.w	r8, [r6], #4
 80096d6:	fa11 f288 	uxtah	r2, r1, r8
 80096da:	1414      	asrs	r4, r2, #16
 80096dc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80096e0:	b292      	uxth	r2, r2
 80096e2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80096e6:	f84e 2b04 	str.w	r2, [lr], #4
 80096ea:	1421      	asrs	r1, r4, #16
 80096ec:	e7e0      	b.n	80096b0 <__mdiff+0xc8>
 80096ee:	3f01      	subs	r7, #1
 80096f0:	e7ea      	b.n	80096c8 <__mdiff+0xe0>
 80096f2:	bf00      	nop
 80096f4:	0800a035 	.word	0x0800a035
 80096f8:	0800a0b7 	.word	0x0800a0b7

080096fc <__ulp>:
 80096fc:	b082      	sub	sp, #8
 80096fe:	ed8d 0b00 	vstr	d0, [sp]
 8009702:	9a01      	ldr	r2, [sp, #4]
 8009704:	4b0f      	ldr	r3, [pc, #60]	; (8009744 <__ulp+0x48>)
 8009706:	4013      	ands	r3, r2
 8009708:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800970c:	2b00      	cmp	r3, #0
 800970e:	dc08      	bgt.n	8009722 <__ulp+0x26>
 8009710:	425b      	negs	r3, r3
 8009712:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009716:	ea4f 5223 	mov.w	r2, r3, asr #20
 800971a:	da04      	bge.n	8009726 <__ulp+0x2a>
 800971c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009720:	4113      	asrs	r3, r2
 8009722:	2200      	movs	r2, #0
 8009724:	e008      	b.n	8009738 <__ulp+0x3c>
 8009726:	f1a2 0314 	sub.w	r3, r2, #20
 800972a:	2b1e      	cmp	r3, #30
 800972c:	bfda      	itte	le
 800972e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009732:	40da      	lsrle	r2, r3
 8009734:	2201      	movgt	r2, #1
 8009736:	2300      	movs	r3, #0
 8009738:	4619      	mov	r1, r3
 800973a:	4610      	mov	r0, r2
 800973c:	ec41 0b10 	vmov	d0, r0, r1
 8009740:	b002      	add	sp, #8
 8009742:	4770      	bx	lr
 8009744:	7ff00000 	.word	0x7ff00000

08009748 <__b2d>:
 8009748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800974c:	6906      	ldr	r6, [r0, #16]
 800974e:	f100 0814 	add.w	r8, r0, #20
 8009752:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009756:	1f37      	subs	r7, r6, #4
 8009758:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800975c:	4610      	mov	r0, r2
 800975e:	f7ff fd53 	bl	8009208 <__hi0bits>
 8009762:	f1c0 0320 	rsb	r3, r0, #32
 8009766:	280a      	cmp	r0, #10
 8009768:	600b      	str	r3, [r1, #0]
 800976a:	491b      	ldr	r1, [pc, #108]	; (80097d8 <__b2d+0x90>)
 800976c:	dc15      	bgt.n	800979a <__b2d+0x52>
 800976e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009772:	fa22 f30c 	lsr.w	r3, r2, ip
 8009776:	45b8      	cmp	r8, r7
 8009778:	ea43 0501 	orr.w	r5, r3, r1
 800977c:	bf34      	ite	cc
 800977e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009782:	2300      	movcs	r3, #0
 8009784:	3015      	adds	r0, #21
 8009786:	fa02 f000 	lsl.w	r0, r2, r0
 800978a:	fa23 f30c 	lsr.w	r3, r3, ip
 800978e:	4303      	orrs	r3, r0
 8009790:	461c      	mov	r4, r3
 8009792:	ec45 4b10 	vmov	d0, r4, r5
 8009796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800979a:	45b8      	cmp	r8, r7
 800979c:	bf3a      	itte	cc
 800979e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80097a2:	f1a6 0708 	subcc.w	r7, r6, #8
 80097a6:	2300      	movcs	r3, #0
 80097a8:	380b      	subs	r0, #11
 80097aa:	d012      	beq.n	80097d2 <__b2d+0x8a>
 80097ac:	f1c0 0120 	rsb	r1, r0, #32
 80097b0:	fa23 f401 	lsr.w	r4, r3, r1
 80097b4:	4082      	lsls	r2, r0
 80097b6:	4322      	orrs	r2, r4
 80097b8:	4547      	cmp	r7, r8
 80097ba:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80097be:	bf8c      	ite	hi
 80097c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80097c4:	2200      	movls	r2, #0
 80097c6:	4083      	lsls	r3, r0
 80097c8:	40ca      	lsrs	r2, r1
 80097ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80097ce:	4313      	orrs	r3, r2
 80097d0:	e7de      	b.n	8009790 <__b2d+0x48>
 80097d2:	ea42 0501 	orr.w	r5, r2, r1
 80097d6:	e7db      	b.n	8009790 <__b2d+0x48>
 80097d8:	3ff00000 	.word	0x3ff00000

080097dc <__d2b>:
 80097dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097e0:	460f      	mov	r7, r1
 80097e2:	2101      	movs	r1, #1
 80097e4:	ec59 8b10 	vmov	r8, r9, d0
 80097e8:	4616      	mov	r6, r2
 80097ea:	f7ff fc1b 	bl	8009024 <_Balloc>
 80097ee:	4604      	mov	r4, r0
 80097f0:	b930      	cbnz	r0, 8009800 <__d2b+0x24>
 80097f2:	4602      	mov	r2, r0
 80097f4:	4b24      	ldr	r3, [pc, #144]	; (8009888 <__d2b+0xac>)
 80097f6:	4825      	ldr	r0, [pc, #148]	; (800988c <__d2b+0xb0>)
 80097f8:	f240 310f 	movw	r1, #783	; 0x30f
 80097fc:	f000 fa34 	bl	8009c68 <__assert_func>
 8009800:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009804:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009808:	bb2d      	cbnz	r5, 8009856 <__d2b+0x7a>
 800980a:	9301      	str	r3, [sp, #4]
 800980c:	f1b8 0300 	subs.w	r3, r8, #0
 8009810:	d026      	beq.n	8009860 <__d2b+0x84>
 8009812:	4668      	mov	r0, sp
 8009814:	9300      	str	r3, [sp, #0]
 8009816:	f7ff fd17 	bl	8009248 <__lo0bits>
 800981a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800981e:	b1e8      	cbz	r0, 800985c <__d2b+0x80>
 8009820:	f1c0 0320 	rsb	r3, r0, #32
 8009824:	fa02 f303 	lsl.w	r3, r2, r3
 8009828:	430b      	orrs	r3, r1
 800982a:	40c2      	lsrs	r2, r0
 800982c:	6163      	str	r3, [r4, #20]
 800982e:	9201      	str	r2, [sp, #4]
 8009830:	9b01      	ldr	r3, [sp, #4]
 8009832:	61a3      	str	r3, [r4, #24]
 8009834:	2b00      	cmp	r3, #0
 8009836:	bf14      	ite	ne
 8009838:	2202      	movne	r2, #2
 800983a:	2201      	moveq	r2, #1
 800983c:	6122      	str	r2, [r4, #16]
 800983e:	b1bd      	cbz	r5, 8009870 <__d2b+0x94>
 8009840:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009844:	4405      	add	r5, r0
 8009846:	603d      	str	r5, [r7, #0]
 8009848:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800984c:	6030      	str	r0, [r6, #0]
 800984e:	4620      	mov	r0, r4
 8009850:	b003      	add	sp, #12
 8009852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009856:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800985a:	e7d6      	b.n	800980a <__d2b+0x2e>
 800985c:	6161      	str	r1, [r4, #20]
 800985e:	e7e7      	b.n	8009830 <__d2b+0x54>
 8009860:	a801      	add	r0, sp, #4
 8009862:	f7ff fcf1 	bl	8009248 <__lo0bits>
 8009866:	9b01      	ldr	r3, [sp, #4]
 8009868:	6163      	str	r3, [r4, #20]
 800986a:	3020      	adds	r0, #32
 800986c:	2201      	movs	r2, #1
 800986e:	e7e5      	b.n	800983c <__d2b+0x60>
 8009870:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009874:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009878:	6038      	str	r0, [r7, #0]
 800987a:	6918      	ldr	r0, [r3, #16]
 800987c:	f7ff fcc4 	bl	8009208 <__hi0bits>
 8009880:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009884:	e7e2      	b.n	800984c <__d2b+0x70>
 8009886:	bf00      	nop
 8009888:	0800a035 	.word	0x0800a035
 800988c:	0800a0b7 	.word	0x0800a0b7

08009890 <__ratio>:
 8009890:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009894:	4688      	mov	r8, r1
 8009896:	4669      	mov	r1, sp
 8009898:	4681      	mov	r9, r0
 800989a:	f7ff ff55 	bl	8009748 <__b2d>
 800989e:	a901      	add	r1, sp, #4
 80098a0:	4640      	mov	r0, r8
 80098a2:	ec55 4b10 	vmov	r4, r5, d0
 80098a6:	f7ff ff4f 	bl	8009748 <__b2d>
 80098aa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80098ae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80098b2:	eba3 0c02 	sub.w	ip, r3, r2
 80098b6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80098ba:	1a9b      	subs	r3, r3, r2
 80098bc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80098c0:	ec51 0b10 	vmov	r0, r1, d0
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	bfd6      	itet	le
 80098c8:	460a      	movle	r2, r1
 80098ca:	462a      	movgt	r2, r5
 80098cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80098d0:	468b      	mov	fp, r1
 80098d2:	462f      	mov	r7, r5
 80098d4:	bfd4      	ite	le
 80098d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80098da:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80098de:	4620      	mov	r0, r4
 80098e0:	ee10 2a10 	vmov	r2, s0
 80098e4:	465b      	mov	r3, fp
 80098e6:	4639      	mov	r1, r7
 80098e8:	f7f6 ffd8 	bl	800089c <__aeabi_ddiv>
 80098ec:	ec41 0b10 	vmov	d0, r0, r1
 80098f0:	b003      	add	sp, #12
 80098f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098f6 <__copybits>:
 80098f6:	3901      	subs	r1, #1
 80098f8:	b570      	push	{r4, r5, r6, lr}
 80098fa:	1149      	asrs	r1, r1, #5
 80098fc:	6914      	ldr	r4, [r2, #16]
 80098fe:	3101      	adds	r1, #1
 8009900:	f102 0314 	add.w	r3, r2, #20
 8009904:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009908:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800990c:	1f05      	subs	r5, r0, #4
 800990e:	42a3      	cmp	r3, r4
 8009910:	d30c      	bcc.n	800992c <__copybits+0x36>
 8009912:	1aa3      	subs	r3, r4, r2
 8009914:	3b11      	subs	r3, #17
 8009916:	f023 0303 	bic.w	r3, r3, #3
 800991a:	3211      	adds	r2, #17
 800991c:	42a2      	cmp	r2, r4
 800991e:	bf88      	it	hi
 8009920:	2300      	movhi	r3, #0
 8009922:	4418      	add	r0, r3
 8009924:	2300      	movs	r3, #0
 8009926:	4288      	cmp	r0, r1
 8009928:	d305      	bcc.n	8009936 <__copybits+0x40>
 800992a:	bd70      	pop	{r4, r5, r6, pc}
 800992c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009930:	f845 6f04 	str.w	r6, [r5, #4]!
 8009934:	e7eb      	b.n	800990e <__copybits+0x18>
 8009936:	f840 3b04 	str.w	r3, [r0], #4
 800993a:	e7f4      	b.n	8009926 <__copybits+0x30>

0800993c <__any_on>:
 800993c:	f100 0214 	add.w	r2, r0, #20
 8009940:	6900      	ldr	r0, [r0, #16]
 8009942:	114b      	asrs	r3, r1, #5
 8009944:	4298      	cmp	r0, r3
 8009946:	b510      	push	{r4, lr}
 8009948:	db11      	blt.n	800996e <__any_on+0x32>
 800994a:	dd0a      	ble.n	8009962 <__any_on+0x26>
 800994c:	f011 011f 	ands.w	r1, r1, #31
 8009950:	d007      	beq.n	8009962 <__any_on+0x26>
 8009952:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009956:	fa24 f001 	lsr.w	r0, r4, r1
 800995a:	fa00 f101 	lsl.w	r1, r0, r1
 800995e:	428c      	cmp	r4, r1
 8009960:	d10b      	bne.n	800997a <__any_on+0x3e>
 8009962:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009966:	4293      	cmp	r3, r2
 8009968:	d803      	bhi.n	8009972 <__any_on+0x36>
 800996a:	2000      	movs	r0, #0
 800996c:	bd10      	pop	{r4, pc}
 800996e:	4603      	mov	r3, r0
 8009970:	e7f7      	b.n	8009962 <__any_on+0x26>
 8009972:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009976:	2900      	cmp	r1, #0
 8009978:	d0f5      	beq.n	8009966 <__any_on+0x2a>
 800997a:	2001      	movs	r0, #1
 800997c:	e7f6      	b.n	800996c <__any_on+0x30>

0800997e <__sread>:
 800997e:	b510      	push	{r4, lr}
 8009980:	460c      	mov	r4, r1
 8009982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009986:	f000 f94b 	bl	8009c20 <_read_r>
 800998a:	2800      	cmp	r0, #0
 800998c:	bfab      	itete	ge
 800998e:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009990:	89a3      	ldrhlt	r3, [r4, #12]
 8009992:	181b      	addge	r3, r3, r0
 8009994:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009998:	bfac      	ite	ge
 800999a:	6563      	strge	r3, [r4, #84]	; 0x54
 800999c:	81a3      	strhlt	r3, [r4, #12]
 800999e:	bd10      	pop	{r4, pc}

080099a0 <__swrite>:
 80099a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099a4:	461f      	mov	r7, r3
 80099a6:	898b      	ldrh	r3, [r1, #12]
 80099a8:	05db      	lsls	r3, r3, #23
 80099aa:	4605      	mov	r5, r0
 80099ac:	460c      	mov	r4, r1
 80099ae:	4616      	mov	r6, r2
 80099b0:	d505      	bpl.n	80099be <__swrite+0x1e>
 80099b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b6:	2302      	movs	r3, #2
 80099b8:	2200      	movs	r2, #0
 80099ba:	f000 f91f 	bl	8009bfc <_lseek_r>
 80099be:	89a3      	ldrh	r3, [r4, #12]
 80099c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099c8:	81a3      	strh	r3, [r4, #12]
 80099ca:	4632      	mov	r2, r6
 80099cc:	463b      	mov	r3, r7
 80099ce:	4628      	mov	r0, r5
 80099d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099d4:	f000 b936 	b.w	8009c44 <_write_r>

080099d8 <__sseek>:
 80099d8:	b510      	push	{r4, lr}
 80099da:	460c      	mov	r4, r1
 80099dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099e0:	f000 f90c 	bl	8009bfc <_lseek_r>
 80099e4:	1c43      	adds	r3, r0, #1
 80099e6:	89a3      	ldrh	r3, [r4, #12]
 80099e8:	bf15      	itete	ne
 80099ea:	6560      	strne	r0, [r4, #84]	; 0x54
 80099ec:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099f0:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099f4:	81a3      	strheq	r3, [r4, #12]
 80099f6:	bf18      	it	ne
 80099f8:	81a3      	strhne	r3, [r4, #12]
 80099fa:	bd10      	pop	{r4, pc}

080099fc <__sclose>:
 80099fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a00:	f000 b8ec 	b.w	8009bdc <_close_r>

08009a04 <_realloc_r>:
 8009a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a08:	4680      	mov	r8, r0
 8009a0a:	4614      	mov	r4, r2
 8009a0c:	460e      	mov	r6, r1
 8009a0e:	b921      	cbnz	r1, 8009a1a <_realloc_r+0x16>
 8009a10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a14:	4611      	mov	r1, r2
 8009a16:	f7fc b821 	b.w	8005a5c <_malloc_r>
 8009a1a:	b92a      	cbnz	r2, 8009a28 <_realloc_r+0x24>
 8009a1c:	f7fe fc02 	bl	8008224 <_free_r>
 8009a20:	4625      	mov	r5, r4
 8009a22:	4628      	mov	r0, r5
 8009a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a28:	f000 f952 	bl	8009cd0 <_malloc_usable_size_r>
 8009a2c:	4284      	cmp	r4, r0
 8009a2e:	4607      	mov	r7, r0
 8009a30:	d802      	bhi.n	8009a38 <_realloc_r+0x34>
 8009a32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a36:	d812      	bhi.n	8009a5e <_realloc_r+0x5a>
 8009a38:	4621      	mov	r1, r4
 8009a3a:	4640      	mov	r0, r8
 8009a3c:	f7fc f80e 	bl	8005a5c <_malloc_r>
 8009a40:	4605      	mov	r5, r0
 8009a42:	2800      	cmp	r0, #0
 8009a44:	d0ed      	beq.n	8009a22 <_realloc_r+0x1e>
 8009a46:	42bc      	cmp	r4, r7
 8009a48:	4622      	mov	r2, r4
 8009a4a:	4631      	mov	r1, r6
 8009a4c:	bf28      	it	cs
 8009a4e:	463a      	movcs	r2, r7
 8009a50:	f7fd fd4f 	bl	80074f2 <memcpy>
 8009a54:	4631      	mov	r1, r6
 8009a56:	4640      	mov	r0, r8
 8009a58:	f7fe fbe4 	bl	8008224 <_free_r>
 8009a5c:	e7e1      	b.n	8009a22 <_realloc_r+0x1e>
 8009a5e:	4635      	mov	r5, r6
 8009a60:	e7df      	b.n	8009a22 <_realloc_r+0x1e>

08009a62 <__swbuf_r>:
 8009a62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a64:	460e      	mov	r6, r1
 8009a66:	4614      	mov	r4, r2
 8009a68:	4605      	mov	r5, r0
 8009a6a:	b118      	cbz	r0, 8009a74 <__swbuf_r+0x12>
 8009a6c:	6a03      	ldr	r3, [r0, #32]
 8009a6e:	b90b      	cbnz	r3, 8009a74 <__swbuf_r+0x12>
 8009a70:	f7fc fd82 	bl	8006578 <__sinit>
 8009a74:	69a3      	ldr	r3, [r4, #24]
 8009a76:	60a3      	str	r3, [r4, #8]
 8009a78:	89a3      	ldrh	r3, [r4, #12]
 8009a7a:	071a      	lsls	r2, r3, #28
 8009a7c:	d525      	bpl.n	8009aca <__swbuf_r+0x68>
 8009a7e:	6923      	ldr	r3, [r4, #16]
 8009a80:	b31b      	cbz	r3, 8009aca <__swbuf_r+0x68>
 8009a82:	6823      	ldr	r3, [r4, #0]
 8009a84:	6922      	ldr	r2, [r4, #16]
 8009a86:	1a98      	subs	r0, r3, r2
 8009a88:	6963      	ldr	r3, [r4, #20]
 8009a8a:	b2f6      	uxtb	r6, r6
 8009a8c:	4283      	cmp	r3, r0
 8009a8e:	4637      	mov	r7, r6
 8009a90:	dc04      	bgt.n	8009a9c <__swbuf_r+0x3a>
 8009a92:	4621      	mov	r1, r4
 8009a94:	4628      	mov	r0, r5
 8009a96:	f7ff fa9d 	bl	8008fd4 <_fflush_r>
 8009a9a:	b9e0      	cbnz	r0, 8009ad6 <__swbuf_r+0x74>
 8009a9c:	68a3      	ldr	r3, [r4, #8]
 8009a9e:	3b01      	subs	r3, #1
 8009aa0:	60a3      	str	r3, [r4, #8]
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	1c5a      	adds	r2, r3, #1
 8009aa6:	6022      	str	r2, [r4, #0]
 8009aa8:	701e      	strb	r6, [r3, #0]
 8009aaa:	6962      	ldr	r2, [r4, #20]
 8009aac:	1c43      	adds	r3, r0, #1
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d004      	beq.n	8009abc <__swbuf_r+0x5a>
 8009ab2:	89a3      	ldrh	r3, [r4, #12]
 8009ab4:	07db      	lsls	r3, r3, #31
 8009ab6:	d506      	bpl.n	8009ac6 <__swbuf_r+0x64>
 8009ab8:	2e0a      	cmp	r6, #10
 8009aba:	d104      	bne.n	8009ac6 <__swbuf_r+0x64>
 8009abc:	4621      	mov	r1, r4
 8009abe:	4628      	mov	r0, r5
 8009ac0:	f7ff fa88 	bl	8008fd4 <_fflush_r>
 8009ac4:	b938      	cbnz	r0, 8009ad6 <__swbuf_r+0x74>
 8009ac6:	4638      	mov	r0, r7
 8009ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009aca:	4621      	mov	r1, r4
 8009acc:	4628      	mov	r0, r5
 8009ace:	f000 f805 	bl	8009adc <__swsetup_r>
 8009ad2:	2800      	cmp	r0, #0
 8009ad4:	d0d5      	beq.n	8009a82 <__swbuf_r+0x20>
 8009ad6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009ada:	e7f4      	b.n	8009ac6 <__swbuf_r+0x64>

08009adc <__swsetup_r>:
 8009adc:	b538      	push	{r3, r4, r5, lr}
 8009ade:	4b2a      	ldr	r3, [pc, #168]	; (8009b88 <__swsetup_r+0xac>)
 8009ae0:	4605      	mov	r5, r0
 8009ae2:	6818      	ldr	r0, [r3, #0]
 8009ae4:	460c      	mov	r4, r1
 8009ae6:	b118      	cbz	r0, 8009af0 <__swsetup_r+0x14>
 8009ae8:	6a03      	ldr	r3, [r0, #32]
 8009aea:	b90b      	cbnz	r3, 8009af0 <__swsetup_r+0x14>
 8009aec:	f7fc fd44 	bl	8006578 <__sinit>
 8009af0:	89a3      	ldrh	r3, [r4, #12]
 8009af2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009af6:	0718      	lsls	r0, r3, #28
 8009af8:	d422      	bmi.n	8009b40 <__swsetup_r+0x64>
 8009afa:	06d9      	lsls	r1, r3, #27
 8009afc:	d407      	bmi.n	8009b0e <__swsetup_r+0x32>
 8009afe:	2309      	movs	r3, #9
 8009b00:	602b      	str	r3, [r5, #0]
 8009b02:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009b06:	81a3      	strh	r3, [r4, #12]
 8009b08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b0c:	e034      	b.n	8009b78 <__swsetup_r+0x9c>
 8009b0e:	0758      	lsls	r0, r3, #29
 8009b10:	d512      	bpl.n	8009b38 <__swsetup_r+0x5c>
 8009b12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b14:	b141      	cbz	r1, 8009b28 <__swsetup_r+0x4c>
 8009b16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b1a:	4299      	cmp	r1, r3
 8009b1c:	d002      	beq.n	8009b24 <__swsetup_r+0x48>
 8009b1e:	4628      	mov	r0, r5
 8009b20:	f7fe fb80 	bl	8008224 <_free_r>
 8009b24:	2300      	movs	r3, #0
 8009b26:	6363      	str	r3, [r4, #52]	; 0x34
 8009b28:	89a3      	ldrh	r3, [r4, #12]
 8009b2a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b2e:	81a3      	strh	r3, [r4, #12]
 8009b30:	2300      	movs	r3, #0
 8009b32:	6063      	str	r3, [r4, #4]
 8009b34:	6923      	ldr	r3, [r4, #16]
 8009b36:	6023      	str	r3, [r4, #0]
 8009b38:	89a3      	ldrh	r3, [r4, #12]
 8009b3a:	f043 0308 	orr.w	r3, r3, #8
 8009b3e:	81a3      	strh	r3, [r4, #12]
 8009b40:	6923      	ldr	r3, [r4, #16]
 8009b42:	b94b      	cbnz	r3, 8009b58 <__swsetup_r+0x7c>
 8009b44:	89a3      	ldrh	r3, [r4, #12]
 8009b46:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009b4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b4e:	d003      	beq.n	8009b58 <__swsetup_r+0x7c>
 8009b50:	4621      	mov	r1, r4
 8009b52:	4628      	mov	r0, r5
 8009b54:	f7fd fc02 	bl	800735c <__smakebuf_r>
 8009b58:	89a0      	ldrh	r0, [r4, #12]
 8009b5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b5e:	f010 0301 	ands.w	r3, r0, #1
 8009b62:	d00a      	beq.n	8009b7a <__swsetup_r+0x9e>
 8009b64:	2300      	movs	r3, #0
 8009b66:	60a3      	str	r3, [r4, #8]
 8009b68:	6963      	ldr	r3, [r4, #20]
 8009b6a:	425b      	negs	r3, r3
 8009b6c:	61a3      	str	r3, [r4, #24]
 8009b6e:	6923      	ldr	r3, [r4, #16]
 8009b70:	b943      	cbnz	r3, 8009b84 <__swsetup_r+0xa8>
 8009b72:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009b76:	d1c4      	bne.n	8009b02 <__swsetup_r+0x26>
 8009b78:	bd38      	pop	{r3, r4, r5, pc}
 8009b7a:	0781      	lsls	r1, r0, #30
 8009b7c:	bf58      	it	pl
 8009b7e:	6963      	ldrpl	r3, [r4, #20]
 8009b80:	60a3      	str	r3, [r4, #8]
 8009b82:	e7f4      	b.n	8009b6e <__swsetup_r+0x92>
 8009b84:	2000      	movs	r0, #0
 8009b86:	e7f7      	b.n	8009b78 <__swsetup_r+0x9c>
 8009b88:	20000204 	.word	0x20000204

08009b8c <__ascii_wctomb>:
 8009b8c:	b149      	cbz	r1, 8009ba2 <__ascii_wctomb+0x16>
 8009b8e:	2aff      	cmp	r2, #255	; 0xff
 8009b90:	bf85      	ittet	hi
 8009b92:	238a      	movhi	r3, #138	; 0x8a
 8009b94:	6003      	strhi	r3, [r0, #0]
 8009b96:	700a      	strbls	r2, [r1, #0]
 8009b98:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009b9c:	bf98      	it	ls
 8009b9e:	2001      	movls	r0, #1
 8009ba0:	4770      	bx	lr
 8009ba2:	4608      	mov	r0, r1
 8009ba4:	4770      	bx	lr

08009ba6 <memmove>:
 8009ba6:	4288      	cmp	r0, r1
 8009ba8:	b510      	push	{r4, lr}
 8009baa:	eb01 0402 	add.w	r4, r1, r2
 8009bae:	d902      	bls.n	8009bb6 <memmove+0x10>
 8009bb0:	4284      	cmp	r4, r0
 8009bb2:	4623      	mov	r3, r4
 8009bb4:	d807      	bhi.n	8009bc6 <memmove+0x20>
 8009bb6:	1e43      	subs	r3, r0, #1
 8009bb8:	42a1      	cmp	r1, r4
 8009bba:	d008      	beq.n	8009bce <memmove+0x28>
 8009bbc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bc0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009bc4:	e7f8      	b.n	8009bb8 <memmove+0x12>
 8009bc6:	4402      	add	r2, r0
 8009bc8:	4601      	mov	r1, r0
 8009bca:	428a      	cmp	r2, r1
 8009bcc:	d100      	bne.n	8009bd0 <memmove+0x2a>
 8009bce:	bd10      	pop	{r4, pc}
 8009bd0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bd4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bd8:	e7f7      	b.n	8009bca <memmove+0x24>
	...

08009bdc <_close_r>:
 8009bdc:	b538      	push	{r3, r4, r5, lr}
 8009bde:	4d06      	ldr	r5, [pc, #24]	; (8009bf8 <_close_r+0x1c>)
 8009be0:	2300      	movs	r3, #0
 8009be2:	4604      	mov	r4, r0
 8009be4:	4608      	mov	r0, r1
 8009be6:	602b      	str	r3, [r5, #0]
 8009be8:	f7f7 ffab 	bl	8001b42 <_close>
 8009bec:	1c43      	adds	r3, r0, #1
 8009bee:	d102      	bne.n	8009bf6 <_close_r+0x1a>
 8009bf0:	682b      	ldr	r3, [r5, #0]
 8009bf2:	b103      	cbz	r3, 8009bf6 <_close_r+0x1a>
 8009bf4:	6023      	str	r3, [r4, #0]
 8009bf6:	bd38      	pop	{r3, r4, r5, pc}
 8009bf8:	2000054c 	.word	0x2000054c

08009bfc <_lseek_r>:
 8009bfc:	b538      	push	{r3, r4, r5, lr}
 8009bfe:	4d07      	ldr	r5, [pc, #28]	; (8009c1c <_lseek_r+0x20>)
 8009c00:	4604      	mov	r4, r0
 8009c02:	4608      	mov	r0, r1
 8009c04:	4611      	mov	r1, r2
 8009c06:	2200      	movs	r2, #0
 8009c08:	602a      	str	r2, [r5, #0]
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	f7f7 ffc0 	bl	8001b90 <_lseek>
 8009c10:	1c43      	adds	r3, r0, #1
 8009c12:	d102      	bne.n	8009c1a <_lseek_r+0x1e>
 8009c14:	682b      	ldr	r3, [r5, #0]
 8009c16:	b103      	cbz	r3, 8009c1a <_lseek_r+0x1e>
 8009c18:	6023      	str	r3, [r4, #0]
 8009c1a:	bd38      	pop	{r3, r4, r5, pc}
 8009c1c:	2000054c 	.word	0x2000054c

08009c20 <_read_r>:
 8009c20:	b538      	push	{r3, r4, r5, lr}
 8009c22:	4d07      	ldr	r5, [pc, #28]	; (8009c40 <_read_r+0x20>)
 8009c24:	4604      	mov	r4, r0
 8009c26:	4608      	mov	r0, r1
 8009c28:	4611      	mov	r1, r2
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	602a      	str	r2, [r5, #0]
 8009c2e:	461a      	mov	r2, r3
 8009c30:	f7f7 ff6a 	bl	8001b08 <_read>
 8009c34:	1c43      	adds	r3, r0, #1
 8009c36:	d102      	bne.n	8009c3e <_read_r+0x1e>
 8009c38:	682b      	ldr	r3, [r5, #0]
 8009c3a:	b103      	cbz	r3, 8009c3e <_read_r+0x1e>
 8009c3c:	6023      	str	r3, [r4, #0]
 8009c3e:	bd38      	pop	{r3, r4, r5, pc}
 8009c40:	2000054c 	.word	0x2000054c

08009c44 <_write_r>:
 8009c44:	b538      	push	{r3, r4, r5, lr}
 8009c46:	4d07      	ldr	r5, [pc, #28]	; (8009c64 <_write_r+0x20>)
 8009c48:	4604      	mov	r4, r0
 8009c4a:	4608      	mov	r0, r1
 8009c4c:	4611      	mov	r1, r2
 8009c4e:	2200      	movs	r2, #0
 8009c50:	602a      	str	r2, [r5, #0]
 8009c52:	461a      	mov	r2, r3
 8009c54:	f7f7 fbe0 	bl	8001418 <_write>
 8009c58:	1c43      	adds	r3, r0, #1
 8009c5a:	d102      	bne.n	8009c62 <_write_r+0x1e>
 8009c5c:	682b      	ldr	r3, [r5, #0]
 8009c5e:	b103      	cbz	r3, 8009c62 <_write_r+0x1e>
 8009c60:	6023      	str	r3, [r4, #0]
 8009c62:	bd38      	pop	{r3, r4, r5, pc}
 8009c64:	2000054c 	.word	0x2000054c

08009c68 <__assert_func>:
 8009c68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c6a:	4614      	mov	r4, r2
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	4b09      	ldr	r3, [pc, #36]	; (8009c94 <__assert_func+0x2c>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	4605      	mov	r5, r0
 8009c74:	68d8      	ldr	r0, [r3, #12]
 8009c76:	b14c      	cbz	r4, 8009c8c <__assert_func+0x24>
 8009c78:	4b07      	ldr	r3, [pc, #28]	; (8009c98 <__assert_func+0x30>)
 8009c7a:	9100      	str	r1, [sp, #0]
 8009c7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c80:	4906      	ldr	r1, [pc, #24]	; (8009c9c <__assert_func+0x34>)
 8009c82:	462b      	mov	r3, r5
 8009c84:	f000 f82c 	bl	8009ce0 <fiprintf>
 8009c88:	f000 f83c 	bl	8009d04 <abort>
 8009c8c:	4b04      	ldr	r3, [pc, #16]	; (8009ca0 <__assert_func+0x38>)
 8009c8e:	461c      	mov	r4, r3
 8009c90:	e7f3      	b.n	8009c7a <__assert_func+0x12>
 8009c92:	bf00      	nop
 8009c94:	20000204 	.word	0x20000204
 8009c98:	0800a20c 	.word	0x0800a20c
 8009c9c:	0800a219 	.word	0x0800a219
 8009ca0:	0800a247 	.word	0x0800a247

08009ca4 <_calloc_r>:
 8009ca4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ca6:	fba1 2402 	umull	r2, r4, r1, r2
 8009caa:	b94c      	cbnz	r4, 8009cc0 <_calloc_r+0x1c>
 8009cac:	4611      	mov	r1, r2
 8009cae:	9201      	str	r2, [sp, #4]
 8009cb0:	f7fb fed4 	bl	8005a5c <_malloc_r>
 8009cb4:	9a01      	ldr	r2, [sp, #4]
 8009cb6:	4605      	mov	r5, r0
 8009cb8:	b930      	cbnz	r0, 8009cc8 <_calloc_r+0x24>
 8009cba:	4628      	mov	r0, r5
 8009cbc:	b003      	add	sp, #12
 8009cbe:	bd30      	pop	{r4, r5, pc}
 8009cc0:	220c      	movs	r2, #12
 8009cc2:	6002      	str	r2, [r0, #0]
 8009cc4:	2500      	movs	r5, #0
 8009cc6:	e7f8      	b.n	8009cba <_calloc_r+0x16>
 8009cc8:	4621      	mov	r1, r4
 8009cca:	f7fd fba7 	bl	800741c <memset>
 8009cce:	e7f4      	b.n	8009cba <_calloc_r+0x16>

08009cd0 <_malloc_usable_size_r>:
 8009cd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cd4:	1f18      	subs	r0, r3, #4
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	bfbc      	itt	lt
 8009cda:	580b      	ldrlt	r3, [r1, r0]
 8009cdc:	18c0      	addlt	r0, r0, r3
 8009cde:	4770      	bx	lr

08009ce0 <fiprintf>:
 8009ce0:	b40e      	push	{r1, r2, r3}
 8009ce2:	b503      	push	{r0, r1, lr}
 8009ce4:	4601      	mov	r1, r0
 8009ce6:	ab03      	add	r3, sp, #12
 8009ce8:	4805      	ldr	r0, [pc, #20]	; (8009d00 <fiprintf+0x20>)
 8009cea:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cee:	6800      	ldr	r0, [r0, #0]
 8009cf0:	9301      	str	r3, [sp, #4]
 8009cf2:	f7fe ffbd 	bl	8008c70 <_vfiprintf_r>
 8009cf6:	b002      	add	sp, #8
 8009cf8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009cfc:	b003      	add	sp, #12
 8009cfe:	4770      	bx	lr
 8009d00:	20000204 	.word	0x20000204

08009d04 <abort>:
 8009d04:	b508      	push	{r3, lr}
 8009d06:	2006      	movs	r0, #6
 8009d08:	f000 f82c 	bl	8009d64 <raise>
 8009d0c:	2001      	movs	r0, #1
 8009d0e:	f7f7 fef1 	bl	8001af4 <_exit>

08009d12 <_raise_r>:
 8009d12:	291f      	cmp	r1, #31
 8009d14:	b538      	push	{r3, r4, r5, lr}
 8009d16:	4604      	mov	r4, r0
 8009d18:	460d      	mov	r5, r1
 8009d1a:	d904      	bls.n	8009d26 <_raise_r+0x14>
 8009d1c:	2316      	movs	r3, #22
 8009d1e:	6003      	str	r3, [r0, #0]
 8009d20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d24:	bd38      	pop	{r3, r4, r5, pc}
 8009d26:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009d28:	b112      	cbz	r2, 8009d30 <_raise_r+0x1e>
 8009d2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d2e:	b94b      	cbnz	r3, 8009d44 <_raise_r+0x32>
 8009d30:	4620      	mov	r0, r4
 8009d32:	f000 f831 	bl	8009d98 <_getpid_r>
 8009d36:	462a      	mov	r2, r5
 8009d38:	4601      	mov	r1, r0
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d40:	f000 b818 	b.w	8009d74 <_kill_r>
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d00a      	beq.n	8009d5e <_raise_r+0x4c>
 8009d48:	1c59      	adds	r1, r3, #1
 8009d4a:	d103      	bne.n	8009d54 <_raise_r+0x42>
 8009d4c:	2316      	movs	r3, #22
 8009d4e:	6003      	str	r3, [r0, #0]
 8009d50:	2001      	movs	r0, #1
 8009d52:	e7e7      	b.n	8009d24 <_raise_r+0x12>
 8009d54:	2400      	movs	r4, #0
 8009d56:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009d5a:	4628      	mov	r0, r5
 8009d5c:	4798      	blx	r3
 8009d5e:	2000      	movs	r0, #0
 8009d60:	e7e0      	b.n	8009d24 <_raise_r+0x12>
	...

08009d64 <raise>:
 8009d64:	4b02      	ldr	r3, [pc, #8]	; (8009d70 <raise+0xc>)
 8009d66:	4601      	mov	r1, r0
 8009d68:	6818      	ldr	r0, [r3, #0]
 8009d6a:	f7ff bfd2 	b.w	8009d12 <_raise_r>
 8009d6e:	bf00      	nop
 8009d70:	20000204 	.word	0x20000204

08009d74 <_kill_r>:
 8009d74:	b538      	push	{r3, r4, r5, lr}
 8009d76:	4d07      	ldr	r5, [pc, #28]	; (8009d94 <_kill_r+0x20>)
 8009d78:	2300      	movs	r3, #0
 8009d7a:	4604      	mov	r4, r0
 8009d7c:	4608      	mov	r0, r1
 8009d7e:	4611      	mov	r1, r2
 8009d80:	602b      	str	r3, [r5, #0]
 8009d82:	f7f7 fea7 	bl	8001ad4 <_kill>
 8009d86:	1c43      	adds	r3, r0, #1
 8009d88:	d102      	bne.n	8009d90 <_kill_r+0x1c>
 8009d8a:	682b      	ldr	r3, [r5, #0]
 8009d8c:	b103      	cbz	r3, 8009d90 <_kill_r+0x1c>
 8009d8e:	6023      	str	r3, [r4, #0]
 8009d90:	bd38      	pop	{r3, r4, r5, pc}
 8009d92:	bf00      	nop
 8009d94:	2000054c 	.word	0x2000054c

08009d98 <_getpid_r>:
 8009d98:	f7f7 be94 	b.w	8001ac4 <_getpid>

08009d9c <_init>:
 8009d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d9e:	bf00      	nop
 8009da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009da2:	bc08      	pop	{r3}
 8009da4:	469e      	mov	lr, r3
 8009da6:	4770      	bx	lr

08009da8 <_fini>:
 8009da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009daa:	bf00      	nop
 8009dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dae:	bc08      	pop	{r3}
 8009db0:	469e      	mov	lr, r3
 8009db2:	4770      	bx	lr
