
BachelorLSM9DS1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005fe0  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08005fe0  0c005fe0  0000dfe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       0000001c  08005ff0  0c005ff0  0000dff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         00000020  20000000  0c006010  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000074c  20000020  0c006030  00010020  2**2
                  ALLOC
  6 .debug_aranges 00000640  00000000  00000000  00010020  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00007a72  00000000  00000000  00010660  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000162a  00000000  00000000  000180d2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00007f26  00000000  00000000  000196fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000123c  00000000  00000000  00021624  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009a633  00000000  00000000  00022860  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001de6  00000000  00000000  000bce93  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000508  00000000  00000000  000bec80  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000510  00000000  00000000  000bf188  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001a726  00000000  00000000  000bf698  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 45 2f 00 08 47 2f 00 08     ........E/..G/..
 8000010:	49 2f 00 08 4b 2f 00 08 4d 2f 00 08 00 00 00 00     I/..K/..M/......
	...
 800002c:	4f 2f 00 08 51 2f 00 08 00 00 00 00 53 2f 00 08     O/..Q/......S/..
 800003c:	d5 3d 00 08 57 2f 00 08 59 2f 00 08 5b 2f 00 08     .=..W/..Y/..[/..
 800004c:	5d 2f 00 08 5f 2f 00 08 61 2f 00 08 63 2f 00 08     ]/.._/..a/..c/..
 800005c:	65 2f 00 08 67 2f 00 08 00 00 00 00 00 00 00 00     e/..g/..........
 800006c:	00 00 00 00 69 2f 00 08 00 00 00 00 6b 2f 00 08     ....i/......k/..
 800007c:	6d 2f 00 08 6f 2f 00 08 71 2f 00 08 73 2f 00 08     m/..o/..q/..s/..
 800008c:	75 2f 00 08 77 2f 00 08 79 2f 00 08 7b 2f 00 08     u/..w/..y/..{/..
 800009c:	7d 2f 00 08 7f 2f 00 08 81 2f 00 08 83 2f 00 08     }/.../.../.../..
 80000ac:	85 2f 00 08 87 2f 00 08 89 2f 00 08 8b 2f 00 08     ./.../.../.../..
 80000bc:	8d 2f 00 08 8f 2f 00 08 91 2f 00 08 93 2f 00 08     ./.../.../.../..
 80000cc:	95 2f 00 08 97 2f 00 08 99 2f 00 08 9b 2f 00 08     ./.../.../.../..
 80000dc:	9d 2f 00 08 9f 2f 00 08 a1 2f 00 08 a3 2f 00 08     ./.../.../.../..
 80000ec:	a5 2f 00 08 a7 2f 00 08 a9 2f 00 08 ab 2f 00 08     ./.../.../.../..
 80000fc:	ad 2f 00 08 af 2f 00 08 b1 2f 00 08 b3 2f 00 08     ./.../.../.../..
 800010c:	b5 2f 00 08 b7 2f 00 08 b9 2f 00 08 bb 2f 00 08     ./.../.../.../..
 800011c:	bd 2f 00 08 bf 2f 00 08 c1 2f 00 08 c3 2f 00 08     ./.../.../.../..
 800012c:	c5 2f 00 08 c7 2f 00 08 c9 2f 00 08 cb 2f 00 08     ./.../.../.../..
 800013c:	cd 2f 00 08 cf 2f 00 08 d1 2f 00 08 d3 2f 00 08     ./.../.../.../..
 800014c:	d5 2f 00 08 d7 2f 00 08 d9 2f 00 08 db 2f 00 08     ./.../.../.../..
 800015c:	dd 2f 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ./..............
 800016c:	00 00 00 00 df 2f 00 08 e1 2f 00 08 e3 2f 00 08     ...../.../.../..
 800017c:	e5 2f 00 08 e7 2f 00 08 e9 2f 00 08 eb 2f 00 08     ./.../.../.../..
 800018c:	ed 2f 00 08 ef 2f 00 08 f1 2f 00 08 f3 2f 00 08     ./.../.../.../..
 800019c:	f5 2f 00 08 f7 2f 00 08 f9 2f 00 08 fb 2f 00 08     ./.../.../.../..
 80001ac:	fd 2f 00 08 ff 2f 00 08 01 30 00 08 03 30 00 08     ./.../...0...0..
 80001bc:	05 30 00 08 07 30 00 08 09 30 00 08 0b 30 00 08     .0...0...0...0..
 80001cc:	0d 30 00 08 0f 30 00 08 11 30 00 08 13 30 00 08     .0...0...0...0..
 80001dc:	00 00 00 00 15 30 00 08 17 30 00 08 19 30 00 08     .....0...0...0..
 80001ec:	1b 30 00 08 1d 30 00 08 00 00 00 00 1f 30 00 08     .0...0.......0..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08003029 	.word	0x08003029

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08004d61 	.word	0x08004d61

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c006010 	.word	0x0c006010
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000020 	.word	0x00000020
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c006030 	.word	0x0c006030
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000020 	.word	0x20000020
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	0000074c 	.word	0x0000074c
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08005f4d 	.word	0x08005f4d
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08002e99 	.word	0x08002e99
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <flushFIFO>:
 *      Author: Mateusz
 */
#include "FIFO_functions.h"

void flushFIFO(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
	USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 80002ce:	f645 73f4 	movw	r3, #24564	; 0x5ff4
 80002d2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80002d6:	685b      	ldr	r3, [r3, #4]
 80002d8:	607b      	str	r3, [r7, #4]
	USIC_FlushTxFIFO(I2CRegs);
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80002e0:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 80002ea:	f107 070c 	add.w	r7, r7, #12
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bc80      	pop	{r7}
 80002f2:	4770      	bx	lr

080002f4 <clearErrorFlags>:

void clearErrorFlags(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
	if(USIC1_CH1->PSR_IICMode & (USIC_CH_PSR_IICMode_ERR_Msk | USIC_CH_PSR_IICMode_NACK_Msk))
 80002f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002fc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000302:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8000306:	2b00      	cmp	r3, #0
 8000308:	d029      	beq.n	800035e <clearErrorFlags+0x6a>
	{
		// Clear error bits
		USIC1_CH1->PSCR |= 0x3FF;
 800030a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800030e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000312:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000316:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800031a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800031c:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 8000320:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 8000324:	64da      	str	r2, [r3, #76]	; 0x4c
		// Flush transmit FIFO buffer
		USIC1_CH1->TRBSCR |= USIC_CH_TRBSCR_FLUSHTB_Msk;
 8000326:	f44f 7300 	mov.w	r3, #512	; 0x200
 800032a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800032e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000332:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000336:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 800033a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800033e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		// Modify Transmit Data Valid
		WR_REG(USIC1_CH1->FMR, USIC_CH_FMR_MTDV_Msk, USIC_CH_FMR_MTDV_Pos, 2);
 8000342:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000346:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800034a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800034e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000352:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8000354:	f022 0203 	bic.w	r2, r2, #3
 8000358:	f042 0202 	orr.w	r2, r2, #2
 800035c:	669a      	str	r2, [r3, #104]	; 0x68
	}
}
 800035e:	46bd      	mov	sp, r7
 8000360:	bc80      	pop	{r7}
 8000362:	4770      	bx	lr

08000364 <startMeasurements>:
int counter = 0;

float magSensitivity[4] = {0.00014, 0.00029, 0.00043, 0.00058};

void startMeasurements(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
	TimerIdReadMeasurements=SYSTM001_CreateTimer(2,SYSTM001_PERIODIC,timerHandlerReceiveOneMeasurementEachSensor,&adrAndData);
 8000368:	f04f 0002 	mov.w	r0, #2
 800036c:	f04f 0101 	mov.w	r1, #1
 8000370:	f642 3215 	movw	r2, #11029	; 0x2b15
 8000374:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000378:	f240 3320 	movw	r3, #800	; 0x320
 800037c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000380:	f003 fd88 	bl	8003e94 <SYSTM001_CreateTimer>
 8000384:	4602      	mov	r2, r0
 8000386:	f240 0320 	movw	r3, #32
 800038a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800038e:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdReadMeasurements);
 8000390:	f240 0320 	movw	r3, #32
 8000394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4618      	mov	r0, r3
 800039c:	f003 fe4a 	bl	8004034 <SYSTM001_StartTimer>
}
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop

080003a4 <readAndSendMeasurements>:

void readAndSendMeasurements(void (*sendFunction)(char *str))
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b086      	sub	sp, #24
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
	if(!readingAllowed)
 80003ac:	f240 0304 	movw	r3, #4
 80003b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	f040 816b 	bne.w	8000694 <readAndSendMeasurements+0x2f0>
	{

		int16_t accelX = (adrAndData.dane[1] << 8) | adrAndData.dane[0]; // Store x-axis values into gx
 80003be:	f240 3320 	movw	r3, #800	; 0x320
 80003c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003c6:	785b      	ldrb	r3, [r3, #1]
 80003c8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80003cc:	b29a      	uxth	r2, r3
 80003ce:	f240 3320 	movw	r3, #800	; 0x320
 80003d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	4313      	orrs	r3, r2
 80003da:	82fb      	strh	r3, [r7, #22]

		int16_t accelY = (adrAndData.dane[3] << 8) | adrAndData.dane[2]; // Store y-axis values into gy
 80003dc:	f240 3320 	movw	r3, #800	; 0x320
 80003e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003e4:	78db      	ldrb	r3, [r3, #3]
 80003e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80003ea:	b29a      	uxth	r2, r3
 80003ec:	f240 3320 	movw	r3, #800	; 0x320
 80003f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003f4:	789b      	ldrb	r3, [r3, #2]
 80003f6:	4313      	orrs	r3, r2
 80003f8:	81fb      	strh	r3, [r7, #14]

		int16_t accelZ = (adrAndData.dane[5] << 8) | adrAndData.dane[4]; // Store z-axis values into gz
 80003fa:	f240 3320 	movw	r3, #800	; 0x320
 80003fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000402:	795b      	ldrb	r3, [r3, #5]
 8000404:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000408:	b29a      	uxth	r2, r3
 800040a:	f240 3320 	movw	r3, #800	; 0x320
 800040e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000412:	791b      	ldrb	r3, [r3, #4]
 8000414:	4313      	orrs	r3, r2
 8000416:	81bb      	strh	r3, [r7, #12]

		if (_autoCalc) //kalibracja
 8000418:	f240 0390 	movw	r3, #144	; 0x90
 800041c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	2b00      	cmp	r3, #0
 8000424:	d01d      	beq.n	8000462 <readAndSendMeasurements+0xbe>
		{
			accelX -= aBiasRaw[X_AXIS];
 8000426:	8afa      	ldrh	r2, [r7, #22]
 8000428:	f240 3314 	movw	r3, #788	; 0x314
 800042c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000430:	881b      	ldrh	r3, [r3, #0]
 8000432:	b29b      	uxth	r3, r3
 8000434:	1ad3      	subs	r3, r2, r3
 8000436:	b29b      	uxth	r3, r3
 8000438:	82fb      	strh	r3, [r7, #22]
			accelX -= aBiasRaw[Y_AXIS];
 800043a:	8afa      	ldrh	r2, [r7, #22]
 800043c:	f240 3314 	movw	r3, #788	; 0x314
 8000440:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000444:	885b      	ldrh	r3, [r3, #2]
 8000446:	b29b      	uxth	r3, r3
 8000448:	1ad3      	subs	r3, r2, r3
 800044a:	b29b      	uxth	r3, r3
 800044c:	82fb      	strh	r3, [r7, #22]
			accelX -= aBiasRaw[Z_AXIS];
 800044e:	8afa      	ldrh	r2, [r7, #22]
 8000450:	f240 3314 	movw	r3, #788	; 0x314
 8000454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000458:	889b      	ldrh	r3, [r3, #4]
 800045a:	b29b      	uxth	r3, r3
 800045c:	1ad3      	subs	r3, r2, r3
 800045e:	b29b      	uxth	r3, r3
 8000460:	82fb      	strh	r3, [r7, #22]
		}

		accelX = calcAccel(accelX);
 8000462:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000466:	4618      	mov	r0, r3
 8000468:	f001 ffe0 	bl	800242c <calcAccel>
 800046c:	ee07 0a90 	vmov	s15, r0
 8000470:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000474:	ee17 3a90 	vmov	r3, s15
 8000478:	82fb      	strh	r3, [r7, #22]
		accelY = calcAccel(accelY);
 800047a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800047e:	4618      	mov	r0, r3
 8000480:	f001 ffd4 	bl	800242c <calcAccel>
 8000484:	ee07 0a90 	vmov	s15, r0
 8000488:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800048c:	ee17 3a90 	vmov	r3, s15
 8000490:	81fb      	strh	r3, [r7, #14]
		accelZ = calcAccel(accelZ);
 8000492:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000496:	4618      	mov	r0, r3
 8000498:	f001 ffc8 	bl	800242c <calcAccel>
 800049c:	ee07 0a90 	vmov	s15, r0
 80004a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80004a4:	ee17 3a90 	vmov	r3, s15
 80004a8:	81bb      	strh	r3, [r7, #12]

		pomiaryAccel[counter].ax = accelX;
 80004aa:	f240 0324 	movw	r3, #36	; 0x24
 80004ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004b2:	6819      	ldr	r1, [r3, #0]
 80004b4:	f240 02bc 	movw	r2, #188	; 0xbc
 80004b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80004bc:	460b      	mov	r3, r1
 80004be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80004c2:	185b      	adds	r3, r3, r1
 80004c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80004c8:	18d3      	adds	r3, r2, r3
 80004ca:	8afa      	ldrh	r2, [r7, #22]
 80004cc:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].ay = accelY;
 80004ce:	f240 0324 	movw	r3, #36	; 0x24
 80004d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d6:	6819      	ldr	r1, [r3, #0]
 80004d8:	f240 02bc 	movw	r2, #188	; 0xbc
 80004dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80004e0:	460b      	mov	r3, r1
 80004e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80004e6:	185b      	adds	r3, r3, r1
 80004e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80004ec:	18d3      	adds	r3, r2, r3
 80004ee:	89fa      	ldrh	r2, [r7, #14]
 80004f0:	805a      	strh	r2, [r3, #2]
		pomiaryAccel[counter].az = accelZ;
 80004f2:	f240 0324 	movw	r3, #36	; 0x24
 80004f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004fa:	6819      	ldr	r1, [r3, #0]
 80004fc:	f240 02bc 	movw	r2, #188	; 0xbc
 8000500:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000504:	460b      	mov	r3, r1
 8000506:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800050a:	185b      	adds	r3, r3, r1
 800050c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000510:	18d3      	adds	r3, r2, r3
 8000512:	89ba      	ldrh	r2, [r7, #12]
 8000514:	809a      	strh	r2, [r3, #4]

		int16_t gyroX = (adrAndData.dane[7] << 1) | adrAndData.dane[6];
 8000516:	f240 3320 	movw	r3, #800	; 0x320
 800051a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800051e:	79db      	ldrb	r3, [r3, #7]
 8000520:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000524:	b29a      	uxth	r2, r3
 8000526:	f240 3320 	movw	r3, #800	; 0x320
 800052a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800052e:	799b      	ldrb	r3, [r3, #6]
 8000530:	4313      	orrs	r3, r2
 8000532:	82bb      	strh	r3, [r7, #20]
		int16_t gyroY = (adrAndData.dane[9] << 1) | adrAndData.dane[8];
 8000534:	f240 3320 	movw	r3, #800	; 0x320
 8000538:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800053c:	7a5b      	ldrb	r3, [r3, #9]
 800053e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000542:	b29a      	uxth	r2, r3
 8000544:	f240 3320 	movw	r3, #800	; 0x320
 8000548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800054c:	7a1b      	ldrb	r3, [r3, #8]
 800054e:	4313      	orrs	r3, r2
 8000550:	827b      	strh	r3, [r7, #18]
		int16_t gyroZ = (adrAndData.dane[11] << 1) | adrAndData.dane[10];
 8000552:	f240 3320 	movw	r3, #800	; 0x320
 8000556:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800055a:	7adb      	ldrb	r3, [r3, #11]
 800055c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000560:	b29a      	uxth	r2, r3
 8000562:	f240 3320 	movw	r3, #800	; 0x320
 8000566:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800056a:	7a9b      	ldrb	r3, [r3, #10]
 800056c:	4313      	orrs	r3, r2
 800056e:	823b      	strh	r3, [r7, #16]

		if (_autoCalc) //kalibracja
 8000570:	f240 0390 	movw	r3, #144	; 0x90
 8000574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d01d      	beq.n	80005ba <readAndSendMeasurements+0x216>
		{
			gyroX -= gBiasRaw[X_AXIS];
 800057e:	8aba      	ldrh	r2, [r7, #20]
 8000580:	f240 03b4 	movw	r3, #180	; 0xb4
 8000584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000588:	881b      	ldrh	r3, [r3, #0]
 800058a:	b29b      	uxth	r3, r3
 800058c:	1ad3      	subs	r3, r2, r3
 800058e:	b29b      	uxth	r3, r3
 8000590:	82bb      	strh	r3, [r7, #20]
			gyroY -= gBiasRaw[Y_AXIS];
 8000592:	8a7a      	ldrh	r2, [r7, #18]
 8000594:	f240 03b4 	movw	r3, #180	; 0xb4
 8000598:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800059c:	885b      	ldrh	r3, [r3, #2]
 800059e:	b29b      	uxth	r3, r3
 80005a0:	1ad3      	subs	r3, r2, r3
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	827b      	strh	r3, [r7, #18]
			gyroZ -= gBiasRaw[Z_AXIS];
 80005a6:	8a3a      	ldrh	r2, [r7, #16]
 80005a8:	f240 03b4 	movw	r3, #180	; 0xb4
 80005ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005b0:	889b      	ldrh	r3, [r3, #4]
 80005b2:	b29b      	uxth	r3, r3
 80005b4:	1ad3      	subs	r3, r2, r3
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	823b      	strh	r3, [r7, #16]
		}
		gyroX = calcGyro(gyroX);
 80005ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80005be:	4618      	mov	r0, r3
 80005c0:	f001 ff0a 	bl	80023d8 <calcGyro>
 80005c4:	ee07 0a90 	vmov	s15, r0
 80005c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80005cc:	ee17 3a90 	vmov	r3, s15
 80005d0:	82bb      	strh	r3, [r7, #20]
		gyroY = calcGyro(gyroY);
 80005d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f001 fefe 	bl	80023d8 <calcGyro>
 80005dc:	ee07 0a90 	vmov	s15, r0
 80005e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80005e4:	ee17 3a90 	vmov	r3, s15
 80005e8:	827b      	strh	r3, [r7, #18]
		gyroZ = calcGyro(gyroZ);
 80005ea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80005ee:	4618      	mov	r0, r3
 80005f0:	f001 fef2 	bl	80023d8 <calcGyro>
 80005f4:	ee07 0a90 	vmov	s15, r0
 80005f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80005fc:	ee17 3a90 	vmov	r3, s15
 8000600:	823b      	strh	r3, [r7, #16]

		pomiaryAccel[counter].ax = gyroX;
 8000602:	f240 0324 	movw	r3, #36	; 0x24
 8000606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800060a:	6819      	ldr	r1, [r3, #0]
 800060c:	f240 02bc 	movw	r2, #188	; 0xbc
 8000610:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000614:	460b      	mov	r3, r1
 8000616:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800061a:	185b      	adds	r3, r3, r1
 800061c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000620:	18d3      	adds	r3, r2, r3
 8000622:	8aba      	ldrh	r2, [r7, #20]
 8000624:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].ay = gyroY;
 8000626:	f240 0324 	movw	r3, #36	; 0x24
 800062a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800062e:	6819      	ldr	r1, [r3, #0]
 8000630:	f240 02bc 	movw	r2, #188	; 0xbc
 8000634:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000638:	460b      	mov	r3, r1
 800063a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800063e:	185b      	adds	r3, r3, r1
 8000640:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000644:	18d3      	adds	r3, r2, r3
 8000646:	8a7a      	ldrh	r2, [r7, #18]
 8000648:	805a      	strh	r2, [r3, #2]
		pomiaryAccel[counter].az = gyroZ;
 800064a:	f240 0324 	movw	r3, #36	; 0x24
 800064e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000652:	6819      	ldr	r1, [r3, #0]
 8000654:	f240 02bc 	movw	r2, #188	; 0xbc
 8000658:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800065c:	460b      	mov	r3, r1
 800065e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000662:	185b      	adds	r3, r3, r1
 8000664:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000668:	18d3      	adds	r3, r2, r3
 800066a:	8a3a      	ldrh	r2, [r7, #16]
 800066c:	809a      	strh	r2, [r3, #4]
		counter++;
 800066e:	f240 0324 	movw	r3, #36	; 0x24
 8000672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f103 0201 	add.w	r2, r3, #1
 800067c:	f240 0324 	movw	r3, #36	; 0x24
 8000680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000684:	601a      	str	r2, [r3, #0]
		readingAllowed = TRUE;
 8000686:	f240 0304 	movw	r3, #4
 800068a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800068e:	f04f 0201 	mov.w	r2, #1
 8000692:	701a      	strb	r2, [r3, #0]
	}

	if(counter >= 100)
 8000694:	f240 0324 	movw	r3, #36	; 0x24
 8000698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	2b63      	cmp	r3, #99	; 0x63
 80006a0:	dd06      	ble.n	80006b0 <readAndSendMeasurements+0x30c>
	{
		counter = 0;
 80006a2:	f240 0324 	movw	r3, #36	; 0x24
 80006a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006aa:	f04f 0200 	mov.w	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
	}
}
 80006b0:	f107 0718 	add.w	r7, r7, #24
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <initAdrAndSubAdr>:

void initAdrAndSubAdr(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
	adrAndData.adr.addressDevice[0] = 0x6B;
 80006bc:	f240 3320 	movw	r3, #800	; 0x320
 80006c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006c4:	f04f 026b 	mov.w	r2, #107	; 0x6b
 80006c8:	749a      	strb	r2, [r3, #18]
	adrAndData.adr.addressDevice[1] = 0x1E;
 80006ca:	f240 3320 	movw	r3, #800	; 0x320
 80006ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006d2:	f04f 021e 	mov.w	r2, #30
 80006d6:	74da      	strb	r2, [r3, #19]
	adrAndData.adr.subAddress[0] =  OUT_X_L_XL; //subaddres for accel
 80006d8:	f240 3320 	movw	r3, #800	; 0x320
 80006dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006e0:	f04f 0228 	mov.w	r2, #40	; 0x28
 80006e4:	751a      	strb	r2, [r3, #20]
	adrAndData.adr.subAddress[1] =  OUT_X_L_G; //sub address for gyroscope
 80006e6:	f240 3320 	movw	r3, #800	; 0x320
 80006ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ee:	f04f 0218 	mov.w	r2, #24
 80006f2:	755a      	strb	r2, [r3, #21]
	adrAndData.adr.subAddress[2] =  OUT_X_L_M;
 80006f4:	f240 3320 	movw	r3, #800	; 0x320
 80006f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006fc:	f04f 0228 	mov.w	r2, #40	; 0x28
 8000700:	759a      	strb	r2, [r3, #22]
}
 8000702:	46bd      	mov	sp, r7
 8000704:	bc80      	pop	{r7}
 8000706:	4770      	bx	lr

08000708 <initLSM9DS1>:

void initLSM9DS1(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
	init(IMU_MODE_I2C, LSM9DS1_AG_ADDR(1), LSM9DS1_M_ADDR(1));
 800070e:	f04f 0001 	mov.w	r0, #1
 8000712:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8000716:	f04f 021e 	mov.w	r2, #30
 800071a:	f000 f823 	bl	8000764 <init>

	settings.device.commInterface = IMU_MODE_I2C;
 800071e:	f240 0368 	movw	r3, #104	; 0x68
 8000722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000726:	f04f 0201 	mov.w	r2, #1
 800072a:	701a      	strb	r2, [r3, #0]
	settings.device.mAddress = LSM9DS1_M;
 800072c:	f240 0368 	movw	r3, #104	; 0x68
 8000730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000734:	f04f 021e 	mov.w	r2, #30
 8000738:	709a      	strb	r2, [r3, #2]
	settings.device.agAddress = LSM9DS1_AG;
 800073a:	f240 0368 	movw	r3, #104	; 0x68
 800073e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000742:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000746:	705a      	strb	r2, [r3, #1]

	initAdrAndSubAdr();
 8000748:	f7ff ffb6 	bl	80006b8 <initAdrAndSubAdr>

	if(!begin())
 800074c:	f000 f968 	bl	8000a20 <begin>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d102      	bne.n	800075c <initLSM9DS1+0x54>
	{
		int k = 0;
 8000756:	f04f 0300 	mov.w	r3, #0
 800075a:	607b      	str	r3, [r7, #4]
	}
}
 800075c:	f107 0708 	add.w	r7, r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <init>:

void init(interface_mode interface, uint8_t xgAddr, uint8_t mAddr)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	4613      	mov	r3, r2
 800076c:	4602      	mov	r2, r0
 800076e:	71fa      	strb	r2, [r7, #7]
 8000770:	460a      	mov	r2, r1
 8000772:	71ba      	strb	r2, [r7, #6]
 8000774:	717b      	strb	r3, [r7, #5]
	//measurementsLSMRead = 0;

	settings.device.commInterface = interface;
 8000776:	f240 0368 	movw	r3, #104	; 0x68
 800077a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800077e:	79fa      	ldrb	r2, [r7, #7]
 8000780:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = xgAddr;
 8000782:	f240 0368 	movw	r3, #104	; 0x68
 8000786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800078a:	79ba      	ldrb	r2, [r7, #6]
 800078c:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = mAddr;
 800078e:	f240 0368 	movw	r3, #104	; 0x68
 8000792:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000796:	797a      	ldrb	r2, [r7, #5]
 8000798:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = TRUE;
 800079a:	f240 0368 	movw	r3, #104	; 0x68
 800079e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007a2:	f04f 0201 	mov.w	r2, #1
 80007a6:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = TRUE;
 80007a8:	f240 0368 	movw	r3, #104	; 0x68
 80007ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007b0:	f04f 0201 	mov.w	r2, #1
 80007b4:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = TRUE;
 80007b6:	f240 0368 	movw	r3, #104	; 0x68
 80007ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007be:	f04f 0201 	mov.w	r2, #1
 80007c2:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = TRUE;
 80007c4:	f240 0368 	movw	r3, #104	; 0x68
 80007c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007cc:	f04f 0201 	mov.w	r2, #1
 80007d0:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 80007d2:	f240 0368 	movw	r3, #104	; 0x68
 80007d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007da:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80007de:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 3;
 80007e0:	f240 0368 	movw	r3, #104	; 0x68
 80007e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007e8:	f04f 0203 	mov.w	r2, #3
 80007ec:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 80007ee:	f240 0368 	movw	r3, #104	; 0x68
 80007f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007f6:	f04f 0200 	mov.w	r2, #0
 80007fa:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = FALSE;
 80007fc:	f240 0368 	movw	r3, #104	; 0x68
 8000800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000804:	f04f 0200 	mov.w	r2, #0
 8000808:	729a      	strb	r2, [r3, #10]

	settings.gyro.HPFEnable = FALSE;
 800080a:	f240 0368 	movw	r3, #104	; 0x68
 800080e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000812:	f04f 0200 	mov.w	r2, #0
 8000816:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is TRUE.
	settings.gyro.HPFCutoff = 0;
 8000818:	f240 0368 	movw	r3, #104	; 0x68
 800081c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000820:	f04f 0200 	mov.w	r2, #0
 8000824:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = FALSE;
 8000826:	f240 0368 	movw	r3, #104	; 0x68
 800082a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800082e:	f04f 0200 	mov.w	r2, #0
 8000832:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = FALSE;
 8000834:	f240 0368 	movw	r3, #104	; 0x68
 8000838:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800083c:	f04f 0200 	mov.w	r2, #0
 8000840:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = FALSE;
 8000842:	f240 0368 	movw	r3, #104	; 0x68
 8000846:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800084a:	f04f 0200 	mov.w	r2, #0
 800084e:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
 8000850:	f240 0368 	movw	r3, #104	; 0x68
 8000854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000858:	f04f 0200 	mov.w	r2, #0
 800085c:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = TRUE;
 800085e:	f240 0368 	movw	r3, #104	; 0x68
 8000862:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000866:	f04f 0201 	mov.w	r2, #1
 800086a:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = TRUE;
 800086c:	f240 0368 	movw	r3, #104	; 0x68
 8000870:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000874:	f04f 0201 	mov.w	r2, #1
 8000878:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = TRUE;
 800087a:	f240 0368 	movw	r3, #104	; 0x68
 800087e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000882:	f04f 0201 	mov.w	r2, #1
 8000886:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = TRUE;
 8000888:	f240 0368 	movw	r3, #104	; 0x68
 800088c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000890:	f04f 0201 	mov.w	r2, #1
 8000894:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = TRUE;
 8000896:	f240 0368 	movw	r3, #104	; 0x68
 800089a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800089e:	f04f 0201 	mov.w	r2, #1
 80008a2:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 80008a4:	f240 0368 	movw	r3, #104	; 0x68
 80008a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008ac:	f04f 0202 	mov.w	r2, #2
 80008b0:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 80008b2:	f240 0368 	movw	r3, #104	; 0x68
 80008b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008ba:	f04f 0206 	mov.w	r2, #6
 80008be:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3.
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 80008c0:	f240 0368 	movw	r3, #104	; 0x68
 80008c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008c8:	f04f 02ff 	mov.w	r2, #255	; 0xff
 80008cc:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = FALSE;
 80008ce:	f240 0368 	movw	r3, #104	; 0x68
 80008d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d6:	f04f 0200 	mov.w	r2, #0
 80008da:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 80008dc:	f240 0368 	movw	r3, #104	; 0x68
 80008e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008e4:	f04f 0200 	mov.w	r2, #0
 80008e8:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = TRUE;
 80008ea:	f240 0368 	movw	r3, #104	; 0x68
 80008ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008f2:	f04f 0201 	mov.w	r2, #1
 80008f6:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 80008f8:	f240 0368 	movw	r3, #104	; 0x68
 80008fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000900:	f04f 0204 	mov.w	r2, #4
 8000904:	f883 2020 	strb.w	r2, [r3, #32]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 8000908:	f240 0368 	movw	r3, #104	; 0x68
 800090c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000910:	f04f 0207 	mov.w	r2, #7
 8000914:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	settings.mag.tempCompensationEnable = FALSE;
 8000918:	f240 0368 	movw	r3, #104	; 0x68
 800091c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000920:	f04f 0200 	mov.w	r2, #0
 8000924:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 8000928:	f240 0368 	movw	r3, #104	; 0x68
 800092c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000930:	f04f 0203 	mov.w	r2, #3
 8000934:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	settings.mag.ZPerformance = 3;
 8000938:	f240 0368 	movw	r3, #104	; 0x68
 800093c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000940:	f04f 0203 	mov.w	r2, #3
 8000944:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	settings.mag.lowPowerEnable = FALSE;
 8000948:	f240 0368 	movw	r3, #104	; 0x68
 800094c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000950:	f04f 0200 	mov.w	r2, #0
 8000954:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 8000958:	f240 0368 	movw	r3, #104	; 0x68
 800095c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000960:	f04f 0200 	mov.w	r2, #0
 8000964:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	settings.temp.enabled = TRUE;
 8000968:	f240 0368 	movw	r3, #104	; 0x68
 800096c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000970:	f04f 0201 	mov.w	r2, #1
 8000974:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	for (int i=0; i<3; i++)
 8000978:	f04f 0300 	mov.w	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	e03f      	b.n	8000a00 <init+0x29c>
	{
		gBias[i] = 0;
 8000980:	f240 3344 	movw	r3, #836	; 0x344
 8000984:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800098e:	189b      	adds	r3, r3, r2
 8000990:	f04f 0200 	mov.w	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 8000996:	f240 0350 	movw	r3, #80	; 0x50
 800099a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800099e:	68fa      	ldr	r2, [r7, #12]
 80009a0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80009a4:	189b      	adds	r3, r3, r2
 80009a6:	f04f 0200 	mov.w	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 80009ac:	f240 3360 	movw	r3, #864	; 0x360
 80009b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009b4:	68fa      	ldr	r2, [r7, #12]
 80009b6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80009ba:	189b      	adds	r3, r3, r2
 80009bc:	f04f 0200 	mov.w	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 80009c2:	f240 03b4 	movw	r3, #180	; 0xb4
 80009c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009ca:	68fa      	ldr	r2, [r7, #12]
 80009cc:	f04f 0100 	mov.w	r1, #0
 80009d0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBiasRaw[i] = 0;
 80009d4:	f240 3314 	movw	r3, #788	; 0x314
 80009d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009dc:	68fa      	ldr	r2, [r7, #12]
 80009de:	f04f 0100 	mov.w	r1, #0
 80009e2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBiasRaw[i] = 0;
 80009e6:	f240 035c 	movw	r3, #92	; 0x5c
 80009ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009ee:	68fa      	ldr	r2, [r7, #12]
 80009f0:	f04f 0100 	mov.w	r1, #0
 80009f4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	// 2 = power down
	settings.mag.operatingMode = 0;

	settings.temp.enabled = TRUE;

	for (int i=0; i<3; i++)
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f103 0301 	add.w	r3, r3, #1
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	ddbc      	ble.n	8000980 <init+0x21c>
		gBiasRaw[i] = 0;
		aBiasRaw[i] = 0;
		mBiasRaw[i] = 0;
	}

	_autoCalc = FALSE;
 8000a06:	f240 0390 	movw	r3, #144	; 0x90
 8000a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a0e:	f04f 0200 	mov.w	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
}
 8000a14:	f107 0714 	add.w	r7, r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop

08000a20 <begin>:

uint16_t begin(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 8000a26:	f240 0368 	movw	r3, #104	; 0x68
 8000a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a2e:	785a      	ldrb	r2, [r3, #1]
 8000a30:	f240 03ad 	movw	r3, #173	; 0xad
 8000a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a38:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 8000a3a:	f240 0368 	movw	r3, #104	; 0x68
 8000a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a42:	789a      	ldrb	r2, [r3, #2]
 8000a44:	f240 03ac 	movw	r3, #172	; 0xac
 8000a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a4c:	701a      	strb	r2, [r3, #0]

	constrainScales();
 8000a4e:	f000 f843 	bl	8000ad8 <constrainScales>

	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 8000a52:	f000 f8bb 	bl	8000bcc <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 8000a56:	f000 f8ed 	bl	8000c34 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 8000a5a:	f000 f8d1 	bl	8000c00 <calcaRes>

	if (settings.device.commInterface == IMU_MODE_I2C)	// If we're using I2C
 8000a5e:	f240 0368 	movw	r3, #104	; 0x68
 8000a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d102      	bne.n	8000a72 <begin+0x52>
		initI2C();	// Initialize I2C
 8000a6c:	f000 f8a2 	bl	8000bb4 <initI2C>
 8000a70:	e008      	b.n	8000a84 <begin+0x64>
	else if (settings.device.commInterface == IMU_MODE_SPI) 	// else, if we're using SPI
 8000a72:	f240 0368 	movw	r3, #104	; 0x68
 8000a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d101      	bne.n	8000a84 <begin+0x64>
		initSPI();	// Initialize SPI
 8000a80:	f000 f89e 	bl	8000bc0 <initSPI>

	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 8000a84:	f04f 000f 	mov.w	r0, #15
 8000a88:	f000 f9f0 	bl	8000e6c <mReadByte>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	71fb      	strb	r3, [r7, #7]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 8000a90:	f04f 000f 	mov.w	r0, #15
 8000a94:	f000 fa08 	bl	8000ea8 <xgReadByte>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	71bb      	strb	r3, [r7, #6]

	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 8000a9c:	79bb      	ldrb	r3, [r7, #6]
 8000a9e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	80bb      	strh	r3, [r7, #4]

	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 8000aae:	88ba      	ldrh	r2, [r7, #4]
 8000ab0:	f646 033d 	movw	r3, #26685	; 0x683d
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	d002      	beq.n	8000abe <begin+0x9e>
	{
		return 0;
 8000ab8:	f04f 0300 	mov.w	r3, #0
 8000abc:	e006      	b.n	8000acc <begin+0xac>
	}

	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 8000abe:	f000 fa11 	bl	8000ee4 <initGyro>

	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 8000ac2:	f000 fb69 	bl	8001198 <initAccel>

	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 8000ac6:	f000 fc09 	bl	80012dc <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 8000aca:	88bb      	ldrh	r3, [r7, #4]

}
 8000acc:	4618      	mov	r0, r3
 8000ace:	f107 0708 	add.w	r7, r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop

08000ad8 <constrainScales>:

void constrainScales()
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && (settings.gyro.scale != 2000))
 8000adc:	f240 0368 	movw	r3, #104	; 0x68
 8000ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ae4:	88db      	ldrh	r3, [r3, #6]
 8000ae6:	2bf5      	cmp	r3, #245	; 0xf5
 8000ae8:	d016      	beq.n	8000b18 <constrainScales+0x40>
 8000aea:	f240 0368 	movw	r3, #104	; 0x68
 8000aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000af2:	88db      	ldrh	r3, [r3, #6]
 8000af4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000af8:	d00e      	beq.n	8000b18 <constrainScales+0x40>
 8000afa:	f240 0368 	movw	r3, #104	; 0x68
 8000afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b02:	88db      	ldrh	r3, [r3, #6]
 8000b04:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000b08:	d006      	beq.n	8000b18 <constrainScales+0x40>
	{
		settings.gyro.scale = 245;
 8000b0a:	f240 0368 	movw	r3, #104	; 0x68
 8000b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b12:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 8000b16:	80da      	strh	r2, [r3, #6]
	}

	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) && (settings.accel.scale != 8) && (settings.accel.scale != 16))
 8000b18:	f240 0368 	movw	r3, #104	; 0x68
 8000b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b20:	7ddb      	ldrb	r3, [r3, #23]
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	d01b      	beq.n	8000b5e <constrainScales+0x86>
 8000b26:	f240 0368 	movw	r3, #104	; 0x68
 8000b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b2e:	7ddb      	ldrb	r3, [r3, #23]
 8000b30:	2b04      	cmp	r3, #4
 8000b32:	d014      	beq.n	8000b5e <constrainScales+0x86>
 8000b34:	f240 0368 	movw	r3, #104	; 0x68
 8000b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b3c:	7ddb      	ldrb	r3, [r3, #23]
 8000b3e:	2b08      	cmp	r3, #8
 8000b40:	d00d      	beq.n	8000b5e <constrainScales+0x86>
 8000b42:	f240 0368 	movw	r3, #104	; 0x68
 8000b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b4a:	7ddb      	ldrb	r3, [r3, #23]
 8000b4c:	2b10      	cmp	r3, #16
 8000b4e:	d006      	beq.n	8000b5e <constrainScales+0x86>
	{
		settings.accel.scale = 2;
 8000b50:	f240 0368 	movw	r3, #104	; 0x68
 8000b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b58:	f04f 0202 	mov.w	r2, #2
 8000b5c:	75da      	strb	r2, [r3, #23]
	}

	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) && (settings.mag.scale != 12) && (settings.mag.scale != 16))
 8000b5e:	f240 0368 	movw	r3, #104	; 0x68
 8000b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b6a:	2b04      	cmp	r3, #4
 8000b6c:	d01f      	beq.n	8000bae <constrainScales+0xd6>
 8000b6e:	f240 0368 	movw	r3, #104	; 0x68
 8000b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b7a:	2b08      	cmp	r3, #8
 8000b7c:	d017      	beq.n	8000bae <constrainScales+0xd6>
 8000b7e:	f240 0368 	movw	r3, #104	; 0x68
 8000b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b8a:	2b0c      	cmp	r3, #12
 8000b8c:	d00f      	beq.n	8000bae <constrainScales+0xd6>
 8000b8e:	f240 0368 	movw	r3, #104	; 0x68
 8000b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b9a:	2b10      	cmp	r3, #16
 8000b9c:	d007      	beq.n	8000bae <constrainScales+0xd6>
	{
		settings.mag.scale = 4;
 8000b9e:	f240 0368 	movw	r3, #104	; 0x68
 8000ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ba6:	f04f 0204 	mov.w	r2, #4
 8000baa:	f883 2020 	strb.w	r2, [r3, #32]
	}
}
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr

08000bb4 <initI2C>:


void initI2C(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
	;
}
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <initSPI>:

void initSPI(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
	;
}
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bc80      	pop	{r7}
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop

08000bcc <calcgRes>:

void calcgRes()
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
 8000bd0:	f240 0368 	movw	r3, #104	; 0x68
 8000bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bd8:	88db      	ldrh	r3, [r3, #6]
 8000bda:	ee07 3a90 	vmov	s15, r3
 8000bde:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000be2:	eddf 7a06 	vldr	s15, [pc, #24]	; 8000bfc <calcgRes+0x30>
 8000be6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000bea:	f240 333c 	movw	r3, #828	; 0x33c
 8000bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bf2:	edc3 7a00 	vstr	s15, [r3]
}
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bc80      	pop	{r7}
 8000bfa:	4770      	bx	lr
 8000bfc:	47000000 	.word	0x47000000

08000c00 <calcaRes>:

void calcaRes()
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
 8000c04:	f240 0368 	movw	r3, #104	; 0x68
 8000c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c0c:	7ddb      	ldrb	r3, [r3, #23]
 8000c0e:	ee07 3a90 	vmov	s15, r3
 8000c12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c16:	eddf 7a06 	vldr	s15, [pc, #24]	; 8000c30 <calcaRes+0x30>
 8000c1a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000c1e:	f240 03a8 	movw	r3, #168	; 0xa8
 8000c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c26:	edc3 7a00 	vstr	s15, [r3]
}
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bc80      	pop	{r7}
 8000c2e:	4770      	bx	lr
 8000c30:	47000000 	.word	0x47000000

08000c34 <calcmRes>:


void calcmRes()
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
 8000c38:	f240 0368 	movw	r3, #104	; 0x68
 8000c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c44:	f1a3 0304 	sub.w	r3, r3, #4
 8000c48:	2b0c      	cmp	r3, #12
 8000c4a:	d849      	bhi.n	8000ce0 <calcmRes+0xac>
 8000c4c:	a201      	add	r2, pc, #4	; (adr r2, 8000c54 <calcmRes+0x20>)
 8000c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c52:	bf00      	nop
 8000c54:	08000c89 	.word	0x08000c89
 8000c58:	08000ce1 	.word	0x08000ce1
 8000c5c:	08000ce1 	.word	0x08000ce1
 8000c60:	08000ce1 	.word	0x08000ce1
 8000c64:	08000c9f 	.word	0x08000c9f
 8000c68:	08000ce1 	.word	0x08000ce1
 8000c6c:	08000ce1 	.word	0x08000ce1
 8000c70:	08000ce1 	.word	0x08000ce1
 8000c74:	08000cb5 	.word	0x08000cb5
 8000c78:	08000ce1 	.word	0x08000ce1
 8000c7c:	08000ce1 	.word	0x08000ce1
 8000c80:	08000ce1 	.word	0x08000ce1
 8000c84:	08000ccb 	.word	0x08000ccb
	{
		case 4:
			mRes = magSensitivity[0];
 8000c88:	f240 0308 	movw	r3, #8
 8000c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	f240 3350 	movw	r3, #848	; 0x350
 8000c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c9a:	601a      	str	r2, [r3, #0]
			break;
 8000c9c:	e020      	b.n	8000ce0 <calcmRes+0xac>
		case 8:
			mRes = magSensitivity[1];
 8000c9e:	f240 0308 	movw	r3, #8
 8000ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ca6:	685a      	ldr	r2, [r3, #4]
 8000ca8:	f240 3350 	movw	r3, #848	; 0x350
 8000cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cb0:	601a      	str	r2, [r3, #0]
			break;
 8000cb2:	e015      	b.n	8000ce0 <calcmRes+0xac>
		case 12:
			mRes = magSensitivity[2];
 8000cb4:	f240 0308 	movw	r3, #8
 8000cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cbc:	689a      	ldr	r2, [r3, #8]
 8000cbe:	f240 3350 	movw	r3, #848	; 0x350
 8000cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc6:	601a      	str	r2, [r3, #0]
			break;
 8000cc8:	e00a      	b.n	8000ce0 <calcmRes+0xac>
		case 16:
			mRes = magSensitivity[3];
 8000cca:	f240 0308 	movw	r3, #8
 8000cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cd2:	68da      	ldr	r2, [r3, #12]
 8000cd4:	f240 3350 	movw	r3, #848	; 0x350
 8000cd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cdc:	601a      	str	r2, [r3, #0]
			break;
 8000cde:	bf00      	nop
	}

}
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bc80      	pop	{r7}
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <delay>:

void delay(int d)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < d; i++) i++;
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	e007      	b.n	8000d08 <delay+0x20>
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	f103 0301 	add.w	r3, r3, #1
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	f103 0301 	add.w	r3, r3, #1
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fa      	ldr	r2, [r7, #12]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	dbf3      	blt.n	8000cf8 <delay+0x10>
}
 8000d10:	f107 0714 	add.w	r7, r7, #20
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bc80      	pop	{r7}
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	; 0x28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4602      	mov	r2, r0
 8000d24:	460b      	mov	r3, r1
 8000d26:	71fa      	strb	r2, [r7, #7]
 8000d28:	71bb      	strb	r3, [r7, #6]
	uint32_t stageOfReading = 0;
 8000d2a:	f04f 0300 	mov.w	r3, #0
 8000d2e:	627b      	str	r3, [r7, #36]	; 0x24

	//deviceAddress address = *((deviceAddress*)T);

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8000d30:	f04f 0304 	mov.w	r3, #4
 8000d34:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	f887 3020 	strb.w	r3, [r7, #32]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8000d44:	bf00      	nop
 8000d46:	f107 0320 	add.w	r3, r7, #32
 8000d4a:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8000d4e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000d52:	4619      	mov	r1, r3
 8000d54:	f003 feec 	bl	8004b30 <I2C001_WriteData>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d0f3      	beq.n	8000d46 <I2CreadByte+0x2a>

		delay(10000);
 8000d5e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d62:	f7ff ffc1 	bl	8000ce8 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8000d66:	f04f 0300 	mov.w	r3, #0
 8000d6a:	777b      	strb	r3, [r7, #29]
		data2.Data1.Data = subAddress;
 8000d6c:	79bb      	ldrb	r3, [r7, #6]
 8000d6e:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8000d70:	bf00      	nop
 8000d72:	f107 031c 	add.w	r3, r7, #28
 8000d76:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8000d7a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000d7e:	4619      	mov	r1, r3
 8000d80:	f003 fed6 	bl	8004b30 <I2C001_WriteData>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0f3      	beq.n	8000d72 <I2CreadByte+0x56>

		delay(10000);
 8000d8a:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d8e:	f7ff ffab 	bl	8000ce8 <delay>


		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8000d92:	f04f 0305 	mov.w	r3, #5
 8000d96:	767b      	strb	r3, [r7, #25]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8000da8:	bf00      	nop
 8000daa:	f107 0318 	add.w	r3, r7, #24
 8000dae:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8000db2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000db6:	4619      	mov	r1, r3
 8000db8:	f003 feba 	bl	8004b30 <I2C001_WriteData>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d0f3      	beq.n	8000daa <I2CreadByte+0x8e>

		delay(10000);
 8000dc2:	f242 7010 	movw	r0, #10000	; 0x2710
 8000dc6:	f7ff ff8f 	bl	8000ce8 <delay>


		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8000dca:	f04f 0303 	mov.w	r3, #3
 8000dce:	757b      	strb	r3, [r7, #21]
		data4.Data1.Data = ubyteFF;
 8000dd0:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000dd4:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8000dd6:	bf00      	nop
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8000de0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000de4:	4619      	mov	r1, r3
 8000de6:	f003 fea3 	bl	8004b30 <I2C001_WriteData>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d0f3      	beq.n	8000dd8 <I2CreadByte+0xbc>

		delay(10000);
 8000df0:	f242 7010 	movw	r0, #10000	; 0x2710
 8000df4:	f7ff ff78 	bl	8000ce8 <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8000df8:	f04f 0306 	mov.w	r3, #6
 8000dfc:	747b      	strb	r3, [r7, #17]
		data5.Data1.Data = ubyteFF;
 8000dfe:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000e02:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 8000e04:	bf00      	nop
 8000e06:	f107 0310 	add.w	r3, r7, #16
 8000e0a:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8000e0e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000e12:	4619      	mov	r1, r3
 8000e14:	f003 fe8c 	bl	8004b30 <I2C001_WriteData>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d0f3      	beq.n	8000e06 <I2CreadByte+0xea>
		stageOfReading++;
 8000e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e20:	f103 0301 	add.w	r3, r3, #1
 8000e24:	627b      	str	r3, [r7, #36]	; 0x24

		delay(10000);
 8000e26:	f242 7010 	movw	r0, #10000	; 0x2710
 8000e2a:	f7ff ff5d 	bl	8000ce8 <delay>

		uint16_t DataReceive1 = 0;
 8000e2e:	f04f 0300 	mov.w	r3, #0
 8000e32:	81fb      	strh	r3, [r7, #14]
		if(I2C001_ReadData(&I2C001_Handle0,&DataReceive1))
 8000e34:	f107 030e 	add.w	r3, r7, #14
 8000e38:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8000e3c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000e40:	4619      	mov	r1, r3
 8000e42:	f003 fe4b 	bl	8004adc <I2C001_ReadData>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d004      	beq.n	8000e56 <I2CreadByte+0x13a>
		{
			stageOfReading++;
 8000e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4e:	f103 0301 	add.w	r3, r3, #1
 8000e52:	627b      	str	r3, [r7, #36]	; 0x24
 8000e54:	e003      	b.n	8000e5e <I2CreadByte+0x142>
		}
		else
		{
			stageOfReading--;
 8000e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e58:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
		}

		return (uint8_t)DataReceive1;
 8000e5e:	89fb      	ldrh	r3, [r7, #14]
 8000e60:	b2db      	uxtb	r3, r3
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <mReadByte>:


uint8_t mReadByte(uint8_t subAddress)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8000e76:	f240 0368 	movw	r3, #104	; 0x68
 8000e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d10b      	bne.n	8000e9c <mReadByte+0x30>
		return I2CreadByte(_mAddress, subAddress);
 8000e84:	f240 03ac 	movw	r3, #172	; 0xac
 8000e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e8c:	781a      	ldrb	r2, [r3, #0]
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	4610      	mov	r0, r2
 8000e92:	4619      	mov	r1, r3
 8000e94:	f7ff ff42 	bl	8000d1c <I2CreadByte>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	e7ff      	b.n	8000e9c <mReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_mAddress, subAddress);*/
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f107 0708 	add.w	r7, r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop

08000ea8 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8000eb2:	f240 0368 	movw	r3, #104	; 0x68
 8000eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d10b      	bne.n	8000ed8 <xgReadByte+0x30>
		return I2CreadByte(_xgAddress, subAddress);
 8000ec0:	f240 03ad 	movw	r3, #173	; 0xad
 8000ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ec8:	781a      	ldrb	r2, [r3, #0]
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	4610      	mov	r0, r2
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f7ff ff24 	bl	8000d1c <I2CreadByte>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	e7ff      	b.n	8000ed8 <xgReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_xgAddress, subAddress);*/
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f107 0708 	add.w	r7, r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop

08000ee4 <initGyro>:

void initGyro(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8000eea:	f04f 0300 	mov.w	r3, #0
 8000eee:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 8000ef0:	f240 0368 	movw	r3, #104	; 0x68
 8000ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ef8:	791b      	ldrb	r3, [r3, #4]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d007      	beq.n	8000f0e <initGyro+0x2a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 8000efe:	f240 0368 	movw	r3, #104	; 0x68
 8000f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f06:	7a1b      	ldrb	r3, [r3, #8]
 8000f08:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8000f0c:	71fb      	strb	r3, [r7, #7]
	}

	switch (settings.gyro.scale)
 8000f0e:	f240 0368 	movw	r3, #104	; 0x68
 8000f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f16:	88db      	ldrh	r3, [r3, #6]
 8000f18:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f1c:	d003      	beq.n	8000f26 <initGyro+0x42>
 8000f1e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000f22:	d005      	beq.n	8000f30 <initGyro+0x4c>
 8000f24:	e009      	b.n	8000f3a <initGyro+0x56>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f043 0308 	orr.w	r3, r3, #8
 8000f2c:	71fb      	strb	r3, [r7, #7]
			break;
 8000f2e:	e004      	b.n	8000f3a <initGyro+0x56>
		case 2000:
			tempRegValue |= (0x3 << 3);
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	f043 0318 	orr.w	r3, r3, #24
 8000f36:	71fb      	strb	r3, [r7, #7]
			break;
 8000f38:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 8000f3a:	f240 0368 	movw	r3, #104	; 0x68
 8000f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f42:	7a5b      	ldrb	r3, [r3, #9]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	f003 0303 	and.w	r3, r3, #3
 8000f4a:	b2da      	uxtb	r2, r3
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	f04f 0010 	mov.w	r0, #16
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f000 f894 	bl	8001088 <xgWriteByte>

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
 8000f60:	f04f 0011 	mov.w	r0, #17
 8000f64:	f04f 0100 	mov.w	r1, #0
 8000f68:	f000 f88e 	bl	8001088 <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8000f6c:	f240 0368 	movw	r3, #104	; 0x68
 8000f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f74:	7a9b      	ldrb	r3, [r3, #10]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d002      	beq.n	8000f80 <initGyro+0x9c>
 8000f7a:	f04f 0380 	mov.w	r3, #128	; 0x80
 8000f7e:	e001      	b.n	8000f84 <initGyro+0xa0>
 8000f80:	f04f 0300 	mov.w	r3, #0
 8000f84:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 8000f86:	f240 0368 	movw	r3, #104	; 0x68
 8000f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f8e:	7adb      	ldrb	r3, [r3, #11]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d00f      	beq.n	8000fb4 <initGyro+0xd0>
	{
		tempRegValue |= ((1<<6) | (settings.gyro.HPFCutoff & 0x0F));
 8000f94:	f240 0368 	movw	r3, #104	; 0x68
 8000f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f9c:	7b1b      	ldrb	r3, [r3, #12]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	f003 030f 	and.w	r3, r3, #15
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	f04f 0012 	mov.w	r0, #18
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f000 f864 	bl	8001088 <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 8000fc0:	f04f 0300 	mov.w	r3, #0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 8000fc6:	f240 0368 	movw	r3, #104	; 0x68
 8000fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fce:	7cdb      	ldrb	r3, [r3, #19]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d003      	beq.n	8000fdc <initGyro+0xf8>
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f043 0320 	orr.w	r3, r3, #32
 8000fda:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 8000fdc:	f240 0368 	movw	r3, #104	; 0x68
 8000fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fe4:	7c9b      	ldrb	r3, [r3, #18]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <initGyro+0x10e>
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	f043 0310 	orr.w	r3, r3, #16
 8000ff0:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 8000ff2:	f240 0368 	movw	r3, #104	; 0x68
 8000ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ffa:	7c5b      	ldrb	r3, [r3, #17]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d003      	beq.n	8001008 <initGyro+0x124>
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	f043 0308 	orr.w	r3, r3, #8
 8001006:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8001008:	f240 0368 	movw	r3, #104	; 0x68
 800100c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001010:	7d1b      	ldrb	r3, [r3, #20]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d003      	beq.n	800101e <initGyro+0x13a>
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	f043 0302 	orr.w	r3, r3, #2
 800101c:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	f04f 001e 	mov.w	r0, #30
 8001024:	4619      	mov	r1, r3
 8001026:	f000 f82f 	bl	8001088 <xgWriteByte>

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 800102a:	f04f 0300 	mov.w	r3, #0
 800102e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 8001030:	f240 0368 	movw	r3, #104	; 0x68
 8001034:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001038:	7b5b      	ldrb	r3, [r3, #13]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d003      	beq.n	8001046 <initGyro+0x162>
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	f043 0320 	orr.w	r3, r3, #32
 8001044:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 8001046:	f240 0368 	movw	r3, #104	; 0x68
 800104a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800104e:	7b9b      	ldrb	r3, [r3, #14]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d003      	beq.n	800105c <initGyro+0x178>
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f043 0310 	orr.w	r3, r3, #16
 800105a:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 800105c:	f240 0368 	movw	r3, #104	; 0x68
 8001060:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001064:	7bdb      	ldrb	r3, [r3, #15]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <initGyro+0x18e>
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	f043 0308 	orr.w	r3, r3, #8
 8001070:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	f04f 0013 	mov.w	r0, #19
 8001078:	4619      	mov	r1, r3
 800107a:	f000 f805 	bl	8001088 <xgWriteByte>
}
 800107e:	f107 0708 	add.w	r7, r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop

08001088 <xgWriteByte>:


void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	71fa      	strb	r2, [r7, #7]
 8001094:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001096:	f240 0368 	movw	r3, #104	; 0x68
 800109a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d10b      	bne.n	80010bc <xgWriteByte+0x34>
	{
		I2CwriteByte(_xgAddress, subAddress, data);
 80010a4:	f240 03ad 	movw	r3, #173	; 0xad
 80010a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ac:	7819      	ldrb	r1, [r3, #0]
 80010ae:	79fa      	ldrb	r2, [r7, #7]
 80010b0:	79bb      	ldrb	r3, [r7, #6]
 80010b2:	4608      	mov	r0, r1
 80010b4:	4611      	mov	r1, r2
 80010b6:	461a      	mov	r2, r3
 80010b8:	f000 f804 	bl	80010c4 <I2CwriteByte>
	}
}
 80010bc:	f107 0708 	add.w	r7, r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4613      	mov	r3, r2
 80010cc:	4602      	mov	r2, r0
 80010ce:	71fa      	strb	r2, [r7, #7]
 80010d0:	460a      	mov	r2, r1
 80010d2:	71ba      	strb	r2, [r7, #6]
 80010d4:	717b      	strb	r3, [r7, #5]

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 80010d6:	f04f 0304 	mov.w	r3, #4
 80010da:	757b      	strb	r3, [r7, #21]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 80010e6:	bf00      	nop
 80010e8:	f107 0314 	add.w	r3, r7, #20
 80010ec:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 80010f0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80010f4:	4619      	mov	r1, r3
 80010f6:	f003 fd1b 	bl	8004b30 <I2C001_WriteData>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d0f3      	beq.n	80010e8 <I2CwriteByte+0x24>

		delay(10000);
 8001100:	f242 7010 	movw	r0, #10000	; 0x2710
 8001104:	f7ff fdf0 	bl	8000ce8 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8001108:	f04f 0300 	mov.w	r3, #0
 800110c:	747b      	strb	r3, [r7, #17]
		data2.Data1.Data = subAddress;
 800110e:	79bb      	ldrb	r3, [r7, #6]
 8001110:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8001112:	bf00      	nop
 8001114:	f107 0310 	add.w	r3, r7, #16
 8001118:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 800111c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001120:	4619      	mov	r1, r3
 8001122:	f003 fd05 	bl	8004b30 <I2C001_WriteData>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0f3      	beq.n	8001114 <I2CwriteByte+0x50>

		delay(10000);
 800112c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001130:	f7ff fdda 	bl	8000ce8 <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 8001134:	f04f 0300 	mov.w	r3, #0
 8001138:	737b      	strb	r3, [r7, #13]
		data3.Data1.Data = data;
 800113a:	797b      	ldrb	r3, [r7, #5]
 800113c:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 800113e:	bf00      	nop
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8001148:	f6c0 0000 	movt	r0, #2048	; 0x800
 800114c:	4619      	mov	r1, r3
 800114e:	f003 fcef 	bl	8004b30 <I2C001_WriteData>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d0f3      	beq.n	8001140 <I2CwriteByte+0x7c>

		delay(10000);
 8001158:	f242 7010 	movw	r0, #10000	; 0x2710
 800115c:	f7ff fdc4 	bl	8000ce8 <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MStop;
 8001160:	f04f 0306 	mov.w	r3, #6
 8001164:	727b      	strb	r3, [r7, #9]
		data4.Data1.Data = ubyteFF;
 8001166:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800116a:	723b      	strb	r3, [r7, #8]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 800116c:	bf00      	nop
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8001176:	f6c0 0000 	movt	r0, #2048	; 0x800
 800117a:	4619      	mov	r1, r3
 800117c:	f003 fcd8 	bl	8004b30 <I2C001_WriteData>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d0f3      	beq.n	800116e <I2CwriteByte+0xaa>

		delay(10000);
 8001186:	f242 7010 	movw	r0, #10000	; 0x2710
 800118a:	f7ff fdad 	bl	8000ce8 <delay>
}
 800118e:	f107 0718 	add.w	r7, r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop

08001198 <initAccel>:

void initAccel(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 800119e:	f04f 0300 	mov.w	r3, #0
 80011a2:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 80011a4:	f240 0368 	movw	r3, #104	; 0x68
 80011a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ac:	7edb      	ldrb	r3, [r3, #27]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d003      	beq.n	80011ba <initAccel+0x22>
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	f043 0320 	orr.w	r3, r3, #32
 80011b8:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 80011ba:	f240 0368 	movw	r3, #104	; 0x68
 80011be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c2:	7e9b      	ldrb	r3, [r3, #26]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d003      	beq.n	80011d0 <initAccel+0x38>
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f043 0310 	orr.w	r3, r3, #16
 80011ce:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 80011d0:	f240 0368 	movw	r3, #104	; 0x68
 80011d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d8:	7e5b      	ldrb	r3, [r3, #25]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d003      	beq.n	80011e6 <initAccel+0x4e>
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	f043 0308 	orr.w	r3, r3, #8
 80011e4:	71fb      	strb	r3, [r7, #7]

	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	f04f 001f 	mov.w	r0, #31
 80011ec:	4619      	mov	r1, r3
 80011ee:	f7ff ff4b 	bl	8001088 <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 80011f8:	f240 0368 	movw	r3, #104	; 0x68
 80011fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001200:	7d9b      	ldrb	r3, [r3, #22]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00b      	beq.n	800121e <initAccel+0x86>
	{
		tempRegValue |= ((settings.accel.sampleRate & 0x07) << 5);
 8001206:	f240 0368 	movw	r3, #104	; 0x68
 800120a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800120e:	7e1b      	ldrb	r3, [r3, #24]
 8001210:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001214:	b2da      	uxtb	r2, r3
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	4313      	orrs	r3, r2
 800121a:	b2db      	uxtb	r3, r3
 800121c:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 800121e:	f240 0368 	movw	r3, #104	; 0x68
 8001222:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001226:	7ddb      	ldrb	r3, [r3, #23]
 8001228:	2b08      	cmp	r3, #8
 800122a:	d008      	beq.n	800123e <initAccel+0xa6>
 800122c:	2b10      	cmp	r3, #16
 800122e:	d00b      	beq.n	8001248 <initAccel+0xb0>
 8001230:	2b04      	cmp	r3, #4
 8001232:	d10e      	bne.n	8001252 <initAccel+0xba>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	f043 0310 	orr.w	r3, r3, #16
 800123a:	71fb      	strb	r3, [r7, #7]
			break;
 800123c:	e009      	b.n	8001252 <initAccel+0xba>
		case 8:
			tempRegValue |= (0x3 << 3);
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	f043 0318 	orr.w	r3, r3, #24
 8001244:	71fb      	strb	r3, [r7, #7]
			break;
 8001246:	e004      	b.n	8001252 <initAccel+0xba>
		case 16:
			tempRegValue |= (0x1 << 3);
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f043 0308 	orr.w	r3, r3, #8
 800124e:	71fb      	strb	r3, [r7, #7]
			break;
 8001250:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 8001252:	f240 0368 	movw	r3, #104	; 0x68
 8001256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800125a:	7f1b      	ldrb	r3, [r3, #28]
 800125c:	b25b      	sxtb	r3, r3
 800125e:	2b00      	cmp	r3, #0
 8001260:	db0f      	blt.n	8001282 <initAccel+0xea>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	f043 0304 	orr.w	r3, r3, #4
 8001268:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 800126a:	f240 0368 	movw	r3, #104	; 0x68
 800126e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001272:	7f1b      	ldrb	r3, [r3, #28]
 8001274:	f003 0303 	and.w	r3, r3, #3
 8001278:	b2da      	uxtb	r2, r3
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	4313      	orrs	r3, r2
 800127e:	b2db      	uxtb	r3, r3
 8001280:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	f04f 0020 	mov.w	r0, #32
 8001288:	4619      	mov	r1, r3
 800128a:	f7ff fefd 	bl	8001088 <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 800128e:	f04f 0300 	mov.w	r3, #0
 8001292:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 8001294:	f240 0368 	movw	r3, #104	; 0x68
 8001298:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800129c:	7f5b      	ldrb	r3, [r3, #29]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d011      	beq.n	80012c6 <initAccel+0x12e>
	{
		tempRegValue |= (1<<7); // Set HR bit
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012a8:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 80012aa:	f240 0368 	movw	r3, #104	; 0x68
 80012ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012b2:	7f9b      	ldrb	r3, [r3, #30]
 80012b4:	f003 0303 	and.w	r3, r3, #3
 80012b8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	f04f 0021 	mov.w	r0, #33	; 0x21
 80012cc:	4619      	mov	r1, r3
 80012ce:	f7ff fedb 	bl	8001088 <xgWriteByte>
}
 80012d2:	f107 0708 	add.w	r7, r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop

080012dc <initMag>:

void initMag(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 80012e2:	f04f 0300 	mov.w	r3, #0
 80012e6:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 80012e8:	f240 0368 	movw	r3, #104	; 0x68
 80012ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012f0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <initMag+0x24>
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012fe:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 8001300:	f240 0368 	movw	r3, #104	; 0x68
 8001304:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001308:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800130c:	f003 0303 	and.w	r3, r3, #3
 8001310:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001314:	b2da      	uxtb	r2, r3
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	4313      	orrs	r3, r2
 800131a:	b2db      	uxtb	r3, r3
 800131c:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 800131e:	f240 0368 	movw	r3, #104	; 0x68
 8001322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001326:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800132a:	f003 0307 	and.w	r3, r3, #7
 800132e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001332:	b2da      	uxtb	r2, r3
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	4313      	orrs	r3, r2
 8001338:	b2db      	uxtb	r3, r3
 800133a:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f04f 0020 	mov.w	r0, #32
 8001342:	4619      	mov	r1, r3
 8001344:	f000 f86a 	bl	800141c <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8001348:	f04f 0300 	mov.w	r3, #0
 800134c:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 800134e:	f240 0368 	movw	r3, #104	; 0x68
 8001352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001356:	f893 3020 	ldrb.w	r3, [r3, #32]
 800135a:	2b0c      	cmp	r3, #12
 800135c:	d008      	beq.n	8001370 <initMag+0x94>
 800135e:	2b10      	cmp	r3, #16
 8001360:	d00b      	beq.n	800137a <initMag+0x9e>
 8001362:	2b08      	cmp	r3, #8
 8001364:	d10e      	bne.n	8001384 <initMag+0xa8>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	f043 0320 	orr.w	r3, r3, #32
 800136c:	71fb      	strb	r3, [r7, #7]
		break;
 800136e:	e009      	b.n	8001384 <initMag+0xa8>
	case 12:
		tempRegValue |= (0x2 << 5);
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001376:	71fb      	strb	r3, [r7, #7]
		break;
 8001378:	e004      	b.n	8001384 <initMag+0xa8>
	case 16:
		tempRegValue |= (0x3 << 5);
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001380:	71fb      	strb	r3, [r7, #7]
		break;
 8001382:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	f04f 0021 	mov.w	r0, #33	; 0x21
 800138a:	4619      	mov	r1, r3
 800138c:	f000 f846 	bl	800141c <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 8001390:	f04f 0300 	mov.w	r3, #0
 8001394:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 8001396:	f240 0368 	movw	r3, #104	; 0x68
 800139a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800139e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <initMag+0xd2>
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	f043 0320 	orr.w	r3, r3, #32
 80013ac:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 80013ae:	f240 0368 	movw	r3, #104	; 0x68
 80013b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013b6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	f003 0303 	and.w	r3, r3, #3
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	f04f 0022 	mov.w	r0, #34	; 0x22
 80013d0:	4619      	mov	r1, r3
 80013d2:	f000 f823 	bl	800141c <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 80013d6:	f04f 0300 	mov.w	r3, #0
 80013da:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 80013dc:	f240 0368 	movw	r3, #104	; 0x68
 80013e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013e8:	f003 0303 	and.w	r3, r3, #3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013f2:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	f04f 0023 	mov.w	r0, #35	; 0x23
 80013fa:	4619      	mov	r1, r3
 80013fc:	f000 f80e 	bl	800141c <mWriteByte>

	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	f04f 0024 	mov.w	r0, #36	; 0x24
 800140c:	4619      	mov	r1, r3
 800140e:	f000 f805 	bl	800141c <mWriteByte>
}
 8001412:	f107 0708 	add.w	r7, r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop

0800141c <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	71fa      	strb	r2, [r7, #7]
 8001428:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 800142a:	f240 0368 	movw	r3, #104	; 0x68
 800142e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d10c      	bne.n	8001452 <mWriteByte+0x36>
	{
		return I2CwriteByte(_mAddress, subAddress, data);
 8001438:	f240 03ac 	movw	r3, #172	; 0xac
 800143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001440:	7819      	ldrb	r1, [r3, #0]
 8001442:	79fa      	ldrb	r2, [r7, #7]
 8001444:	79bb      	ldrb	r3, [r7, #6]
 8001446:	4608      	mov	r0, r1
 8001448:	4611      	mov	r1, r2
 800144a:	461a      	mov	r2, r3
 800144c:	f7ff fe3a 	bl	80010c4 <I2CwriteByte>
 8001450:	bf00      	nop
	}
}
 8001452:	f107 0708 	add.w	r7, r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop

0800145c <enableFIFO>:

void enableFIFO(bool enable)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8001466:	f04f 0023 	mov.w	r0, #35	; 0x23
 800146a:	f7ff fd1d 	bl	8000ea8 <xgReadByte>
 800146e:	4603      	mov	r3, r0
 8001470:	73fb      	strb	r3, [r7, #15]
	if(enable)
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d004      	beq.n	8001482 <enableFIFO+0x26>
	{
		temp |= (1<<1);
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	f043 0302 	orr.w	r3, r3, #2
 800147e:	73fb      	strb	r3, [r7, #15]
 8001480:	e003      	b.n	800148a <enableFIFO+0x2e>
	}
	else
	{
		temp &= ~(1<<1);
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	f023 0302 	bic.w	r3, r3, #2
 8001488:	73fb      	strb	r3, [r7, #15]
	}

	xgWriteByte(CTRL_REG9, temp);
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	f04f 0023 	mov.w	r0, #35	; 0x23
 8001490:	4619      	mov	r1, r3
 8001492:	f7ff fdf9 	bl	8001088 <xgWriteByte>
}
 8001496:	f107 0710 	add.w	r7, r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop

080014a0 <setFIFO>:

void setFIFO(fifoMode_type fifoMode, uint8_t fifoThs)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	71fa      	strb	r2, [r7, #7]
 80014ac:	71bb      	strb	r3, [r7, #6]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	2b1f      	cmp	r3, #31
 80014b2:	bf28      	it	cs
 80014b4:	231f      	movcs	r3, #31
 80014b6:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	f003 031f 	and.w	r3, r3, #31
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	4313      	orrs	r3, r2
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	f04f 002e 	mov.w	r0, #46	; 0x2e
 80014d2:	4619      	mov	r1, r3
 80014d4:	f7ff fdd8 	bl	8001088 <xgWriteByte>
}
 80014d8:	f107 0710 	add.w	r7, r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <calibrate>:

void calibrate(bool autoCalc)
{
 80014e0:	b5b0      	push	{r4, r5, r7, lr}
 80014e2:	b08c      	sub	sp, #48	; 0x30
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = {0, 0, 0, 0, 0, 0};
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80014f2:	f04f 0300 	mov.w	r3, #0
 80014f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80014fa:	f04f 0300 	mov.w	r3, #0
 80014fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001502:	f04f 0300 	mov.w	r3, #0
 8001506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800150a:	f04f 0300 	mov.w	r3, #0
 800150e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8001512:	f04f 0300 	mov.w	r3, #0
 8001516:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t samples = 0;
 800151a:	f04f 0300 	mov.w	r3, #0
 800151e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
 8001522:	f04f 0300 	mov.w	r3, #0
 8001526:	61bb      	str	r3, [r7, #24]
 8001528:	f04f 0300 	mov.w	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
 800152e:	f04f 0300 	mov.w	r3, #0
 8001532:	623b      	str	r3, [r7, #32]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
 8001534:	f04f 0300 	mov.w	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	f04f 0300 	mov.w	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	f04f 0300 	mov.w	r3, #0
 8001544:	617b      	str	r3, [r7, #20]

	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(TRUE);
 8001546:	f04f 0001 	mov.w	r0, #1
 800154a:	f7ff ff87 	bl	800145c <enableFIFO>
	setFIFO(FIFO_THS, 0x1F);
 800154e:	f04f 0001 	mov.w	r0, #1
 8001552:	f04f 011f 	mov.w	r1, #31
 8001556:	f7ff ffa3 	bl	80014a0 <setFIFO>
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
 800155a:	f04f 002f 	mov.w	r0, #47	; 0x2f
 800155e:	f7ff fca3 	bl	8000ea8 <xgReadByte>
 8001562:	4603      	mov	r3, r0
 8001564:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001568:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 800156c:	f04f 0300 	mov.w	r3, #0
 8001570:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001572:	e059      	b.n	8001628 <calibrate+0x148>
	{	// Read the gyro data stored in the FIFO
		readGyro1();
 8001574:	f000 f916 	bl	80017a4 <readGyro1>
		gBiasRawTemp[0] += gx;
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	f240 3354 	movw	r3, #852	; 0x354
 800157e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	b21b      	sxth	r3, r3
 8001586:	18d3      	adds	r3, r2, r3
 8001588:	60fb      	str	r3, [r7, #12]
		gBiasRawTemp[1] += gy;
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	f240 0398 	movw	r3, #152	; 0x98
 8001590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	b21b      	sxth	r3, r3
 8001598:	18d3      	adds	r3, r2, r3
 800159a:	613b      	str	r3, [r7, #16]
		gBiasRawTemp[2] += gz;
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	f240 3338 	movw	r3, #824	; 0x338
 80015a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015a6:	881b      	ldrh	r3, [r3, #0]
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	18d3      	adds	r3, r2, r3
 80015ac:	617b      	str	r3, [r7, #20]

		readAccel1();
 80015ae:	f000 f99b 	bl	80018e8 <readAccel1>
		aBiasRawTemp[0] += ax;
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	f240 03a6 	movw	r3, #166	; 0xa6
 80015b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015bc:	881b      	ldrh	r3, [r3, #0]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	18d3      	adds	r3, r2, r3
 80015c2:	61bb      	str	r3, [r7, #24]
		aBiasRawTemp[1] += ay;
 80015c4:	69fa      	ldr	r2, [r7, #28]
 80015c6:	f240 3356 	movw	r3, #854	; 0x356
 80015ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	18d3      	adds	r3, r2, r3
 80015d4:	61fb      	str	r3, [r7, #28]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
 80015d6:	6a3c      	ldr	r4, [r7, #32]
 80015d8:	f240 039a 	movw	r3, #154	; 0x9a
 80015dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	b21d      	sxth	r5, r3
 80015e4:	f240 03a8 	movw	r3, #168	; 0xa8
 80015e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f004 f946 	bl	8005880 <__aeabi_f2d>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	f04f 0000 	mov.w	r0, #0
 80015fc:	f04f 0100 	mov.w	r1, #0
 8001600:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8001604:	f004 faba 	bl	8005b7c <__aeabi_ddiv>
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	4610      	mov	r0, r2
 800160e:	4619      	mov	r1, r3
 8001610:	f004 fc24 	bl	8005e5c <__aeabi_d2iz>
 8001614:	4603      	mov	r3, r0
 8001616:	b29b      	uxth	r3, r3
 8001618:	b21b      	sxth	r3, r3
 800161a:	1aeb      	subs	r3, r5, r3
 800161c:	18e3      	adds	r3, r4, r3
 800161e:	623b      	str	r3, [r7, #32]
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 8001620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001622:	f103 0301 	add.w	r3, r3, #1
 8001626:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001628:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800162c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800162e:	429a      	cmp	r2, r3
 8001630:	dca0      	bgt.n	8001574 <calibrate+0x94>
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 8001632:	f04f 0300 	mov.w	r3, #0
 8001636:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001638:	e055      	b.n	80016e6 <calibrate+0x206>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
 800163a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800163c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001640:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001644:	18d3      	adds	r3, r2, r3
 8001646:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800164a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800164e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001652:	b299      	uxth	r1, r3
 8001654:	f240 03b4 	movw	r3, #180	; 0xb4
 8001658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800165c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800165e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
 8001662:	f240 03b4 	movw	r3, #180	; 0xb4
 8001666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800166a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800166c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001670:	b21b      	sxth	r3, r3
 8001672:	4618      	mov	r0, r3
 8001674:	f000 feb0 	bl	80023d8 <calcGyro>
 8001678:	4602      	mov	r2, r0
 800167a:	f240 3344 	movw	r3, #836	; 0x344
 800167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001682:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001684:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8001688:	185b      	adds	r3, r3, r1
 800168a:	601a      	str	r2, [r3, #0]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
 800168c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800168e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001692:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001696:	18d3      	adds	r3, r2, r3
 8001698:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800169c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80016a0:	fb92 f3f3 	sdiv	r3, r2, r3
 80016a4:	b299      	uxth	r1, r3
 80016a6:	f240 3314 	movw	r3, #788	; 0x314
 80016aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016b0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
 80016b4:	f240 3314 	movw	r3, #788	; 0x314
 80016b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	4618      	mov	r0, r3
 80016c6:	f000 feb1 	bl	800242c <calcAccel>
 80016ca:	4602      	mov	r2, r0
 80016cc:	f240 0350 	movw	r3, #80	; 0x50
 80016d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80016d6:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80016da:	185b      	adds	r3, r3, r1
 80016dc:	601a      	str	r2, [r3, #0]
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 80016de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e0:	f103 0301 	add.w	r3, r3, #1
 80016e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016e6:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80016ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ec:	429a      	cmp	r2, r3
 80016ee:	dca4      	bgt.n	800163a <calibrate+0x15a>
		gBias[ii] = calcGyro(gBiasRaw[ii]);
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
		aBias[ii] = calcAccel(aBiasRaw[ii]);
	}

	enableFIFO(FALSE);
 80016f0:	f04f 0000 	mov.w	r0, #0
 80016f4:	f7ff feb2 	bl	800145c <enableFIFO>
	setFIFO(FIFO_OFF, 0x00);
 80016f8:	f04f 0000 	mov.w	r0, #0
 80016fc:	f04f 0100 	mov.w	r1, #0
 8001700:	f7ff fece 	bl	80014a0 <setFIFO>

	if (autoCalc) _autoCalc = TRUE;
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d006      	beq.n	8001718 <calibrate+0x238>
 800170a:	f240 0390 	movw	r3, #144	; 0x90
 800170e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001712:	f04f 0201 	mov.w	r2, #1
 8001716:	701a      	strb	r2, [r3, #0]
}
 8001718:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800171c:	46bd      	mov	sp, r7
 800171e:	bdb0      	pop	{r4, r5, r7, pc}

08001720 <xgReadBytes>:


void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6039      	str	r1, [r7, #0]
 8001728:	4613      	mov	r3, r2
 800172a:	4602      	mov	r2, r0
 800172c:	71fa      	strb	r2, [r7, #7]
 800172e:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001730:	f240 0368 	movw	r3, #104	; 0x68
 8001734:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b01      	cmp	r3, #1
 800173c:	d10c      	bne.n	8001758 <xgReadBytes+0x38>
		I2CreadBytes(_xgAddress, subAddress, dest, count);
 800173e:	f240 03ad 	movw	r3, #173	; 0xad
 8001742:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001746:	7819      	ldrb	r1, [r3, #0]
 8001748:	79fa      	ldrb	r2, [r7, #7]
 800174a:	79bb      	ldrb	r3, [r7, #6]
 800174c:	4608      	mov	r0, r1
 800174e:	4611      	mov	r1, r2
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	f000 fa51 	bl	8001bf8 <I2CreadBytes>
 8001756:	e012      	b.n	800177e <xgReadBytes+0x5e>
		//I2CreadBytes1(_xgAddress, subAddress, dest, count);
	else if (settings.device.commInterface == IMU_MODE_SPI)
 8001758:	f240 0368 	movw	r3, #104	; 0x68
 800175c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10b      	bne.n	800177e <xgReadBytes+0x5e>
		SPIreadBytes(_xgAddress, subAddress, dest, count);
 8001766:	f240 03ad 	movw	r3, #173	; 0xad
 800176a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800176e:	7819      	ldrb	r1, [r3, #0]
 8001770:	79fa      	ldrb	r2, [r7, #7]
 8001772:	79bb      	ldrb	r3, [r7, #6]
 8001774:	4608      	mov	r0, r1
 8001776:	4611      	mov	r1, r2
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	f000 f805 	bl	8001788 <SPIreadBytes>
}
 800177e:	f107 0708 	add.w	r7, r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop

08001788 <SPIreadBytes>:

void SPIreadBytes(uint8_t csPin, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	603a      	str	r2, [r7, #0]
 8001790:	4602      	mov	r2, r0
 8001792:	71fa      	strb	r2, [r7, #7]
 8001794:	460a      	mov	r2, r1
 8001796:	71ba      	strb	r2, [r7, #6]
 8001798:	717b      	strb	r3, [r7, #5]
	;
}
 800179a:	f107 070c 	add.w	r7, r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr

080017a4 <readGyro1>:

void readGyro1(void)
{
 80017a4:	b590      	push	{r4, r7, lr}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 80017aa:	f04f 0300 	mov.w	r3, #0
 80017ae:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;
 80017b0:	f04f 0318 	mov.w	r3, #24
 80017b4:	71bb      	strb	r3, [r7, #6]


	while(i < 6)
 80017b6:	e024      	b.n	8001802 <readGyro1+0x5e>
	{
		subAddr = OUT_X_L_G;
 80017b8:	f04f 0318 	mov.w	r3, #24
 80017bc:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 80017be:	79ba      	ldrb	r2, [r7, #6]
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	18d3      	adds	r3, r2, r3
 80017c4:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 80017c6:	79fc      	ldrb	r4, [r7, #7]
 80017c8:	f240 03ad 	movw	r3, #173	; 0xad
 80017cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d0:	781a      	ldrb	r2, [r3, #0]
 80017d2:	79bb      	ldrb	r3, [r7, #6]
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	f04f 0300 	mov.w	r3, #0
 80017e0:	f000 fa0a 	bl	8001bf8 <I2CreadBytes>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	f107 0108 	add.w	r1, r7, #8
 80017ec:	190b      	adds	r3, r1, r4
 80017ee:	f803 2c08 	strb.w	r2, [r3, #-8]
		delay(10000);
 80017f2:	f242 7010 	movw	r0, #10000	; 0x2710
 80017f6:	f7ff fa77 	bl	8000ce8 <delay>
		i++;
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	f103 0301 	add.w	r3, r3, #1
 8001800:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;


	while(i < 6)
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	2b05      	cmp	r3, #5
 8001806:	d9d7      	bls.n	80017b8 <readGyro1+0x14>
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		delay(10000);
		i++;
	}

	gx = ((int8_t)temp[1] << 8) | (int8_t)temp[0]; // Store x-axis values into gx
 8001808:	787b      	ldrb	r3, [r7, #1]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	b25b      	sxtb	r3, r3
 800180e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001812:	b29a      	uxth	r2, r3
 8001814:	783b      	ldrb	r3, [r7, #0]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	b25b      	sxtb	r3, r3
 800181a:	b29b      	uxth	r3, r3
 800181c:	4313      	orrs	r3, r2
 800181e:	b29a      	uxth	r2, r3
 8001820:	f240 3354 	movw	r3, #852	; 0x354
 8001824:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001828:	801a      	strh	r2, [r3, #0]

	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 800182a:	78fb      	ldrb	r3, [r7, #3]
 800182c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001830:	b29a      	uxth	r2, r3
 8001832:	78bb      	ldrb	r3, [r7, #2]
 8001834:	4313      	orrs	r3, r2
 8001836:	b29a      	uxth	r2, r3
 8001838:	f240 0398 	movw	r3, #152	; 0x98
 800183c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001840:	801a      	strh	r2, [r3, #0]

	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 8001842:	797b      	ldrb	r3, [r7, #5]
 8001844:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001848:	b29a      	uxth	r2, r3
 800184a:	793b      	ldrb	r3, [r7, #4]
 800184c:	4313      	orrs	r3, r2
 800184e:	b29a      	uxth	r2, r3
 8001850:	f240 3338 	movw	r3, #824	; 0x338
 8001854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001858:	801a      	strh	r2, [r3, #0]



	if (_autoCalc) //kalibracja
 800185a:	f240 0390 	movw	r3, #144	; 0x90
 800185e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d03b      	beq.n	80018e0 <readGyro1+0x13c>
	{
		gx -= gBiasRaw[X_AXIS];
 8001868:	f240 3354 	movw	r3, #852	; 0x354
 800186c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	b29a      	uxth	r2, r3
 8001874:	f240 03b4 	movw	r3, #180	; 0xb4
 8001878:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	b29b      	uxth	r3, r3
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	b29b      	uxth	r3, r3
 8001884:	b29a      	uxth	r2, r3
 8001886:	f240 3354 	movw	r3, #852	; 0x354
 800188a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800188e:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
 8001890:	f240 0398 	movw	r3, #152	; 0x98
 8001894:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	b29a      	uxth	r2, r3
 800189c:	f240 03b4 	movw	r3, #180	; 0xb4
 80018a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018a4:	885b      	ldrh	r3, [r3, #2]
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	f240 0398 	movw	r3, #152	; 0x98
 80018b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018b6:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
 80018b8:	f240 3338 	movw	r3, #824	; 0x338
 80018bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	f240 03b4 	movw	r3, #180	; 0xb4
 80018c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018cc:	889b      	ldrh	r3, [r3, #4]
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	f240 3338 	movw	r3, #824	; 0x338
 80018da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018de:	801a      	strh	r2, [r3, #0]
	}
	/*gx = calcGyro(gx);
	gy = calcGyro(gy);
	gz = calcGyro(gz);*/
}
 80018e0:	f107 070c 	add.w	r7, r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd90      	pop	{r4, r7, pc}

080018e8 <readAccel1>:

void readAccel1(void)
{
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 80018ee:	f04f 0300 	mov.w	r3, #0
 80018f2:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 80018f4:	f04f 0328 	mov.w	r3, #40	; 0x28
 80018f8:	71bb      	strb	r3, [r7, #6]

	while(i < 6)
 80018fa:	e020      	b.n	800193e <readAccel1+0x56>
	{
		subAddr = OUT_X_L_XL;
 80018fc:	f04f 0328 	mov.w	r3, #40	; 0x28
 8001900:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 8001902:	79ba      	ldrb	r2, [r7, #6]
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	18d3      	adds	r3, r2, r3
 8001908:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 800190a:	79fc      	ldrb	r4, [r7, #7]
 800190c:	f240 03ad 	movw	r3, #173	; 0xad
 8001910:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001914:	781a      	ldrb	r2, [r3, #0]
 8001916:	79bb      	ldrb	r3, [r7, #6]
 8001918:	4610      	mov	r0, r2
 800191a:	4619      	mov	r1, r3
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	f000 f968 	bl	8001bf8 <I2CreadBytes>
 8001928:	4603      	mov	r3, r0
 800192a:	461a      	mov	r2, r3
 800192c:	f107 0108 	add.w	r1, r7, #8
 8001930:	190b      	adds	r3, r1, r4
 8001932:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	f103 0301 	add.w	r3, r3, #1
 800193c:	71fb      	strb	r3, [r7, #7]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	2b05      	cmp	r3, #5
 8001942:	d9db      	bls.n	80018fc <readAccel1+0x14>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 8001944:	787b      	ldrb	r3, [r7, #1]
 8001946:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800194a:	b29a      	uxth	r2, r3
 800194c:	783b      	ldrb	r3, [r7, #0]
 800194e:	4313      	orrs	r3, r2
 8001950:	b29a      	uxth	r2, r3
 8001952:	f240 03a6 	movw	r3, #166	; 0xa6
 8001956:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800195a:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 800195c:	78fb      	ldrb	r3, [r7, #3]
 800195e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001962:	b29a      	uxth	r2, r3
 8001964:	78bb      	ldrb	r3, [r7, #2]
 8001966:	4313      	orrs	r3, r2
 8001968:	b29a      	uxth	r2, r3
 800196a:	f240 3356 	movw	r3, #854	; 0x356
 800196e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001972:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 8001974:	797b      	ldrb	r3, [r7, #5]
 8001976:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800197a:	b29a      	uxth	r2, r3
 800197c:	793b      	ldrb	r3, [r7, #4]
 800197e:	4313      	orrs	r3, r2
 8001980:	b29a      	uxth	r2, r3
 8001982:	f240 039a 	movw	r3, #154	; 0x9a
 8001986:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800198a:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 800198c:	f240 0390 	movw	r3, #144	; 0x90
 8001990:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d03b      	beq.n	8001a12 <readAccel1+0x12a>
	{
		ax -= aBiasRaw[X_AXIS];
 800199a:	f240 03a6 	movw	r3, #166	; 0xa6
 800199e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	f240 3314 	movw	r3, #788	; 0x314
 80019aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	f240 03a6 	movw	r3, #166	; 0xa6
 80019bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019c0:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 80019c2:	f240 3356 	movw	r3, #854	; 0x356
 80019c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	f240 3314 	movw	r3, #788	; 0x314
 80019d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d6:	885b      	ldrh	r3, [r3, #2]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	b29b      	uxth	r3, r3
 80019de:	b29a      	uxth	r2, r3
 80019e0:	f240 3356 	movw	r3, #854	; 0x356
 80019e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019e8:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 80019ea:	f240 039a 	movw	r3, #154	; 0x9a
 80019ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019f2:	881b      	ldrh	r3, [r3, #0]
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	f240 3314 	movw	r3, #788	; 0x314
 80019fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019fe:	889b      	ldrh	r3, [r3, #4]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	f240 039a 	movw	r3, #154	; 0x9a
 8001a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a10:	801a      	strh	r2, [r3, #0]
	}

	/*ax = calcAccel(ax);
	ay = calcAccel(ay);
	az = calcAccel(az);*/
}
 8001a12:	f107 070c 	add.w	r7, r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd90      	pop	{r4, r7, pc}
 8001a1a:	bf00      	nop

08001a1c <readAccelToSensor>:

void readAccelToSensor(accel *pomiar)
{
 8001a1c:	b590      	push	{r4, r7, lr}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	uint8_t i = 0; //licznik dla czytania
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 8001a2a:	f04f 0328 	mov.w	r3, #40	; 0x28
 8001a2e:	73bb      	strb	r3, [r7, #14]

	while(i < 6)
 8001a30:	e020      	b.n	8001a74 <readAccelToSensor+0x58>
	{
		subAddr = OUT_X_L_XL;
 8001a32:	f04f 0328 	mov.w	r3, #40	; 0x28
 8001a36:	73bb      	strb	r3, [r7, #14]
		subAddr = subAddr + i;
 8001a38:	7bba      	ldrb	r2, [r7, #14]
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	18d3      	adds	r3, r2, r3
 8001a3e:	73bb      	strb	r3, [r7, #14]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 8001a40:	7bfc      	ldrb	r4, [r7, #15]
 8001a42:	f240 03ad 	movw	r3, #173	; 0xad
 8001a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a4a:	781a      	ldrb	r2, [r3, #0]
 8001a4c:	7bbb      	ldrb	r3, [r7, #14]
 8001a4e:	4610      	mov	r0, r2
 8001a50:	4619      	mov	r1, r3
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	f000 f8cd 	bl	8001bf8 <I2CreadBytes>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	461a      	mov	r2, r3
 8001a62:	f107 0110 	add.w	r1, r7, #16
 8001a66:	190b      	adds	r3, r1, r4
 8001a68:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	f103 0301 	add.w	r3, r3, #1
 8001a72:	73fb      	strb	r3, [r7, #15]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
 8001a76:	2b05      	cmp	r3, #5
 8001a78:	d9db      	bls.n	8001a32 <readAccelToSensor+0x16>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 8001a7a:	7a7b      	ldrb	r3, [r7, #9]
 8001a7c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	7a3b      	ldrb	r3, [r7, #8]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	f240 03a6 	movw	r3, #166	; 0xa6
 8001a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a90:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 8001a92:	7afb      	ldrb	r3, [r7, #11]
 8001a94:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	7abb      	ldrb	r3, [r7, #10]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	f240 3356 	movw	r3, #854	; 0x356
 8001aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aa8:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 8001aaa:	7b7b      	ldrb	r3, [r7, #13]
 8001aac:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	7b3b      	ldrb	r3, [r7, #12]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	f240 039a 	movw	r3, #154	; 0x9a
 8001abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ac0:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 8001ac2:	f240 0390 	movw	r3, #144	; 0x90
 8001ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d03b      	beq.n	8001b48 <readAccelToSensor+0x12c>
	{
		ax -= aBiasRaw[X_AXIS];
 8001ad0:	f240 03a6 	movw	r3, #166	; 0xa6
 8001ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	f240 3314 	movw	r3, #788	; 0x314
 8001ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	f240 03a6 	movw	r3, #166	; 0xa6
 8001af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af6:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 8001af8:	f240 3356 	movw	r3, #854	; 0x356
 8001afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	f240 3314 	movw	r3, #788	; 0x314
 8001b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b0c:	885b      	ldrh	r3, [r3, #2]
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	f240 3356 	movw	r3, #854	; 0x356
 8001b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b1e:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8001b20:	f240 039a 	movw	r3, #154	; 0x9a
 8001b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	f240 3314 	movw	r3, #788	; 0x314
 8001b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b34:	889b      	ldrh	r3, [r3, #4]
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	f240 039a 	movw	r3, #154	; 0x9a
 8001b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b46:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 8001b48:	f240 03a6 	movw	r3, #166	; 0xa6
 8001b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b50:	881b      	ldrh	r3, [r3, #0]
 8001b52:	b21b      	sxth	r3, r3
 8001b54:	4618      	mov	r0, r3
 8001b56:	f000 fc69 	bl	800242c <calcAccel>
 8001b5a:	ee07 0a90 	vmov	s15, r0
 8001b5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b62:	ee17 3a90 	vmov	r3, s15
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	f240 03a6 	movw	r3, #166	; 0xa6
 8001b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b70:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 8001b72:	f240 3356 	movw	r3, #854	; 0x356
 8001b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	b21b      	sxth	r3, r3
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fc54 	bl	800242c <calcAccel>
 8001b84:	ee07 0a90 	vmov	s15, r0
 8001b88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b8c:	ee17 3a90 	vmov	r3, s15
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	f240 3356 	movw	r3, #854	; 0x356
 8001b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b9a:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 8001b9c:	f240 039a 	movw	r3, #154	; 0x9a
 8001ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba4:	881b      	ldrh	r3, [r3, #0]
 8001ba6:	b21b      	sxth	r3, r3
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f000 fc3f 	bl	800242c <calcAccel>
 8001bae:	ee07 0a90 	vmov	s15, r0
 8001bb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb6:	ee17 3a90 	vmov	r3, s15
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	f240 039a 	movw	r3, #154	; 0x9a
 8001bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bc4:	801a      	strh	r2, [r3, #0]

	pomiar->ax = ax;
 8001bc6:	f240 03a6 	movw	r3, #166	; 0xa6
 8001bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bce:	881a      	ldrh	r2, [r3, #0]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	801a      	strh	r2, [r3, #0]
	pomiar->ay = ay;
 8001bd4:	f240 3356 	movw	r3, #854	; 0x356
 8001bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bdc:	881a      	ldrh	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	805a      	strh	r2, [r3, #2]
	pomiar->az = az;
 8001be2:	f240 039a 	movw	r3, #154	; 0x9a
 8001be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bea:	881a      	ldrh	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	809a      	strh	r2, [r3, #4]
}
 8001bf0:	f107 0714 	add.w	r7, r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd90      	pop	{r4, r7, pc}

08001bf8 <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	; 0x28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	603a      	str	r2, [r7, #0]
 8001c00:	4602      	mov	r2, r0
 8001c02:	71fa      	strb	r2, [r7, #7]
 8001c04:	460a      	mov	r2, r1
 8001c06:	71ba      	strb	r2, [r7, #6]
 8001c08:	717b      	strb	r3, [r7, #5]
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 8001c0a:	f645 73f4 	movw	r3, #24564	; 0x5ff4
 8001c0e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8001c16:	f04f 0304 	mov.w	r3, #4
 8001c1a:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8001c26:	e007      	b.n	8001c38 <I2CreadBytes+0x40>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8001c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2a:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001c2e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8001c38:	f107 031c 	add.w	r3, r7, #28
 8001c3c:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8001c40:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001c44:	4619      	mov	r1, r3
 8001c46:	f002 ff73 	bl	8004b30 <I2C001_WriteData>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0eb      	beq.n	8001c28 <I2CreadBytes+0x30>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8001c50:	f242 7010 	movw	r0, #10000	; 0x2710
 8001c54:	f7ff f848 	bl	8000ce8 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddress);
 8001c5e:	79bb      	ldrb	r3, [r7, #6]
 8001c60:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8001c62:	e007      	b.n	8001c74 <I2CreadBytes+0x7c>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8001c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c66:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001c6a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c70:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
		data2.Data1.Data = (subAddress);
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8001c74:	f107 0318 	add.w	r3, r7, #24
 8001c78:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8001c7c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001c80:	4619      	mov	r1, r3
 8001c82:	f002 ff55 	bl	8004b30 <I2C001_WriteData>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0eb      	beq.n	8001c64 <I2CreadBytes+0x6c>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8001c8c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001c90:	f7ff f82a 	bl	8000ce8 <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8001c94:	f04f 0305 	mov.w	r3, #5
 8001c98:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8001caa:	e007      	b.n	8001cbc <I2CreadBytes+0xc4>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8001cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cae:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001cb2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
		data3.Data1.Data = ((address<<1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8001cc4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f002 ff31 	bl	8004b30 <I2C001_WriteData>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0eb      	beq.n	8001cac <I2CreadBytes+0xb4>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8001cd4:	f242 7010 	movw	r0, #10000	; 0x2710
 8001cd8:	f7ff f806 	bl	8000ce8 <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8001cdc:	f04f 0303 	mov.w	r3, #3
 8001ce0:	747b      	strb	r3, [r7, #17]
		data4.Data1.Data = ubyteFF;
 8001ce2:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001ce6:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8001ce8:	e007      	b.n	8001cfa <I2CreadBytes+0x102>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001cf0:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
		data4.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8001cfa:	f107 0310 	add.w	r3, r7, #16
 8001cfe:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8001d02:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001d06:	4619      	mov	r1, r3
 8001d08:	f002 ff12 	bl	8004b30 <I2C001_WriteData>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0eb      	beq.n	8001cea <I2CreadBytes+0xf2>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8001d12:	f242 7010 	movw	r0, #10000	; 0x2710
 8001d16:	f7fe ffe7 	bl	8000ce8 <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8001d1a:	f04f 0306 	mov.w	r3, #6
 8001d1e:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 8001d20:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001d24:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8001d26:	e007      	b.n	8001d38 <I2CreadBytes+0x140>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8001d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2a:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001d2e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
		data5.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8001d38:	f107 030c 	add.w	r3, r7, #12
 8001d3c:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8001d40:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001d44:	4619      	mov	r1, r3
 8001d46:	f002 fef3 	bl	8004b30 <I2C001_WriteData>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d0eb      	beq.n	8001d28 <I2CreadBytes+0x130>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8001d50:	f242 7010 	movw	r0, #10000	; 0x2710
 8001d54:	f7fe ffc8 	bl	8000ce8 <delay>

		int k = 0;
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	623b      	str	r3, [r7, #32]

		uint16_t buffer = 0;
 8001d5e:	f04f 0300 	mov.w	r3, #0
 8001d62:	817b      	strh	r3, [r7, #10]
		if(I2C001_ReadData(&I2C001_Handle0,&buffer))
 8001d64:	f107 030a 	add.w	r3, r7, #10
 8001d68:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8001d6c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001d70:	4619      	mov	r1, r3
 8001d72:	f002 feb3 	bl	8004adc <I2C001_ReadData>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d004      	beq.n	8001d86 <I2CreadBytes+0x18e>
		{
			k++;
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	f103 0301 	add.w	r3, r3, #1
 8001d82:	623b      	str	r3, [r7, #32]
 8001d84:	e003      	b.n	8001d8e <I2CreadBytes+0x196>
		}
		else
		{
			k--;
 8001d86:	6a3b      	ldr	r3, [r7, #32]
 8001d88:	f103 33ff 	add.w	r3, r3, #4294967295
 8001d8c:	623b      	str	r3, [r7, #32]
		}
		delay(10000);
 8001d8e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001d92:	f7fe ffa9 	bl	8000ce8 <delay>
		return (uint8_t)buffer;
 8001d96:	897b      	ldrh	r3, [r7, #10]
 8001d98:	b2db      	uxtb	r3, r3
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <magAvailable>:

uint8_t magAvailable(lsm9ds1_axis axis)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	status = mReadByte(STATUS_REG_M);
 8001dae:	f04f 0027 	mov.w	r0, #39	; 0x27
 8001db2:	f7ff f85b 	bl	8000e6c <mReadByte>
 8001db6:	4603      	mov	r3, r0
 8001db8:	73fb      	strb	r3, [r7, #15]

	return ((status & (1<<axis)) >> axis);
 8001dba:	7bfa      	ldrb	r2, [r7, #15]
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	f04f 0101 	mov.w	r1, #1
 8001dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	fa42 f303 	asr.w	r3, r2, r3
 8001dce:	b2db      	uxtb	r3, r3
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f107 0710 	add.w	r7, r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop

08001ddc <readMag1>:

void readMag1(void)
{
 8001ddc:	b590      	push	{r4, r7, lr}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
 8001de2:	f04f 0328 	mov.w	r3, #40	; 0x28
 8001de6:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 8001de8:	f04f 0300 	mov.w	r3, #0
 8001dec:	71fb      	strb	r3, [r7, #7]

	while(i < 6)
 8001dee:	e019      	b.n	8001e24 <readMag1+0x48>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8001df0:	79fc      	ldrb	r4, [r7, #7]
 8001df2:	f240 03ac 	movw	r3, #172	; 0xac
 8001df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dfa:	781a      	ldrb	r2, [r3, #0]
 8001dfc:	79bb      	ldrb	r3, [r7, #6]
 8001dfe:	4610      	mov	r0, r2
 8001e00:	4619      	mov	r1, r3
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	f7ff fef5 	bl	8001bf8 <I2CreadBytes>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	461a      	mov	r2, r3
 8001e12:	f107 0108 	add.w	r1, r7, #8
 8001e16:	190b      	adds	r3, r1, r4
 8001e18:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	f103 0301 	add.w	r3, r3, #1
 8001e22:	71fb      	strb	r3, [r7, #7]
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
	uint8_t i = 0;

	while(i < 6)
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	2b05      	cmp	r3, #5
 8001e28:	d9e2      	bls.n	8001df0 <readMag1+0x14>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
		i++;
	}

	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 8001e2a:	787b      	ldrb	r3, [r7, #1]
 8001e2c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	783b      	ldrb	r3, [r7, #0]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	f240 3358 	movw	r3, #856	; 0x358
 8001e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e40:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 8001e42:	78fb      	ldrb	r3, [r7, #3]
 8001e44:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	78bb      	ldrb	r3, [r7, #2]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	f240 03a4 	movw	r3, #164	; 0xa4
 8001e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e58:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 8001e5a:	797b      	ldrb	r3, [r7, #5]
 8001e5c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001e60:	b29a      	uxth	r2, r3
 8001e62:	793b      	ldrb	r3, [r7, #4]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	f240 3340 	movw	r3, #832	; 0x340
 8001e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e70:	801a      	strh	r2, [r3, #0]
	my = calcMag(my);
	mz = calcMag(mz);*?
	/*}*/


}
 8001e72:	f107 070c 	add.w	r7, r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd90      	pop	{r4, r7, pc}
 8001e7a:	bf00      	nop

08001e7c <calibrateMag>:


void calibrateMag(bool loadIn)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08a      	sub	sp, #40	; 0x28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
 8001e86:	f04f 0300 	mov.w	r3, #0
 8001e8a:	833b      	strh	r3, [r7, #24]
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	837b      	strh	r3, [r7, #26]
 8001e92:	f04f 0300 	mov.w	r3, #0
 8001e96:	83bb      	strh	r3, [r7, #28]
	int16_t magMax[3] = {0, 0, 0}; // The road warrior
 8001e98:	f04f 0300 	mov.w	r3, #0
 8001e9c:	823b      	strh	r3, [r7, #16]
 8001e9e:	f04f 0300 	mov.w	r3, #0
 8001ea2:	827b      	strh	r3, [r7, #18]
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	82bb      	strh	r3, [r7, #20]

	for (i=0; i<128; i++)
 8001eaa:	f04f 0300 	mov.w	r3, #0
 8001eae:	627b      	str	r3, [r7, #36]	; 0x24
 8001eb0:	e07c      	b.n	8001fac <calibrateMag+0x130>
	{
		//tu nie wiem
		while (!magAvailable(i))
 8001eb2:	bf00      	nop
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff73 	bl	8001da4 <magAvailable>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0f7      	beq.n	8001eb4 <calibrateMag+0x38>
			;
		readMag1();
 8001ec4:	f7ff ff8a 	bl	8001ddc <readMag1>
		int16_t magTemp[3] = {0, 0, 0};
 8001ec8:	f04f 0300 	mov.w	r3, #0
 8001ecc:	813b      	strh	r3, [r7, #8]
 8001ece:	f04f 0300 	mov.w	r3, #0
 8001ed2:	817b      	strh	r3, [r7, #10]
 8001ed4:	f04f 0300 	mov.w	r3, #0
 8001ed8:	81bb      	strh	r3, [r7, #12]
		magTemp[0] = mx;
 8001eda:	f240 3358 	movw	r3, #856	; 0x358
 8001ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ee2:	881b      	ldrh	r3, [r3, #0]
 8001ee4:	813b      	strh	r3, [r7, #8]
		magTemp[1] = my;
 8001ee6:	f240 03a4 	movw	r3, #164	; 0xa4
 8001eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eee:	881b      	ldrh	r3, [r3, #0]
 8001ef0:	817b      	strh	r3, [r7, #10]
		magTemp[2] = mz;
 8001ef2:	f240 3340 	movw	r3, #832	; 0x340
 8001ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	81bb      	strh	r3, [r7, #12]
		for (j = 0; j < 3; j++)
 8001efe:	f04f 0300 	mov.w	r3, #0
 8001f02:	623b      	str	r3, [r7, #32]
 8001f04:	e04b      	b.n	8001f9e <calibrateMag+0x122>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
 8001f06:	6a3b      	ldr	r3, [r7, #32]
 8001f08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f0c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001f10:	18cb      	adds	r3, r1, r3
 8001f12:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8001f16:	6a3b      	ldr	r3, [r7, #32]
 8001f18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f1c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001f20:	18cb      	adds	r3, r1, r3
 8001f22:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001f26:	b212      	sxth	r2, r2
 8001f28:	b21b      	sxth	r3, r3
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	dd0f      	ble.n	8001f4e <calibrateMag+0xd2>
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f34:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f38:	18d3      	adds	r3, r2, r3
 8001f3a:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f44:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001f48:	18cb      	adds	r3, r1, r3
 8001f4a:	f823 2c18 	strh.w	r2, [r3, #-24]
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
 8001f4e:	6a3b      	ldr	r3, [r7, #32]
 8001f50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f54:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f58:	18d3      	adds	r3, r2, r3
 8001f5a:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f64:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001f68:	18cb      	adds	r3, r1, r3
 8001f6a:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001f6e:	b212      	sxth	r2, r2
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	429a      	cmp	r2, r3
 8001f74:	da0f      	bge.n	8001f96 <calibrateMag+0x11a>
 8001f76:	6a3b      	ldr	r3, [r7, #32]
 8001f78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f7c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001f80:	18d3      	adds	r3, r2, r3
 8001f82:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8001f86:	6a3b      	ldr	r3, [r7, #32]
 8001f88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001f8c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001f90:	18cb      	adds	r3, r1, r3
 8001f92:	f823 2c10 	strh.w	r2, [r3, #-16]
		readMag1();
		int16_t magTemp[3] = {0, 0, 0};
		magTemp[0] = mx;
		magTemp[1] = my;
		magTemp[2] = mz;
		for (j = 0; j < 3; j++)
 8001f96:	6a3b      	ldr	r3, [r7, #32]
 8001f98:	f103 0301 	add.w	r3, r3, #1
 8001f9c:	623b      	str	r3, [r7, #32]
 8001f9e:	6a3b      	ldr	r3, [r7, #32]
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	ddb0      	ble.n	8001f06 <calibrateMag+0x8a>
{
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
	int16_t magMax[3] = {0, 0, 0}; // The road warrior

	for (i=0; i<128; i++)
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa6:	f103 0301 	add.w	r3, r3, #1
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	2b7f      	cmp	r3, #127	; 0x7f
 8001fb0:	f77f af7f 	ble.w	8001eb2 <calibrateMag+0x36>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8001fb4:	f04f 0300 	mov.w	r3, #0
 8001fb8:	623b      	str	r3, [r7, #32]
 8001fba:	e049      	b.n	8002050 <calibrateMag+0x1d4>
	{
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
 8001fbc:	6a3b      	ldr	r3, [r7, #32]
 8001fbe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001fc2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001fc6:	18d3      	adds	r3, r2, r3
 8001fc8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001fcc:	b21a      	sxth	r2, r3
 8001fce:	6a3b      	ldr	r3, [r7, #32]
 8001fd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001fd4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001fd8:	18cb      	adds	r3, r1, r3
 8001fda:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001fde:	b21b      	sxth	r3, r3
 8001fe0:	18d3      	adds	r3, r2, r3
 8001fe2:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8001fe6:	18d3      	adds	r3, r2, r3
 8001fe8:	ea4f 0363 	mov.w	r3, r3, asr #1
 8001fec:	b299      	uxth	r1, r3
 8001fee:	f240 035c 	movw	r3, #92	; 0x5c
 8001ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff6:	6a3a      	ldr	r2, [r7, #32]
 8001ff8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBias[j] = calcMag(mBiasRaw[j]);
 8001ffc:	f240 035c 	movw	r3, #92	; 0x5c
 8002000:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002004:	6a3a      	ldr	r2, [r7, #32]
 8002006:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800200a:	b21b      	sxth	r3, r3
 800200c:	4618      	mov	r0, r3
 800200e:	f000 f827 	bl	8002060 <calcMag>
 8002012:	4602      	mov	r2, r0
 8002014:	f240 3360 	movw	r3, #864	; 0x360
 8002018:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800201c:	6a39      	ldr	r1, [r7, #32]
 800201e:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002022:	185b      	adds	r3, r3, r1
 8002024:	601a      	str	r2, [r3, #0]
		if (loadIn)
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00d      	beq.n	8002048 <calibrateMag+0x1cc>
			magOffset(j, mBiasRaw[j]);
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	b2da      	uxtb	r2, r3
 8002030:	f240 035c 	movw	r3, #92	; 0x5c
 8002034:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002038:	6a39      	ldr	r1, [r7, #32]
 800203a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800203e:	b21b      	sxth	r3, r3
 8002040:	4610      	mov	r0, r2
 8002042:	4619      	mov	r1, r3
 8002044:	f000 f836 	bl	80020b4 <magOffset>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8002048:	6a3b      	ldr	r3, [r7, #32]
 800204a:	f103 0301 	add.w	r3, r3, #1
 800204e:	623b      	str	r3, [r7, #32]
 8002050:	6a3b      	ldr	r3, [r7, #32]
 8002052:	2b02      	cmp	r3, #2
 8002054:	ddb2      	ble.n	8001fbc <calibrateMag+0x140>
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
		mBias[j] = calcMag(mBiasRaw[j]);
		if (loadIn)
			magOffset(j, mBiasRaw[j]);
	}
}
 8002056:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop

08002060 <calcMag>:

float calcMag(int16_t mag)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	80fb      	strh	r3, [r7, #6]
	// Return the mag raw reading times our pre-calculated Gs / (ADC tick):
	return ceil(mRes * mag);
 800206a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800206e:	ee07 3a90 	vmov	s15, r3
 8002072:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002076:	f240 3350 	movw	r3, #848	; 0x350
 800207a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800207e:	edd3 7a00 	vldr	s15, [r3]
 8002082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002086:	ee17 0a90 	vmov	r0, s15
 800208a:	f003 fbf9 	bl	8005880 <__aeabi_f2d>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4610      	mov	r0, r2
 8002094:	4619      	mov	r1, r3
 8002096:	f003 f9af 	bl	80053f8 <ceil>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4610      	mov	r0, r2
 80020a0:	4619      	mov	r1, r3
 80020a2:	f003 ff03 	bl	8005eac <__aeabi_d2f>
 80020a6:	4603      	mov	r3, r0
	//return mag;
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	f107 0708 	add.w	r7, r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop

080020b4 <magOffset>:

void magOffset(uint8_t axis, int16_t offset)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	71fa      	strb	r2, [r7, #7]
 80020c0:	80bb      	strh	r3, [r7, #4]
	if (axis > 2)
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d821      	bhi.n	800210c <magOffset+0x58>
		return;
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
 80020c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80020cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80020d0:	ea4f 2323 	mov.w	r3, r3, asr #8
 80020d4:	73fb      	strb	r3, [r7, #15]
	lsb = offset & 0x00FF;
 80020d6:	88bb      	ldrh	r3, [r7, #4]
 80020d8:	73bb      	strb	r3, [r7, #14]
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	f103 0305 	add.w	r3, r3, #5
 80020e6:	b2da      	uxtb	r2, r3
 80020e8:	7bbb      	ldrb	r3, [r7, #14]
 80020ea:	4610      	mov	r0, r2
 80020ec:	4619      	mov	r1, r3
 80020ee:	f7ff f995 	bl	800141c <mWriteByte>
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
 80020f2:	79fb      	ldrb	r3, [r7, #7]
 80020f4:	f103 0303 	add.w	r3, r3, #3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	4610      	mov	r0, r2
 8002104:	4619      	mov	r1, r3
 8002106:	f7ff f989 	bl	800141c <mWriteByte>
 800210a:	e000      	b.n	800210e <magOffset+0x5a>
}

void magOffset(uint8_t axis, int16_t offset)
{
	if (axis > 2)
		return;
 800210c:	bf00      	nop
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
	lsb = offset & 0x00FF;
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}
 800210e:	f107 0710 	add.w	r7, r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop

08002118 <accelAvailable>:

uint8_t accelAvailable(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 800211e:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002122:	f7fe fec1 	bl	8000ea8 <xgReadByte>
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]

	return (status & (1<<0));
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	b2db      	uxtb	r3, r3
}
 8002132:	4618      	mov	r0, r3
 8002134:	f107 0708 	add.w	r7, r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <gyroAvailable>:

uint8_t gyroAvailable(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8002142:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002146:	f7fe feaf 	bl	8000ea8 <xgReadByte>
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<1)) >> 1);
 800214e:	79fb      	ldrb	r3, [r7, #7]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	ea4f 0363 	mov.w	r3, r3, asr #1
 8002158:	b2db      	uxtb	r3, r3
}
 800215a:	4618      	mov	r0, r3
 800215c:	f107 0708 	add.w	r7, r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <tempAvailable>:

uint8_t tempAvailable(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 800216a:	f04f 0027 	mov.w	r0, #39	; 0x27
 800216e:	f7fe fe9b 	bl	8000ea8 <xgReadByte>
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<2)) >> 2);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8002180:	b2db      	uxtb	r3, r3
}
 8002182:	4618      	mov	r0, r3
 8002184:	f107 0708 	add.w	r7, r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <readAccel>:

int16_t readAccel(lsm9ds1_axis axis)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	f103 0314 	add.w	r3, r3, #20
 800219c:	b2db      	uxtb	r3, r3
 800219e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80021a2:	757b      	strb	r3, [r7, #21]
	int i = 0;
 80021a4:	f04f 0300 	mov.w	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 80021aa:	e01d      	b.n	80021e8 <readAccel+0x5c>
	{
		subAddress = subAddress + i;
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	7d7b      	ldrb	r3, [r7, #21]
 80021b2:	18d3      	adds	r3, r2, r3
 80021b4:	757b      	strb	r3, [r7, #21]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 80021b6:	f240 03ad 	movw	r3, #173	; 0xad
 80021ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021be:	781a      	ldrb	r2, [r3, #0]
 80021c0:	7d7b      	ldrb	r3, [r7, #21]
 80021c2:	4610      	mov	r0, r2
 80021c4:	4619      	mov	r1, r3
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	f04f 0300 	mov.w	r3, #0
 80021ce:	f7ff fd13 	bl	8001bf8 <I2CreadBytes>
 80021d2:	4603      	mov	r3, r0
 80021d4:	461a      	mov	r2, r3
 80021d6:	f107 010c 	add.w	r1, r7, #12
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	18cb      	adds	r3, r1, r3
 80021de:	701a      	strb	r2, [r3, #0]

		i++;
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	f103 0301 	add.w	r3, r3, #1
 80021e6:	613b      	str	r3, [r7, #16]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
	int i = 0;
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	ddde      	ble.n	80021ac <readAccel+0x20>
		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);

		i++;
	}

	value = (temp[1] << 8) | temp[0];
 80021ee:	7b7b      	ldrb	r3, [r7, #13]
 80021f0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	7b3b      	ldrb	r3, [r7, #12]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 80021fc:	f240 0390 	movw	r3, #144	; 0x90
 8002200:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00b      	beq.n	8002222 <readAccel+0x96>
		value -= aBiasRaw[axis];
 800220a:	8afa      	ldrh	r2, [r7, #22]
 800220c:	79f9      	ldrb	r1, [r7, #7]
 800220e:	f240 3314 	movw	r3, #788	; 0x314
 8002212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002216:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800221a:	b29b      	uxth	r3, r3
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	b29b      	uxth	r3, r3
 8002220:	82fb      	strh	r3, [r7, #22]

	return value;
 8002222:	8afb      	ldrh	r3, [r7, #22]
 8002224:	b21b      	sxth	r3, r3
}
 8002226:	4618      	mov	r0, r3
 8002228:	f107 0718 	add.w	r7, r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <readMag>:

int16_t readMag(lsm9ds1_axis axis)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];

	int i = 0;
 800223a:	f04f 0300 	mov.w	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
	uint8_t subAddress = OUT_X_L_M + (2 * axis);
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	f103 0314 	add.w	r3, r3, #20
 8002246:	b2db      	uxtb	r3, r3
 8002248:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800224c:	74fb      	strb	r3, [r7, #19]

	while(i < 2)
 800224e:	e01d      	b.n	800228c <readMag+0x5c>
	{
		subAddress = subAddress + i;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	b2da      	uxtb	r2, r3
 8002254:	7cfb      	ldrb	r3, [r7, #19]
 8002256:	18d3      	adds	r3, r2, r3
 8002258:	74fb      	strb	r3, [r7, #19]

		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 800225a:	f240 03ac 	movw	r3, #172	; 0xac
 800225e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002262:	781a      	ldrb	r2, [r3, #0]
 8002264:	7cfb      	ldrb	r3, [r7, #19]
 8002266:	4610      	mov	r0, r2
 8002268:	4619      	mov	r1, r3
 800226a:	f04f 0200 	mov.w	r2, #0
 800226e:	f04f 0300 	mov.w	r3, #0
 8002272:	f7ff fcc1 	bl	8001bf8 <I2CreadBytes>
 8002276:	4603      	mov	r3, r0
 8002278:	461a      	mov	r2, r3
 800227a:	f107 010c 	add.w	r1, r7, #12
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	18cb      	adds	r3, r1, r3
 8002282:	701a      	strb	r2, [r3, #0]

		i++;
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	f103 0301 	add.w	r3, r3, #1
 800228a:	617b      	str	r3, [r7, #20]
	uint8_t temp[2];

	int i = 0;
	uint8_t subAddress = OUT_X_L_M + (2 * axis);

	while(i < 2)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2b01      	cmp	r3, #1
 8002290:	ddde      	ble.n	8002250 <readMag+0x20>
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);

		i++;
	}

	int16_t value = (temp[1] << 8) | temp[0];
 8002292:	7b7b      	ldrb	r3, [r7, #13]
 8002294:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002298:	b29a      	uxth	r2, r3
 800229a:	7b3b      	ldrb	r3, [r7, #12]
 800229c:	4313      	orrs	r3, r2
 800229e:	823b      	strh	r3, [r7, #16]
	return value;
 80022a0:	8a3b      	ldrh	r3, [r7, #16]
 80022a2:	b21b      	sxth	r3, r3
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	f107 0718 	add.w	r7, r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop

080022b0 <readTemp>:

int16_t readTemp(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	607b      	str	r3, [r7, #4]
	uint8_t subAddress = OUT_TEMP_L;
 80022bc:	f04f 0315 	mov.w	r3, #21
 80022c0:	70fb      	strb	r3, [r7, #3]

	while(i < 2)
 80022c2:	e01c      	b.n	80022fe <readTemp+0x4e>
	{
		subAddress = subAddress + i;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	78fb      	ldrb	r3, [r7, #3]
 80022ca:	18d3      	adds	r3, r2, r3
 80022cc:	70fb      	strb	r3, [r7, #3]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 80022ce:	f240 03ad 	movw	r3, #173	; 0xad
 80022d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022d6:	781a      	ldrb	r2, [r3, #0]
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	4610      	mov	r0, r2
 80022dc:	4619      	mov	r1, r3
 80022de:	f04f 0200 	mov.w	r2, #0
 80022e2:	f04f 0300 	mov.w	r3, #0
 80022e6:	f7ff fc87 	bl	8001bf8 <I2CreadBytes>
 80022ea:	4603      	mov	r3, r0
 80022ec:	461a      	mov	r2, r3
 80022ee:	4639      	mov	r1, r7
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	18cb      	adds	r3, r1, r3
 80022f4:	701a      	strb	r2, [r3, #0]

		i++;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f103 0301 	add.w	r3, r3, #1
 80022fc:	607b      	str	r3, [r7, #4]
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
	uint8_t subAddress = OUT_TEMP_L;

	while(i < 2)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2b01      	cmp	r3, #1
 8002302:	dddf      	ble.n	80022c4 <readTemp+0x14>

		i++;
	}

	//xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
	temperature = (temp[1] << 8) | temp[0];
 8002304:	787b      	ldrb	r3, [r7, #1]
 8002306:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800230a:	b29a      	uxth	r2, r3
 800230c:	783b      	ldrb	r3, [r7, #0]
 800230e:	4313      	orrs	r3, r2
 8002310:	b29a      	uxth	r2, r3
 8002312:	f240 039c 	movw	r3, #156	; 0x9c
 8002316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800231a:	801a      	strh	r2, [r3, #0]

	return temperature;
 800231c:	f240 039c 	movw	r3, #156	; 0x9c
 8002320:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	b21b      	sxth	r3, r3
}
 8002328:	4618      	mov	r0, r3
 800232a:	f107 0708 	add.w	r7, r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop

08002334 <readGyro>:

int16_t readGyro(lsm9ds1_axis axis)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b086      	sub	sp, #24
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;

	int i  = 0;
 800233e:	f04f 0300 	mov.w	r3, #0
 8002342:	613b      	str	r3, [r7, #16]
	uint8_t subAddress = OUT_X_L_G + (2 * axis);
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	f103 030c 	add.w	r3, r3, #12
 800234a:	b2db      	uxtb	r3, r3
 800234c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002350:	73fb      	strb	r3, [r7, #15]

	while(i < 2)
 8002352:	e01d      	b.n	8002390 <readGyro+0x5c>
	{
		subAddress = subAddress + i;
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	b2da      	uxtb	r2, r3
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	18d3      	adds	r3, r2, r3
 800235c:	73fb      	strb	r3, [r7, #15]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 800235e:	f240 03ad 	movw	r3, #173	; 0xad
 8002362:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002366:	781a      	ldrb	r2, [r3, #0]
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	4610      	mov	r0, r2
 800236c:	4619      	mov	r1, r3
 800236e:	f04f 0200 	mov.w	r2, #0
 8002372:	f04f 0300 	mov.w	r3, #0
 8002376:	f7ff fc3f 	bl	8001bf8 <I2CreadBytes>
 800237a:	4603      	mov	r3, r0
 800237c:	461a      	mov	r2, r3
 800237e:	f107 010c 	add.w	r1, r7, #12
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	18cb      	adds	r3, r1, r3
 8002386:	701a      	strb	r2, [r3, #0]
		i++;
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	f103 0301 	add.w	r3, r3, #1
 800238e:	613b      	str	r3, [r7, #16]
	int16_t value;

	int i  = 0;
	uint8_t subAddress = OUT_X_L_G + (2 * axis);

	while(i < 2)
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	2b01      	cmp	r3, #1
 8002394:	ddde      	ble.n	8002354 <readGyro+0x20>

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8002396:	7b7b      	ldrb	r3, [r7, #13]
 8002398:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800239c:	b29a      	uxth	r2, r3
 800239e:	7b3b      	ldrb	r3, [r7, #12]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 80023a4:	f240 0390 	movw	r3, #144	; 0x90
 80023a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d00b      	beq.n	80023ca <readGyro+0x96>
		value -= gBiasRaw[axis];
 80023b2:	8afa      	ldrh	r2, [r7, #22]
 80023b4:	79f9      	ldrb	r1, [r7, #7]
 80023b6:	f240 03b4 	movw	r3, #180	; 0xb4
 80023ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023be:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	82fb      	strh	r3, [r7, #22]

	return value;
 80023ca:	8afb      	ldrh	r3, [r7, #22]
 80023cc:	b21b      	sxth	r3, r3
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	f107 0718 	add.w	r7, r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <calcGyro>:

float calcGyro(int16_t gyro)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	4603      	mov	r3, r0
 80023e0:	80fb      	strh	r3, [r7, #6]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return round(gRes * gyro);
 80023e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023e6:	ee07 3a90 	vmov	s15, r3
 80023ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023ee:	f240 333c 	movw	r3, #828	; 0x33c
 80023f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023f6:	edd3 7a00 	vldr	s15, [r3]
 80023fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fe:	ee17 0a90 	vmov	r0, s15
 8002402:	f003 fa3d 	bl	8005880 <__aeabi_f2d>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4610      	mov	r0, r2
 800240c:	4619      	mov	r1, r3
 800240e:	f003 f883 	bl	8005518 <round>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4610      	mov	r0, r2
 8002418:	4619      	mov	r1, r3
 800241a:	f003 fd47 	bl	8005eac <__aeabi_d2f>
 800241e:	4603      	mov	r3, r0
	//return gyro;
}
 8002420:	4618      	mov	r0, r3
 8002422:	f107 0708 	add.w	r7, r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop

0800242c <calcAccel>:

float calcAccel(int16_t accel)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	80fb      	strh	r3, [r7, #6]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return round(aRes * accel);
 8002436:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800243a:	ee07 3a90 	vmov	s15, r3
 800243e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002442:	f240 03a8 	movw	r3, #168	; 0xa8
 8002446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002452:	ee17 0a90 	vmov	r0, s15
 8002456:	f003 fa13 	bl	8005880 <__aeabi_f2d>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4610      	mov	r0, r2
 8002460:	4619      	mov	r1, r3
 8002462:	f003 f859 	bl	8005518 <round>
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	4610      	mov	r0, r2
 800246c:	4619      	mov	r1, r3
 800246e:	f003 fd1d 	bl	8005eac <__aeabi_d2f>
 8002472:	4603      	mov	r3, r0
	//return accel;
}
 8002474:	4618      	mov	r0, r3
 8002476:	f107 0708 	add.w	r7, r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop

08002480 <setGyroScale>:


void setGyroScale(uint16_t gScl)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 800248a:	f04f 0010 	mov.w	r0, #16
 800248e:	f7fe fd0b 	bl	8000ea8 <xgReadByte>
 8002492:	4603      	mov	r3, r0
 8002494:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 8002496:	7bfb      	ldrb	r3, [r7, #15]
 8002498:	f023 0318 	bic.w	r3, r3, #24
 800249c:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 800249e:	88fb      	ldrh	r3, [r7, #6]
 80024a0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80024a4:	d003      	beq.n	80024ae <setGyroScale+0x2e>
 80024a6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80024aa:	d00c      	beq.n	80024c6 <setGyroScale+0x46>
 80024ac:	e017      	b.n	80024de <setGyroScale+0x5e>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	f043 0308 	orr.w	r3, r3, #8
 80024b4:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 80024b6:	f240 0368 	movw	r3, #104	; 0x68
 80024ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024be:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80024c2:	80da      	strh	r2, [r3, #6]
			break;
 80024c4:	e013      	b.n	80024ee <setGyroScale+0x6e>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
 80024c8:	f043 0318 	orr.w	r3, r3, #24
 80024cc:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 80024ce:	f240 0368 	movw	r3, #104	; 0x68
 80024d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024d6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80024da:	80da      	strh	r2, [r3, #6]
			break;
 80024dc:	e007      	b.n	80024ee <setGyroScale+0x6e>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 80024de:	f240 0368 	movw	r3, #104	; 0x68
 80024e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e6:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80024ea:	80da      	strh	r2, [r3, #6]
			break;
 80024ec:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 80024ee:	7bfb      	ldrb	r3, [r7, #15]
 80024f0:	f04f 0010 	mov.w	r0, #16
 80024f4:	4619      	mov	r1, r3
 80024f6:	f7fe fdc7 	bl	8001088 <xgWriteByte>

	calcgRes();
 80024fa:	f7fe fb67 	bl	8000bcc <calcgRes>
}
 80024fe:	f107 0710 	add.w	r7, r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop

08002508 <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 8002512:	f04f 0020 	mov.w	r0, #32
 8002516:	f7fe fcc7 	bl	8000ea8 <xgReadByte>
 800251a:	4603      	mov	r3, r0
 800251c:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	f023 0318 	bic.w	r3, r3, #24
 8002524:	73fb      	strb	r3, [r7, #15]

	switch (aScl)
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	2b08      	cmp	r3, #8
 800252a:	d00f      	beq.n	800254c <setAccelScale+0x44>
 800252c:	2b10      	cmp	r3, #16
 800252e:	d019      	beq.n	8002564 <setAccelScale+0x5c>
 8002530:	2b04      	cmp	r3, #4
 8002532:	d123      	bne.n	800257c <setAccelScale+0x74>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8002534:	7bfb      	ldrb	r3, [r7, #15]
 8002536:	f043 0310 	orr.w	r3, r3, #16
 800253a:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 800253c:	f240 0368 	movw	r3, #104	; 0x68
 8002540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002544:	f04f 0204 	mov.w	r2, #4
 8002548:	75da      	strb	r2, [r3, #23]
			break;
 800254a:	e01f      	b.n	800258c <setAccelScale+0x84>
		case 8:
			tempRegValue |= (0x3 << 3);
 800254c:	7bfb      	ldrb	r3, [r7, #15]
 800254e:	f043 0318 	orr.w	r3, r3, #24
 8002552:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 8002554:	f240 0368 	movw	r3, #104	; 0x68
 8002558:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800255c:	f04f 0208 	mov.w	r2, #8
 8002560:	75da      	strb	r2, [r3, #23]
			break;
 8002562:	e013      	b.n	800258c <setAccelScale+0x84>
		case 16:
			tempRegValue |= (0x1 << 3);
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	f043 0308 	orr.w	r3, r3, #8
 800256a:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 800256c:	f240 0368 	movw	r3, #104	; 0x68
 8002570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002574:	f04f 0210 	mov.w	r2, #16
 8002578:	75da      	strb	r2, [r3, #23]
			break;
 800257a:	e007      	b.n	800258c <setAccelScale+0x84>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 800257c:	f240 0368 	movw	r3, #104	; 0x68
 8002580:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002584:	f04f 0202 	mov.w	r2, #2
 8002588:	75da      	strb	r2, [r3, #23]
			break;
 800258a:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 800258c:	7bfb      	ldrb	r3, [r7, #15]
 800258e:	f04f 0020 	mov.w	r0, #32
 8002592:	4619      	mov	r1, r3
 8002594:	f7fe fd78 	bl	8001088 <xgWriteByte>

	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 8002598:	f7fe fb32 	bl	8000c00 <calcaRes>
}
 800259c:	f107 0710 	add.w	r7, r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <setMagScale>:

void setMagScale(uint8_t mScl)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	4603      	mov	r3, r0
 80025ac:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 80025ae:	f04f 0021 	mov.w	r0, #33	; 0x21
 80025b2:	f7fe fc5b 	bl	8000e6c <mReadByte>
 80025b6:	4603      	mov	r3, r0
 80025b8:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80025c0:	73fb      	strb	r3, [r7, #15]

	switch (mScl)
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	2b0c      	cmp	r3, #12
 80025c6:	d010      	beq.n	80025ea <setMagScale+0x46>
 80025c8:	2b10      	cmp	r3, #16
 80025ca:	d01b      	beq.n	8002604 <setMagScale+0x60>
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d126      	bne.n	800261e <setMagScale+0x7a>
	{
		case 8:
			temp |= (0x1 << 5);
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
 80025d2:	f043 0320 	orr.w	r3, r3, #32
 80025d6:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 8;
 80025d8:	f240 0368 	movw	r3, #104	; 0x68
 80025dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025e0:	f04f 0208 	mov.w	r2, #8
 80025e4:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80025e8:	e022      	b.n	8002630 <setMagScale+0x8c>
		case 12:
			temp |= (0x2 << 5);
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025f0:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 12;
 80025f2:	f240 0368 	movw	r3, #104	; 0x68
 80025f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025fa:	f04f 020c 	mov.w	r2, #12
 80025fe:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8002602:	e015      	b.n	8002630 <setMagScale+0x8c>
		case 16:
			temp |= (0x3 << 5);
 8002604:	7bfb      	ldrb	r3, [r7, #15]
 8002606:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800260a:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 16;
 800260c:	f240 0368 	movw	r3, #104	; 0x68
 8002610:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002614:	f04f 0210 	mov.w	r2, #16
 8002618:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 800261c:	e008      	b.n	8002630 <setMagScale+0x8c>
		default: // Otherwise we'll default to 4 gauss (00)
			settings.mag.scale = 4;
 800261e:	f240 0368 	movw	r3, #104	; 0x68
 8002622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002626:	f04f 0204 	mov.w	r2, #4
 800262a:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 800262e:	bf00      	nop
	}

	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 8002630:	7bfb      	ldrb	r3, [r7, #15]
 8002632:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002636:	4619      	mov	r1, r3
 8002638:	f7fe fef0 	bl	800141c <mWriteByte>

	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 800263c:	f7fe fafa 	bl	8000c34 <calcmRes>
}
 8002640:	f107 0710 	add.w	r7, r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <setGyroODR>:

void setGyroODR(uint8_t gRate)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	71fb      	strb	r3, [r7, #7]
	// Only do this if gRate is not 0 (which would disable the gyro)
	if ((gRate & 0x07) != 0)
 8002652:	79fb      	ldrb	r3, [r7, #7]
 8002654:	f003 0307 	and.w	r3, r3, #7
 8002658:	2b00      	cmp	r3, #0
 800265a:	d020      	beq.n	800269e <setGyroODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_G. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG1_G);
 800265c:	f04f 0010 	mov.w	r0, #16
 8002660:	f7fe fc22 	bl	8000ea8 <xgReadByte>
 8002664:	4603      	mov	r3, r0
 8002666:	73fb      	strb	r3, [r7, #15]
		// Then mask out the gyro ODR bits:
		temp &= 0xFF^(0x7 << 5);
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	f003 031f 	and.w	r3, r3, #31
 800266e:	73fb      	strb	r3, [r7, #15]
		temp |= (gRate & 0x07) << 5;
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002676:	b2da      	uxtb	r2, r3
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	4313      	orrs	r3, r2
 800267c:	b2db      	uxtb	r3, r3
 800267e:	73fb      	strb	r3, [r7, #15]
		// Update our settings struct
		settings.gyro.sampleRate = gRate & 0x07;
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	b2da      	uxtb	r2, r3
 8002688:	f240 0368 	movw	r3, #104	; 0x68
 800268c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002690:	721a      	strb	r2, [r3, #8]
		// And write the new register value back into CTRL_REG1_G:
		xgWriteByte(CTRL_REG1_G, temp);
 8002692:	7bfb      	ldrb	r3, [r7, #15]
 8002694:	f04f 0010 	mov.w	r0, #16
 8002698:	4619      	mov	r1, r3
 800269a:	f7fe fcf5 	bl	8001088 <xgWriteByte>
	}
}
 800269e:	f107 0710 	add.w	r7, r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop

080026a8 <setAccelODR>:

void setAccelODR(uint8_t aRate)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	71fb      	strb	r3, [r7, #7]
	// Only do this if aRate is not 0 (which would disable the accel)
	if ((aRate & 0x07) != 0)
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	f003 0307 	and.w	r3, r3, #7
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d020      	beq.n	80026fe <setAccelODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_XM. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG6_XL);
 80026bc:	f04f 0020 	mov.w	r0, #32
 80026c0:	f7fe fbf2 	bl	8000ea8 <xgReadByte>
 80026c4:	4603      	mov	r3, r0
 80026c6:	73fb      	strb	r3, [r7, #15]
		// Then mask out the accel ODR bits:
		temp &= 0x1F;
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
 80026ca:	f003 031f 	and.w	r3, r3, #31
 80026ce:	73fb      	strb	r3, [r7, #15]
		// Then shift in our new ODR bits:
		temp |= ((aRate & 0x07) << 5);
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	7bfb      	ldrb	r3, [r7, #15]
 80026da:	4313      	orrs	r3, r2
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	73fb      	strb	r3, [r7, #15]
		settings.accel.sampleRate = aRate & 0x07;
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	b2da      	uxtb	r2, r3
 80026e8:	f240 0368 	movw	r3, #104	; 0x68
 80026ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f0:	761a      	strb	r2, [r3, #24]
		// And write the new register value back into CTRL_REG1_XM:
		xgWriteByte(CTRL_REG6_XL, temp);
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
 80026f4:	f04f 0020 	mov.w	r0, #32
 80026f8:	4619      	mov	r1, r3
 80026fa:	f7fe fcc5 	bl	8001088 <xgWriteByte>
	}
}
 80026fe:	f107 0710 	add.w	r7, r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop

08002708 <setMagODR>:

void setMagODR(uint8_t mRate)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG5_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG1_M);
 8002712:	f04f 0020 	mov.w	r0, #32
 8002716:	f7fe fba9 	bl	8000e6c <mReadByte>
 800271a:	4603      	mov	r3, r0
 800271c:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag ODR bits:
	temp &= 0xFF^(0x7 << 2);
 800271e:	7bfb      	ldrb	r3, [r7, #15]
 8002720:	f023 031c 	bic.w	r3, r3, #28
 8002724:	73fb      	strb	r3, [r7, #15]
	// Then shift in our new ODR bits:
	temp |= ((mRate & 0x07) << 2);
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002730:	b2da      	uxtb	r2, r3
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	4313      	orrs	r3, r2
 8002736:	b2db      	uxtb	r3, r3
 8002738:	73fb      	strb	r3, [r7, #15]
	settings.mag.sampleRate = mRate & 0x07;
 800273a:	79fb      	ldrb	r3, [r7, #7]
 800273c:	f003 0307 	and.w	r3, r3, #7
 8002740:	b2da      	uxtb	r2, r3
 8002742:	f240 0368 	movw	r3, #104	; 0x68
 8002746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800274a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	f04f 0020 	mov.w	r0, #32
 8002754:	4619      	mov	r1, r3
 8002756:	f7fe fe61 	bl	800141c <mWriteByte>
}
 800275a:	f107 0710 	add.w	r7, r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop

08002764 <configInt>:

void configInt(interrupt_select interupt, uint8_t generator, h_lactive activeLow, pp_od pushPull)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	71f8      	strb	r0, [r7, #7]
 800276c:	71b9      	strb	r1, [r7, #6]
 800276e:	717a      	strb	r2, [r7, #5]
 8002770:	713b      	strb	r3, [r7, #4]
	// Write to INT1_CTRL or INT2_CTRL. [interupt] should already be one of
	// those two values.
	// [generator] should be an OR'd list of values from the interrupt_generators enum
	xgWriteByte(interupt, generator);
 8002772:	79fa      	ldrb	r2, [r7, #7]
 8002774:	79bb      	ldrb	r3, [r7, #6]
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f7fe fc85 	bl	8001088 <xgWriteByte>

	// Configure CTRL_REG8
	uint8_t temp;
	temp = xgReadByte(CTRL_REG8);
 800277e:	f04f 0022 	mov.w	r0, #34	; 0x22
 8002782:	f7fe fb91 	bl	8000ea8 <xgReadByte>
 8002786:	4603      	mov	r3, r0
 8002788:	73fb      	strb	r3, [r7, #15]

	if (activeLow) temp |= (1<<5);
 800278a:	797b      	ldrb	r3, [r7, #5]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d004      	beq.n	800279a <configInt+0x36>
 8002790:	7bfb      	ldrb	r3, [r7, #15]
 8002792:	f043 0320 	orr.w	r3, r3, #32
 8002796:	73fb      	strb	r3, [r7, #15]
 8002798:	e003      	b.n	80027a2 <configInt+0x3e>
	else temp &= ~(1<<5);
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	f023 0320 	bic.w	r3, r3, #32
 80027a0:	73fb      	strb	r3, [r7, #15]

	if (pushPull) temp &= ~(1<<4);
 80027a2:	793b      	ldrb	r3, [r7, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d004      	beq.n	80027b2 <configInt+0x4e>
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
 80027aa:	f023 0310 	bic.w	r3, r3, #16
 80027ae:	73fb      	strb	r3, [r7, #15]
 80027b0:	e003      	b.n	80027ba <configInt+0x56>
	else temp |= (1<<4);
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
 80027b4:	f043 0310 	orr.w	r3, r3, #16
 80027b8:	73fb      	strb	r3, [r7, #15]

	xgWriteByte(CTRL_REG8, temp);
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	f04f 0022 	mov.w	r0, #34	; 0x22
 80027c0:	4619      	mov	r1, r3
 80027c2:	f7fe fc61 	bl	8001088 <xgWriteByte>
}
 80027c6:	f107 0710 	add.w	r7, r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop

080027d0 <configInactivity>:


void configInactivity(uint8_t duration, uint8_t threshold, bool sleepOn)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4613      	mov	r3, r2
 80027d8:	4602      	mov	r2, r0
 80027da:	71fa      	strb	r2, [r7, #7]
 80027dc:	460a      	mov	r2, r1
 80027de:	71ba      	strb	r2, [r7, #6]
 80027e0:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 80027e2:	f04f 0300 	mov.w	r3, #0
 80027e6:	73fb      	strb	r3, [r7, #15]

	temp = threshold & 0x7F;
 80027e8:	79bb      	ldrb	r3, [r7, #6]
 80027ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027ee:	73fb      	strb	r3, [r7, #15]
	if (sleepOn) temp |= (1<<7);
 80027f0:	797b      	ldrb	r3, [r7, #5]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <configInactivity+0x2e>
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80027fc:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(ACT_THS, temp);
 80027fe:	7bfb      	ldrb	r3, [r7, #15]
 8002800:	f04f 0004 	mov.w	r0, #4
 8002804:	4619      	mov	r1, r3
 8002806:	f7fe fc3f 	bl	8001088 <xgWriteByte>

	xgWriteByte(ACT_DUR, duration);
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	f04f 0005 	mov.w	r0, #5
 8002810:	4619      	mov	r1, r3
 8002812:	f7fe fc39 	bl	8001088 <xgWriteByte>
}
 8002816:	f107 0710 	add.w	r7, r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop

08002820 <getInactivity>:


uint8_t getInactivity(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
	uint8_t temp = xgReadByte(STATUS_REG_0);
 8002826:	f04f 0017 	mov.w	r0, #23
 800282a:	f7fe fb3d 	bl	8000ea8 <xgReadByte>
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
	temp &= (0x10);
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	f003 0310 	and.w	r3, r3, #16
 8002838:	71fb      	strb	r3, [r7, #7]
	return temp;
 800283a:	79fb      	ldrb	r3, [r7, #7]
}
 800283c:	4618      	mov	r0, r3
 800283e:	f107 0708 	add.w	r7, r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop

08002848 <configAccelInt>:

void configAccelInt(uint8_t generator, bool andInterrupts)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	4602      	mov	r2, r0
 8002850:	460b      	mov	r3, r1
 8002852:	71fa      	strb	r2, [r7, #7]
 8002854:	71bb      	strb	r3, [r7, #6]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	73fb      	strb	r3, [r7, #15]
	if (andInterrupts) temp |= 0x80;
 800285a:	79bb      	ldrb	r3, [r7, #6]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <configAccelInt+0x20>
 8002860:	7bfb      	ldrb	r3, [r7, #15]
 8002862:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002866:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_XL, temp);
 8002868:	7bfb      	ldrb	r3, [r7, #15]
 800286a:	f04f 0006 	mov.w	r0, #6
 800286e:	4619      	mov	r1, r3
 8002870:	f7fe fc0a 	bl	8001088 <xgWriteByte>
}
 8002874:	f107 0710 	add.w	r7, r7, #16
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <configAccelThs>:

void configAccelThs(uint8_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	71f8      	strb	r0, [r7, #7]
 8002884:	71b9      	strb	r1, [r7, #6]
 8002886:	717a      	strb	r2, [r7, #5]
 8002888:	713b      	strb	r3, [r7, #4]
	// Write threshold value to INT_GEN_THS_?_XL.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_X_XL + axis, threshold);
 800288a:	79bb      	ldrb	r3, [r7, #6]
 800288c:	f103 0307 	add.w	r3, r3, #7
 8002890:	b2da      	uxtb	r2, r3
 8002892:	79fb      	ldrb	r3, [r7, #7]
 8002894:	4610      	mov	r0, r2
 8002896:	4619      	mov	r1, r3
 8002898:	f7fe fbf6 	bl	8001088 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 800289c:	797b      	ldrb	r3, [r7, #5]
 800289e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028a2:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 80028a4:	793b      	ldrb	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <configAccelThs+0x36>
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
 80028ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028b0:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_XL, temp);
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
 80028b4:	f04f 000a 	mov.w	r0, #10
 80028b8:	4619      	mov	r1, r3
 80028ba:	f7fe fbe5 	bl	8001088 <xgWriteByte>
}
 80028be:	f107 0710 	add.w	r7, r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop

080028c8 <getAccelIntSrc>:

uint8_t getAccelIntSrc(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_XL);
 80028ce:	f04f 0026 	mov.w	r0, #38	; 0x26
 80028d2:	f7fe fae9 	bl	8000ea8 <xgReadByte>
 80028d6:	4603      	mov	r3, r0
 80028d8:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_XL (interrupt active) bit is set
	if (intSrc & (1<<6))
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d004      	beq.n	80028ee <getAccelIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	e001      	b.n	80028f2 <getAccelIntSrc+0x2a>
	}

	return 0;
 80028ee:	f04f 0300 	mov.w	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	f107 0708 	add.w	r7, r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <configGyroInt>:

void configGyroInt(uint8_t generator, bool aoi, bool latch)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	4613      	mov	r3, r2
 8002904:	4602      	mov	r2, r0
 8002906:	71fa      	strb	r2, [r7, #7]
 8002908:	460a      	mov	r2, r1
 800290a:	71ba      	strb	r2, [r7, #6]
 800290c:	717b      	strb	r3, [r7, #5]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	73fb      	strb	r3, [r7, #15]
	if (aoi) temp |= 0x80;
 8002912:	79bb      	ldrb	r3, [r7, #6]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <configGyroInt+0x24>
 8002918:	7bfb      	ldrb	r3, [r7, #15]
 800291a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800291e:	73fb      	strb	r3, [r7, #15]
	if (latch) temp |= 0x40;
 8002920:	797b      	ldrb	r3, [r7, #5]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <configGyroInt+0x32>
 8002926:	7bfb      	ldrb	r3, [r7, #15]
 8002928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800292c:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_G, temp);
 800292e:	7bfb      	ldrb	r3, [r7, #15]
 8002930:	f04f 0030 	mov.w	r0, #48	; 0x30
 8002934:	4619      	mov	r1, r3
 8002936:	f7fe fba7 	bl	8001088 <xgWriteByte>
}
 800293a:	f107 0710 	add.w	r7, r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop

08002944 <configGyroThs>:


void configGyroThs(int16_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	80f8      	strh	r0, [r7, #6]
 800294c:	7179      	strb	r1, [r7, #5]
 800294e:	713a      	strb	r2, [r7, #4]
 8002950:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2];
	buffer[0] = (threshold & 0x7F00) >> 8;
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8002958:	ea4f 2323 	mov.w	r3, r3, asr #8
 800295c:	b2db      	uxtb	r3, r3
 800295e:	733b      	strb	r3, [r7, #12]
	buffer[1] = (threshold & 0x00FF);
 8002960:	88fb      	ldrh	r3, [r7, #6]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	737b      	strb	r3, [r7, #13]
	// Write threshold value to INT_GEN_THS_?H_G and  INT_GEN_THS_?L_G.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_XH_G + (axis * 2), buffer[0]);
 8002966:	797b      	ldrb	r3, [r7, #5]
 8002968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800296c:	b2db      	uxtb	r3, r3
 800296e:	f103 0331 	add.w	r3, r3, #49	; 0x31
 8002972:	b2da      	uxtb	r2, r3
 8002974:	7b3b      	ldrb	r3, [r7, #12]
 8002976:	4610      	mov	r0, r2
 8002978:	4619      	mov	r1, r3
 800297a:	f7fe fb85 	bl	8001088 <xgWriteByte>
	xgWriteByte(INT_GEN_THS_XH_G + 1 + (axis * 2), buffer[1]);
 800297e:	797b      	ldrb	r3, [r7, #5]
 8002980:	f103 0319 	add.w	r3, r3, #25
 8002984:	b2db      	uxtb	r3, r3
 8002986:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800298a:	b2da      	uxtb	r2, r3
 800298c:	7b7b      	ldrb	r3, [r7, #13]
 800298e:	4610      	mov	r0, r2
 8002990:	4619      	mov	r1, r3
 8002992:	f7fe fb79 	bl	8001088 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 8002996:	793b      	ldrb	r3, [r7, #4]
 8002998:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800299c:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 800299e:	78fb      	ldrb	r3, [r7, #3]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d003      	beq.n	80029ac <configGyroThs+0x68>
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029aa:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_G, temp);
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
 80029ae:	f04f 0037 	mov.w	r0, #55	; 0x37
 80029b2:	4619      	mov	r1, r3
 80029b4:	f7fe fb68 	bl	8001088 <xgWriteByte>
}
 80029b8:	f107 0710 	add.w	r7, r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <getGyroIntSrc>:


uint8_t getGyroIntSrc()
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_G);
 80029c6:	f04f 0014 	mov.w	r0, #20
 80029ca:	f7fe fa6d 	bl	8000ea8 <xgReadByte>
 80029ce:	4603      	mov	r3, r0
 80029d0:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_G (interrupt active) bit is set
	if (intSrc & (1<<6))
 80029d2:	79fb      	ldrb	r3, [r7, #7]
 80029d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d004      	beq.n	80029e6 <getGyroIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	e001      	b.n	80029ea <getGyroIntSrc+0x2a>
	}

	return 0;
 80029e6:	f04f 0300 	mov.w	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	f107 0708 	add.w	r7, r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <configMagInt>:


void configMagInt(uint8_t generator, h_lactive activeLow, bool latch)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	4613      	mov	r3, r2
 80029fc:	4602      	mov	r2, r0
 80029fe:	71fa      	strb	r2, [r7, #7]
 8002a00:	460a      	mov	r2, r1
 8002a02:	71ba      	strb	r2, [r7, #6]
 8002a04:	717b      	strb	r3, [r7, #5]
	// Mask out non-generator bits (0-4)
	uint8_t config = (generator & 0xE0);
 8002a06:	79fb      	ldrb	r3, [r7, #7]
 8002a08:	f023 031f 	bic.w	r3, r3, #31
 8002a0c:	73fb      	strb	r3, [r7, #15]
	// IEA bit is 0 for active-low, 1 for active-high.
	if (activeLow == INT_ACTIVE_HIGH) config |= (1<<2);
 8002a0e:	79bb      	ldrb	r3, [r7, #6]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d103      	bne.n	8002a1c <configMagInt+0x28>
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	f043 0304 	orr.w	r3, r3, #4
 8002a1a:	73fb      	strb	r3, [r7, #15]
	// IEL bit is 0 for latched, 1 for not-latched
	if (!latch) config |= (1<<1);
 8002a1c:	797b      	ldrb	r3, [r7, #5]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d103      	bne.n	8002a2a <configMagInt+0x36>
 8002a22:	7bfb      	ldrb	r3, [r7, #15]
 8002a24:	f043 0302 	orr.w	r3, r3, #2
 8002a28:	73fb      	strb	r3, [r7, #15]
	// As long as we have at least 1 generator, enable the interrupt
	if (generator != 0) config |= (1<<0);
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d003      	beq.n	8002a38 <configMagInt+0x44>
 8002a30:	7bfb      	ldrb	r3, [r7, #15]
 8002a32:	f043 0301 	orr.w	r3, r3, #1
 8002a36:	73fb      	strb	r3, [r7, #15]

	mWriteByte(INT_CFG_M, config);
 8002a38:	7bfb      	ldrb	r3, [r7, #15]
 8002a3a:	f04f 0030 	mov.w	r0, #48	; 0x30
 8002a3e:	4619      	mov	r1, r3
 8002a40:	f7fe fcec 	bl	800141c <mWriteByte>
}
 8002a44:	f107 0710 	add.w	r7, r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <configMagThs>:


void configMagThs(uint16_t threshold)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	80fb      	strh	r3, [r7, #6]
	// Write high eight bits of [threshold] to INT_THS_H_M
	mWriteByte(INT_THS_H_M, (uint8_t)((threshold & 0x7F00) >> 8));
 8002a56:	88fb      	ldrh	r3, [r7, #6]
 8002a58:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8002a5c:	ea4f 2323 	mov.w	r3, r3, asr #8
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	f04f 0033 	mov.w	r0, #51	; 0x33
 8002a66:	4619      	mov	r1, r3
 8002a68:	f7fe fcd8 	bl	800141c <mWriteByte>
	// Write low eight bits of [threshold] to INT_THS_L_M
	mWriteByte(INT_THS_L_M, (uint8_t)(threshold & 0x00FF));
 8002a6c:	88fb      	ldrh	r3, [r7, #6]
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	f04f 0032 	mov.w	r0, #50	; 0x32
 8002a74:	4619      	mov	r1, r3
 8002a76:	f7fe fcd1 	bl	800141c <mWriteByte>
}
 8002a7a:	f107 0708 	add.w	r7, r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop

08002a84 <getMagIntSrc>:

uint8_t getMagIntSrc(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
	uint8_t intSrc = mReadByte(INT_SRC_M);
 8002a8a:	f04f 0030 	mov.w	r0, #48	; 0x30
 8002a8e:	f7fe f9ed 	bl	8000e6c <mReadByte>
 8002a92:	4603      	mov	r3, r0
 8002a94:	71fb      	strb	r3, [r7, #7]

	// Check if the INT (interrupt active) bit is set
	if (intSrc & (1<<0))
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d004      	beq.n	8002aaa <getMagIntSrc+0x26>
	{
		return (intSrc & 0xFE);
 8002aa0:	79fb      	ldrb	r3, [r7, #7]
 8002aa2:	f023 0301 	bic.w	r3, r3, #1
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	e001      	b.n	8002aae <getMagIntSrc+0x2a>
	}

	return 0;
 8002aaa:	f04f 0300 	mov.w	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f107 0708 	add.w	r7, r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <sleepGyro>:

void sleepGyro(bool enable)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8002ac2:	f04f 0023 	mov.w	r0, #35	; 0x23
 8002ac6:	f7fe f9ef 	bl	8000ea8 <xgReadByte>
 8002aca:	4603      	mov	r3, r0
 8002acc:	73fb      	strb	r3, [r7, #15]
	if (enable) temp |= (1<<6);
 8002ace:	79fb      	ldrb	r3, [r7, #7]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <sleepGyro+0x26>
 8002ad4:	7bfb      	ldrb	r3, [r7, #15]
 8002ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ada:	73fb      	strb	r3, [r7, #15]
 8002adc:	e003      	b.n	8002ae6 <sleepGyro+0x2e>
	else temp &= ~(1<<6);
 8002ade:	7bfb      	ldrb	r3, [r7, #15]
 8002ae0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ae4:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(CTRL_REG9, temp);
 8002ae6:	7bfb      	ldrb	r3, [r7, #15]
 8002ae8:	f04f 0023 	mov.w	r0, #35	; 0x23
 8002aec:	4619      	mov	r1, r3
 8002aee:	f7fe facb 	bl	8001088 <xgWriteByte>
}
 8002af2:	f107 0710 	add.w	r7, r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop

08002afc <getFIFOSamples>:


uint8_t getFIFOSamples(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
	return (xgReadByte(FIFO_SRC) & 0x3F);
 8002b00:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8002b04:	f7fe f9d0 	bl	8000ea8 <xgReadByte>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b0e:	b2db      	uxtb	r3, r3
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <timerHandlerReceiveOneMeasurementEachSensor>:


void timerHandlerReceiveOneMeasurementEachSensor(void *T)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
	static volatile uint32_t stageOfReading = 0;
	static uint8_t whichByte = 0;
	static uint8_t whichDevice = 0;
	addressAndData *address = (addressAndData*)T;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	60fb      	str	r3, [r7, #12]

	if(readingAllowed == TRUE)
 8002b20:	f240 0304 	movw	r3, #4
 8002b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	f040 80f9 	bne.w	8002d24 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
	{
		if(0 == whichDevice) //accel
 8002b32:	f240 0328 	movw	r3, #40	; 0x28
 8002b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d147      	bne.n	8002bd0 <timerHandlerReceiveOneMeasurementEachSensor+0xbc>
		{
			receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[0] + whichByte), &(address->dane[whichByte]));
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	7c99      	ldrb	r1, [r3, #18]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	7d1a      	ldrb	r2, [r3, #20]
 8002b48:	f240 0329 	movw	r3, #41	; 0x29
 8002b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	18d3      	adds	r3, r2, r3
 8002b54:	b2da      	uxtb	r2, r3
 8002b56:	f240 0329 	movw	r3, #41	; 0x29
 8002b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	18c3      	adds	r3, r0, r3
 8002b64:	4608      	mov	r0, r1
 8002b66:	4611      	mov	r1, r2
 8002b68:	461a      	mov	r2, r3
 8002b6a:	f000 f8df 	bl	8002d2c <receiveByte>
			whichByte++;
 8002b6e:	f240 0329 	movw	r3, #41	; 0x29
 8002b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	f103 0301 	add.w	r3, r3, #1
 8002b7c:	b2da      	uxtb	r2, r3
 8002b7e:	f240 0329 	movw	r3, #41	; 0x29
 8002b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b86:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8002b88:	f240 0329 	movw	r3, #41	; 0x29
 8002b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	2b06      	cmp	r3, #6
 8002b94:	f040 80c6 	bne.w	8002d24 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				//readingAllowed = FALSE;

				whichDevice++;
 8002b98:	f240 0328 	movw	r3, #40	; 0x28
 8002b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	f103 0301 	add.w	r3, r3, #1
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	f240 0328 	movw	r3, #40	; 0x28
 8002bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bb0:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8002bb2:	f240 0329 	movw	r3, #41	; 0x29
 8002bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bba:	f04f 0200 	mov.w	r2, #0
 8002bbe:	701a      	strb	r2, [r3, #0]
				stageOfReading = 0;
 8002bc0:	f240 032c 	movw	r3, #44	; 0x2c
 8002bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bc8:	f04f 0200 	mov.w	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	e0a9      	b.n	8002d24 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			}
		}
		else if(1 == whichDevice) //gyro
 8002bd0:	f240 0328 	movw	r3, #40	; 0x28
 8002bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d14d      	bne.n	8002c7a <timerHandlerReceiveOneMeasurementEachSensor+0x166>
		{
			receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[1] + whichByte), &(address->dane[whichByte + 6]));
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	7c99      	ldrb	r1, [r3, #18]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	7d5a      	ldrb	r2, [r3, #21]
 8002be6:	f240 0329 	movw	r3, #41	; 0x29
 8002bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	18d3      	adds	r3, r2, r3
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	f240 0329 	movw	r3, #41	; 0x29
 8002bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	f103 0306 	add.w	r3, r3, #6
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	18c3      	adds	r3, r0, r3
 8002c06:	4608      	mov	r0, r1
 8002c08:	4611      	mov	r1, r2
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	f000 f88e 	bl	8002d2c <receiveByte>
			whichByte++;
 8002c10:	f240 0329 	movw	r3, #41	; 0x29
 8002c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	f103 0301 	add.w	r3, r3, #1
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	f240 0329 	movw	r3, #41	; 0x29
 8002c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c28:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8002c2a:	f240 0329 	movw	r3, #41	; 0x29
 8002c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	2b06      	cmp	r3, #6
 8002c36:	d175      	bne.n	8002d24 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				//readingAllowed = FALSE;

				whichDevice++;
 8002c38:	f240 0328 	movw	r3, #40	; 0x28
 8002c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	f103 0301 	add.w	r3, r3, #1
 8002c46:	b2da      	uxtb	r2, r3
 8002c48:	f240 0328 	movw	r3, #40	; 0x28
 8002c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c50:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8002c52:	f240 0329 	movw	r3, #41	; 0x29
 8002c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c5a:	f04f 0200 	mov.w	r2, #0
 8002c5e:	701a      	strb	r2, [r3, #0]
				stageOfReading++;
 8002c60:	f240 032c 	movw	r3, #44	; 0x2c
 8002c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f103 0201 	add.w	r2, r3, #1
 8002c6e:	f240 032c 	movw	r3, #44	; 0x2c
 8002c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	e054      	b.n	8002d24 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			}
		}
		else if(2 == whichDevice)
 8002c7a:	f240 0328 	movw	r3, #40	; 0x28
 8002c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d14d      	bne.n	8002d24 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
		{
			receiveByte(address->adr.addressDevice[1], (address->adr.subAddress[2] + whichByte), &(address->dane[whichByte + 12]));
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	7cd9      	ldrb	r1, [r3, #19]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	7d9a      	ldrb	r2, [r3, #22]
 8002c90:	f240 0329 	movw	r3, #41	; 0x29
 8002c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	18d3      	adds	r3, r2, r3
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	f240 0329 	movw	r3, #41	; 0x29
 8002ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	f103 030c 	add.w	r3, r3, #12
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	18c3      	adds	r3, r0, r3
 8002cb0:	4608      	mov	r0, r1
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	f000 f839 	bl	8002d2c <receiveByte>
			whichByte++;
 8002cba:	f240 0329 	movw	r3, #41	; 0x29
 8002cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	f103 0301 	add.w	r3, r3, #1
 8002cc8:	b2da      	uxtb	r2, r3
 8002cca:	f240 0329 	movw	r3, #41	; 0x29
 8002cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cd2:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8002cd4:	f240 0329 	movw	r3, #41	; 0x29
 8002cd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	2b06      	cmp	r3, #6
 8002ce0:	d120      	bne.n	8002d24 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				readingAllowed = FALSE;
 8002ce2:	f240 0304 	movw	r3, #4
 8002ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cea:	f04f 0200 	mov.w	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]

				whichDevice = 0;
 8002cf0:	f240 0328 	movw	r3, #40	; 0x28
 8002cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8002cfe:	f240 0329 	movw	r3, #41	; 0x29
 8002d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	701a      	strb	r2, [r3, #0]
				stageOfReading++;
 8002d0c:	f240 032c 	movw	r3, #44	; 0x2c
 8002d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f103 0201 	add.w	r2, r3, #1
 8002d1a:	f240 032c 	movw	r3, #44	; 0x2c
 8002d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d22:	601a      	str	r2, [r3, #0]
			}
		}

	}
}
 8002d24:	f107 0710 	add.w	r7, r7, #16
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <receiveByte>:

void receiveByte(uint8_t adr, uint8_t subAdr, uint8_t *buffer)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b08a      	sub	sp, #40	; 0x28
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	460b      	mov	r3, r1
 8002d34:	603a      	str	r2, [r7, #0]
 8002d36:	4602      	mov	r2, r0
 8002d38:	71fa      	strb	r2, [r7, #7]
 8002d3a:	71bb      	strb	r3, [r7, #6]
	clearErrorFlags();
 8002d3c:	f7fd fada 	bl	80002f4 <clearErrorFlags>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;
 8002d40:	f04f 0304 	mov.w	r3, #4
 8002d44:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
 8002d48:	79fb      	ldrb	r3, [r7, #7]
 8002d4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	f887 3020 	strb.w	r3, [r7, #32]
	while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8002d54:	e001      	b.n	8002d5a <receiveByte+0x2e>
	{
		flushFIFO();
 8002d56:	f7fd fab7 	bl	80002c8 <flushFIFO>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
	while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8002d5a:	f107 0320 	add.w	r3, r7, #32
 8002d5e:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8002d62:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002d66:	4619      	mov	r1, r3
 8002d68:	f001 fee2 	bl	8004b30 <I2C001_WriteData>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d0f1      	beq.n	8002d56 <receiveByte+0x2a>
	{
		flushFIFO();
	}

	delay(DELAY);
 8002d72:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002d76:	f7fd ffb7 	bl	8000ce8 <delay>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002d7a:	f04f 0300 	mov.w	r3, #0
 8002d7e:	777b      	strb	r3, [r7, #29]

	data2.Data1.Data = subAdr;
 8002d80:	79bb      	ldrb	r3, [r7, #6]
 8002d82:	773b      	strb	r3, [r7, #28]
	while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8002d84:	e001      	b.n	8002d8a <receiveByte+0x5e>
	{
		flushFIFO();
 8002d86:	f7fd fa9f 	bl	80002c8 <flushFIFO>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;

	data2.Data1.Data = subAdr;
	while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8002d8a:	f107 031c 	add.w	r3, r7, #28
 8002d8e:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8002d92:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002d96:	4619      	mov	r1, r3
 8002d98:	f001 feca 	bl	8004b30 <I2C001_WriteData>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f1      	beq.n	8002d86 <receiveByte+0x5a>
	{
		flushFIFO();
	}

	delay(DELAY);
 8002da2:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002da6:	f7fd ff9f 	bl	8000ce8 <delay>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8002daa:	f04f 0305 	mov.w	r3, #5
 8002dae:	767b      	strb	r3, [r7, #25]
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
 8002db0:	79fb      	ldrb	r3, [r7, #7]
 8002db2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	763b      	strb	r3, [r7, #24]
	while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8002dc0:	e001      	b.n	8002dc6 <receiveByte+0x9a>
	{
		flushFIFO();
 8002dc2:	f7fd fa81 	bl	80002c8 <flushFIFO>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
	while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8002dc6:	f107 0318 	add.w	r3, r7, #24
 8002dca:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8002dce:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	f001 feac 	bl	8004b30 <I2C001_WriteData>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d0f1      	beq.n	8002dc2 <receiveByte+0x96>
	{
		flushFIFO();
	}

	delay(DELAY);
 8002dde:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002de2:	f7fd ff81 	bl	8000ce8 <delay>

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8002de6:	f04f 0303 	mov.w	r3, #3
 8002dea:	757b      	strb	r3, [r7, #21]
	data4.Data1.Data = ubyteFF;
 8002dec:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002df0:	753b      	strb	r3, [r7, #20]
	while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8002df2:	e001      	b.n	8002df8 <receiveByte+0xcc>
	{
		flushFIFO();
 8002df4:	f7fd fa68 	bl	80002c8 <flushFIFO>
	delay(DELAY);

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
	data4.Data1.Data = ubyteFF;
	while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8002df8:	f107 0314 	add.w	r3, r7, #20
 8002dfc:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8002e00:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002e04:	4619      	mov	r1, r3
 8002e06:	f001 fe93 	bl	8004b30 <I2C001_WriteData>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d0f1      	beq.n	8002df4 <receiveByte+0xc8>
	{
		flushFIFO();
	}

	delay(DELAY);
 8002e10:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002e14:	f7fd ff68 	bl	8000ce8 <delay>

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
 8002e18:	f04f 0306 	mov.w	r3, #6
 8002e1c:	747b      	strb	r3, [r7, #17]
	data5.Data1.Data = ubyteFF;
 8002e1e:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002e22:	743b      	strb	r3, [r7, #16]
	while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8002e24:	e001      	b.n	8002e2a <receiveByte+0xfe>
	{
		flushFIFO();
 8002e26:	f7fd fa4f 	bl	80002c8 <flushFIFO>
	delay(DELAY);

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
	data5.Data1.Data = ubyteFF;
	while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8002e2a:	f107 0310 	add.w	r3, r7, #16
 8002e2e:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8002e32:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002e36:	4619      	mov	r1, r3
 8002e38:	f001 fe7a 	bl	8004b30 <I2C001_WriteData>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0f1      	beq.n	8002e26 <receiveByte+0xfa>
	{
		flushFIFO();
	}

	delay(DELAY);
 8002e42:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002e46:	f7fd ff4f 	bl	8000ce8 <delay>

	int k = 0;
 8002e4a:	f04f 0300 	mov.w	r3, #0
 8002e4e:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t bufferToRead = 0;
 8002e50:	f04f 0300 	mov.w	r3, #0
 8002e54:	81fb      	strh	r3, [r7, #14]
	if(I2C001_ReadData(&I2C001_Handle0,&bufferToRead))
 8002e56:	f107 030e 	add.w	r3, r7, #14
 8002e5a:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 8002e5e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002e62:	4619      	mov	r1, r3
 8002e64:	f001 fe3a 	bl	8004adc <I2C001_ReadData>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d004      	beq.n	8002e78 <receiveByte+0x14c>
	{
		k++;
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	f103 0301 	add.w	r3, r3, #1
 8002e74:	627b      	str	r3, [r7, #36]	; 0x24
 8002e76:	e003      	b.n	8002e80 <receiveByte+0x154>
	}
	else
	{
		k--;
 8002e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	delay(DELAY);
 8002e80:	f04f 0064 	mov.w	r0, #100	; 0x64
 8002e84:	f7fd ff30 	bl	8000ce8 <delay>
	*buffer = (uint8_t)bufferToRead;
 8002e88:	89fb      	ldrh	r3, [r7, #14]
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	701a      	strb	r2, [r3, #0]

}
 8002e90:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <main>:

void timerHandlerReadByte(void *T);


int main(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
 8002e9c:	f001 ff4c 	bl	8004d38 <DAVE_Init>


	initLSM9DS1();
 8002ea0:	f7fd fc32 	bl	8000708 <initLSM9DS1>
	calibrate(TRUE);
 8002ea4:	f04f 0001 	mov.w	r0, #1
 8002ea8:	f7fe fb1a 	bl	80014e0 <calibrate>

	startMeasurements();
 8002eac:	f7fd fa5a 	bl	8000364 <startMeasurements>

	while(1)
	{
		readAndSendMeasurements(NULL);
 8002eb0:	f04f 0000 	mov.w	r0, #0
 8002eb4:	f7fd fa76 	bl	80003a4 <readAndSendMeasurements>
	}
 8002eb8:	e7fa      	b.n	8002eb0 <main+0x18>
 8002eba:	bf00      	nop

08002ebc <makeTimer>:
 */

#include "Timer.h"

void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	607a      	str	r2, [r7, #4]
 8002ec6:	603b      	str	r3, [r7, #0]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack, pCallBackArgPtr);
 8002ecc:	7afb      	ldrb	r3, [r7, #11]
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	f000 ffdd 	bl	8003e94 <SYSTM001_CreateTimer>
 8002eda:	4602      	mov	r2, r0
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d007      	beq.n	8002ef8 <makeTimer+0x3c>
	{
		*status = SYSTM001_StartTimer(*timerID);
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f001 f8a1 	bl	8004034 <SYSTM001_StartTimer>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	601a      	str	r2, [r3, #0]
	}
}
 8002ef8:	f107 0710 	add.w	r7, r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d014      	beq.n	8002f3c <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f001 f8e6 	bl	80040e8 <SYSTM001_StopTimer>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d108      	bne.n	8002f3c <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f001 f922 	bl	8004178 <SYSTM001_DeleteTimer>
			*timerID = 0;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002f3c:	f107 0708 	add.w	r7, r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8002f44:	e7fe      	b.n	8002f44 <NMI_Handler>

08002f46 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8002f46:	e7fe      	b.n	8002f46 <HardFault_Handler>

08002f48 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8002f48:	e7fe      	b.n	8002f48 <MemManage_Handler>

08002f4a <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8002f4a:	e7fe      	b.n	8002f4a <BusFault_Handler>

08002f4c <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8002f4c:	e7fe      	b.n	8002f4c <UsageFault_Handler>

08002f4e <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8002f4e:	e7fe      	b.n	8002f4e <SVC_Handler>

08002f50 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8002f50:	e7fe      	b.n	8002f50 <DebugMon_Handler>

08002f52 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8002f52:	e7fe      	b.n	8002f52 <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8002f54:	e7fe      	b.n	8002f54 <PendSV_Handler+0x2>

08002f56 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8002f56:	e7fe      	b.n	8002f56 <SCU_0_IRQHandler>

08002f58 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8002f58:	e7fe      	b.n	8002f58 <ERU0_0_IRQHandler>

08002f5a <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8002f5a:	e7fe      	b.n	8002f5a <ERU0_1_IRQHandler>

08002f5c <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8002f5c:	e7fe      	b.n	8002f5c <ERU0_2_IRQHandler>

08002f5e <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8002f5e:	e7fe      	b.n	8002f5e <ERU0_3_IRQHandler>

08002f60 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8002f60:	e7fe      	b.n	8002f60 <ERU1_0_IRQHandler>

08002f62 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8002f62:	e7fe      	b.n	8002f62 <ERU1_1_IRQHandler>

08002f64 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8002f64:	e7fe      	b.n	8002f64 <ERU1_2_IRQHandler>

08002f66 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8002f66:	e7fe      	b.n	8002f66 <ERU1_3_IRQHandler>

08002f68 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8002f68:	e7fe      	b.n	8002f68 <PMU0_0_IRQHandler>

08002f6a <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8002f6a:	e7fe      	b.n	8002f6a <VADC0_C0_0_IRQHandler>

08002f6c <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8002f6c:	e7fe      	b.n	8002f6c <VADC0_C0_1_IRQHandler>

08002f6e <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8002f6e:	e7fe      	b.n	8002f6e <VADC0_C0_2_IRQHandler>

08002f70 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8002f70:	e7fe      	b.n	8002f70 <VADC0_C0_3_IRQHandler>

08002f72 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8002f72:	e7fe      	b.n	8002f72 <VADC0_G0_0_IRQHandler>

08002f74 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8002f74:	e7fe      	b.n	8002f74 <VADC0_G0_1_IRQHandler>

08002f76 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8002f76:	e7fe      	b.n	8002f76 <VADC0_G0_2_IRQHandler>

08002f78 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8002f78:	e7fe      	b.n	8002f78 <VADC0_G0_3_IRQHandler>

08002f7a <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8002f7a:	e7fe      	b.n	8002f7a <VADC0_G1_0_IRQHandler>

08002f7c <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8002f7c:	e7fe      	b.n	8002f7c <VADC0_G1_1_IRQHandler>

08002f7e <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8002f7e:	e7fe      	b.n	8002f7e <VADC0_G1_2_IRQHandler>

08002f80 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8002f80:	e7fe      	b.n	8002f80 <VADC0_G1_3_IRQHandler>

08002f82 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8002f82:	e7fe      	b.n	8002f82 <VADC0_G2_0_IRQHandler>

08002f84 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8002f84:	e7fe      	b.n	8002f84 <VADC0_G2_1_IRQHandler>

08002f86 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8002f86:	e7fe      	b.n	8002f86 <VADC0_G2_2_IRQHandler>

08002f88 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8002f88:	e7fe      	b.n	8002f88 <VADC0_G2_3_IRQHandler>

08002f8a <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8002f8a:	e7fe      	b.n	8002f8a <VADC0_G3_0_IRQHandler>

08002f8c <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8002f8c:	e7fe      	b.n	8002f8c <VADC0_G3_1_IRQHandler>

08002f8e <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8002f8e:	e7fe      	b.n	8002f8e <VADC0_G3_2_IRQHandler>

08002f90 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8002f90:	e7fe      	b.n	8002f90 <VADC0_G3_3_IRQHandler>

08002f92 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8002f92:	e7fe      	b.n	8002f92 <DSD0_0_IRQHandler>

08002f94 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8002f94:	e7fe      	b.n	8002f94 <DSD0_1_IRQHandler>

08002f96 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8002f96:	e7fe      	b.n	8002f96 <DSD0_2_IRQHandler>

08002f98 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8002f98:	e7fe      	b.n	8002f98 <DSD0_3_IRQHandler>

08002f9a <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8002f9a:	e7fe      	b.n	8002f9a <DSD0_4_IRQHandler>

08002f9c <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8002f9c:	e7fe      	b.n	8002f9c <DSD0_5_IRQHandler>

08002f9e <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8002f9e:	e7fe      	b.n	8002f9e <DSD0_6_IRQHandler>

08002fa0 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8002fa0:	e7fe      	b.n	8002fa0 <DSD0_7_IRQHandler>

08002fa2 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8002fa2:	e7fe      	b.n	8002fa2 <DAC0_0_IRQHandler>

08002fa4 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8002fa4:	e7fe      	b.n	8002fa4 <DAC0_1_IRQHandler>

08002fa6 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8002fa6:	e7fe      	b.n	8002fa6 <CCU40_0_IRQHandler>

08002fa8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8002fa8:	e7fe      	b.n	8002fa8 <CCU40_1_IRQHandler>

08002faa <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8002faa:	e7fe      	b.n	8002faa <CCU40_2_IRQHandler>

08002fac <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8002fac:	e7fe      	b.n	8002fac <CCU40_3_IRQHandler>

08002fae <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8002fae:	e7fe      	b.n	8002fae <CCU41_0_IRQHandler>

08002fb0 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8002fb0:	e7fe      	b.n	8002fb0 <CCU41_1_IRQHandler>

08002fb2 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8002fb2:	e7fe      	b.n	8002fb2 <CCU41_2_IRQHandler>

08002fb4 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8002fb4:	e7fe      	b.n	8002fb4 <CCU41_3_IRQHandler>

08002fb6 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8002fb6:	e7fe      	b.n	8002fb6 <CCU42_0_IRQHandler>

08002fb8 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8002fb8:	e7fe      	b.n	8002fb8 <CCU42_1_IRQHandler>

08002fba <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8002fba:	e7fe      	b.n	8002fba <CCU42_2_IRQHandler>

08002fbc <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8002fbc:	e7fe      	b.n	8002fbc <CCU42_3_IRQHandler>

08002fbe <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8002fbe:	e7fe      	b.n	8002fbe <CCU43_0_IRQHandler>

08002fc0 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8002fc0:	e7fe      	b.n	8002fc0 <CCU43_1_IRQHandler>

08002fc2 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8002fc2:	e7fe      	b.n	8002fc2 <CCU43_2_IRQHandler>

08002fc4 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8002fc4:	e7fe      	b.n	8002fc4 <CCU43_3_IRQHandler>

08002fc6 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8002fc6:	e7fe      	b.n	8002fc6 <CCU80_0_IRQHandler>

08002fc8 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8002fc8:	e7fe      	b.n	8002fc8 <CCU80_1_IRQHandler>

08002fca <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8002fca:	e7fe      	b.n	8002fca <CCU80_2_IRQHandler>

08002fcc <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8002fcc:	e7fe      	b.n	8002fcc <CCU80_3_IRQHandler>

08002fce <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8002fce:	e7fe      	b.n	8002fce <CCU81_0_IRQHandler>

08002fd0 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8002fd0:	e7fe      	b.n	8002fd0 <CCU81_1_IRQHandler>

08002fd2 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8002fd2:	e7fe      	b.n	8002fd2 <CCU81_2_IRQHandler>

08002fd4 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8002fd4:	e7fe      	b.n	8002fd4 <CCU81_3_IRQHandler>

08002fd6 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8002fd6:	e7fe      	b.n	8002fd6 <POSIF0_0_IRQHandler>

08002fd8 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8002fd8:	e7fe      	b.n	8002fd8 <POSIF0_1_IRQHandler>

08002fda <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8002fda:	e7fe      	b.n	8002fda <POSIF1_0_IRQHandler>

08002fdc <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8002fdc:	e7fe      	b.n	8002fdc <POSIF1_1_IRQHandler>

08002fde <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8002fde:	e7fe      	b.n	8002fde <CAN0_0_IRQHandler>

08002fe0 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8002fe0:	e7fe      	b.n	8002fe0 <CAN0_1_IRQHandler>

08002fe2 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8002fe2:	e7fe      	b.n	8002fe2 <CAN0_2_IRQHandler>

08002fe4 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8002fe4:	e7fe      	b.n	8002fe4 <CAN0_3_IRQHandler>

08002fe6 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8002fe6:	e7fe      	b.n	8002fe6 <CAN0_4_IRQHandler>

08002fe8 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8002fe8:	e7fe      	b.n	8002fe8 <CAN0_5_IRQHandler>

08002fea <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8002fea:	e7fe      	b.n	8002fea <CAN0_6_IRQHandler>

08002fec <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8002fec:	e7fe      	b.n	8002fec <CAN0_7_IRQHandler>

08002fee <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8002fee:	e7fe      	b.n	8002fee <USIC0_0_IRQHandler>

08002ff0 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8002ff0:	e7fe      	b.n	8002ff0 <USIC0_1_IRQHandler>

08002ff2 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8002ff2:	e7fe      	b.n	8002ff2 <USIC0_2_IRQHandler>

08002ff4 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8002ff4:	e7fe      	b.n	8002ff4 <USIC0_3_IRQHandler>

08002ff6 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8002ff6:	e7fe      	b.n	8002ff6 <USIC0_4_IRQHandler>

08002ff8 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8002ff8:	e7fe      	b.n	8002ff8 <USIC0_5_IRQHandler>

08002ffa <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8002ffa:	e7fe      	b.n	8002ffa <USIC1_0_IRQHandler>

08002ffc <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8002ffc:	e7fe      	b.n	8002ffc <USIC1_1_IRQHandler>

08002ffe <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8002ffe:	e7fe      	b.n	8002ffe <USIC1_2_IRQHandler>

08003000 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8003000:	e7fe      	b.n	8003000 <USIC1_3_IRQHandler>

08003002 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8003002:	e7fe      	b.n	8003002 <USIC1_4_IRQHandler>

08003004 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8003004:	e7fe      	b.n	8003004 <USIC1_5_IRQHandler>

08003006 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8003006:	e7fe      	b.n	8003006 <USIC2_0_IRQHandler>

08003008 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8003008:	e7fe      	b.n	8003008 <USIC2_1_IRQHandler>

0800300a <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800300a:	e7fe      	b.n	800300a <USIC2_2_IRQHandler>

0800300c <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 800300c:	e7fe      	b.n	800300c <USIC2_3_IRQHandler>

0800300e <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 800300e:	e7fe      	b.n	800300e <USIC2_4_IRQHandler>

08003010 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8003010:	e7fe      	b.n	8003010 <USIC2_5_IRQHandler>

08003012 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8003012:	e7fe      	b.n	8003012 <LEDTS0_0_IRQHandler>

08003014 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8003014:	e7fe      	b.n	8003014 <FCE0_0_IRQHandler>

08003016 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8003016:	e7fe      	b.n	8003016 <GPDMA0_0_IRQHandler>

08003018 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8003018:	e7fe      	b.n	8003018 <SDMMC0_0_IRQHandler>

0800301a <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800301a:	e7fe      	b.n	800301a <USB0_0_IRQHandler>

0800301c <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 800301c:	e7fe      	b.n	800301c <ETH0_0_IRQHandler>

0800301e <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 800301e:	e7fe      	b.n	800301e <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8003020:	f04f 0001 	mov.w	r0, #1
    BX LR
 8003024:	4770      	bx	lr
	...

08003028 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 800302e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003032:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003036:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 800303a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800303e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003042:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003046:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 800304a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800304e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003052:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8003056:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800305a:	6952      	ldr	r2, [r2, #20]
 800305c:	f022 0208 	bic.w	r2, r2, #8
 8003060:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8003062:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003066:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800306a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800306e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003072:	6852      	ldr	r2, [r2, #4]
 8003074:	f022 0201 	bic.w	r2, r2, #1
 8003078:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 800307a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800307e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003082:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003086:	f103 0314 	add.w	r3, r3, #20
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f023 030f 	bic.w	r3, r3, #15
 8003094:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f043 0303 	orr.w	r3, r3, #3
 800309c:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 800309e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030a2:	f6c5 0300 	movt	r3, #22528	; 0x5800
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030ac:	f103 0314 	add.w	r3, r3, #20
 80030b0:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 80030b2:	f000 f8ab 	bl	800320c <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 80030b6:	f000 f805 	bl	80030c4 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 80030ba:	f107 0708 	add.w	r7, r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop

080030c4 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 80030ca:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80030ce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d8:	f040 8089 	bne.w	80031ee <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 80030dc:	f244 7310 	movw	r3, #18192	; 0x4710
 80030e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0304 	and.w	r3, r3, #4
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	f000 8088 	beq.w	8003200 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 80030f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80030f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80030fe:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003102:	f103 0301 	add.w	r3, r3, #1
 8003106:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8003108:	f244 7310 	movw	r3, #18192	; 0x4710
 800310c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003116:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800311a:	f103 0301 	add.w	r3, r3, #1
 800311e:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8003120:	f244 7310 	movw	r3, #18192	; 0x4710
 8003124:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800312e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003132:	f103 0301 	add.w	r3, r3, #1
 8003136:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8003138:	f244 7310 	movw	r3, #18192	; 0x4710
 800313c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d028      	beq.n	800319c <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 800314a:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 800314e:	f2c0 136e 	movt	r3, #366	; 0x16e
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	fbb3 f3f2 	udiv	r3, r3, r2
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	fb02 f303 	mul.w	r3, r2, r3
 800315e:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	fbb2 f2f3 	udiv	r2, r2, r3
 8003168:	f240 0318 	movw	r3, #24
 800316c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003170:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8003172:	f240 0318 	movw	r3, #24
 8003176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003180:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	b2db      	uxtb	r3, r3
 8003188:	f103 0301 	add.w	r3, r3, #1
 800318c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003190:	f240 0318 	movw	r3, #24
 8003194:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	e031      	b.n	8003200 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 800319c:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 80031a0:	f2c0 03b7 	movt	r3, #183	; 0xb7
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80031aa:	68ba      	ldr	r2, [r7, #8]
 80031ac:	fb02 f303 	mul.w	r3, r2, r3
 80031b0:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80031ba:	f240 0318 	movw	r3, #24
 80031be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031c2:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 80031c4:	f240 0318 	movw	r3, #24
 80031c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80031d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	f103 0301 	add.w	r3, r3, #1
 80031de:	fbb2 f2f3 	udiv	r2, r2, r3
 80031e2:	f240 0318 	movw	r3, #24
 80031e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031ea:	601a      	str	r2, [r3, #0]
 80031ec:	e008      	b.n	8003200 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 80031ee:	f240 0318 	movw	r3, #24
 80031f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031f6:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 80031fa:	f2c0 126e 	movt	r2, #366	; 0x16e
 80031fe:	601a      	str	r2, [r3, #0]
}


}
 8003200:	f107 0714 	add.w	r7, r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	bc80      	pop	{r7}
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop

0800320c <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8003212:	f002 f8e7 	bl	80053e4 <AllowPLLInitByStartup>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 8255 	beq.w	80036c8 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 800321e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003222:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	f04f 0302 	mov.w	r3, #2
 800322c:	f2c0 0301 	movt	r3, #1
 8003230:	4013      	ands	r3, r2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00d      	beq.n	8003252 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8003236:	f244 7310 	movw	r3, #18192	; 0x4710
 800323a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800323e:	f244 7210 	movw	r2, #18192	; 0x4710
 8003242:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003246:	6852      	ldr	r2, [r2, #4]
 8003248:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800324c:	f022 0202 	bic.w	r2, r2, #2
 8003250:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8003252:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003256:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003260:	2b00      	cmp	r3, #0
 8003262:	d072      	beq.n	800334a <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8003264:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003268:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800326c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003270:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003274:	6852      	ldr	r2, [r2, #4]
 8003276:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800327a:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 800327c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003280:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003284:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003288:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800328c:	6852      	ldr	r2, [r2, #4]
 800328e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003292:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8003294:	f244 7310 	movw	r3, #18192	; 0x4710
 8003298:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800329c:	f244 7210 	movw	r2, #18192	; 0x4710
 80032a0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80032a4:	68d2      	ldr	r2, [r2, #12]
 80032a6:	f022 0201 	bic.w	r2, r2, #1
 80032aa:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 80032ac:	f244 7310 	movw	r3, #18192	; 0x4710
 80032b0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80032b4:	f244 7210 	movw	r2, #18192	; 0x4710
 80032b8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80032bc:	6852      	ldr	r2, [r2, #4]
 80032be:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80032c2:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80032c4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80032c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80032cc:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80032d0:	f2c0 024c 	movt	r2, #76	; 0x4c
 80032d4:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80032d6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80032da:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80032de:	f04f 0200 	mov.w	r2, #0
 80032e2:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032e4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80032e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80032ec:	f04f 0205 	mov.w	r2, #5
 80032f0:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 80032f2:	f244 7310 	movw	r3, #18192	; 0x4710
 80032f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003300:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003304:	d008      	beq.n	8003318 <SystemClockSetup+0x10c>
 8003306:	f24e 0310 	movw	r3, #57360	; 0xe010
 800330a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	f240 13f3 	movw	r3, #499	; 0x1f3
 8003314:	429a      	cmp	r2, r3
 8003316:	d8ec      	bhi.n	80032f2 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003318:	f24e 0310 	movw	r3, #57360	; 0xe010
 800331c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003320:	f24e 0210 	movw	r2, #57360	; 0xe010
 8003324:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003328:	6812      	ldr	r2, [r2, #0]
 800332a:	f022 0201 	bic.w	r2, r2, #1
 800332e:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8003330:	f244 7310 	movw	r3, #18192	; 0x4710
 8003334:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800333e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003342:	d002      	beq.n	800334a <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8003344:	f04f 0300 	mov.w	r3, #0
 8003348:	e1c0      	b.n	80036cc <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 800334a:	f244 7310 	movw	r3, #18192	; 0x4710
 800334e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	f040 81b5 	bne.w	80036c8 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 800335e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003362:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00b      	beq.n	8003388 <SystemClockSetup+0x17c>
 8003370:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003374:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003378:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800337c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003380:	68d2      	ldr	r2, [r2, #12]
 8003382:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003386:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8003388:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800338c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8003390:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003398:	f2c1 635e 	movt	r3, #5726	; 0x165e
 800339c:	fba3 1302 	umull	r1, r3, r3, r2
 80033a0:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80033a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80033a8:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 80033aa:	f244 7310 	movw	r3, #18192	; 0x4710
 80033ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033b2:	f244 7210 	movw	r2, #18192	; 0x4710
 80033b6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80033ba:	6852      	ldr	r2, [r2, #4]
 80033bc:	f042 0201 	orr.w	r2, r2, #1
 80033c0:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 80033c2:	f244 7310 	movw	r3, #18192	; 0x4710
 80033c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033ca:	f244 7210 	movw	r2, #18192	; 0x4710
 80033ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80033d2:	6852      	ldr	r2, [r2, #4]
 80033d4:	f042 0210 	orr.w	r2, r2, #16
 80033d8:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80033da:	f244 7210 	movw	r2, #18192	; 0x4710
 80033de:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80033e8:	f644 7301 	movw	r3, #20225	; 0x4f01
 80033ec:	f2c0 1300 	movt	r3, #256	; 0x100
 80033f0:	430b      	orrs	r3, r1
 80033f2:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80033f4:	f244 7310 	movw	r3, #18192	; 0x4710
 80033f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033fc:	f244 7210 	movw	r2, #18192	; 0x4710
 8003400:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003404:	6852      	ldr	r2, [r2, #4]
 8003406:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800340a:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 800340c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003410:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003414:	f244 7210 	movw	r2, #18192	; 0x4710
 8003418:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800341c:	6852      	ldr	r2, [r2, #4]
 800341e:	f022 0210 	bic.w	r2, r2, #16
 8003422:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8003424:	f244 7310 	movw	r3, #18192	; 0x4710
 8003428:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800342c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003430:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003434:	6852      	ldr	r2, [r2, #4]
 8003436:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800343a:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800343c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003440:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003444:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8003448:	f2c0 024c 	movt	r2, #76	; 0x4c
 800344c:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800344e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003452:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800345c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003460:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003464:	f04f 0205 	mov.w	r2, #5
 8003468:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 800346a:	bf00      	nop
 800346c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003470:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b00      	cmp	r3, #0
 800347c:	d108      	bne.n	8003490 <SystemClockSetup+0x284>
 800347e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003482:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003486:	689a      	ldr	r2, [r3, #8]
 8003488:	f240 13f3 	movw	r3, #499	; 0x1f3
 800348c:	429a      	cmp	r2, r3
 800348e:	d8ed      	bhi.n	800346c <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003490:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003494:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003498:	f24e 0210 	movw	r2, #57360	; 0xe010
 800349c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80034a0:	6812      	ldr	r2, [r2, #0]
 80034a2:	f022 0201 	bic.w	r2, r2, #1
 80034a6:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80034a8:	f244 7310 	movw	r3, #18192	; 0x4710
 80034ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0304 	and.w	r3, r3, #4
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d04e      	beq.n	8003558 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80034ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80034be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034c2:	f244 7210 	movw	r2, #18192	; 0x4710
 80034c6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80034ca:	6852      	ldr	r2, [r2, #4]
 80034cc:	f022 0201 	bic.w	r2, r2, #1
 80034d0:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 80034d2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80034d6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034da:	f04f 0200 	mov.w	r2, #0
 80034de:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 80034e0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80034e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 80034ee:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80034f2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034f6:	f04f 0200 	mov.w	r2, #0
 80034fa:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80034fc:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003500:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003504:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003508:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800350c:	68d2      	ldr	r2, [r2, #12]
 800350e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003512:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003514:	f244 7310 	movw	r3, #18192	; 0x4710
 8003518:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800351c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003520:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003524:	6852      	ldr	r2, [r2, #4]
 8003526:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800352a:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800352c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003530:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003534:	f240 5245 	movw	r2, #1349	; 0x545
 8003538:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800353a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800353e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003542:	f04f 0200 	mov.w	r2, #0
 8003546:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003548:	f24e 0310 	movw	r3, #57360	; 0xe010
 800354c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003550:	f04f 0205 	mov.w	r2, #5
 8003554:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8003556:	e002      	b.n	800355e <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	e0b6      	b.n	80036cc <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800355e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003562:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	2b63      	cmp	r3, #99	; 0x63
 800356a:	d8f8      	bhi.n	800355e <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800356c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003570:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003574:	f24e 0210 	movw	r2, #57360	; 0xe010
 8003578:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800357c:	6812      	ldr	r2, [r2, #0]
 800357e:	f022 0201 	bic.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8003584:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003588:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800358c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8003594:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8003598:	f2c0 131e 	movt	r3, #286	; 0x11e
 800359c:	fba3 1302 	umull	r1, r3, r3, r2
 80035a0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80035a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80035a8:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80035aa:	f244 7210 	movw	r2, #18192	; 0x4710
 80035ae:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80035b8:	f644 7301 	movw	r3, #20225	; 0x4f01
 80035bc:	f2c0 1300 	movt	r3, #256	; 0x100
 80035c0:	430b      	orrs	r3, r1
 80035c2:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80035c4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80035c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035cc:	f640 421b 	movw	r2, #3099	; 0xc1b
 80035d0:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80035d2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80035d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035da:	f04f 0200 	mov.w	r2, #0
 80035de:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035e0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80035e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035e8:	f04f 0205 	mov.w	r2, #5
 80035ec:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80035ee:	bf00      	nop
 80035f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80035f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	2b63      	cmp	r3, #99	; 0x63
 80035fc:	d8f8      	bhi.n	80035f0 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80035fe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003602:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003606:	f24e 0210 	movw	r2, #57360	; 0xe010
 800360a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800360e:	6812      	ldr	r2, [r2, #0]
 8003610:	f022 0201 	bic.w	r2, r2, #1
 8003614:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8003616:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800361a:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800361e:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8003626:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800362a:	f2c0 03be 	movt	r3, #190	; 0xbe
 800362e:	fba3 1302 	umull	r1, r3, r3, r2
 8003632:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8003636:	f103 33ff 	add.w	r3, r3, #4294967295
 800363a:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800363c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003640:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800364a:	f644 7301 	movw	r3, #20225	; 0x4f01
 800364e:	f2c0 1300 	movt	r3, #256	; 0x100
 8003652:	430b      	orrs	r3, r1
 8003654:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8003656:	f24e 0310 	movw	r3, #57360	; 0xe010
 800365a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800365e:	f241 3223 	movw	r2, #4899	; 0x1323
 8003662:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8003664:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003668:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800366c:	f04f 0200 	mov.w	r2, #0
 8003670:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003672:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003676:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800367a:	f04f 0205 	mov.w	r2, #5
 800367e:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8003680:	bf00      	nop
 8003682:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003686:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	2b63      	cmp	r3, #99	; 0x63
 800368e:	d8f8      	bhi.n	8003682 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003690:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003694:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003698:	f24e 0210 	movw	r2, #57360	; 0xe010
 800369c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80036a0:	6812      	ldr	r2, [r2, #0]
 80036a2:	f022 0201 	bic.w	r2, r2, #1
 80036a6:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80036a8:	f244 7310 	movw	r3, #18192	; 0x4710
 80036ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036b0:	f644 7201 	movw	r2, #20225	; 0x4f01
 80036b4:	f2c0 1203 	movt	r2, #259	; 0x103
 80036b8:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80036ba:	f244 1360 	movw	r3, #16736	; 0x4160
 80036be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80036c2:	f04f 0205 	mov.w	r2, #5
 80036c6:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 80036c8:	f04f 0301 	mov.w	r3, #1

}
 80036cc:	4618      	mov	r0, r3
 80036ce:	f107 0708 	add.w	r7, r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop

080036d8 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 80036e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	f107 0714 	add.w	r7, r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr

080036f4 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8003700:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003704:	4618      	mov	r0, r3
 8003706:	f107 0714 	add.w	r7, r7, #20
 800370a:	46bd      	mov	sp, r7
 800370c:	bc80      	pop	{r7}
 800370e:	4770      	bx	lr

08003710 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 800371c:	f04f 0300 	mov.w	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	f107 0714 	add.w	r7, r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	bc80      	pop	{r7}
 800372a:	4770      	bx	lr

0800372c <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
 return -1;
 8003738:	f04f 33ff 	mov.w	r3, #4294967295
}
 800373c:	4618      	mov	r0, r3
 800373e:	f107 0714 	add.w	r7, r7, #20
 8003742:	46bd      	mov	sp, r7
 8003744:	bc80      	pop	{r7}
 8003746:	4770      	bx	lr

08003748 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
 return -1;
 800374c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003750:	4618      	mov	r0, r3
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr

08003758 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d002      	beq.n	800376e <_fstat+0x16>
  return -1;
 8003768:	f04f 33ff 	mov.w	r3, #4294967295
 800376c:	e001      	b.n	8003772 <_fstat+0x1a>
 else
  return -2;
 800376e:	f06f 0301 	mvn.w	r3, #1
}
 8003772:	4618      	mov	r0, r3
 8003774:	f107 070c 	add.w	r7, r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop

08003780 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
 if (old == new)
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	429a      	cmp	r2, r3
 8003790:	d102      	bne.n	8003798 <_link+0x18>
  return -1;
 8003792:	f04f 33ff 	mov.w	r3, #4294967295
 8003796:	e001      	b.n	800379c <_link+0x1c>
 else
  return -2;
 8003798:	f06f 0301 	mvn.w	r3, #1
}
 800379c:	4618      	mov	r0, r3
 800379e:	f107 070c 	add.w	r7, r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bc80      	pop	{r7}
 80037a6:	4770      	bx	lr

080037a8 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 return -1;
 80037b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	f107 070c 	add.w	r7, r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bc80      	pop	{r7}
 80037be:	4770      	bx	lr

080037c0 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b087      	sub	sp, #28
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80037c8:	f64f 0394 	movw	r3, #63636	; 0xf894
 80037cc:	f2c0 0300 	movt	r3, #0
 80037d0:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80037d2:	f240 0334 	movw	r3, #52	; 0x34
 80037d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d114      	bne.n	800380a <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 80037e0:	f240 0334 	movw	r3, #52	; 0x34
 80037e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037e8:	f240 726c 	movw	r2, #1900	; 0x76c
 80037ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80037f0:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 80037f2:	f240 0334 	movw	r3, #52	; 0x34
 80037f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	18d2      	adds	r2, r2, r3
 8003800:	f240 0338 	movw	r3, #56	; 0x38
 8003804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003808:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800380a:	f240 0334 	movw	r3, #52	; 0x34
 800380e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8003816:	f240 0334 	movw	r3, #52	; 0x34
 800381a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	461a      	mov	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	18d3      	adds	r3, r2, r3
 8003826:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 800382a:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800382e:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8003830:	f240 0338 	movw	r3, #56	; 0x38
 8003834:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	429a      	cmp	r2, r3
 800383e:	d302      	bcc.n	8003846 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8003840:	f04f 0300 	mov.w	r3, #0
 8003844:	e006      	b.n	8003854 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8003846:	f240 0334 	movw	r3, #52	; 0x34
 800384a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8003852:	693b      	ldr	r3, [r7, #16]
 }
}
 8003854:	4618      	mov	r0, r3
 8003856:	f107 071c 	add.w	r7, r7, #28
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr

08003860 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 return -1;
 8003868:	f04f 33ff 	mov.w	r3, #4294967295
}
 800386c:	4618      	mov	r0, r3
 800386e:	f107 070c 	add.w	r7, r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 return -1;
 8003880:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003884:	4618      	mov	r0, r3
 8003886:	f107 070c 	add.w	r7, r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	bc80      	pop	{r7}
 800388e:	4770      	bx	lr

08003890 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 800389a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800389e:	4618      	mov	r0, r3
 80038a0:	f107 070c 	add.w	r7, r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bc80      	pop	{r7}
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop

080038ac <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
 return -1;
 80038b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bc80      	pop	{r7}
 80038ba:	4770      	bx	lr

080038bc <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
 return -1;
 80038c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bc80      	pop	{r7}
 80038ca:	4770      	bx	lr

080038cc <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 80038d4:	e7fe      	b.n	80038d4 <_exit+0x8>
 80038d6:	bf00      	nop

080038d8 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
 80038dc:	46bd      	mov	sp, r7
 80038de:	bc80      	pop	{r7}
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop

080038e4 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 80038ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	f107 070c 	add.w	r7, r7, #12
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bc80      	pop	{r7}
 80038fa:	4770      	bx	lr

080038fc <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8003900:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003904:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800390e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8003912:	4618      	mov	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop

0800391c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	6039      	str	r1, [r7, #0]
 8003926:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8003928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392c:	2b00      	cmp	r3, #0
 800392e:	da10      	bge.n	8003952 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003930:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003934:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003938:	79fa      	ldrb	r2, [r7, #7]
 800393a:	f002 020f 	and.w	r2, r2, #15
 800393e:	f1a2 0104 	sub.w	r1, r2, #4
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	b2d2      	uxtb	r2, r2
 8003946:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800394a:	b2d2      	uxtb	r2, r2
 800394c:	185b      	adds	r3, r3, r1
 800394e:	761a      	strb	r2, [r3, #24]
 8003950:	e00d      	b.n	800396e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003952:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003956:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800395a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	b2d2      	uxtb	r2, r2
 8003962:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	185b      	adds	r3, r3, r1
 800396a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800396e:	f107 070c 	add.w	r7, r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	bc80      	pop	{r7}
 8003976:	4770      	bx	lr

08003978 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003978:	b480      	push	{r7}
 800397a:	b089      	sub	sp, #36	; 0x24
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f1c3 0307 	rsb	r3, r3, #7
 8003992:	2b06      	cmp	r3, #6
 8003994:	bf28      	it	cs
 8003996:	2306      	movcs	r3, #6
 8003998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	f103 0306 	add.w	r3, r3, #6
 80039a0:	2b06      	cmp	r3, #6
 80039a2:	d903      	bls.n	80039ac <NVIC_EncodePriority+0x34>
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80039aa:	e001      	b.n	80039b0 <NVIC_EncodePriority+0x38>
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	f04f 0201 	mov.w	r2, #1
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	f103 33ff 	add.w	r3, r3, #4294967295
 80039c0:	461a      	mov	r2, r3
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	401a      	ands	r2, r3
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	f04f 0101 	mov.w	r1, #1
 80039d2:	fa01 f303 	lsl.w	r3, r1, r3
 80039d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80039da:	4619      	mov	r1, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80039e0:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bc80      	pop	{r7}
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop

080039f0 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f103 32ff 	add.w	r2, r3, #4294967295
 80039fe:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d902      	bls.n	8003a0c <SysTick_Config+0x1c>
 8003a06:	f04f 0301 	mov.w	r3, #1
 8003a0a:	e01d      	b.n	8003a48 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8003a0c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a10:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	f102 32ff 	add.w	r2, r2, #4294967295
 8003a1a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8003a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a20:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8003a24:	f7ff ff7a 	bl	800391c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8003a28:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a30:	f04f 0200 	mov.w	r2, #0
 8003a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a36:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a3e:	f04f 0207 	mov.w	r2, #7
 8003a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8003a44:	f04f 0300 	mov.w	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f107 0708 	add.w	r7, r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop

08003a54 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8003a5c:	f240 336c 	movw	r3, #876	; 0x36c
 8003a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003a6a:	189b      	adds	r3, r3, r2
 8003a6c:	f103 0308 	add.w	r3, r3, #8
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8003a74:	f240 033c 	movw	r3, #60	; 0x3c
 8003a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10d      	bne.n	8003a9e <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003a88:	f240 336c 	movw	r3, #876	; 0x36c
 8003a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a90:	18d2      	adds	r2, r2, r3
 8003a92:	f240 033c 	movw	r3, #60	; 0x3c
 8003a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	e0de      	b.n	8003c5c <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 8003a9e:	f240 033c 	movw	r3, #60	; 0x3c
 8003aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8003aae:	e0d1      	b.n	8003c54 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f280 809c 	bge.w	8003bfa <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d02e      	beq.n	8003b28 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	69da      	ldr	r2, [r3, #28]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8003ad4:	f240 336c 	movw	r3, #876	; 0x36c
 8003ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003adc:	18cb      	adds	r3, r1, r3
 8003ade:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	69da      	ldr	r2, [r3, #28]
 8003ae4:	f240 336c 	movw	r3, #876	; 0x36c
 8003ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003af2:	185b      	adds	r3, r3, r1
 8003af4:	f103 031c 	add.w	r3, r3, #28
 8003af8:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 8003afa:	f240 336c 	movw	r3, #876	; 0x36c
 8003afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003b08:	189b      	adds	r3, r3, r2
 8003b0a:	f103 0318 	add.w	r3, r3, #24
 8003b0e:	697a      	ldr	r2, [r7, #20]
 8003b10:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003b18:	f240 336c 	movw	r3, #876	; 0x36c
 8003b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b20:	18d2      	adds	r2, r2, r3
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	61da      	str	r2, [r3, #28]
 8003b26:	e02a      	b.n	8003b7e <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 8003b28:	f240 033c 	movw	r3, #60	; 0x3c
 8003b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	f240 336c 	movw	r3, #876	; 0x36c
 8003b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003b40:	185b      	adds	r3, r3, r1
 8003b42:	f103 0318 	add.w	r3, r3, #24
 8003b46:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8003b48:	f240 033c 	movw	r3, #60	; 0x3c
 8003b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8003b58:	f240 336c 	movw	r3, #876	; 0x36c
 8003b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b60:	18cb      	adds	r3, r1, r3
 8003b62:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003b6a:	f240 336c 	movw	r3, #876	; 0x36c
 8003b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b72:	18d2      	adds	r2, r2, r3
 8003b74:	f240 033c 	movw	r3, #60	; 0x3c
 8003b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b7c:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 8003b7e:	f240 336c 	movw	r3, #876	; 0x36c
 8003b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003b8c:	189b      	adds	r3, r3, r2
 8003b8e:	f103 0318 	add.w	r3, r3, #24
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689a      	ldr	r2, [r3, #8]
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 8003b9a:	f240 336c 	movw	r3, #876	; 0x36c
 8003b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003ba8:	185b      	adds	r3, r3, r1
 8003baa:	f103 0308 	add.w	r3, r3, #8
 8003bae:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8003bb0:	f240 336c 	movw	r3, #876	; 0x36c
 8003bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003bbe:	189b      	adds	r3, r3, r2
 8003bc0:	f103 0318 	add.w	r3, r3, #24
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	f240 336c 	movw	r3, #876	; 0x36c
 8003bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003bd4:	185b      	adds	r3, r3, r1
 8003bd6:	f103 0318 	add.w	r3, r3, #24
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6899      	ldr	r1, [r3, #8]
 8003bde:	f240 336c 	movw	r3, #876	; 0x36c
 8003be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	ea4f 1040 	mov.w	r0, r0, lsl #5
 8003bec:	181b      	adds	r3, r3, r0
 8003bee:	f103 0308 	add.w	r3, r3, #8
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	1acb      	subs	r3, r1, r3
 8003bf6:	6093      	str	r3, [r2, #8]
        break;
 8003bf8:	e030      	b.n	8003c5c <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	db26      	blt.n	8003c4e <SYSTM001_lInsertTimerList+0x1fa>
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d122      	bne.n	8003c4e <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8003c08:	f240 336c 	movw	r3, #876	; 0x36c
 8003c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003c16:	189b      	adds	r3, r3, r2
 8003c18:	f103 031c 	add.w	r3, r3, #28
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003c26:	f240 336c 	movw	r3, #876	; 0x36c
 8003c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c2e:	18d2      	adds	r2, r2, r3
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	f240 336c 	movw	r3, #876	; 0x36c
 8003c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003c44:	185b      	adds	r3, r3, r1
 8003c46:	f103 0308 	add.w	r3, r3, #8
 8003c4a:	601a      	str	r2, [r3, #0]
          break;
 8003c4c:	e006      	b.n	8003c5c <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	f47f af2a 	bne.w	8003ab0 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8003c5c:	f107 071c 	add.w	r7, r7, #28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bc80      	pop	{r7}
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop

08003c68 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003c76:	f240 336c 	movw	r3, #876	; 0x36c
 8003c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c7e:	18d3      	adds	r3, r2, r3
 8003c80:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10b      	bne.n	8003ca2 <SYSTM001_lRemoveTimerList+0x3a>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d107      	bne.n	8003ca2 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 8003c92:	f240 033c 	movw	r3, #60	; 0x3c
 8003c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c9a:	f04f 0200 	mov.w	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	e049      	b.n	8003d36 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d11c      	bne.n	8003ce4 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	f240 033c 	movw	r3, #60	; 0x3c
 8003cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cb6:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8003cb8:	f240 033c 	movw	r3, #60	; 0x3c
 8003cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f04f 0200 	mov.w	r2, #0
 8003cc6:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	6992      	ldr	r2, [r2, #24]
 8003cd0:	6891      	ldr	r1, [r2, #8]
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	6892      	ldr	r2, [r2, #8]
 8003cd6:	188a      	adds	r2, r1, r2
 8003cd8:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f04f 0200 	mov.w	r2, #0
 8003ce0:	619a      	str	r2, [r3, #24]
 8003ce2:	e028      	b.n	8003d36 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d109      	bne.n	8003d00 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	69db      	ldr	r3, [r3, #28]
 8003cf0:	f04f 0200 	mov.w	r2, #0
 8003cf4:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f04f 0200 	mov.w	r2, #0
 8003cfc:	61da      	str	r2, [r3, #28]
 8003cfe:	e01a      	b.n	8003d36 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	69db      	ldr	r3, [r3, #28]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	6992      	ldr	r2, [r2, #24]
 8003d08:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	69d2      	ldr	r2, [r2, #28]
 8003d12:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	6992      	ldr	r2, [r2, #24]
 8003d1c:	6891      	ldr	r1, [r2, #8]
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	6892      	ldr	r2, [r2, #8]
 8003d22:	188a      	adds	r2, r1, r2
 8003d24:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f04f 0200 	mov.w	r2, #0
 8003d34:	61da      	str	r2, [r3, #28]
  }
}
 8003d36:	f107 0714 	add.w	r7, r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr

08003d40 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 8003d46:	f240 033c 	movw	r3, #60	; 0x3c
 8003d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8003d52:	e031      	b.n	8003db8 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	791b      	ldrb	r3, [r3, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10f      	bne.n	8003d7c <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff ff81 	bl	8003c68 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f04f 0201 	mov.w	r2, #1
 8003d6c:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	6952      	ldr	r2, [r2, #20]
 8003d76:	4610      	mov	r0, r2
 8003d78:	4798      	blx	r3
 8003d7a:	e017      	b.n	8003dac <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	791b      	ldrb	r3, [r3, #4]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d121      	bne.n	8003dc8 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7ff ff6d 	bl	8003c68 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff fe5a 	bl	8003a54 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6952      	ldr	r2, [r2, #20]
 8003da8:	4610      	mov	r0, r2
 8003daa:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 8003dac:	f240 033c 	movw	r3, #60	; 0x3c
 8003db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d005      	beq.n	8003dca <SYSTM001_lTimerHandler+0x8a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0c6      	beq.n	8003d54 <SYSTM001_lTimerHandler+0x14>
 8003dc6:	e000      	b.n	8003dca <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8003dc8:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 8003dca:	f107 0708 	add.w	r7, r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop

08003dd4 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 8003dda:	f240 033c 	movw	r3, #60	; 0x3c
 8003dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 8003de6:	f240 0344 	movw	r3, #68	; 0x44
 8003dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f103 0201 	add.w	r2, r3, #1
 8003df4:	f240 0344 	movw	r3, #68	; 0x44
 8003df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dfc:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d010      	beq.n	8003e26 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d906      	bls.n	8003e1a <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f103 32ff 	add.w	r2, r3, #4294967295
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	609a      	str	r2, [r3, #8]
 8003e18:	e005      	b.n	8003e26 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f04f 0200 	mov.w	r2, #0
 8003e20:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 8003e22:	f7ff ff8d 	bl	8003d40 <SYSTM001_lTimerHandler>
    }
  }
}
 8003e26:	f107 0708 	add.w	r7, r7, #8
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop

08003e30 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 8003e36:	f04f 0300 	mov.w	r3, #0
 8003e3a:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 8003e3c:	f240 033c 	movw	r3, #60	; 0x3c
 8003e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e44:	f04f 0200 	mov.w	r2, #0
 8003e48:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 8003e4a:	f001 fab3 	bl	80053b4 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 8003e4e:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8003e52:	f2c0 0001 	movt	r0, #1
 8003e56:	f7ff fdcb 	bl	80039f0 <SysTick_Config>
 8003e5a:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8003e5c:	f7ff fd4e 	bl	80038fc <NVIC_GetPriorityGrouping>
 8003e60:	4603      	mov	r3, r0
 8003e62:	4618      	mov	r0, r3
 8003e64:	f04f 010a 	mov.w	r1, #10
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	f7ff fd84 	bl	8003978 <NVIC_EncodePriority>
 8003e70:	4603      	mov	r3, r0
 8003e72:	f04f 30ff 	mov.w	r0, #4294967295
 8003e76:	4619      	mov	r1, r3
 8003e78:	f7ff fd50 	bl	800391c <NVIC_SetPriority>
  TimerTracker = 0UL;
 8003e7c:	f240 0340 	movw	r3, #64	; 0x40
 8003e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	601a      	str	r2, [r3, #0]

}
 8003e8a:	f107 0708 	add.w	r7, r7, #8
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop

08003e94 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b089      	sub	sp, #36	; 0x24
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	607a      	str	r2, [r7, #4]
 8003e9e:	603b      	str	r3, [r7, #0]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8003ea4:	f04f 0300 	mov.w	r3, #0
 8003ea8:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8003eaa:	f04f 0300 	mov.w	r3, #0
 8003eae:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8003eb0:	f04f 0300 	mov.w	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8003eb6:	7afb      	ldrb	r3, [r7, #11]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <SYSTM001_CreateTimer+0x34>
 8003ebc:	7afb      	ldrb	r3, [r7, #11]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d002      	beq.n	8003ec8 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 8003ec2:	f04f 0301 	mov.w	r3, #1
 8003ec6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d102      	bne.n	8003ed4 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 8003ece:	f04f 0301 	mov.w	r3, #1
 8003ed2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d102      	bne.n	8003ee0 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 8003eda:	f04f 0301 	mov.w	r3, #1
 8003ede:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d102      	bne.n	8003eec <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 8003ee6:	f04f 0301 	mov.w	r3, #1
 8003eea:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f040 8098 	bne.w	8004024 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8003ef4:	f04f 0300 	mov.w	r3, #0
 8003ef8:	61bb      	str	r3, [r7, #24]
 8003efa:	e08f      	b.n	800401c <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 8003efc:	f240 0340 	movw	r3, #64	; 0x40
 8003f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d17f      	bne.n	8004014 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	f04f 0201 	mov.w	r2, #1
 8003f1a:	fa02 f203 	lsl.w	r2, r2, r3
 8003f1e:	f240 0340 	movw	r3, #64	; 0x40
 8003f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	f240 0340 	movw	r3, #64	; 0x40
 8003f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f32:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8003f34:	f240 336c 	movw	r3, #876	; 0x36c
 8003f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f42:	189b      	adds	r3, r3, r2
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8003f48:	f240 336c 	movw	r3, #876	; 0x36c
 8003f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f56:	189b      	adds	r3, r3, r2
 8003f58:	7afa      	ldrb	r2, [r7, #11]
 8003f5a:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 8003f5c:	f240 336c 	movw	r3, #876	; 0x36c
 8003f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f6a:	189b      	adds	r3, r3, r2
 8003f6c:	f04f 0201 	mov.w	r2, #1
 8003f70:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8003f78:	f240 336c 	movw	r3, #876	; 0x36c
 8003f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f80:	69b9      	ldr	r1, [r7, #24]
 8003f82:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003f86:	185b      	adds	r3, r3, r1
 8003f88:	f103 0308 	add.w	r3, r3, #8
 8003f8c:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 8003f8e:	f240 336c 	movw	r3, #876	; 0x36c
 8003f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f9c:	189b      	adds	r3, r3, r2
 8003f9e:	f103 030c 	add.w	r3, r3, #12
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8003fa6:	f240 336c 	movw	r3, #876	; 0x36c
 8003faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003fb4:	189b      	adds	r3, r3, r2
 8003fb6:	f103 0310 	add.w	r3, r3, #16
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 8003fbe:	f240 336c 	movw	r3, #876	; 0x36c
 8003fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fc6:	69ba      	ldr	r2, [r7, #24]
 8003fc8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003fcc:	189b      	adds	r3, r3, r2
 8003fce:	f103 0314 	add.w	r3, r3, #20
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8003fd6:	f240 336c 	movw	r3, #876	; 0x36c
 8003fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003fe4:	189b      	adds	r3, r3, r2
 8003fe6:	f103 031c 	add.w	r3, r3, #28
 8003fea:	f04f 0200 	mov.w	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8003ff0:	f240 336c 	movw	r3, #876	; 0x36c
 8003ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003ffe:	189b      	adds	r3, r3, r2
 8004000:	f103 0318 	add.w	r3, r3, #24
 8004004:	f04f 0200 	mov.w	r2, #0
 8004008:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	f103 0301 	add.w	r3, r3, #1
 8004010:	61fb      	str	r3, [r7, #28]
               break;
 8004012:	e007      	b.n	8004024 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	f103 0301 	add.w	r3, r3, #1
 800401a:	61bb      	str	r3, [r7, #24]
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	2b1f      	cmp	r3, #31
 8004020:	f67f af6c 	bls.w	8003efc <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 8004024:	69fb      	ldr	r3, [r7, #28]
}  
 8004026:	4618      	mov	r0, r3
 8004028:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800402c:	46bd      	mov	sp, r7
 800402e:	bc80      	pop	{r7}
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop

08004034 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 800403c:	f04f 0300 	mov.w	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b20      	cmp	r3, #32
 8004046:	d902      	bls.n	800404e <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8004048:	f04f 0301 	mov.w	r3, #1
 800404c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800404e:	f240 0340 	movw	r3, #64	; 0x40
 8004052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f103 33ff 	add.w	r3, r3, #4294967295
 800405e:	fa22 f303 	lsr.w	r3, r2, r3
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d102      	bne.n	8004070 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800406a:	f04f 0301 	mov.w	r3, #1
 800406e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f103 32ff 	add.w	r2, r3, #4294967295
 8004076:	f240 336c 	movw	r3, #876	; 0x36c
 800407a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800407e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8004082:	189b      	adds	r3, r3, r2
 8004084:	f103 0308 	add.w	r3, r3, #8
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d102      	bne.n	8004094 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800408e:	f04f 0301 	mov.w	r3, #1
 8004092:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d11f      	bne.n	80040da <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f103 32ff 	add.w	r2, r3, #4294967295
 80040a0:	f240 336c 	movw	r3, #876	; 0x36c
 80040a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040a8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80040ac:	189b      	adds	r3, r3, r2
 80040ae:	795b      	ldrb	r3, [r3, #5]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d012      	beq.n	80040da <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f103 32ff 	add.w	r2, r3, #4294967295
 80040ba:	f240 336c 	movw	r3, #876	; 0x36c
 80040be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040c2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80040c6:	189b      	adds	r3, r3, r2
 80040c8:	f04f 0200 	mov.w	r2, #0
 80040cc:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff fcbd 	bl	8003a54 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 80040da:	68fb      	ldr	r3, [r7, #12]
}
 80040dc:	4618      	mov	r0, r3
 80040de:	f107 0710 	add.w	r7, r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop

080040e8 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80040f0:	f04f 0300 	mov.w	r3, #0
 80040f4:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2b20      	cmp	r3, #32
 80040fa:	d902      	bls.n	8004102 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80040fc:	f04f 0301 	mov.w	r3, #1
 8004100:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8004102:	f240 0340 	movw	r3, #64	; 0x40
 8004106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004112:	fa22 f303 	lsr.w	r3, r2, r3
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d102      	bne.n	8004124 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800411e:	f04f 0301 	mov.w	r3, #1
 8004122:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d11f      	bne.n	800416a <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f103 32ff 	add.w	r2, r3, #4294967295
 8004130:	f240 336c 	movw	r3, #876	; 0x36c
 8004134:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004138:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800413c:	189b      	adds	r3, r3, r2
 800413e:	795b      	ldrb	r3, [r3, #5]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d012      	beq.n	800416a <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f103 33ff 	add.w	r3, r3, #4294967295
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff fd8c 	bl	8003c68 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f103 32ff 	add.w	r2, r3, #4294967295
 8004156:	f240 336c 	movw	r3, #876	; 0x36c
 800415a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800415e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8004162:	189b      	adds	r3, r3, r2
 8004164:	f04f 0201 	mov.w	r2, #1
 8004168:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 800416a:	68fb      	ldr	r3, [r7, #12]
}
 800416c:	4618      	mov	r0, r3
 800416e:	f107 0710 	add.w	r7, r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop

08004178 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8004180:	f04f 0300 	mov.w	r3, #0
 8004184:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b20      	cmp	r3, #32
 800418a:	d902      	bls.n	8004192 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800418c:	f04f 0301 	mov.w	r3, #1
 8004190:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8004192:	f240 0340 	movw	r3, #64	; 0x40
 8004196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f103 33ff 	add.w	r3, r3, #4294967295
 80041a2:	fa22 f303 	lsr.w	r3, r2, r3
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d102      	bne.n	80041b4 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80041ae:	f04f 0301 	mov.w	r3, #1
 80041b2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d126      	bne.n	8004208 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f103 32ff 	add.w	r2, r3, #4294967295
 80041c0:	f240 336c 	movw	r3, #876	; 0x36c
 80041c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041c8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80041cc:	189b      	adds	r3, r3, r2
 80041ce:	795b      	ldrb	r3, [r3, #5]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d105      	bne.n	80041e0 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff fd44 	bl	8003c68 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80041e6:	f04f 0201 	mov.w	r2, #1
 80041ea:	fa02 f303 	lsl.w	r3, r2, r3
 80041ee:	ea6f 0203 	mvn.w	r2, r3
 80041f2:	f240 0340 	movw	r3, #64	; 0x40
 80041f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	401a      	ands	r2, r3
 80041fe:	f240 0340 	movw	r3, #64	; 0x40
 8004202:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004206:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8004208:	68fb      	ldr	r3, [r7, #12]

}
 800420a:	4618      	mov	r0, r3
 800420c:	f107 0710 	add.w	r7, r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8004218:	f240 0344 	movw	r3, #68	; 0x44
 800421c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004220:	681b      	ldr	r3, [r3, #0]
}
 8004222:	4618      	mov	r0, r3
 8004224:	46bd      	mov	sp, r7
 8004226:	bc80      	pop	{r7}
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop

0800422c <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 800422c:	b480      	push	{r7}
 800422e:	b085      	sub	sp, #20
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 800423a:	f2c0 0301 	movt	r3, #1
 800423e:	fb03 f302 	mul.w	r3, r3, r2
 8004242:	60fb      	str	r3, [r7, #12]
  return Count;
 8004244:	68fb      	ldr	r3, [r7, #12]
}
 8004246:	4618      	mov	r0, r3
 8004248:	f107 0714 	add.w	r7, r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop

08004254 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8004254:	b480      	push	{r7}
 8004256:	b087      	sub	sp, #28
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 800425c:	f04f 0300 	mov.w	r3, #0
 8004260:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8004262:	f04f 0300 	mov.w	r3, #0
 8004266:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8004268:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800426c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004270:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8004278:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f103 0310 	add.w	r3, r3, #16
 8004280:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	4613      	mov	r3, r2
 8004286:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800428a:	189b      	adds	r3, r3, r2
 800428c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8004290:	18cb      	adds	r3, r1, r3
 8004292:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	601a      	str	r2, [r3, #0]
}
 800429e:	f107 071c 	add.w	r7, r7, #28
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bc80      	pop	{r7}
 80042a6:	4770      	bx	lr

080042a8 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 80042b0:	f04f 0300 	mov.w	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 80042b6:	f04f 0300 	mov.w	r3, #0
 80042ba:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 80042bc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80042c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80042c4:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80042cc:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f103 0314 	add.w	r3, r3, #20
 80042d4:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4613      	mov	r3, r2
 80042da:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80042de:	189b      	adds	r3, r3, r2
 80042e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 80042e4:	18cb      	adds	r3, r1, r3
 80042e6:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	601a      	str	r2, [r3, #0]
}
 80042f2:	f107 071c 	add.w	r7, r7, #28
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bc80      	pop	{r7}
 80042fa:	4770      	bx	lr

080042fc <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8004302:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004306:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800430a:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 800430c:	f04f 0300 	mov.w	r3, #0
 8004310:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8004318:	78fb      	ldrb	r3, [r7, #3]
}
 800431a:	4618      	mov	r0, r3
 800431c:	f107 070c 	add.w	r7, r7, #12
 8004320:	46bd      	mov	sp, r7
 8004322:	bc80      	pop	{r7}
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop

08004328 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8004328:	b480      	push	{r7}
 800432a:	b089      	sub	sp, #36	; 0x24
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8004330:	f04f 030f 	mov.w	r3, #15
 8004334:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8004336:	f04f 0300 	mov.w	r3, #0
 800433a:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8004342:	f04f 0300 	mov.w	r3, #0
 8004346:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8004348:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800434c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004350:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8004358:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f103 030c 	add.w	r3, r3, #12
 8004360:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8004362:	69ba      	ldr	r2, [r7, #24]
 8004364:	4613      	mov	r3, r2
 8004366:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800436a:	189b      	adds	r3, r3, r2
 800436c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8004370:	18cb      	adds	r3, r1, r3
 8004372:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4013      	ands	r3, r2
 800437c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004380:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d003      	beq.n	8004390 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8004388:	f04f 0301 	mov.w	r3, #1
 800438c:	61fb      	str	r3, [r7, #28]
 800438e:	e002      	b.n	8004396 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8004396:	69fb      	ldr	r3, [r7, #28]
}
 8004398:	4618      	mov	r0, r3
 800439a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bc80      	pop	{r7}
 80043a2:	4770      	bx	lr

080043a4 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 80043aa:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80043ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80043b2:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f043 0201 	orr.w	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	609a      	str	r2, [r3, #8]

}
 80043c0:	f107 070c 	add.w	r7, r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bc80      	pop	{r7}
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop

080043cc <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80043d0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80043d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043de:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop

080043ec <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	4603      	mov	r3, r0
 80043f4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80043f6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80043fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043fe:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8004402:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8004406:	79f9      	ldrb	r1, [r7, #7]
 8004408:	f001 011f 	and.w	r1, r1, #31
 800440c:	f04f 0001 	mov.w	r0, #1
 8004410:	fa00 f101 	lsl.w	r1, r0, r1
 8004414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004418:	f107 070c 	add.w	r7, r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop

08004424 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	4603      	mov	r3, r0
 800442c:	6039      	str	r1, [r7, #0]
 800442e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8004430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004434:	2b00      	cmp	r3, #0
 8004436:	da10      	bge.n	800445a <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8004438:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800443c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004440:	79fa      	ldrb	r2, [r7, #7]
 8004442:	f002 020f 	and.w	r2, r2, #15
 8004446:	f1a2 0104 	sub.w	r1, r2, #4
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	b2d2      	uxtb	r2, r2
 800444e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	185b      	adds	r3, r3, r1
 8004456:	761a      	strb	r2, [r3, #24]
 8004458:	e00d      	b.n	8004476 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800445a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800445e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004462:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	b2d2      	uxtb	r2, r2
 800446a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800446e:	b2d2      	uxtb	r2, r2
 8004470:	185b      	adds	r3, r3, r1
 8004472:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004476:	f107 070c 	add.w	r7, r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr

08004480 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004480:	b480      	push	{r7}
 8004482:	b089      	sub	sp, #36	; 0x24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f003 0307 	and.w	r3, r3, #7
 8004492:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	f1c3 0307 	rsb	r3, r3, #7
 800449a:	2b06      	cmp	r3, #6
 800449c:	bf28      	it	cs
 800449e:	2306      	movcs	r3, #6
 80044a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	f103 0306 	add.w	r3, r3, #6
 80044a8:	2b06      	cmp	r3, #6
 80044aa:	d903      	bls.n	80044b4 <NVIC_EncodePriority+0x34>
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80044b2:	e001      	b.n	80044b8 <NVIC_EncodePriority+0x38>
 80044b4:	f04f 0300 	mov.w	r3, #0
 80044b8:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	f04f 0201 	mov.w	r2, #1
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80044c8:	461a      	mov	r2, r3
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	401a      	ands	r2, r3
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f04f 0101 	mov.w	r1, #1
 80044da:	fa01 f303 	lsl.w	r3, r1, r3
 80044de:	f103 33ff 	add.w	r3, r3, #4294967295
 80044e2:	4619      	mov	r1, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80044e8:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bc80      	pop	{r7}
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop

080044f8 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	b2db      	uxtb	r3, r3
 8004506:	b25b      	sxtb	r3, r3
 8004508:	4618      	mov	r0, r3
 800450a:	f7ff ff6f 	bl	80043ec <NVIC_EnableIRQ>
}
 800450e:	f107 0708 	add.w	r7, r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop

08004518 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 800451e:	f04f 0300 	mov.w	r3, #0
 8004522:	607b      	str	r3, [r7, #4]
 8004524:	e00d      	b.n	8004542 <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 8004526:	f240 031c 	movw	r3, #28
 800452a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004534:	4618      	mov	r0, r3
 8004536:	f000 f80b 	bl	8004550 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f103 0301 	add.w	r3, r3, #1
 8004540:	607b      	str	r3, [r7, #4]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0ee      	beq.n	8004526 <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 8004548:	f107 0708 	add.w	r7, r7, #8
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 8004550:	b590      	push	{r4, r7, lr}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	b2dc      	uxtb	r4, r3
 800455e:	f7ff ff35 	bl	80043cc <NVIC_GetPriorityGrouping>
 8004562:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8004568:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 800456e:	4608      	mov	r0, r1
 8004570:	4611      	mov	r1, r2
 8004572:	461a      	mov	r2, r3
 8004574:	f7ff ff84 	bl	8004480 <NVIC_EncodePriority>
 8004578:	4603      	mov	r3, r0
 800457a:	b262      	sxtb	r2, r4
 800457c:	4610      	mov	r0, r2
 800457e:	4619      	mov	r1, r3
 8004580:	f7ff ff50 	bl	8004424 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	78db      	ldrb	r3, [r3, #3]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d102      	bne.n	8004592 <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7ff ffb3 	bl	80044f8 <NVIC002_EnableIRQ>
	}
   
}
 8004592:	f107 070c 	add.w	r7, r7, #12
 8004596:	46bd      	mov	sp, r7
 8004598:	bd90      	pop	{r4, r7, pc}
 800459a:	bf00      	nop

0800459c <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 80045a4:	f04f 0300 	mov.w	r3, #0
 80045a8:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 80045aa:	f04f 0300 	mov.w	r3, #0
 80045ae:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	f023 0204 	bic.w	r2, r3, #4
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	f043 0203 	orr.w	r2, r3, #3
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6899      	ldr	r1, [r3, #8]
 80045d2:	f107 0210 	add.w	r2, r7, #16
 80045d6:	f107 030c 	add.w	r3, r7, #12
 80045da:	4608      	mov	r0, r1
 80045dc:	4611      	mov	r1, r2
 80045de:	461a      	mov	r2, r3
 80045e0:	f000 f8ba 	bl	8004758 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80045ee:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 80045f2:	4313      	orrs	r3, r2
 80045f4:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	2b64      	cmp	r3, #100	; 0x64
 8004602:	d80f      	bhi.n	8004624 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800460e:	f04f 0300 	mov.w	r3, #0
 8004612:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8004616:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004618:	4313      	orrs	r3, r2
 800461a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	615a      	str	r2, [r3, #20]
 8004622:	e00e      	b.n	8004642 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800462e:	f04f 0300 	mov.w	r3, #0
 8004632:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8004636:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8004638:	4313      	orrs	r3, r2
 800463a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004646:	f240 3303 	movw	r3, #771	; 0x303
 800464a:	f2c0 733f 	movt	r3, #1855	; 0x73f
 800464e:	4313      	orrs	r3, r2
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004658:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	2b64      	cmp	r3, #100	; 0x64
 8004666:	d804      	bhi.n	8004672 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004670:	e005      	b.n	800467e <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004676:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	7c1b      	ldrb	r3, [r3, #16]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800468a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	7c5b      	ldrb	r3, [r3, #17]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d005      	beq.n	80046a6 <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800469e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	7c9b      	ldrb	r3, [r3, #18]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d005      	beq.n	80046ba <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	7cdb      	ldrb	r3, [r3, #19]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d005      	beq.n	80046ce <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	7d1b      	ldrb	r3, [r3, #20]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d005      	beq.n	80046e2 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046da:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	7d5b      	ldrb	r3, [r3, #21]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d005      	beq.n	80046f6 <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ee:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	7d9b      	ldrb	r3, [r3, #22]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d005      	beq.n	800470a <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004702:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	7b1b      	ldrb	r3, [r3, #12]
 8004714:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004718:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 800471c:	431a      	orrs	r2, r3
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	7b5b      	ldrb	r3, [r3, #13]
 800472e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004732:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 8004736:	4313      	orrs	r3, r2
 8004738:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004746:	f043 0204 	orr.w	r2, r3, #4
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800474e:	f107 0718 	add.w	r7, r7, #24
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop

08004758 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 8004758:	b480      	push	{r7}
 800475a:	b089      	sub	sp, #36	; 0x24
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 8004764:	f04f 0300 	mov.w	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 800476a:	edd7 7a03 	vldr	s15, [r7, #12]
 800476e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004772:	eddf 7a59 	vldr	s15, [pc, #356]	; 80048d8 <I2C001_lConfigureBitRate+0x180>
 8004776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800477a:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 800477e:	f04f 0300 	mov.w	r3, #0
 8004782:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 8004784:	f04f 0300 	mov.w	r3, #0
 8004788:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 800478a:	ed97 7a04 	vldr	s14, [r7, #16]
 800478e:	eddf 7a53 	vldr	s15, [pc, #332]	; 80048dc <I2C001_lConfigureBitRate+0x184>
 8004792:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479a:	d808      	bhi.n	80047ae <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 800479c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80048e0 <I2C001_lConfigureBitRate+0x188>
 80047a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80047a4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80047a8:	edc7 7a07 	vstr	s15, [r7, #28]
 80047ac:	e007      	b.n	80047be <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 80047ae:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80048e4 <I2C001_lConfigureBitRate+0x18c>
 80047b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80047b6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80047ba:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 80047be:	ed97 7a07 	vldr	s14, [r7, #28]
 80047c2:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80047c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ce:	d803      	bhi.n	80047d8 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 80047d0:	f04f 0300 	mov.w	r3, #0
 80047d4:	61bb      	str	r3, [r7, #24]
 80047d6:	e015      	b.n	8004804 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 80047d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80047dc:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80047e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047e4:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 80047e8:	ed97 7a06 	vldr	s14, [r7, #24]
 80047ec:	eddf 7a3e 	vldr	s15, [pc, #248]	; 80048e8 <I2C001_lConfigureBitRate+0x190>
 80047f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f8:	dd04      	ble.n	8004804 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 80047fa:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80047fe:	f2c4 437f 	movt	r3, #17535	; 0x447f
 8004802:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 8004804:	edd7 7a06 	vldr	s15, [r7, #24]
 8004808:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 8004812:	ed97 7a04 	vldr	s14, [r7, #16]
 8004816:	eddf 7a31 	vldr	s15, [pc, #196]	; 80048dc <I2C001_lConfigureBitRate+0x184>
 800481a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800481e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004822:	d81f      	bhi.n	8004864 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 8004824:	ed97 7a04 	vldr	s14, [r7, #16]
 8004828:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 800482c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004830:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80048ec <I2C001_lConfigureBitRate+0x194>
 8004834:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8004838:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80048f0 <I2C001_lConfigureBitRate+0x198>
 800483c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	edd3 7a00 	vldr	s15, [r3]
 8004846:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800484a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800484e:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8004852:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 8004856:	eddf 7a27 	vldr	s15, [pc, #156]	; 80048f4 <I2C001_lConfigureBitRate+0x19c>
 800485a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800485e:	edc7 7a05 	vstr	s15, [r7, #20]
 8004862:	e01e      	b.n	80048a2 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 8004864:	ed97 7a04 	vldr	s14, [r7, #16]
 8004868:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 800486c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004870:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80048ec <I2C001_lConfigureBitRate+0x194>
 8004874:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8004878:	eddf 7a1d 	vldr	s15, [pc, #116]	; 80048f0 <I2C001_lConfigureBitRate+0x198>
 800487c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	edd3 7a00 	vldr	s15, [r3]
 8004886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800488a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800488e:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8004892:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 8004896:	eddf 7a17 	vldr	s15, [pc, #92]	; 80048f4 <I2C001_lConfigureBitRate+0x19c>
 800489a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800489e:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 80048a2:	ed97 7a05 	vldr	s14, [r7, #20]
 80048a6:	eddf 7a10 	vldr	s15, [pc, #64]	; 80048e8 <I2C001_lConfigureBitRate+0x190>
 80048aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048b2:	dd04      	ble.n	80048be <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 80048b4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80048b8:	f2c4 437f 	movt	r3, #17535	; 0x447f
 80048bc:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 80048be:	edd7 7a05 	vldr	s15, [r7, #20]
 80048c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	edc3 7a00 	vstr	s15, [r3]
}
 80048cc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bc80      	pop	{r7}
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	447a0000 	.word	0x447a0000
 80048dc:	47c35000 	.word	0x47c35000
 80048e0:	4ab2d05e 	.word	0x4ab2d05e
 80048e4:	4a0f0d18 	.word	0x4a0f0d18
 80048e8:	447fc000 	.word	0x447fc000
 80048ec:	44800000 	.word	0x44800000
 80048f0:	49742400 	.word	0x49742400
 80048f4:	42f00000 	.word	0x42f00000

080048f8 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 80048fc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004900:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8004904:	f7ff fcd0 	bl	80042a8 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 8004908:	f645 70f4 	movw	r0, #24564	; 0x5ff4
 800490c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004910:	f7ff fe44 	bl	800459c <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 8004914:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004918:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800491c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004920:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004924:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004926:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800492a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 800492c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004930:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004934:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004938:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800493c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800493e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 8004940:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004944:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004948:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 800494c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004950:	6912      	ldr	r2, [r2, #16]
 8004952:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 8004956:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 8004958:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 800495c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004960:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004964:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004968:	6852      	ldr	r2, [r2, #4]
 800496a:	f042 0204 	orr.w	r2, r2, #4
 800496e:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 8004970:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004974:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004978:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 800497c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004980:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004982:	f022 0207 	bic.w	r2, r2, #7
 8004986:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 8004988:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 800498c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004990:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004994:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004998:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800499a:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 800499c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80049a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80049a4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80049a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80049ac:	6912      	ldr	r2, [r2, #16]
 80049ae:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80049b2:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 80049b4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80049b8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80049bc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80049c0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80049c4:	6852      	ldr	r2, [r2, #4]
 80049c6:	f042 0201 	orr.w	r2, r2, #1
 80049ca:	605a      	str	r2, [r3, #4]

}
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop

080049d0 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 80049d0:	b480      	push	{r7}
 80049d2:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bc80      	pop	{r7}
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop

080049dc <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 80049e6:	f04f 0300 	mov.w	r3, #0
 80049ea:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 80049ec:	f04f 0300 	mov.w	r3, #0
 80049f0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 80049f8:	f04f 0304 	mov.w	r3, #4
 80049fc:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a02:	f023 0204 	bic.w	r2, r3, #4
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 8004a0a:	f107 020c 	add.w	r2, r7, #12
 8004a0e:	f107 0308 	add.w	r3, r7, #8
 8004a12:	6838      	ldr	r0, [r7, #0]
 8004a14:	4611      	mov	r1, r2
 8004a16:	461a      	mov	r2, r3
 8004a18:	f7ff fe9e 	bl	8004758 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a24:	f023 0303 	bic.w	r3, r3, #3
 8004a28:	697a      	ldr	r2, [r7, #20]
 8004a2a:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	691a      	ldr	r2, [r3, #16]
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8004a36:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	695a      	ldr	r2, [r3, #20]
 8004a44:	f248 03ff 	movw	r3, #33023	; 0x80ff
 8004a48:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b64      	cmp	r3, #100	; 0x64
 8004a56:	d80f      	bhi.n	8004a78 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004a62:	f04f 0300 	mov.w	r3, #0
 8004a66:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8004a6a:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	615a      	str	r2, [r3, #20]
 8004a76:	e00e      	b.n	8004a96 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004a82:	f04f 0300 	mov.w	r3, #0
 8004a86:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8004a8a:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a9a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	2b64      	cmp	r3, #100	; 0x64
 8004aa6:	d804      	bhi.n	8004ab2 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	63da      	str	r2, [r3, #60]	; 0x3c
 8004ab0:	e005      	b.n	8004abe <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ab6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 8004abe:	f04f 0300 	mov.w	r3, #0
 8004ac2:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac8:	f043 0204 	orr.w	r2, r3, #4
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 8004ad0:	693b      	ldr	r3, [r7, #16]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f107 0718 	add.w	r7, r7, #24
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 8004adc:	b480      	push	{r7}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8004ae6:	f04f 0300 	mov.w	r3, #0
 8004aea:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004af8:	f003 0308 	and.w	r3, r3, #8
 8004afc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 8004b04:	f04f 0300 	mov.w	r3, #0
 8004b08:	73fb      	strb	r3, [r7, #15]
 8004b0a:	e009      	b.n	8004b20 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	461a      	mov	r2, r3
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 8004b1a:	f04f 0301 	mov.w	r3, #1
 8004b1e:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 8004b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	f107 0714 	add.w	r7, r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop

08004b30 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8004b3a:	f04f 0300 	mov.w	r3, #0
 8004b3e:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d003      	beq.n	8004b5a <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 8004b52:	f04f 0300 	mov.w	r3, #0
 8004b56:	73fb      	strb	r3, [r7, #15]
       break;
 8004b58:	e019      	b.n	8004b8e <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004b60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b64:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 8004b6c:	f04f 0300 	mov.w	r3, #0
 8004b70:	73fb      	strb	r3, [r7, #15]
 8004b72:	e00c      	b.n	8004b8e <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	785b      	ldrb	r3, [r3, #1]
 8004b78:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 8004b88:	f04f 0301 	mov.w	r3, #1
 8004b8c:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 8004b8e:	7bfb      	ldrb	r3, [r7, #15]

}
 8004b90:	4618      	mov	r0, r3
 8004b92:	f107 0714 	add.w	r7, r7, #20
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 8004ba8:	f04f 0302 	mov.w	r3, #2
 8004bac:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8004bae:	f04f 0300 	mov.w	r3, #0
 8004bb2:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8004bba:	78fb      	ldrb	r3, [r7, #3]
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	d80d      	bhi.n	8004bdc <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bc4:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 8004bc6:	78fb      	ldrb	r3, [r7, #3]
 8004bc8:	f103 030a 	add.w	r3, r3, #10
 8004bcc:	f04f 0201 	mov.w	r2, #1
 8004bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]
 8004bda:	e035      	b.n	8004c48 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8004bdc:	78fb      	ldrb	r3, [r7, #3]
 8004bde:	2b06      	cmp	r3, #6
 8004be0:	d107      	bne.n	8004bf2 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004be6:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f003 0320 	and.w	r3, r3, #32
 8004bee:	613b      	str	r3, [r7, #16]
 8004bf0:	e02a      	b.n	8004c48 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8004bf2:	78fb      	ldrb	r3, [r7, #3]
 8004bf4:	2b05      	cmp	r3, #5
 8004bf6:	d107      	bne.n	8004c08 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bfc:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	613b      	str	r3, [r7, #16]
 8004c06:	e01f      	b.n	8004c48 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8004c08:	78fb      	ldrb	r3, [r7, #3]
 8004c0a:	2b08      	cmp	r3, #8
 8004c0c:	d80e      	bhi.n	8004c2c <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004c14:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 8004c16:	78fb      	ldrb	r3, [r7, #3]
 8004c18:	f1a3 0307 	sub.w	r3, r3, #7
 8004c1c:	f04f 0201 	mov.w	r2, #1
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	4013      	ands	r3, r2
 8004c28:	613b      	str	r3, [r7, #16]
 8004c2a:	e00d      	b.n	8004c48 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004c32:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004c34:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 8004c36:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004c3a:	f04f 0201 	mov.w	r2, #1
 8004c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	4013      	ands	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d002      	beq.n	8004c54 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 8004c4e:	f04f 0303 	mov.w	r3, #3
 8004c52:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8004c54:	697b      	ldr	r3, [r7, #20]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	f107 071c 	add.w	r7, r7, #28
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bc80      	pop	{r7}
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop

08004c64 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8004c76:	78fb      	ldrb	r3, [r7, #3]
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d809      	bhi.n	8004c90 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004c7c:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 8004c7e:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004c82:	f04f 0201 	mov.w	r2, #1
 8004c86:	fa02 f203 	lsl.w	r2, r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c8e:	e025      	b.n	8004cdc <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	2b06      	cmp	r3, #6
 8004c94:	d104      	bne.n	8004ca0 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f04f 0220 	mov.w	r2, #32
 8004c9c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c9e:	e01d      	b.n	8004cdc <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8004ca0:	78fb      	ldrb	r3, [r7, #3]
 8004ca2:	2b05      	cmp	r3, #5
 8004ca4:	d104      	bne.n	8004cb0 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f04f 0202 	mov.w	r2, #2
 8004cac:	64da      	str	r2, [r3, #76]	; 0x4c
 8004cae:	e015      	b.n	8004cdc <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8004cb0:	78fb      	ldrb	r3, [r7, #3]
 8004cb2:	2b08      	cmp	r3, #8
 8004cb4:	d809      	bhi.n	8004cca <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 8004cb6:	78fb      	ldrb	r3, [r7, #3]
 8004cb8:	f1a3 0307 	sub.w	r3, r3, #7
 8004cbc:	f04f 0201 	mov.w	r2, #1
 8004cc0:	fa02 f203 	lsl.w	r2, r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	64da      	str	r2, [r3, #76]	; 0x4c
 8004cc8:	e008      	b.n	8004cdc <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004cca:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 8004ccc:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004cd0:	f04f 0201 	mov.w	r2, #1
 8004cd4:	fa02 f203 	lsl.w	r2, r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 8004cdc:	f107 0714 	add.w	r7, r7, #20
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bc80      	pop	{r7}
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop

08004ce8 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f003 0307 	and.w	r3, r3, #7
 8004cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cf8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004cfc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8004d04:	68ba      	ldr	r2, [r7, #8]
 8004d06:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8004d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d20:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8004d22:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004d26:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004d2a:	68ba      	ldr	r2, [r7, #8]
 8004d2c:	60da      	str	r2, [r3, #12]
}
 8004d2e:	f107 0714 	add.w	r7, r7, #20
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bc80      	pop	{r7}
 8004d36:	4770      	bx	lr

08004d38 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8004d3c:	f04f 0001 	mov.w	r0, #1
 8004d40:	f7ff ffd2 	bl	8004ce8 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8004d44:	f000 f8b0 	bl	8004ea8 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8004d48:	f000 fb34 	bl	80053b4 <CLK001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8004d4c:	f7ff f870 	bl	8003e30 <SYSTM001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 8004d50:	f7ff fdd2 	bl	80048f8 <I2C001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8004d54:	f7ff fbe0 	bl	8004518 <NVIC002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8004d58:	f000 f808 	bl	8004d6c <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop

08004d60 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8004d64:	f000 fb26 	bl	80053b4 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop

08004d6c <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8004d72:	463b      	mov	r3, r7
 8004d74:	f04f 0200 	mov.w	r2, #0
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	f103 0304 	add.w	r3, r3, #4
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	601a      	str	r2, [r3, #0]
 8004d84:	f103 0304 	add.w	r3, r3, #4
 8004d88:	f04f 0200 	mov.w	r2, #0
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	f103 0304 	add.w	r3, r3, #4
 8004d92:	f04f 0200 	mov.w	r2, #0
 8004d96:	601a      	str	r2, [r3, #0]
 8004d98:	f103 0304 	add.w	r3, r3, #4
 8004d9c:	f04f 0200 	mov.w	r2, #0
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	f103 0304 	add.w	r3, r3, #4
 8004da6:	f04f 0200 	mov.w	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	f103 0304 	add.w	r3, r3, #4
                  
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004db6:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbc:	f003 030f 	and.w	r3, r3, #15
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8004dc4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004dc8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004dcc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004dd0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004dd4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004dd6:	f022 020f 	bic.w	r2, r2, #15
 8004dda:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
       						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8004ddc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004de0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004de4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004de8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004dec:	69d2      	ldr	r2, [r2, #28]
 8004dee:	f022 0207 	bic.w	r2, r2, #7
 8004df2:	f042 0201 	orr.w	r2, r2, #1
 8004df6:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
 8004df8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004dfc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004e00:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004e04:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004e08:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8004e0c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8004e10:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004e14:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004e18:	f042 0202 	orr.w	r2, r2, #2
 8004e1c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
 8004e20:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e24:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004e28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004e2c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004e30:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8004e34:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8004e38:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004e3c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004e40:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
                
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 8004e44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e48:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	f002 010f 	and.w	r1, r2, #15
 8004e52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004e56:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004e5a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004e5c:	f022 020f 	bic.w	r2, r2, #15
 8004e60:	430a      	orrs	r2, r1
 8004e62:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 8004e64:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004e68:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004e6c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004e70:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004e74:	6912      	ldr	r2, [r2, #16]
 8004e76:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8004e7a:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8004e7e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8004e80:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004e84:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004e88:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004e8c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004e90:	6912      	ldr	r2, [r2, #16]
 8004e92:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8004e96:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 8004e9a:	611a      	str	r2, [r3, #16]
					      
   	 
            	         
                                              
}
 8004e9c:	f107 071c 	add.w	r7, r7, #28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bc80      	pop	{r7}
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop

08004ea8 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{        
 8004ea8:	b480      	push	{r7}
 8004eaa:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                       
}
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bc80      	pop	{r7}
 8004eb0:	4770      	bx	lr
 8004eb2:	bf00      	nop

08004eb4 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8004ebc:	f04f 0300 	mov.w	r3, #0
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	e007      	b.n	8004ed4 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004ec4:	bf00      	nop
 8004ec6:	bf00      	nop
 8004ec8:	bf00      	nop
 8004eca:	bf00      	nop
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f103 0301 	add.w	r3, r3, #1
 8004ed2:	60fb      	str	r3, [r7, #12]
 8004ed4:	68fa      	ldr	r2, [r7, #12]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d3f3      	bcc.n	8004ec4 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8004edc:	f107 0714 	add.w	r7, r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bc80      	pop	{r7}
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop

08004ee8 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8004eee:	f04f 0301 	mov.w	r3, #1
 8004ef2:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8004ef4:	f244 7310 	movw	r3, #18192	; 0x4710
 8004ef8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	f04f 0302 	mov.w	r3, #2
 8004f02:	f2c0 0301 	movt	r3, #1
 8004f06:	4013      	ands	r3, r2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d002      	beq.n	8004f12 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8004f0c:	f04f 0300 	mov.w	r3, #0
 8004f10:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8004f12:	687b      	ldr	r3, [r7, #4]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	f107 070c 	add.w	r7, r7, #12
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bc80      	pop	{r7}
 8004f1e:	4770      	bx	lr

08004f20 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8004f24:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8004f28:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10b      	bne.n	8004f4e <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8004f36:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8004f3a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f3e:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8004f42:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f46:	6852      	ldr	r2, [r2, #4]
 8004f48:	f042 0201 	orr.w	r2, r2, #1
 8004f4c:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8004f4e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004f52:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00b      	beq.n	8004f78 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8004f60:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004f64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f68:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8004f6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f70:	6892      	ldr	r2, [r2, #8]
 8004f72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f76:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8004f78:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f80:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f88:	6852      	ldr	r2, [r2, #4]
 8004f8a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8004f8e:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8004f90:	f04f 0064 	mov.w	r0, #100	; 0x64
 8004f94:	f7ff ff8e 	bl	8004eb4 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8004f98:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fa0:	f244 7210 	movw	r2, #18192	; 0x4710
 8004fa4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004fa8:	6852      	ldr	r2, [r2, #4]
 8004faa:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004fae:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop

08004fb4 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8004fba:	f04f 0301 	mov.w	r3, #1
 8004fbe:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8004fc0:	f244 7310 	movw	r3, #18192	; 0x4710
 8004fc4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fc8:	f244 7210 	movw	r2, #18192	; 0x4710
 8004fcc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004fd0:	6852      	ldr	r2, [r2, #4]
 8004fd2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004fd6:	f022 0202 	bic.w	r2, r2, #2
 8004fda:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8004fdc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004fe0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d054      	beq.n	8005098 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8004fee:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004ff2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ff6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004ffa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004ffe:	6852      	ldr	r2, [r2, #4]
 8005000:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005004:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8005006:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800500a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800500e:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005012:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005016:	6852      	ldr	r2, [r2, #4]
 8005018:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800501c:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 800501e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005022:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005026:	f244 7210 	movw	r2, #18192	; 0x4710
 800502a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800502e:	68d2      	ldr	r2, [r2, #12]
 8005030:	f022 0201 	bic.w	r2, r2, #1
 8005034:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8005036:	f244 7310 	movw	r3, #18192	; 0x4710
 800503a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800503e:	f244 7210 	movw	r2, #18192	; 0x4710
 8005042:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005046:	6852      	ldr	r2, [r2, #4]
 8005048:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800504c:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 800504e:	f244 6350 	movw	r3, #18000	; 0x4650
 8005052:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8005054:	f04f 000a 	mov.w	r0, #10
 8005058:	f7ff ff2c 	bl	8004eb4 <CLK001_Delay>
        timeout_count--;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005062:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8005064:	f244 7310 	movw	r3, #18192	; 0x4710
 8005068:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8005072:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005076:	d002      	beq.n	800507e <CLK001_SetMainPLLClkSrc+0xca>
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1ea      	bne.n	8005054 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800507e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005082:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800508c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005090:	d002      	beq.n	8005098 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8005092:	f04f 0300 	mov.w	r3, #0
 8005096:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8005098:	687b      	ldr	r3, [r7, #4]
}
 800509a:	4618      	mov	r0, r3
 800509c:	f107 0708 	add.w	r7, r7, #8
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80050aa:	f04f 0301 	mov.w	r3, #1
 80050ae:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 80050b0:	f244 7310 	movw	r3, #18192	; 0x4710
 80050b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f040 8097 	bne.w	80051f2 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80050c4:	f240 0348 	movw	r3, #72	; 0x48
 80050c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050cc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80050d0:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80050d4:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 80050d6:	f240 0348 	movw	r3, #72	; 0x48
 80050da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	f649 7381 	movw	r3, #40833	; 0x9f81
 80050e4:	f2c1 635e 	movt	r3, #5726	; 0x165e
 80050e8:	fba3 1302 	umull	r1, r3, r3, r2
 80050ec:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80050f0:	f103 32ff 	add.w	r2, r3, #4294967295
 80050f4:	f240 034c 	movw	r3, #76	; 0x4c
 80050f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050fc:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80050fe:	f244 7310 	movw	r3, #18192	; 0x4710
 8005102:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005106:	f244 7210 	movw	r2, #18192	; 0x4710
 800510a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800510e:	6852      	ldr	r2, [r2, #4]
 8005110:	f042 0201 	orr.w	r2, r2, #1
 8005114:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8005116:	f244 7310 	movw	r3, #18192	; 0x4710
 800511a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800511e:	f244 7210 	movw	r2, #18192	; 0x4710
 8005122:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005126:	6852      	ldr	r2, [r2, #4]
 8005128:	f042 0210 	orr.w	r2, r2, #16
 800512c:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800512e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005132:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8005136:	f240 024c 	movw	r2, #76	; 0x4c
 800513a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800513e:	6812      	ldr	r2, [r2, #0]
 8005140:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8005144:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8005148:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800514a:	f244 7310 	movw	r3, #18192	; 0x4710
 800514e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005152:	f244 7210 	movw	r2, #18192	; 0x4710
 8005156:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800515a:	6852      	ldr	r2, [r2, #4]
 800515c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005160:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8005162:	f244 7310 	movw	r3, #18192	; 0x4710
 8005166:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800516a:	f244 7210 	movw	r2, #18192	; 0x4710
 800516e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005172:	6852      	ldr	r2, [r2, #4]
 8005174:	f022 0210 	bic.w	r2, r2, #16
 8005178:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800517a:	f244 7310 	movw	r3, #18192	; 0x4710
 800517e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005182:	f244 7210 	movw	r2, #18192	; 0x4710
 8005186:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800518a:	6852      	ldr	r2, [r2, #4]
 800518c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005190:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8005192:	f244 6350 	movw	r3, #18000	; 0x4650
 8005196:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8005198:	f04f 000a 	mov.w	r0, #10
 800519c:	f7ff fe8a 	bl	8004eb4 <CLK001_Delay>
        timeout_count--;
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80051a6:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 80051a8:	f244 7310 	movw	r3, #18192	; 0x4710
 80051ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d102      	bne.n	80051c0 <CLK001_ConfigMainPLL+0x11c>
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1eb      	bne.n	8005198 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 80051c0:	f244 7310 	movw	r3, #18192	; 0x4710
 80051c4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0304 	and.w	r3, r3, #4
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00c      	beq.n	80051ec <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80051d2:	f244 7310 	movw	r3, #18192	; 0x4710
 80051d6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80051da:	f244 7210 	movw	r2, #18192	; 0x4710
 80051de:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80051e2:	6852      	ldr	r2, [r2, #4]
 80051e4:	f022 0201 	bic.w	r2, r2, #1
 80051e8:	605a      	str	r2, [r3, #4]
 80051ea:	e002      	b.n	80051f2 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 80051ec:	f04f 0300 	mov.w	r3, #0
 80051f0:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 80051f2:	687b      	ldr	r3, [r7, #4]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	f107 0708 	add.w	r7, r7, #8
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop

08005200 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8005206:	f04f 0301 	mov.w	r3, #1
 800520a:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800520c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005210:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005214:	f244 7210 	movw	r2, #18192	; 0x4710
 8005218:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800521c:	6852      	ldr	r2, [r2, #4]
 800521e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005222:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8005224:	f240 0348 	movw	r3, #72	; 0x48
 8005228:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800522c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005230:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8005234:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8005236:	f04f 0064 	mov.w	r0, #100	; 0x64
 800523a:	f7ff fe3b 	bl	8004eb4 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 800523e:	f240 0348 	movw	r3, #72	; 0x48
 8005242:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800524c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8005250:	f2c0 131e 	movt	r3, #286	; 0x11e
 8005254:	fba3 1302 	umull	r1, r3, r3, r2
 8005258:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800525c:	f103 32ff 	add.w	r2, r3, #4294967295
 8005260:	f240 034c 	movw	r3, #76	; 0x4c
 8005264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005268:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800526a:	f244 7310 	movw	r3, #18192	; 0x4710
 800526e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8005272:	f240 024c 	movw	r2, #76	; 0x4c
 8005276:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800527a:	6812      	ldr	r2, [r2, #0]
 800527c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8005280:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8005284:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8005286:	f04f 0064 	mov.w	r0, #100	; 0x64
 800528a:	f7ff fe13 	bl	8004eb4 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 800528e:	f240 0348 	movw	r3, #72	; 0x48
 8005292:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800529c:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80052a0:	f2c0 03be 	movt	r3, #190	; 0xbe
 80052a4:	fba3 1302 	umull	r1, r3, r3, r2
 80052a8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80052ac:	f103 32ff 	add.w	r2, r3, #4294967295
 80052b0:	f240 034c 	movw	r3, #76	; 0x4c
 80052b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052b8:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80052ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80052be:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 80052c2:	f240 024c 	movw	r2, #76	; 0x4c
 80052c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80052ca:	6812      	ldr	r2, [r2, #0]
 80052cc:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80052d0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80052d4:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 80052d6:	f04f 0096 	mov.w	r0, #150	; 0x96
 80052da:	f7ff fdeb 	bl	8004eb4 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80052de:	f244 7310 	movw	r3, #18192	; 0x4710
 80052e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80052e6:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 80052ea:	f2c0 0203 	movt	r2, #3
 80052ee:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80052f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80052f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80052fe:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8005302:	2b00      	cmp	r3, #0
 8005304:	d11e      	bne.n	8005344 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8005306:	f244 7310 	movw	r3, #18192	; 0x4710
 800530a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8005314:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8005318:	2b27      	cmp	r3, #39	; 0x27
 800531a:	d113      	bne.n	8005344 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 800531c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005320:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10a      	bne.n	8005344 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 800532e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005332:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800533c:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8005340:	2b03      	cmp	r3, #3
 8005342:	d002      	beq.n	800534a <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8005344:	f04f 0300 	mov.w	r3, #0
 8005348:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 800534a:	f244 1360 	movw	r3, #16736	; 0x4160
 800534e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005352:	f04f 0205 	mov.w	r2, #5
 8005356:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8005358:	687b      	ldr	r3, [r7, #4]
}
 800535a:	4618      	mov	r0, r3
 800535c:	f107 0708 	add.w	r7, r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 800536a:	f04f 0301 	mov.w	r3, #1
 800536e:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8005370:	f7ff fdd6 	bl	8004f20 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8005374:	f04f 0064 	mov.w	r0, #100	; 0x64
 8005378:	f7ff fd9c 	bl	8004eb4 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 800537c:	f7ff fe1a 	bl	8004fb4 <CLK001_SetMainPLLClkSrc>
 8005380:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8005382:	f7ff fe8f 	bl	80050a4 <CLK001_ConfigMainPLL>
 8005386:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8005388:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800538c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005390:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005394:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005398:	68d2      	ldr	r2, [r2, #12]
 800539a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800539e:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 80053a0:	f7ff ff2e 	bl	8005200 <CLK001_FreqStepupMainPLL>
 80053a4:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 80053a6:	687b      	ldr	r3, [r7, #4]
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	f107 0708 	add.w	r7, r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop

080053b4 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 80053ba:	f04f 0300 	mov.w	r3, #0
 80053be:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 80053c0:	f7ff fd92 	bl	8004ee8 <CLK001_SysClk_Valid>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d105      	bne.n	80053d6 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 80053ca:	f7ff ffcb 	bl	8005364 <CLK001_SysClk_Init>
 80053ce:	4603      	mov	r3, r0
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 80053d6:	f7fd fe75 	bl	80030c4 <SystemCoreClockUpdate>
}
 80053da:	f107 0708 	add.w	r7, r7, #8
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop

080053e4 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 80053e4:	b480      	push	{r7}
 80053e6:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 80053e8:	f04f 0300 	mov.w	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bc80      	pop	{r7}
 80053f2:	4770      	bx	lr
 80053f4:	0000      	movs	r0, r0
	...

080053f8 <ceil>:
 80053f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053fc:	f3c1 590a 	ubfx	r9, r1, #20, #11
 8005400:	f2a9 36ff 	subw	r6, r9, #1023	; 0x3ff
 8005404:	2e13      	cmp	r6, #19
 8005406:	4602      	mov	r2, r0
 8005408:	460b      	mov	r3, r1
 800540a:	4604      	mov	r4, r0
 800540c:	460d      	mov	r5, r1
 800540e:	460f      	mov	r7, r1
 8005410:	468a      	mov	sl, r1
 8005412:	4680      	mov	r8, r0
 8005414:	dc27      	bgt.n	8005466 <ceil+0x6e>
 8005416:	2e00      	cmp	r6, #0
 8005418:	db59      	blt.n	80054ce <ceil+0xd6>
 800541a:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800541e:	f2c0 040f 	movt	r4, #15
 8005422:	fa44 f406 	asr.w	r4, r4, r6
 8005426:	ea04 0501 	and.w	r5, r4, r1
 800542a:	4305      	orrs	r5, r0
 800542c:	d017      	beq.n	800545e <ceil+0x66>
 800542e:	a338      	add	r3, pc, #224	; (adr r3, 8005510 <ceil+0x118>)
 8005430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005434:	f000 f8c6 	bl	80055c4 <__adddf3>
 8005438:	2200      	movs	r2, #0
 800543a:	2300      	movs	r3, #0
 800543c:	f000 fd04 	bl	8005e48 <__aeabi_dcmpgt>
 8005440:	b158      	cbz	r0, 800545a <ceil+0x62>
 8005442:	2f00      	cmp	r7, #0
 8005444:	dd05      	ble.n	8005452 <ceil+0x5a>
 8005446:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800544a:	fa43 f606 	asr.w	r6, r3, r6
 800544e:	eb07 0a06 	add.w	sl, r7, r6
 8005452:	ea2a 0704 	bic.w	r7, sl, r4
 8005456:	f04f 0800 	mov.w	r8, #0
 800545a:	463b      	mov	r3, r7
 800545c:	4642      	mov	r2, r8
 800545e:	4610      	mov	r0, r2
 8005460:	4619      	mov	r1, r3
 8005462:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005466:	2e33      	cmp	r6, #51	; 0x33
 8005468:	dd07      	ble.n	800547a <ceil+0x82>
 800546a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800546e:	d1f6      	bne.n	800545e <ceil+0x66>
 8005470:	f000 f8a8 	bl	80055c4 <__adddf3>
 8005474:	4602      	mov	r2, r0
 8005476:	460b      	mov	r3, r1
 8005478:	e7f1      	b.n	800545e <ceil+0x66>
 800547a:	f2a9 4c13 	subw	ip, r9, #1043	; 0x413
 800547e:	f04f 3bff 	mov.w	fp, #4294967295
 8005482:	fa2b fb0c 	lsr.w	fp, fp, ip
 8005486:	ea1b 0f00 	tst.w	fp, r0
 800548a:	d0e8      	beq.n	800545e <ceil+0x66>
 800548c:	a320      	add	r3, pc, #128	; (adr r3, 8005510 <ceil+0x118>)
 800548e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005492:	f000 f897 	bl	80055c4 <__adddf3>
 8005496:	2200      	movs	r2, #0
 8005498:	2300      	movs	r3, #0
 800549a:	f000 fcd5 	bl	8005e48 <__aeabi_dcmpgt>
 800549e:	2800      	cmp	r0, #0
 80054a0:	d0db      	beq.n	800545a <ceil+0x62>
 80054a2:	2d00      	cmp	r5, #0
 80054a4:	dd0d      	ble.n	80054c2 <ceil+0xca>
 80054a6:	2e14      	cmp	r6, #20
 80054a8:	d009      	beq.n	80054be <ceil+0xc6>
 80054aa:	f5c9 6986 	rsb	r9, r9, #1072	; 0x430
 80054ae:	2401      	movs	r4, #1
 80054b0:	f109 0903 	add.w	r9, r9, #3
 80054b4:	fa04 f009 	lsl.w	r0, r4, r9
 80054b8:	eb10 0408 	adds.w	r4, r0, r8
 80054bc:	d301      	bcc.n	80054c2 <ceil+0xca>
 80054be:	f10a 0a01 	add.w	sl, sl, #1
 80054c2:	ea24 080b 	bic.w	r8, r4, fp
 80054c6:	4657      	mov	r7, sl
 80054c8:	463b      	mov	r3, r7
 80054ca:	4642      	mov	r2, r8
 80054cc:	e7c7      	b.n	800545e <ceil+0x66>
 80054ce:	a310      	add	r3, pc, #64	; (adr r3, 8005510 <ceil+0x118>)
 80054d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d4:	f000 f876 	bl	80055c4 <__adddf3>
 80054d8:	2200      	movs	r2, #0
 80054da:	2300      	movs	r3, #0
 80054dc:	f000 fcb4 	bl	8005e48 <__aeabi_dcmpgt>
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d0ba      	beq.n	800545a <ceil+0x62>
 80054e4:	2d00      	cmp	r5, #0
 80054e6:	db0b      	blt.n	8005500 <ceil+0x108>
 80054e8:	2100      	movs	r1, #0
 80054ea:	ea44 0205 	orr.w	r2, r4, r5
 80054ee:	428a      	cmp	r2, r1
 80054f0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80054f4:	bf18      	it	ne
 80054f6:	f04f 0800 	movne.w	r8, #0
 80054fa:	bf18      	it	ne
 80054fc:	460f      	movne	r7, r1
 80054fe:	e7ac      	b.n	800545a <ceil+0x62>
 8005500:	f04f 0800 	mov.w	r8, #0
 8005504:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8005508:	e7a7      	b.n	800545a <ceil+0x62>
 800550a:	bf00      	nop
 800550c:	f3af 8000 	nop.w
 8005510:	8800759c 	.word	0x8800759c
 8005514:	7e37e43c 	.word	0x7e37e43c

08005518 <round>:
 8005518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551a:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800551e:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
 8005522:	2d13      	cmp	r5, #19
 8005524:	4602      	mov	r2, r0
 8005526:	460b      	mov	r3, r1
 8005528:	4604      	mov	r4, r0
 800552a:	460e      	mov	r6, r1
 800552c:	dc16      	bgt.n	800555c <round+0x44>
 800552e:	2d00      	cmp	r5, #0
 8005530:	db35      	blt.n	800559e <round+0x86>
 8005532:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005536:	f2c0 000f 	movt	r0, #15
 800553a:	fa40 f005 	asr.w	r0, r0, r5
 800553e:	4208      	tst	r0, r1
 8005540:	d02a      	beq.n	8005598 <round+0x80>
 8005542:	f44f 2400 	mov.w	r4, #524288	; 0x80000
 8005546:	fa44 f505 	asr.w	r5, r4, r5
 800554a:	19ae      	adds	r6, r5, r6
 800554c:	ea26 0600 	bic.w	r6, r6, r0
 8005550:	2400      	movs	r4, #0
 8005552:	4633      	mov	r3, r6
 8005554:	4622      	mov	r2, r4
 8005556:	4610      	mov	r0, r2
 8005558:	4619      	mov	r1, r3
 800555a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800555c:	2d33      	cmp	r5, #51	; 0x33
 800555e:	dd07      	ble.n	8005570 <round+0x58>
 8005560:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8005564:	d1f7      	bne.n	8005556 <round+0x3e>
 8005566:	f000 f82d 	bl	80055c4 <__adddf3>
 800556a:	4602      	mov	r2, r0
 800556c:	460b      	mov	r3, r1
 800556e:	e7f2      	b.n	8005556 <round+0x3e>
 8005570:	f2a7 4113 	subw	r1, r7, #1043	; 0x413
 8005574:	f04f 30ff 	mov.w	r0, #4294967295
 8005578:	fa20 f101 	lsr.w	r1, r0, r1
 800557c:	4211      	tst	r1, r2
 800557e:	d0ea      	beq.n	8005556 <round+0x3e>
 8005580:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
 8005584:	2301      	movs	r3, #1
 8005586:	1cba      	adds	r2, r7, #2
 8005588:	fa03 f702 	lsl.w	r7, r3, r2
 800558c:	193c      	adds	r4, r7, r4
 800558e:	bf28      	it	cs
 8005590:	18f6      	addcs	r6, r6, r3
 8005592:	ea24 0401 	bic.w	r4, r4, r1
 8005596:	e7dc      	b.n	8005552 <round+0x3a>
 8005598:	2a00      	cmp	r2, #0
 800559a:	d1d2      	bne.n	8005542 <round+0x2a>
 800559c:	e7db      	b.n	8005556 <round+0x3e>
 800559e:	1c6b      	adds	r3, r5, #1
 80055a0:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80055a4:	d001      	beq.n	80055aa <round+0x92>
 80055a6:	2400      	movs	r4, #0
 80055a8:	e7d3      	b.n	8005552 <round+0x3a>
 80055aa:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 80055ae:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 80055b2:	2400      	movs	r4, #0
 80055b4:	e7cd      	b.n	8005552 <round+0x3a>
 80055b6:	bf00      	nop

080055b8 <__aeabi_drsub>:
 80055b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80055bc:	e002      	b.n	80055c4 <__adddf3>
 80055be:	bf00      	nop

080055c0 <__aeabi_dsub>:
 80055c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080055c4 <__adddf3>:
 80055c4:	b530      	push	{r4, r5, lr}
 80055c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80055ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80055ce:	ea94 0f05 	teq	r4, r5
 80055d2:	bf08      	it	eq
 80055d4:	ea90 0f02 	teqeq	r0, r2
 80055d8:	bf1f      	itttt	ne
 80055da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80055de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80055e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80055e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80055ea:	f000 80e2 	beq.w	80057b2 <__adddf3+0x1ee>
 80055ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80055f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80055f6:	bfb8      	it	lt
 80055f8:	426d      	neglt	r5, r5
 80055fa:	dd0c      	ble.n	8005616 <__adddf3+0x52>
 80055fc:	442c      	add	r4, r5
 80055fe:	ea80 0202 	eor.w	r2, r0, r2
 8005602:	ea81 0303 	eor.w	r3, r1, r3
 8005606:	ea82 0000 	eor.w	r0, r2, r0
 800560a:	ea83 0101 	eor.w	r1, r3, r1
 800560e:	ea80 0202 	eor.w	r2, r0, r2
 8005612:	ea81 0303 	eor.w	r3, r1, r3
 8005616:	2d36      	cmp	r5, #54	; 0x36
 8005618:	bf88      	it	hi
 800561a:	bd30      	pophi	{r4, r5, pc}
 800561c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8005620:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005624:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8005628:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800562c:	d002      	beq.n	8005634 <__adddf3+0x70>
 800562e:	4240      	negs	r0, r0
 8005630:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005634:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8005638:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800563c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8005640:	d002      	beq.n	8005648 <__adddf3+0x84>
 8005642:	4252      	negs	r2, r2
 8005644:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8005648:	ea94 0f05 	teq	r4, r5
 800564c:	f000 80a7 	beq.w	800579e <__adddf3+0x1da>
 8005650:	f1a4 0401 	sub.w	r4, r4, #1
 8005654:	f1d5 0e20 	rsbs	lr, r5, #32
 8005658:	db0d      	blt.n	8005676 <__adddf3+0xb2>
 800565a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800565e:	fa22 f205 	lsr.w	r2, r2, r5
 8005662:	1880      	adds	r0, r0, r2
 8005664:	f141 0100 	adc.w	r1, r1, #0
 8005668:	fa03 f20e 	lsl.w	r2, r3, lr
 800566c:	1880      	adds	r0, r0, r2
 800566e:	fa43 f305 	asr.w	r3, r3, r5
 8005672:	4159      	adcs	r1, r3
 8005674:	e00e      	b.n	8005694 <__adddf3+0xd0>
 8005676:	f1a5 0520 	sub.w	r5, r5, #32
 800567a:	f10e 0e20 	add.w	lr, lr, #32
 800567e:	2a01      	cmp	r2, #1
 8005680:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005684:	bf28      	it	cs
 8005686:	f04c 0c02 	orrcs.w	ip, ip, #2
 800568a:	fa43 f305 	asr.w	r3, r3, r5
 800568e:	18c0      	adds	r0, r0, r3
 8005690:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005694:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005698:	d507      	bpl.n	80056aa <__adddf3+0xe6>
 800569a:	f04f 0e00 	mov.w	lr, #0
 800569e:	f1dc 0c00 	rsbs	ip, ip, #0
 80056a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80056a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80056aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80056ae:	d31b      	bcc.n	80056e8 <__adddf3+0x124>
 80056b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80056b4:	d30c      	bcc.n	80056d0 <__adddf3+0x10c>
 80056b6:	0849      	lsrs	r1, r1, #1
 80056b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80056bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80056c0:	f104 0401 	add.w	r4, r4, #1
 80056c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80056c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80056cc:	f080 809a 	bcs.w	8005804 <__adddf3+0x240>
 80056d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80056d4:	bf08      	it	eq
 80056d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80056da:	f150 0000 	adcs.w	r0, r0, #0
 80056de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80056e2:	ea41 0105 	orr.w	r1, r1, r5
 80056e6:	bd30      	pop	{r4, r5, pc}
 80056e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80056ec:	4140      	adcs	r0, r0
 80056ee:	eb41 0101 	adc.w	r1, r1, r1
 80056f2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80056f6:	f1a4 0401 	sub.w	r4, r4, #1
 80056fa:	d1e9      	bne.n	80056d0 <__adddf3+0x10c>
 80056fc:	f091 0f00 	teq	r1, #0
 8005700:	bf04      	itt	eq
 8005702:	4601      	moveq	r1, r0
 8005704:	2000      	moveq	r0, #0
 8005706:	fab1 f381 	clz	r3, r1
 800570a:	bf08      	it	eq
 800570c:	3320      	addeq	r3, #32
 800570e:	f1a3 030b 	sub.w	r3, r3, #11
 8005712:	f1b3 0220 	subs.w	r2, r3, #32
 8005716:	da0c      	bge.n	8005732 <__adddf3+0x16e>
 8005718:	320c      	adds	r2, #12
 800571a:	dd08      	ble.n	800572e <__adddf3+0x16a>
 800571c:	f102 0c14 	add.w	ip, r2, #20
 8005720:	f1c2 020c 	rsb	r2, r2, #12
 8005724:	fa01 f00c 	lsl.w	r0, r1, ip
 8005728:	fa21 f102 	lsr.w	r1, r1, r2
 800572c:	e00c      	b.n	8005748 <__adddf3+0x184>
 800572e:	f102 0214 	add.w	r2, r2, #20
 8005732:	bfd8      	it	le
 8005734:	f1c2 0c20 	rsble	ip, r2, #32
 8005738:	fa01 f102 	lsl.w	r1, r1, r2
 800573c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8005740:	bfdc      	itt	le
 8005742:	ea41 010c 	orrle.w	r1, r1, ip
 8005746:	4090      	lslle	r0, r2
 8005748:	1ae4      	subs	r4, r4, r3
 800574a:	bfa2      	ittt	ge
 800574c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8005750:	4329      	orrge	r1, r5
 8005752:	bd30      	popge	{r4, r5, pc}
 8005754:	ea6f 0404 	mvn.w	r4, r4
 8005758:	3c1f      	subs	r4, #31
 800575a:	da1c      	bge.n	8005796 <__adddf3+0x1d2>
 800575c:	340c      	adds	r4, #12
 800575e:	dc0e      	bgt.n	800577e <__adddf3+0x1ba>
 8005760:	f104 0414 	add.w	r4, r4, #20
 8005764:	f1c4 0220 	rsb	r2, r4, #32
 8005768:	fa20 f004 	lsr.w	r0, r0, r4
 800576c:	fa01 f302 	lsl.w	r3, r1, r2
 8005770:	ea40 0003 	orr.w	r0, r0, r3
 8005774:	fa21 f304 	lsr.w	r3, r1, r4
 8005778:	ea45 0103 	orr.w	r1, r5, r3
 800577c:	bd30      	pop	{r4, r5, pc}
 800577e:	f1c4 040c 	rsb	r4, r4, #12
 8005782:	f1c4 0220 	rsb	r2, r4, #32
 8005786:	fa20 f002 	lsr.w	r0, r0, r2
 800578a:	fa01 f304 	lsl.w	r3, r1, r4
 800578e:	ea40 0003 	orr.w	r0, r0, r3
 8005792:	4629      	mov	r1, r5
 8005794:	bd30      	pop	{r4, r5, pc}
 8005796:	fa21 f004 	lsr.w	r0, r1, r4
 800579a:	4629      	mov	r1, r5
 800579c:	bd30      	pop	{r4, r5, pc}
 800579e:	f094 0f00 	teq	r4, #0
 80057a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80057a6:	bf06      	itte	eq
 80057a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80057ac:	3401      	addeq	r4, #1
 80057ae:	3d01      	subne	r5, #1
 80057b0:	e74e      	b.n	8005650 <__adddf3+0x8c>
 80057b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80057b6:	bf18      	it	ne
 80057b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80057bc:	d029      	beq.n	8005812 <__adddf3+0x24e>
 80057be:	ea94 0f05 	teq	r4, r5
 80057c2:	bf08      	it	eq
 80057c4:	ea90 0f02 	teqeq	r0, r2
 80057c8:	d005      	beq.n	80057d6 <__adddf3+0x212>
 80057ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80057ce:	bf04      	itt	eq
 80057d0:	4619      	moveq	r1, r3
 80057d2:	4610      	moveq	r0, r2
 80057d4:	bd30      	pop	{r4, r5, pc}
 80057d6:	ea91 0f03 	teq	r1, r3
 80057da:	bf1e      	ittt	ne
 80057dc:	2100      	movne	r1, #0
 80057de:	2000      	movne	r0, #0
 80057e0:	bd30      	popne	{r4, r5, pc}
 80057e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80057e6:	d105      	bne.n	80057f4 <__adddf3+0x230>
 80057e8:	0040      	lsls	r0, r0, #1
 80057ea:	4149      	adcs	r1, r1
 80057ec:	bf28      	it	cs
 80057ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80057f2:	bd30      	pop	{r4, r5, pc}
 80057f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80057f8:	bf3c      	itt	cc
 80057fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80057fe:	bd30      	popcc	{r4, r5, pc}
 8005800:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005804:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8005808:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800580c:	f04f 0000 	mov.w	r0, #0
 8005810:	bd30      	pop	{r4, r5, pc}
 8005812:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005816:	bf1a      	itte	ne
 8005818:	4619      	movne	r1, r3
 800581a:	4610      	movne	r0, r2
 800581c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8005820:	bf1c      	itt	ne
 8005822:	460b      	movne	r3, r1
 8005824:	4602      	movne	r2, r0
 8005826:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800582a:	bf06      	itte	eq
 800582c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8005830:	ea91 0f03 	teqeq	r1, r3
 8005834:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8005838:	bd30      	pop	{r4, r5, pc}
 800583a:	bf00      	nop

0800583c <__aeabi_ui2d>:
 800583c:	f090 0f00 	teq	r0, #0
 8005840:	bf04      	itt	eq
 8005842:	2100      	moveq	r1, #0
 8005844:	4770      	bxeq	lr
 8005846:	b530      	push	{r4, r5, lr}
 8005848:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800584c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005850:	f04f 0500 	mov.w	r5, #0
 8005854:	f04f 0100 	mov.w	r1, #0
 8005858:	e750      	b.n	80056fc <__adddf3+0x138>
 800585a:	bf00      	nop

0800585c <__aeabi_i2d>:
 800585c:	f090 0f00 	teq	r0, #0
 8005860:	bf04      	itt	eq
 8005862:	2100      	moveq	r1, #0
 8005864:	4770      	bxeq	lr
 8005866:	b530      	push	{r4, r5, lr}
 8005868:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800586c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005870:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8005874:	bf48      	it	mi
 8005876:	4240      	negmi	r0, r0
 8005878:	f04f 0100 	mov.w	r1, #0
 800587c:	e73e      	b.n	80056fc <__adddf3+0x138>
 800587e:	bf00      	nop

08005880 <__aeabi_f2d>:
 8005880:	0042      	lsls	r2, r0, #1
 8005882:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8005886:	ea4f 0131 	mov.w	r1, r1, rrx
 800588a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800588e:	bf1f      	itttt	ne
 8005890:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8005894:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005898:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800589c:	4770      	bxne	lr
 800589e:	f092 0f00 	teq	r2, #0
 80058a2:	bf14      	ite	ne
 80058a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80058a8:	4770      	bxeq	lr
 80058aa:	b530      	push	{r4, r5, lr}
 80058ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80058b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80058b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80058b8:	e720      	b.n	80056fc <__adddf3+0x138>
 80058ba:	bf00      	nop

080058bc <__aeabi_ul2d>:
 80058bc:	ea50 0201 	orrs.w	r2, r0, r1
 80058c0:	bf08      	it	eq
 80058c2:	4770      	bxeq	lr
 80058c4:	b530      	push	{r4, r5, lr}
 80058c6:	f04f 0500 	mov.w	r5, #0
 80058ca:	e00a      	b.n	80058e2 <__aeabi_l2d+0x16>

080058cc <__aeabi_l2d>:
 80058cc:	ea50 0201 	orrs.w	r2, r0, r1
 80058d0:	bf08      	it	eq
 80058d2:	4770      	bxeq	lr
 80058d4:	b530      	push	{r4, r5, lr}
 80058d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80058da:	d502      	bpl.n	80058e2 <__aeabi_l2d+0x16>
 80058dc:	4240      	negs	r0, r0
 80058de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80058e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80058e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80058ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80058ee:	f43f aedc 	beq.w	80056aa <__adddf3+0xe6>
 80058f2:	f04f 0203 	mov.w	r2, #3
 80058f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80058fa:	bf18      	it	ne
 80058fc:	3203      	addne	r2, #3
 80058fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005902:	bf18      	it	ne
 8005904:	3203      	addne	r2, #3
 8005906:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800590a:	f1c2 0320 	rsb	r3, r2, #32
 800590e:	fa00 fc03 	lsl.w	ip, r0, r3
 8005912:	fa20 f002 	lsr.w	r0, r0, r2
 8005916:	fa01 fe03 	lsl.w	lr, r1, r3
 800591a:	ea40 000e 	orr.w	r0, r0, lr
 800591e:	fa21 f102 	lsr.w	r1, r1, r2
 8005922:	4414      	add	r4, r2
 8005924:	e6c1      	b.n	80056aa <__adddf3+0xe6>
 8005926:	bf00      	nop

08005928 <__aeabi_dmul>:
 8005928:	b570      	push	{r4, r5, r6, lr}
 800592a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800592e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8005932:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8005936:	bf1d      	ittte	ne
 8005938:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800593c:	ea94 0f0c 	teqne	r4, ip
 8005940:	ea95 0f0c 	teqne	r5, ip
 8005944:	f000 f8de 	bleq	8005b04 <__aeabi_dmul+0x1dc>
 8005948:	442c      	add	r4, r5
 800594a:	ea81 0603 	eor.w	r6, r1, r3
 800594e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8005952:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8005956:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800595a:	bf18      	it	ne
 800595c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8005960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005964:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005968:	d038      	beq.n	80059dc <__aeabi_dmul+0xb4>
 800596a:	fba0 ce02 	umull	ip, lr, r0, r2
 800596e:	f04f 0500 	mov.w	r5, #0
 8005972:	fbe1 e502 	umlal	lr, r5, r1, r2
 8005976:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800597a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800597e:	f04f 0600 	mov.w	r6, #0
 8005982:	fbe1 5603 	umlal	r5, r6, r1, r3
 8005986:	f09c 0f00 	teq	ip, #0
 800598a:	bf18      	it	ne
 800598c:	f04e 0e01 	orrne.w	lr, lr, #1
 8005990:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8005994:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8005998:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800599c:	d204      	bcs.n	80059a8 <__aeabi_dmul+0x80>
 800599e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80059a2:	416d      	adcs	r5, r5
 80059a4:	eb46 0606 	adc.w	r6, r6, r6
 80059a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80059ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80059b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80059b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80059b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80059bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80059c0:	bf88      	it	hi
 80059c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80059c6:	d81e      	bhi.n	8005a06 <__aeabi_dmul+0xde>
 80059c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80059cc:	bf08      	it	eq
 80059ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80059d2:	f150 0000 	adcs.w	r0, r0, #0
 80059d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80059da:	bd70      	pop	{r4, r5, r6, pc}
 80059dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80059e0:	ea46 0101 	orr.w	r1, r6, r1
 80059e4:	ea40 0002 	orr.w	r0, r0, r2
 80059e8:	ea81 0103 	eor.w	r1, r1, r3
 80059ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80059f0:	bfc2      	ittt	gt
 80059f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80059f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80059fa:	bd70      	popgt	{r4, r5, r6, pc}
 80059fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005a00:	f04f 0e00 	mov.w	lr, #0
 8005a04:	3c01      	subs	r4, #1
 8005a06:	f300 80ab 	bgt.w	8005b60 <__aeabi_dmul+0x238>
 8005a0a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8005a0e:	bfde      	ittt	le
 8005a10:	2000      	movle	r0, #0
 8005a12:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8005a16:	bd70      	pople	{r4, r5, r6, pc}
 8005a18:	f1c4 0400 	rsb	r4, r4, #0
 8005a1c:	3c20      	subs	r4, #32
 8005a1e:	da35      	bge.n	8005a8c <__aeabi_dmul+0x164>
 8005a20:	340c      	adds	r4, #12
 8005a22:	dc1b      	bgt.n	8005a5c <__aeabi_dmul+0x134>
 8005a24:	f104 0414 	add.w	r4, r4, #20
 8005a28:	f1c4 0520 	rsb	r5, r4, #32
 8005a2c:	fa00 f305 	lsl.w	r3, r0, r5
 8005a30:	fa20 f004 	lsr.w	r0, r0, r4
 8005a34:	fa01 f205 	lsl.w	r2, r1, r5
 8005a38:	ea40 0002 	orr.w	r0, r0, r2
 8005a3c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8005a40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005a44:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005a48:	fa21 f604 	lsr.w	r6, r1, r4
 8005a4c:	eb42 0106 	adc.w	r1, r2, r6
 8005a50:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005a54:	bf08      	it	eq
 8005a56:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005a5a:	bd70      	pop	{r4, r5, r6, pc}
 8005a5c:	f1c4 040c 	rsb	r4, r4, #12
 8005a60:	f1c4 0520 	rsb	r5, r4, #32
 8005a64:	fa00 f304 	lsl.w	r3, r0, r4
 8005a68:	fa20 f005 	lsr.w	r0, r0, r5
 8005a6c:	fa01 f204 	lsl.w	r2, r1, r4
 8005a70:	ea40 0002 	orr.w	r0, r0, r2
 8005a74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005a78:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005a7c:	f141 0100 	adc.w	r1, r1, #0
 8005a80:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005a84:	bf08      	it	eq
 8005a86:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005a8a:	bd70      	pop	{r4, r5, r6, pc}
 8005a8c:	f1c4 0520 	rsb	r5, r4, #32
 8005a90:	fa00 f205 	lsl.w	r2, r0, r5
 8005a94:	ea4e 0e02 	orr.w	lr, lr, r2
 8005a98:	fa20 f304 	lsr.w	r3, r0, r4
 8005a9c:	fa01 f205 	lsl.w	r2, r1, r5
 8005aa0:	ea43 0302 	orr.w	r3, r3, r2
 8005aa4:	fa21 f004 	lsr.w	r0, r1, r4
 8005aa8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005aac:	fa21 f204 	lsr.w	r2, r1, r4
 8005ab0:	ea20 0002 	bic.w	r0, r0, r2
 8005ab4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8005ab8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005abc:	bf08      	it	eq
 8005abe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005ac2:	bd70      	pop	{r4, r5, r6, pc}
 8005ac4:	f094 0f00 	teq	r4, #0
 8005ac8:	d10f      	bne.n	8005aea <__aeabi_dmul+0x1c2>
 8005aca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8005ace:	0040      	lsls	r0, r0, #1
 8005ad0:	eb41 0101 	adc.w	r1, r1, r1
 8005ad4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005ad8:	bf08      	it	eq
 8005ada:	3c01      	subeq	r4, #1
 8005adc:	d0f7      	beq.n	8005ace <__aeabi_dmul+0x1a6>
 8005ade:	ea41 0106 	orr.w	r1, r1, r6
 8005ae2:	f095 0f00 	teq	r5, #0
 8005ae6:	bf18      	it	ne
 8005ae8:	4770      	bxne	lr
 8005aea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8005aee:	0052      	lsls	r2, r2, #1
 8005af0:	eb43 0303 	adc.w	r3, r3, r3
 8005af4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005af8:	bf08      	it	eq
 8005afa:	3d01      	subeq	r5, #1
 8005afc:	d0f7      	beq.n	8005aee <__aeabi_dmul+0x1c6>
 8005afe:	ea43 0306 	orr.w	r3, r3, r6
 8005b02:	4770      	bx	lr
 8005b04:	ea94 0f0c 	teq	r4, ip
 8005b08:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8005b0c:	bf18      	it	ne
 8005b0e:	ea95 0f0c 	teqne	r5, ip
 8005b12:	d00c      	beq.n	8005b2e <__aeabi_dmul+0x206>
 8005b14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005b18:	bf18      	it	ne
 8005b1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005b1e:	d1d1      	bne.n	8005ac4 <__aeabi_dmul+0x19c>
 8005b20:	ea81 0103 	eor.w	r1, r1, r3
 8005b24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005b28:	f04f 0000 	mov.w	r0, #0
 8005b2c:	bd70      	pop	{r4, r5, r6, pc}
 8005b2e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005b32:	bf06      	itte	eq
 8005b34:	4610      	moveq	r0, r2
 8005b36:	4619      	moveq	r1, r3
 8005b38:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005b3c:	d019      	beq.n	8005b72 <__aeabi_dmul+0x24a>
 8005b3e:	ea94 0f0c 	teq	r4, ip
 8005b42:	d102      	bne.n	8005b4a <__aeabi_dmul+0x222>
 8005b44:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8005b48:	d113      	bne.n	8005b72 <__aeabi_dmul+0x24a>
 8005b4a:	ea95 0f0c 	teq	r5, ip
 8005b4e:	d105      	bne.n	8005b5c <__aeabi_dmul+0x234>
 8005b50:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8005b54:	bf1c      	itt	ne
 8005b56:	4610      	movne	r0, r2
 8005b58:	4619      	movne	r1, r3
 8005b5a:	d10a      	bne.n	8005b72 <__aeabi_dmul+0x24a>
 8005b5c:	ea81 0103 	eor.w	r1, r1, r3
 8005b60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005b64:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8005b68:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005b6c:	f04f 0000 	mov.w	r0, #0
 8005b70:	bd70      	pop	{r4, r5, r6, pc}
 8005b72:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8005b76:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8005b7a:	bd70      	pop	{r4, r5, r6, pc}

08005b7c <__aeabi_ddiv>:
 8005b7c:	b570      	push	{r4, r5, r6, lr}
 8005b7e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005b82:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8005b86:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8005b8a:	bf1d      	ittte	ne
 8005b8c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8005b90:	ea94 0f0c 	teqne	r4, ip
 8005b94:	ea95 0f0c 	teqne	r5, ip
 8005b98:	f000 f8a7 	bleq	8005cea <__aeabi_ddiv+0x16e>
 8005b9c:	eba4 0405 	sub.w	r4, r4, r5
 8005ba0:	ea81 0e03 	eor.w	lr, r1, r3
 8005ba4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005ba8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005bac:	f000 8088 	beq.w	8005cc0 <__aeabi_ddiv+0x144>
 8005bb0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005bb4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8005bb8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8005bbc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8005bc0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8005bc4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8005bc8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8005bcc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8005bd0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8005bd4:	429d      	cmp	r5, r3
 8005bd6:	bf08      	it	eq
 8005bd8:	4296      	cmpeq	r6, r2
 8005bda:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8005bde:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8005be2:	d202      	bcs.n	8005bea <__aeabi_ddiv+0x6e>
 8005be4:	085b      	lsrs	r3, r3, #1
 8005be6:	ea4f 0232 	mov.w	r2, r2, rrx
 8005bea:	1ab6      	subs	r6, r6, r2
 8005bec:	eb65 0503 	sbc.w	r5, r5, r3
 8005bf0:	085b      	lsrs	r3, r3, #1
 8005bf2:	ea4f 0232 	mov.w	r2, r2, rrx
 8005bf6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005bfa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8005bfe:	ebb6 0e02 	subs.w	lr, r6, r2
 8005c02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005c06:	bf22      	ittt	cs
 8005c08:	1ab6      	subcs	r6, r6, r2
 8005c0a:	4675      	movcs	r5, lr
 8005c0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8005c10:	085b      	lsrs	r3, r3, #1
 8005c12:	ea4f 0232 	mov.w	r2, r2, rrx
 8005c16:	ebb6 0e02 	subs.w	lr, r6, r2
 8005c1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005c1e:	bf22      	ittt	cs
 8005c20:	1ab6      	subcs	r6, r6, r2
 8005c22:	4675      	movcs	r5, lr
 8005c24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8005c28:	085b      	lsrs	r3, r3, #1
 8005c2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8005c2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8005c32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005c36:	bf22      	ittt	cs
 8005c38:	1ab6      	subcs	r6, r6, r2
 8005c3a:	4675      	movcs	r5, lr
 8005c3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005c40:	085b      	lsrs	r3, r3, #1
 8005c42:	ea4f 0232 	mov.w	r2, r2, rrx
 8005c46:	ebb6 0e02 	subs.w	lr, r6, r2
 8005c4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005c4e:	bf22      	ittt	cs
 8005c50:	1ab6      	subcs	r6, r6, r2
 8005c52:	4675      	movcs	r5, lr
 8005c54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8005c58:	ea55 0e06 	orrs.w	lr, r5, r6
 8005c5c:	d018      	beq.n	8005c90 <__aeabi_ddiv+0x114>
 8005c5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8005c62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8005c66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8005c6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005c6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8005c72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005c76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8005c7a:	d1c0      	bne.n	8005bfe <__aeabi_ddiv+0x82>
 8005c7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005c80:	d10b      	bne.n	8005c9a <__aeabi_ddiv+0x11e>
 8005c82:	ea41 0100 	orr.w	r1, r1, r0
 8005c86:	f04f 0000 	mov.w	r0, #0
 8005c8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8005c8e:	e7b6      	b.n	8005bfe <__aeabi_ddiv+0x82>
 8005c90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005c94:	bf04      	itt	eq
 8005c96:	4301      	orreq	r1, r0
 8005c98:	2000      	moveq	r0, #0
 8005c9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8005c9e:	bf88      	it	hi
 8005ca0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8005ca4:	f63f aeaf 	bhi.w	8005a06 <__aeabi_dmul+0xde>
 8005ca8:	ebb5 0c03 	subs.w	ip, r5, r3
 8005cac:	bf04      	itt	eq
 8005cae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8005cb2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005cb6:	f150 0000 	adcs.w	r0, r0, #0
 8005cba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005cbe:	bd70      	pop	{r4, r5, r6, pc}
 8005cc0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8005cc4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8005cc8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8005ccc:	bfc2      	ittt	gt
 8005cce:	ebd4 050c 	rsbsgt	r5, r4, ip
 8005cd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8005cd6:	bd70      	popgt	{r4, r5, r6, pc}
 8005cd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005cdc:	f04f 0e00 	mov.w	lr, #0
 8005ce0:	3c01      	subs	r4, #1
 8005ce2:	e690      	b.n	8005a06 <__aeabi_dmul+0xde>
 8005ce4:	ea45 0e06 	orr.w	lr, r5, r6
 8005ce8:	e68d      	b.n	8005a06 <__aeabi_dmul+0xde>
 8005cea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8005cee:	ea94 0f0c 	teq	r4, ip
 8005cf2:	bf08      	it	eq
 8005cf4:	ea95 0f0c 	teqeq	r5, ip
 8005cf8:	f43f af3b 	beq.w	8005b72 <__aeabi_dmul+0x24a>
 8005cfc:	ea94 0f0c 	teq	r4, ip
 8005d00:	d10a      	bne.n	8005d18 <__aeabi_ddiv+0x19c>
 8005d02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005d06:	f47f af34 	bne.w	8005b72 <__aeabi_dmul+0x24a>
 8005d0a:	ea95 0f0c 	teq	r5, ip
 8005d0e:	f47f af25 	bne.w	8005b5c <__aeabi_dmul+0x234>
 8005d12:	4610      	mov	r0, r2
 8005d14:	4619      	mov	r1, r3
 8005d16:	e72c      	b.n	8005b72 <__aeabi_dmul+0x24a>
 8005d18:	ea95 0f0c 	teq	r5, ip
 8005d1c:	d106      	bne.n	8005d2c <__aeabi_ddiv+0x1b0>
 8005d1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005d22:	f43f aefd 	beq.w	8005b20 <__aeabi_dmul+0x1f8>
 8005d26:	4610      	mov	r0, r2
 8005d28:	4619      	mov	r1, r3
 8005d2a:	e722      	b.n	8005b72 <__aeabi_dmul+0x24a>
 8005d2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005d30:	bf18      	it	ne
 8005d32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005d36:	f47f aec5 	bne.w	8005ac4 <__aeabi_dmul+0x19c>
 8005d3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8005d3e:	f47f af0d 	bne.w	8005b5c <__aeabi_dmul+0x234>
 8005d42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8005d46:	f47f aeeb 	bne.w	8005b20 <__aeabi_dmul+0x1f8>
 8005d4a:	e712      	b.n	8005b72 <__aeabi_dmul+0x24a>

08005d4c <__gedf2>:
 8005d4c:	f04f 3cff 	mov.w	ip, #4294967295
 8005d50:	e006      	b.n	8005d60 <__cmpdf2+0x4>
 8005d52:	bf00      	nop

08005d54 <__ledf2>:
 8005d54:	f04f 0c01 	mov.w	ip, #1
 8005d58:	e002      	b.n	8005d60 <__cmpdf2+0x4>
 8005d5a:	bf00      	nop

08005d5c <__cmpdf2>:
 8005d5c:	f04f 0c01 	mov.w	ip, #1
 8005d60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8005d64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8005d68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005d6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005d70:	bf18      	it	ne
 8005d72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8005d76:	d01b      	beq.n	8005db0 <__cmpdf2+0x54>
 8005d78:	b001      	add	sp, #4
 8005d7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8005d7e:	bf0c      	ite	eq
 8005d80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8005d84:	ea91 0f03 	teqne	r1, r3
 8005d88:	bf02      	ittt	eq
 8005d8a:	ea90 0f02 	teqeq	r0, r2
 8005d8e:	2000      	moveq	r0, #0
 8005d90:	4770      	bxeq	lr
 8005d92:	f110 0f00 	cmn.w	r0, #0
 8005d96:	ea91 0f03 	teq	r1, r3
 8005d9a:	bf58      	it	pl
 8005d9c:	4299      	cmppl	r1, r3
 8005d9e:	bf08      	it	eq
 8005da0:	4290      	cmpeq	r0, r2
 8005da2:	bf2c      	ite	cs
 8005da4:	17d8      	asrcs	r0, r3, #31
 8005da6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8005daa:	f040 0001 	orr.w	r0, r0, #1
 8005dae:	4770      	bx	lr
 8005db0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8005db4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005db8:	d102      	bne.n	8005dc0 <__cmpdf2+0x64>
 8005dba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8005dbe:	d107      	bne.n	8005dd0 <__cmpdf2+0x74>
 8005dc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005dc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005dc8:	d1d6      	bne.n	8005d78 <__cmpdf2+0x1c>
 8005dca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8005dce:	d0d3      	beq.n	8005d78 <__cmpdf2+0x1c>
 8005dd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop

08005dd8 <__aeabi_cdrcmple>:
 8005dd8:	4684      	mov	ip, r0
 8005dda:	4610      	mov	r0, r2
 8005ddc:	4662      	mov	r2, ip
 8005dde:	468c      	mov	ip, r1
 8005de0:	4619      	mov	r1, r3
 8005de2:	4663      	mov	r3, ip
 8005de4:	e000      	b.n	8005de8 <__aeabi_cdcmpeq>
 8005de6:	bf00      	nop

08005de8 <__aeabi_cdcmpeq>:
 8005de8:	b501      	push	{r0, lr}
 8005dea:	f7ff ffb7 	bl	8005d5c <__cmpdf2>
 8005dee:	2800      	cmp	r0, #0
 8005df0:	bf48      	it	mi
 8005df2:	f110 0f00 	cmnmi.w	r0, #0
 8005df6:	bd01      	pop	{r0, pc}

08005df8 <__aeabi_dcmpeq>:
 8005df8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005dfc:	f7ff fff4 	bl	8005de8 <__aeabi_cdcmpeq>
 8005e00:	bf0c      	ite	eq
 8005e02:	2001      	moveq	r0, #1
 8005e04:	2000      	movne	r0, #0
 8005e06:	f85d fb08 	ldr.w	pc, [sp], #8
 8005e0a:	bf00      	nop

08005e0c <__aeabi_dcmplt>:
 8005e0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005e10:	f7ff ffea 	bl	8005de8 <__aeabi_cdcmpeq>
 8005e14:	bf34      	ite	cc
 8005e16:	2001      	movcc	r0, #1
 8005e18:	2000      	movcs	r0, #0
 8005e1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8005e1e:	bf00      	nop

08005e20 <__aeabi_dcmple>:
 8005e20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005e24:	f7ff ffe0 	bl	8005de8 <__aeabi_cdcmpeq>
 8005e28:	bf94      	ite	ls
 8005e2a:	2001      	movls	r0, #1
 8005e2c:	2000      	movhi	r0, #0
 8005e2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8005e32:	bf00      	nop

08005e34 <__aeabi_dcmpge>:
 8005e34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005e38:	f7ff ffce 	bl	8005dd8 <__aeabi_cdrcmple>
 8005e3c:	bf94      	ite	ls
 8005e3e:	2001      	movls	r0, #1
 8005e40:	2000      	movhi	r0, #0
 8005e42:	f85d fb08 	ldr.w	pc, [sp], #8
 8005e46:	bf00      	nop

08005e48 <__aeabi_dcmpgt>:
 8005e48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005e4c:	f7ff ffc4 	bl	8005dd8 <__aeabi_cdrcmple>
 8005e50:	bf34      	ite	cc
 8005e52:	2001      	movcc	r0, #1
 8005e54:	2000      	movcs	r0, #0
 8005e56:	f85d fb08 	ldr.w	pc, [sp], #8
 8005e5a:	bf00      	nop

08005e5c <__aeabi_d2iz>:
 8005e5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8005e60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8005e64:	d215      	bcs.n	8005e92 <__aeabi_d2iz+0x36>
 8005e66:	d511      	bpl.n	8005e8c <__aeabi_d2iz+0x30>
 8005e68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8005e6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8005e70:	d912      	bls.n	8005e98 <__aeabi_d2iz+0x3c>
 8005e72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8005e76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8005e7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8005e82:	fa23 f002 	lsr.w	r0, r3, r2
 8005e86:	bf18      	it	ne
 8005e88:	4240      	negne	r0, r0
 8005e8a:	4770      	bx	lr
 8005e8c:	f04f 0000 	mov.w	r0, #0
 8005e90:	4770      	bx	lr
 8005e92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8005e96:	d105      	bne.n	8005ea4 <__aeabi_d2iz+0x48>
 8005e98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8005e9c:	bf08      	it	eq
 8005e9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8005ea2:	4770      	bx	lr
 8005ea4:	f04f 0000 	mov.w	r0, #0
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop

08005eac <__aeabi_d2f>:
 8005eac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8005eb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8005eb4:	bf24      	itt	cs
 8005eb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8005eba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8005ebe:	d90d      	bls.n	8005edc <__aeabi_d2f+0x30>
 8005ec0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8005ec4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8005ec8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8005ecc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8005ed0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8005ed4:	bf08      	it	eq
 8005ed6:	f020 0001 	biceq.w	r0, r0, #1
 8005eda:	4770      	bx	lr
 8005edc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8005ee0:	d121      	bne.n	8005f26 <__aeabi_d2f+0x7a>
 8005ee2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8005ee6:	bfbc      	itt	lt
 8005ee8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8005eec:	4770      	bxlt	lr
 8005eee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005ef2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8005ef6:	f1c2 0218 	rsb	r2, r2, #24
 8005efa:	f1c2 0c20 	rsb	ip, r2, #32
 8005efe:	fa10 f30c 	lsls.w	r3, r0, ip
 8005f02:	fa20 f002 	lsr.w	r0, r0, r2
 8005f06:	bf18      	it	ne
 8005f08:	f040 0001 	orrne.w	r0, r0, #1
 8005f0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8005f10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8005f14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8005f18:	ea40 000c 	orr.w	r0, r0, ip
 8005f1c:	fa23 f302 	lsr.w	r3, r3, r2
 8005f20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005f24:	e7cc      	b.n	8005ec0 <__aeabi_d2f+0x14>
 8005f26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8005f2a:	d107      	bne.n	8005f3c <__aeabi_d2f+0x90>
 8005f2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8005f30:	bf1e      	ittt	ne
 8005f32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8005f36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8005f3a:	4770      	bxne	lr
 8005f3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8005f40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8005f44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop

08005f4c <__libc_init_array>:
 8005f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4e:	4f20      	ldr	r7, [pc, #128]	; (8005fd0 <__libc_init_array+0x84>)
 8005f50:	4c20      	ldr	r4, [pc, #128]	; (8005fd4 <__libc_init_array+0x88>)
 8005f52:	1b38      	subs	r0, r7, r4
 8005f54:	1087      	asrs	r7, r0, #2
 8005f56:	d017      	beq.n	8005f88 <__libc_init_array+0x3c>
 8005f58:	1e7a      	subs	r2, r7, #1
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	2501      	movs	r5, #1
 8005f5e:	f002 0601 	and.w	r6, r2, #1
 8005f62:	4798      	blx	r3
 8005f64:	42af      	cmp	r7, r5
 8005f66:	d00f      	beq.n	8005f88 <__libc_init_array+0x3c>
 8005f68:	b12e      	cbz	r6, 8005f76 <__libc_init_array+0x2a>
 8005f6a:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8005f6e:	2502      	movs	r5, #2
 8005f70:	4788      	blx	r1
 8005f72:	42af      	cmp	r7, r5
 8005f74:	d008      	beq.n	8005f88 <__libc_init_array+0x3c>
 8005f76:	6860      	ldr	r0, [r4, #4]
 8005f78:	4780      	blx	r0
 8005f7a:	3502      	adds	r5, #2
 8005f7c:	68a2      	ldr	r2, [r4, #8]
 8005f7e:	1d26      	adds	r6, r4, #4
 8005f80:	4790      	blx	r2
 8005f82:	3408      	adds	r4, #8
 8005f84:	42af      	cmp	r7, r5
 8005f86:	d1f6      	bne.n	8005f76 <__libc_init_array+0x2a>
 8005f88:	4f13      	ldr	r7, [pc, #76]	; (8005fd8 <__libc_init_array+0x8c>)
 8005f8a:	4c14      	ldr	r4, [pc, #80]	; (8005fdc <__libc_init_array+0x90>)
 8005f8c:	f7fd fca4 	bl	80038d8 <_init>
 8005f90:	1b3b      	subs	r3, r7, r4
 8005f92:	109f      	asrs	r7, r3, #2
 8005f94:	d018      	beq.n	8005fc8 <__libc_init_array+0x7c>
 8005f96:	1e7d      	subs	r5, r7, #1
 8005f98:	6821      	ldr	r1, [r4, #0]
 8005f9a:	f005 0601 	and.w	r6, r5, #1
 8005f9e:	2501      	movs	r5, #1
 8005fa0:	4788      	blx	r1
 8005fa2:	42af      	cmp	r7, r5
 8005fa4:	d011      	beq.n	8005fca <__libc_init_array+0x7e>
 8005fa6:	b12e      	cbz	r6, 8005fb4 <__libc_init_array+0x68>
 8005fa8:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8005fac:	2502      	movs	r5, #2
 8005fae:	4780      	blx	r0
 8005fb0:	42af      	cmp	r7, r5
 8005fb2:	d00b      	beq.n	8005fcc <__libc_init_array+0x80>
 8005fb4:	6862      	ldr	r2, [r4, #4]
 8005fb6:	4790      	blx	r2
 8005fb8:	3502      	adds	r5, #2
 8005fba:	68a3      	ldr	r3, [r4, #8]
 8005fbc:	1d26      	adds	r6, r4, #4
 8005fbe:	4798      	blx	r3
 8005fc0:	3408      	adds	r4, #8
 8005fc2:	42af      	cmp	r7, r5
 8005fc4:	d1f6      	bne.n	8005fb4 <__libc_init_array+0x68>
 8005fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	08005fe0 	.word	0x08005fe0
 8005fd4:	08005fe0 	.word	0x08005fe0
 8005fd8:	08005fe0 	.word	0x08005fe0
 8005fdc:	08005fe0 	.word	0x08005fe0
