
---------- Begin Simulation Statistics ----------
final_tick                                29291732500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    615                       # Simulator instruction rate (inst/s)
host_mem_usage                               12149628                       # Number of bytes of host memory used
host_op_rate                                      630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34858.64                       # Real time elapsed on the host
host_tick_rate                                 545833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21430433                       # Number of instructions simulated
sim_ops                                      21969825                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019027                       # Number of seconds simulated
sim_ticks                                 19027007500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.328488                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  661638                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               686856                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1216                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8062                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            692537                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10680                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11960                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1280                       # Number of indirect misses.
system.cpu.branchPred.lookups                  779906                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31039                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4713939                       # Number of instructions committed
system.cpu.committedOps                       4807795                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.121506                       # CPI: cycles per instruction
system.cpu.discardedOps                         17711                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2601418                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            219834                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1234181                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4777387                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.320358                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      981                       # number of quiesce instructions executed
system.cpu.numCycles                         14714590                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       981                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3282926     68.28%     68.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2560      0.05%     68.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                 241949      5.03%     73.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1280360     26.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4807795                       # Class of committed instruction
system.cpu.quiesceCycles                     15728622                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         9937203                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1072                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1141120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              418773                       # Transaction distribution
system.membus.trans_dist::ReadResp             426825                       # Transaction distribution
system.membus.trans_dist::WriteReq             153528                       # Transaction distribution
system.membus.trans_dist::WriteResp            153528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1105                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7174                       # Transaction distribution
system.membus.trans_dist::ReadExReq               431                       # Transaction distribution
system.membus.trans_dist::ReadExResp              432                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1316                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       562176                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        562176                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        20003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        20003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1129447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1149845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1124352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1124352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2294200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       431104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       431104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       179136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       212022                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36622390                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1705358                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000637                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025239                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1704271     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1087      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1705358                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2674354990                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20872375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19461312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3774750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           21116745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2448837445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           34455500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       288768                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       288768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       843747                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       843747                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         8640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16326                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2248704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2248704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2265030                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         9504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12078                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21582                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     36000846                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3918735625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.6                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          653                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3208263232                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1710051000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       417792                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       417792                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       144384                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       144384                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1124352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1124352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       658750                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       658750    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       658750                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1356276000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2233344000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     48758784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9240576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     57999360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     28311552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26738688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     55050240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     12189696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       288768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     12478464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      7077888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       835584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      7913472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2562609175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    485655771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3048264947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1487966618                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1405301806                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2893268424                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4050575793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1890957577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5941533370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       431104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       434560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       431104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       431104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6736                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6790                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22657478                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       181637                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22839114                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22657478                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22657478                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22657478                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       181637                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22839114                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26738688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         108416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26847104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        70720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9240576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9311296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       417792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              419486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1105                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       144384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             145489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1405301806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5698006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1410999812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3716822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    485655771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            489372593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3716822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1890957577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5698006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1900372405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    561074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000438672250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              752677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      419485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     145489                       # Number of write requests accepted
system.mem_ctrls.readBursts                    419485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13480494635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2091855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24462733385                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32221.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58471.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       216                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   389994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134934                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                419485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  369491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    433                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.578545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.487758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.738294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1368      3.51%      3.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1150      2.95%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          642      1.65%      8.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          546      1.40%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          584      1.50%     11.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          577      1.48%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          507      1.30%     13.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          704      1.81%     15.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32868     84.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38946                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2716.954545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1717.269357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            34     22.08%     22.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           24     15.58%     37.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           48     31.17%     68.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           24     15.58%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           21     13.64%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.95%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     944.837662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    732.546475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    282.315808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             13      8.44%      8.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      7.79%     16.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          129     83.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           154                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26775744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9312320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26847040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9311296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1407.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       489.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1411.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    489.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19026768750                       # Total gap between requests
system.mem_ctrls.avgGap                      33677.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26668160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       107584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        72704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9239616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1401595074.790400028229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5654278.530136702582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3821094.830598033033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 485605316.548069953918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       417792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1105                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       144384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  24392916880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     69816505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  50430631250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 322679691500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58385.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41238.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45638580.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2234871.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10611364850                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1029210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7386921650                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1962                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           981                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10021199.541284                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2037186.987531                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          981    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5556750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11899625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             981                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     19460935750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9830796750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2301732                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2301732                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2301732                       # number of overall hits
system.cpu.icache.overall_hits::total         2301732                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6736                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6736                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6736                       # number of overall misses
system.cpu.icache.overall_misses::total          6736                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    293586250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    293586250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    293586250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    293586250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2308468                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2308468                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2308468                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2308468                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002918                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002918                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002918                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43584.657067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43584.657067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43584.657067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43584.657067                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6736                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6736                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6736                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6736                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    283090375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    283090375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    283090375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    283090375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002918                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002918                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002918                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002918                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42026.480849                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42026.480849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42026.480849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42026.480849                       # average overall mshr miss latency
system.cpu.icache.replacements                   6531                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2301732                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2301732                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6736                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6736                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    293586250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    293586250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2308468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2308468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43584.657067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43584.657067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    283090375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    283090375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42026.480849                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42026.480849                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           381.382986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4417752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            676.428112                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   381.382986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.744889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.744889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4623672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4623672                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       385695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           385695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       385695                       # number of overall hits
system.cpu.dcache.overall_hits::total          385695                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2169                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2169                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2169                       # number of overall misses
system.cpu.dcache.overall_misses::total          2169                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    161388375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    161388375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    161388375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    161388375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       387864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       387864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       387864                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       387864                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005592                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005592                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74406.811895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74406.811895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74406.811895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74406.811895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1105                       # number of writebacks
system.cpu.dcache.writebacks::total              1105                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          422                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          422                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1747                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1747                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10125                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10125                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    127171500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    127171500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    127171500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    127171500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21238500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21238500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004504                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004504                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004504                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72794.218661                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72794.218661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72794.218661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72794.218661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2097.629630                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2097.629630                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1748                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       240235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          240235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     98821500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     98821500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75035.307517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75035.307517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          981                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          981                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     96785500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     96785500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21238500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21238500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73545.212766                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73545.212766                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21649.847095                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21649.847095                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       145460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         145460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62566875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62566875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       146312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       146312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73435.299296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73435.299296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9144                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9144                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30386000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30386000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70501.160093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70501.160093                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       562176                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       562176                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   5831121500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   5831121500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.412732                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.412732                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       168774                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       168774                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       393402                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       393402                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   5684005115                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   5684005115                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14448.338125                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14448.338125                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              129313                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1748                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.977689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6050612                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6050612                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29291732500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                29291880625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    615                       # Simulator instruction rate (inst/s)
host_mem_usage                               12149628                       # Number of bytes of host memory used
host_op_rate                                      630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34858.73                       # Real time elapsed on the host
host_tick_rate                                 545836                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21430442                       # Number of instructions simulated
sim_ops                                      21969840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019027                       # Number of seconds simulated
sim_ticks                                 19027155625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.327652                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  661639                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               686863                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1217                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8064                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            692537                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10680                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11960                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1280                       # Number of indirect misses.
system.cpu.branchPred.lookups                  779915                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31041                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4713948                       # Number of instructions committed
system.cpu.committedOps                       4807810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.121551                       # CPI: cycles per instruction
system.cpu.discardedOps                         17718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2601439                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            219834                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1234182                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4777576                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.320354                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      981                       # number of quiesce instructions executed
system.cpu.numCycles                         14714827                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       981                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3282934     68.28%     68.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2560      0.05%     68.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                 241955      5.03%     73.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1280360     26.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4807810                       # Class of committed instruction
system.cpu.quiesceCycles                     15728622                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         9937251                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1072                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1141124                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              418773                       # Transaction distribution
system.membus.trans_dist::ReadResp             426827                       # Transaction distribution
system.membus.trans_dist::WriteReq             153528                       # Transaction distribution
system.membus.trans_dist::WriteResp            153528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1107                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7174                       # Transaction distribution
system.membus.trans_dist::ReadExReq               431                       # Transaction distribution
system.membus.trans_dist::ReadExResp              432                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1318                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       562176                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        562176                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        20003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        20003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1129453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1149851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1124352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1124352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2294206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       431104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       431104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       179392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       212278                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36622646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1705360                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000637                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025239                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1704273     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1087      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1705360                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2674368240                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20872375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19461312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3774750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           21128245                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2448837445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           34455500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       288768                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       288768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       843747                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       843747                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         8640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16326                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2248704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2248704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2265030                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         9504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12078                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21582                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     36000846                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3918735625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.6                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          653                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3208263232                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1710051000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       417792                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       417792                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       144384                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       144384                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1124352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1124352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     35979264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       658750                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       658750    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       658750                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1356276000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2233344000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     48758784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9240576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     57999360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     28311552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26738688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     55050240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     12189696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       288768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     12478464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      7077888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       835584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      7913472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2562589226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    485651990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3048241216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1487955034                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1405290866                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2893245900                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4050544260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1890942856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5941487116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       431104                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       434560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       431104                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       431104                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6736                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6790                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22657301                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       181635                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22838937                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22657301                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22657301                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22657301                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       181635                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22838937                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26738688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         108544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26847232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        70848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9240576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9311424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       417792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              419488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       144384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             145491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1405290866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5704689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1410995554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3723520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    485651990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            489375511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3723520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1890942856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5704689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1900371065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    561074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000438672250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              752683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      419487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     145491                       # Number of write requests accepted
system.mem_ctrls.readBursts                    419487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13480494635                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2091865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24462785885                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32221.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58471.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       216                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   389996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134934                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                419487                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  369491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    433                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.578545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.487758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.738294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1368      3.51%      3.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1150      2.95%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          642      1.65%      8.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          546      1.40%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          584      1.50%     11.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          577      1.48%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          507      1.30%     13.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          704      1.81%     15.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32868     84.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38946                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2716.954545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1717.269357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            34     22.08%     22.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           24     15.58%     37.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           48     31.17%     68.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           24     15.58%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           21     13.64%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.95%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     944.837662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    732.546475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    282.315808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             13      8.44%      8.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      7.79%     16.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          129     83.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           154                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26775872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9312320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26847168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9311424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1407.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       489.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1410.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    489.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19027184375                       # Total gap between requests
system.mem_ctrls.avgGap                      33677.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26668160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       107712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        72704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9239616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1401584163.476352453232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5660961.739256284200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3821065.083657242823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 485601536.146577894688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       417792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1107                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       144384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  24392916880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     69869005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  50430631250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 322679691500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58385.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41220.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45556125.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2234871.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10611364850                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1029210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7387069775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1962                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           981                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10021199.541284                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2037186.987531                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          981    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5556750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11899625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             981                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     19461083875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9830796750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2301743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2301743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2301743                       # number of overall hits
system.cpu.icache.overall_hits::total         2301743                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6736                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6736                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6736                       # number of overall misses
system.cpu.icache.overall_misses::total          6736                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    293586250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    293586250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    293586250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    293586250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2308479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2308479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2308479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2308479                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002918                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002918                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002918                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43584.657067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43584.657067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43584.657067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43584.657067                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6736                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6736                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6736                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6736                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    283090375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    283090375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    283090375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    283090375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002918                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002918                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002918                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002918                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42026.480849                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42026.480849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42026.480849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42026.480849                       # average overall mshr miss latency
system.cpu.icache.replacements                   6531                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2301743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2301743                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6736                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6736                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    293586250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    293586250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2308479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2308479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43584.657067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43584.657067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    283090375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    283090375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42026.480849                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42026.480849                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           381.383007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6696497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            968.401591                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   381.383007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.744889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.744889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4623694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4623694                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       385699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           385699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       385699                       # number of overall hits
system.cpu.dcache.overall_hits::total          385699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2171                       # number of overall misses
system.cpu.dcache.overall_misses::total          2171                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    161511500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    161511500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    161511500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    161511500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       387870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       387870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       387870                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       387870                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005597                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005597                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005597                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005597                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74394.979272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74394.979272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74394.979272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74394.979272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1107                       # number of writebacks
system.cpu.dcache.writebacks::total              1107                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          422                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          422                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1749                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1749                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10125                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10125                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    127291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    127291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    127291500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    127291500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21238500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21238500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004509                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004509                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72779.588336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72779.588336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72779.588336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72779.588336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2097.629630                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2097.629630                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1750                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       240239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          240239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1319                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1319                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     98944625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     98944625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005460                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005460                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75014.878696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75014.878696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          981                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          981                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     96905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     96905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21238500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21238500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73524.658574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73524.658574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21649.847095                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21649.847095                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       145460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         145460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62566875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62566875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       146312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       146312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73435.299296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73435.299296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9144                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9144                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30386000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30386000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70501.160093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70501.160093                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       562176                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       562176                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   5831121500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   5831121500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.412732                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.412732                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       168774                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       168774                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       393402                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       393402                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   5684005115                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   5684005115                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14448.338125                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14448.338125                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              390987                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2262                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            172.850133                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          403                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6050638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6050638                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29291880625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
