






                                    ZeBu (R)
                                   zTopBuild

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zTopBuild zTopBuild.tcl 

# start time is Tue May 13 18:32:17 2025




# Build Date : May  7 2024 - 21:40:17
# ---------------------------System Context--------------------------- 
# Cpu        16 x bogomips - 5599.99 AMD EPYC 7543 32-Core Processor
#            Load: 11.66 6.74 6.16 7/564 470172
#            Hostname: odcgen-zebu-16cx240g-2417-084   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 241552 MB Free: 199281 MB
#            Swap space: 52223 MB Free Swap space: 51734 MB
#            VmSize: 382 MB VmPeak: 382 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11763555
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 





Table of content:
-----------------


 1.Loading.
    1.1.Netlist files loading.
 2.Incremental manipulations.
 3.Netlist editing.
    3.1.zGate was applied to following wires/signals.
    3.2.User blackbox processings
    3.3.Removal of top-level ports in no DVE flow.
    3.4.Auto-fixing of undriven & multidriven nets
    3.5.Auto-fixing of undriven nets and ports
 4.Checks on user original netlist.
    4.1.Blackbox automated fixing.
    4.2.Unexpected Blackboxes
    4.3.TOP CONNECTIONS
    4.4.Checking module names in input netlist.
    4.5.Checking INIT values on netlist's instances.
 5.Pre-clustering.
    5.1.U0_M0 constraint generation
    5.2.Summary
    5.3.Multiple instantiation
        5.3.1.Multi-instantiation cost (ordered with various criteria)
        5.3.2.Modules with unusual properties (ordered with various criteria)
    5.4.Detection of sub-system candidates *** read .//zTopBuild_report_log_large_sections.dir/_SEC_5_4_Detection_.log
    5.5.ZMem resource utilization
    5.6.ZMem resource utilization
 6.Power network definition.
 7.User and netlist wire resolution directives.
    7.1.Wire resolution user commands.
    7.2.Wire resolution definitions from zebu macros.
 8.User and netlist tristate directives.
    8.1.Tristate global parameters.
    8.2.Tristate user commands.
 9.User probes.
    9.1.Rtl name resolution in probes
    9.2.User dynamic probes.
    9.3.User sram_trace probes.
    9.4.User read/write port probes.
 10.Fast Waveform Capture.
 11.Monitor.
 12.Pre-Split Data Localization.
 13.User forces (assign/undriven).
 14.User dynamic forces.
    14.1.User dynamic forces (pre-netlist-load checks).
    14.2.User dynamic forces (insertion).
 15.User forces and injection.
    15.1.User forces and injections (pre-netlist-load checks).
    15.2.User forces and injections (insertion).
 16.Memory non-determinism resolution.
 17.Logic Optimization.
 18.Post-buffer simplification undriven fixing.
 19.Partitioning.
    19.1.Design size areas before partitioning
    19.2.Partitioner constraints *** read .//zTopBuild_report_log_large_sections.dir/_SEC_19_2_Partitione.log
    19.3.Partitioner basic resource estimations
 20.Netlist split.
    20.1.Initial core definition (defcore commands)
 21.Asynchronous paths optimization processing
 22.Post-split wire resolution handling.
 23.Post-split tristate handling.
 24.Clock handling.
 25.Post-split statistics.
 26.Object IDs statistics.
 27.Ice connection processing.
    27.1.ICE commands report.
 28.Combinational loops manipulations.
 29.Inter-partition combinational loops checks.
 30.Sparse Memory Conversion.
 31.Netlist memory usage.
    31.1.Netlist memory information after the 'merged' step of the flow.
 32.Detailed execution time and memory usage. *** read .//zTopBuild_report_log_large_sections.dir/_SEC_32_Detailed_e.log
 33.SCC Reduction.
 34.Memory optimization.


======================================================================================================





 1.Loading.
 ==========


    1.1.Netlist files loading.
    --------------------------


410 edif files read out of 410 commands.


 2.Incremental manipulations.
 ============================



                 *** EMPTY SECTION *** 




 3.Netlist editing.
 ==================


    3.1.zGate was applied to following wires/signals.
    -------------------------------------------------

Note: "Module1 (Module2)" indicates that this zGate drives an instance port, Module1 is owner of the zGate, and Module2 is module of the port driven by this zGate

    3.2.User blackbox processings
    -----------------------------



                 *** EMPTY SECTION *** 



    3.3.Removal of top-level ports in no DVE flow.
    ----------------------------------------------



                 *** EMPTY SECTION *** 



    3.4.Auto-fixing of undriven & multidriven nets
    ----------------------------------------------



                 *** EMPTY SECTION *** 



    3.5.Auto-fixing of undriven nets and ports
    ------------------------------------------

Undriven net fixing: 
zebu_top.jtag_srstn
zebu_top.jtag_xtor_info_port[83]
zebu_top.jtag_xtor_info_port[84]
zebu_top.jtag_xtor_info_port[85]
zebu_top.jtag_xtor_info_port[86]
zebu_top.jtag_xtor_info_port[87]
zebu_top.jtag_xtor_info_port[88]
zebu_top.jtag_xtor_info_port[89]
zebu_top.jtag_xtor_info_port[90]
zebu_top.jtag_xtor_info_port[91]
zebu_top.jtag_xtor_info_port[92]
zebu_top.jtag_xtor_info_port[93]
zebu_top.jtag_xtor_info_port[94]
zebu_top.jtag_xtor_info_port[95]
zebu_top.jtag_xtor_info_port[96]
zebu_top.jtag_xtor_info_port[97]
zebu_top.jtag_xtor_info_port[98]
zebu_top.jtag_xtor_info_port[99]
zebu_top.jtag_xtor_info_port[100]
zebu_top.jtag_xtor_info_port[101]
zebu_top.jtag_xtor_info_port[102]
zebu_top.jtag_xtor_info_port[103]
zebu_top.jtag_xtor_info_port[104]
zebu_top.jtag_xtor_info_port[105]
zebu_top.jtag_xtor_info_port[106]
zebu_top.jtag_xtor_info_port[107]
zebu_top.jtag_xtor_info_port[108]
zebu_top.jtag_xtor_info_port[109]
zebu_top.jtag_xtor_info_port[110]
zebu_top.jtag_xtor_info_port[111]
zebu_top.jtag_xtor_info_port[112]
zebu_top.jtag_xtor_info_port[113]
zebu_top.jtag_xtor_info_port[114]
zebu_top.jtag_xtor_info_port[115]
zebu_top.jtag_xtor_info_port[116]
zebu_top.jtag_xtor_info_port[117]
zebu_top.jtag_xtor_info_port[118]
zebu_top.jtag_xtor_info_port[119]
zebu_top.jtag_xtor_info_port[120]
zebu_top.jtag_xtor_info_port[121]
zebu_top.jtag_xtor_info_port[122]
zebu_top.jtag_xtor_info_port[123]
zebu_top.jtag_xtor_info_port[124]
zebu_top.jtag_xtor_info_port[125]
zebu_top.jtag_xtor_info_port[126]
zebu_top.jtag_xtor_info_port[127]

Undriven port fixing: 
Reached max count for report ! To get full report please use command: wire_resolution_defaults -report_undriven_multidriver true

Manipulating tristate / multi-driven nets:
zebu_top.core_chip_dut.icore_sys.ialb_mss_fab.mst_dbu_per_ahb_hibp_cmd_excl with conflict resolution WAND and with pull type PULLDOWN
    with 2 drivers (1 constant, 1 other)
zebu_top.core_chip_dut.icore_sys.ialb_mss_fab.mst_ahb_hibp_cmd_excl with conflict resolution WAND and with pull type PULLDOWN
    with 2 drivers (1 constant, 1 other)


 4.Checks on user original netlist.
 ==================================


    4.1.Blackbox automated fixing.
    ------------------------------


Blackbox module ports will be connected to dangling wires.
As a result blackbox will not be driven anymore and netlist fixing algorithms will take care of addressing undriven signals created during this process.

    design_lib@arcv_dm_top_stubs

    4.2.Unexpected Blackboxes
    -------------------------

    design_lib@arcv_dm_top_stubs

    4.3.TOP CONNECTIONS
    -------------------



                 *** EMPTY SECTION *** 



    4.4.Checking module names in input netlist.
    -------------------------------------------



                 *** EMPTY SECTION *** 



    4.5.Checking INIT values on netlist's instances.
    ------------------------------------------------



This check can be (de)activated with the tcl command 'check_input_netlist -check_init_values=yes|no'.


 5.Pre-clustering.
 =================


    5.1.U0_M0 constraint generation
    -------------------------------

Defcore legalization

    5.2.Summary
    -----------


Net list information:
          +--------------------------------+--+
          |Hierarchical Modules            |33|
          |Macro Models                    |62|
          |Blackbox Memory(ies)            | 9|
          |Blackbox ZView(s)               | 1|
          |Fast Waveform Capture IP box(es)| 0|
          |DPI Module(s)                   | 0|
          |Qiwc IP box(es)                 | 1|
          |Asynchronous ZMEM Memory(ies)   | 6|
          |Synchronous ZMEM Memory(ies)    | 3|
          +--------------------------------+--+



Primitive count from the top module 
          +-----------------------------------+---------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
          |Primitive Name                     |Total nb.|Cost per primitive                                                                      |Cost at top level                                                                                                                                      |
          +-----------------------------------+---------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
          |BUF                                |      271|                                                                                        |                                                                                                                                                       |
          |CARRY8                             |     2431|                                                                                        |                                                                                                                                                       |
          |DBG_FWC                            |        4|LUT: 2 LUT6: 1 RAM: 1 REG: 2 FWC_IP_BITS: 1 QIWC_IP_BITS: 1                             |LUT: 6 LUT6: 2 RAM: 1 REG: 5 FWC_IP_BITS: 4 QIWC_IP_BITS: 4                                                                                            |
          |DBG_FWC                            |      829|LUT: 1 REG: 1 FWC_IP_BITS: 1                                                            |LUT: 829 REG: 829 FWC_IP_BITS: 829                                                                                                                     |
          |DBG_QIWC                           |    94344|LUT: 1 LUT6: 1 RAM: 1 REG: 1 QIWC_IP_BITS: 1                                            |LUT: 31448 LUT6: 31448 RAM: 18 REG: 6605 QIWC_IP_BITS: 94344                                                                                           |
          |DBG_READBACK                       |        2|LUT: 1 LUT6: 1 RAM: 1 REG: 1 QIWC_IP_BITS: 1                                            |LUT: 1 LUT6: 1 RAM: 1 REG: 1 QIWC_IP_BITS: 2                                                                                                           |
          |DBG_READBACK                       |      467|LUT: 1 LUT6: 1 RAM: 1 REG: 2 QIWC_IP_BITS: 1                                            |LUT: 156 LUT6: 156 RAM: 1 REG: 500 QIWC_IP_BITS: 467                                                                                                   |
          |DBG_READBACK                       |     7796|REG: 1                                                                                  |REG: 7796                                                                                                                                              |
          |DBG_READBACK                       |     8741|                                                                                        |                                                                                                                                                       |
          |DRIVERLESS                         |     6135|                                                                                        |                                                                                                                                                       |
          |FD                                 |    10832|REG: 1                                                                                  |REG: 10832                                                                                                                                             |
          |FDC                                |    11973|REG: 1                                                                                  |REG: 11973                                                                                                                                             |
          |FDCE                               |    44528|REG: 1                                                                                  |LUT: 1309 REG: 44528                                                                                                                                   |
          |FDCP                               |        1|REG: 1                                                                                  |REG: 1                                                                                                                                                 |
          |FDCPE                              |        3|REG: 1                                                                                  |REG: 3                                                                                                                                                 |
          |FDC_1                              |        6|REG: 1                                                                                  |REG: 6                                                                                                                                                 |
          |FDE                                |    29712|REG: 1                                                                                  |LUT: 873 REG: 29712                                                                                                                                    |
          |FDP                                |      315|REG: 1                                                                                  |REG: 315                                                                                                                                               |
          |FDPE                               |      569|REG: 1                                                                                  |LUT: 16 REG: 569                                                                                                                                       |
          |FDP_1                              |        1|REG: 1                                                                                  |REG: 1                                                                                                                                                 |
          |FDR                                |        6|REG: 1                                                                                  |REG: 6                                                                                                                                                 |
          |FDRE                               |     1710|REG: 1                                                                                  |LUT: 50 REG: 1710                                                                                                                                      |
          |FDSE                               |      116|REG: 1                                                                                  |LUT: 3 REG: 116                                                                                                                                        |
          |FD_1                               |     2501|REG: 1                                                                                  |REG: 2501                                                                                                                                              |
          |GND                                |        5|                                                                                        |                                                                                                                                                       |
          |INV                                |      802|                                                                                        |                                                                                                                                                       |
          |LD_1                               |       26|REG: 1                                                                                  |REG: 26                                                                                                                                                |
          |LUT1                               |      583|                                                                                        |                                                                                                                                                       |
          |LUT2                               |    31984|LUT: 1                                                                                  |LUT: 31984                                                                                                                                             |
          |LUT3                               |    23339|LUT: 1                                                                                  |LUT: 23339                                                                                                                                             |
          |LUT4                               |    28895|LUT: 1                                                                                  |LUT: 28895                                                                                                                                             |
          |LUT5                               |    23656|LUT: 1                                                                                  |LUT: 23656                                                                                                                                             |
          |LUT6                               |    51047|LUT: 1 LUT6: 1                                                                          |LUT: 51047 LUT6: 51047                                                                                                                                 |
          |MUXF7                              |      154|LUT: 1 REG: 1                                                                           |LUT: 154 REG: 154                                                                                                                                      |
          |VCC                                |       41|                                                                                        |                                                                                                                                                       |
          |ZCEICLOCKCONTROL_ENABLE            |       36|                                                                                        |                                                                                                                                                       |
          |ZCEICLOCKCONTROL_READY             |       36|                                                                                        |                                                                                                                                                       |
          |ZCEI_TRIGGER                       |        1|                                                                                        |                                                                                                                                                       |
          |ZEBU_BB_CLKHUB                     |        1|                                                                                        |                                                                                                                                                       |
          |ZEBU_BB_CYCLE_DELAY                |     5448|                                                                                        |                                                                                                                                                       |
          |ZEBU_BB_STOP_DRIVER_CLOCK          |        3|                                                                                        |                                                                                                                                                       |
          |ZEBU_BB_TS_CUR_TIME                |        1|                                                                                        |                                                                                                                                                       |
          |ZEBU_BB_TS_RTL_CLOCK               |        6|                                                                                        |                                                                                                                                                       |
          |ZEBU_BB_TS_RTL_CLOCK_NO_TOL        |        9|                                                                                        |                                                                                                                                                       |
          |ZEBU_BB_WB_REG                     |        3|REG: 1                                                                                  |REG: 3                                                                                                                                                 |
          |ZEBU_BB_XTOR_MCP_CLK               |        7|                                                                                        |                                                                                                                                                       |
          |ZEBU_BB_ZMEM                       |        1|RAM: 1 REG: 35                                                                          |RAM: 1 REG: 35                                                                                                                                         |
          |ZEBU_BB_ZMEM                       |        1|RAM: 4 REG: 293                                                                         |RAM: 4 REG: 293                                                                                                                                        |
          |ZEBU_BB_ZMEM                       |        1|LUT: 150 RAM: 1 REG: 327                                                                |LUT: 150 RAM: 1 REG: 327                                                                                                                               |
          |ZEBU_BB_ZMEM                       |        1|LUT: 698 RAM: 18 REG: 1918                                                              |LUT: 698 RAM: 18 REG: 1918                                                                                                                             |
          |ZEBU_BB_ZMEM                       |        1|LUT: 1262 URAM: 2 REG: 1598                                                             |LUT: 1262 URAM: 2 REG: 1598                                                                                                                            |
          |ZEBU_BB_ZMEM                       |        2|LUT: 138 RAM: 3 REG: 320                                                                |LUT: 277 RAM: 6 REG: 640                                                                                                                               |
          |ZEBU_BB_ZMEM                       |        3|LUT: 20167 LUT6: 480 URAM: 32 REG: 18550                                                |LUT: 60502 LUT6: 1440 URAM: 96 REG: 55650                                                                                                              |
          |ZEBU_BB_ZRM                        |        1|ZRM_SLOTS: 32768 ZRM_PORTS: 1                                                           |                                                                                                                                                       |
          |ZEBU_CLOCK_GENERATOR               |        1|                                                                                        |                                                                                                                                                       |
          |ZEBU_DRIVER_CLOCK_READY_IN         |        9|                                                                                        |                                                                                                                                                       |
          |ZEBU_DRIVER_CLOCK_READY_OUT        |        9|                                                                                        |                                                                                                                                                       |
          |ZEBU_DRIVER_CLOCK_SOURCE           |       11|                                                                                        |                                                                                                                                                       |
          |ZEBU_DUT_DRIVER_CLOCK_SOURCE       |        1|                                                                                        |                                                                                                                                                       |
          |ZEBU_EDGE_DETECTOR                 |        8|                                                                                        |                                                                                                                                                       |
          |ZEBU_EDGE_DETECTOR_PCLK            |        8|                                                                                        |                                                                                                                                                       |
          |ZEBU_FILTER_CLOCK                  |        2|                                                                                        |                                                                                                                                                       |
          |ZEBU_FREE_DRIVER_CLOCK_SOURCE      |        2|                                                                                        |                                                                                                                                                       |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        1|LUT: 4 REG: 39 RAMLUT: 32 ZCEI_MESSAGE_INPUT: 1                                         |LUT: 4 REG: 39 RAMLUT: 32 ZCEI_MESSAGE_INPUT: 1                                                                                                        |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        1|LUT: 8 REG: 78 RAMLUT: 64 ZCEI_MESSAGE_INPUT: 1                                         |LUT: 8 REG: 78 RAMLUT: 64 ZCEI_MESSAGE_INPUT: 1                                                                                                        |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        1|LUT: 24 REG: 234 RAMLUT: 192 ZCEI_MESSAGE_INPUT: 1                                      |LUT: 24 REG: 234 RAMLUT: 192 ZCEI_MESSAGE_INPUT: 1                                                                                                     |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        1|LUT: 316 REG: 3081 RAMLUT: 2528 ZCEI_MESSAGE_INPUT: 16                                  |LUT: 316 REG: 3081 RAMLUT: 2528 ZCEI_MESSAGE_INPUT: 16                                                                                                 |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        2|LUT: 12 REG: 117 RAMLUT: 96 ZCEI_MESSAGE_INPUT: 1                                       |LUT: 20 REG: 195 RAMLUT: 160 ZCEI_MESSAGE_INPUT: 1                                                                                                     |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        2|LUT: 20 REG: 195 RAMLUT: 160 ZCEI_MESSAGE_INPUT: 1                                      |LUT: 40 REG: 390 RAMLUT: 320 ZCEI_MESSAGE_INPUT: 2                                                                                                     |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        3|LUT: 4 REG: 39 RAMLUT: 32 ZCEI_MESSAGE_INPUT: 1                                         |LUT: 4 REG: 39 RAMLUT: 32 ZCEI_MESSAGE_INPUT: 1                                                                                                        |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        3|LUT: 20 REG: 195 RAMLUT: 160 ZCEI_MESSAGE_INPUT: 1                                      |LUT: 52 REG: 507 RAMLUT: 416 ZCEI_MESSAGE_INPUT: 2                                                                                                     |
          |ZEBU_MACRO_ZCEI_MSG_IN             |        7|LUT: 8 REG: 78 RAMLUT: 64 ZCEI_MESSAGE_INPUT: 1                                         |LUT: 32 REG: 312 RAMLUT: 256 ZCEI_MESSAGE_INPUT: 1                                                                                                     |
          |ZEBU_MACRO_ZCEI_MSG_IN             |       28|LUT: 4 REG: 39 RAMLUT: 32 ZCEI_MESSAGE_INPUT: 1                                         |LUT: 4 REG: 39 RAMLUT: 32 ZCEI_MESSAGE_INPUT: 1                                                                                                        |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        1|LUT: 314 REG: 301 RAMLUT: 24 ZCEI_MESSAGE_OUTPUT: 1                                     |LUT: 314 REG: 301 RAMLUT: 24 ZCEI_MESSAGE_OUTPUT: 1                                                                                                    |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        1|LUT: 314 REG: 301 RAMLUT: 24 ZCEI_MESSAGE_OUTPUT: 1                                     |LUT: 314 REG: 301 RAMLUT: 24 ZCEI_MESSAGE_OUTPUT: 1                                                                                                    |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        1|LUT: 372 REG: 346 RAMLUT: 48 ZCEI_MESSAGE_OUTPUT: 1                                     |LUT: 372 REG: 346 RAMLUT: 48 ZCEI_MESSAGE_OUTPUT: 1                                                                                                    |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        1|LUT: 430 REG: 391 RAMLUT: 72 ZCEI_MESSAGE_OUTPUT: 1                                     |LUT: 430 REG: 391 RAMLUT: 72 ZCEI_MESSAGE_OUTPUT: 1                                                                                                    |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        1|LUT: 1300 REG: 1066 RAMLUT: 432 ZCEI_MESSAGE_OUTPUT: 1                                  |LUT: 1300 REG: 1066 RAMLUT: 432 ZCEI_MESSAGE_OUTPUT: 1                                                                                                 |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        1|LUT: 1474 REG: 1201 RAMLUT: 504 ZCEI_MESSAGE_OUTPUT: 1                                  |LUT: 1474 REG: 1201 RAMLUT: 504 ZCEI_MESSAGE_OUTPUT: 1                                                                                                 |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        1|LUT: 7738 REG: 6061 RAMLUT: 3096 ZCEI_MESSAGE_OUTPUT: 1                                 |LUT: 7738 REG: 6061 RAMLUT: 3096 ZCEI_MESSAGE_OUTPUT: 1                                                                                                |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        2|LUT: 546 REG: 481 RAMLUT: 120 ZCEI_MESSAGE_OUTPUT: 1                                    |LUT: 778 REG: 661 RAMLUT: 216 ZCEI_MESSAGE_OUTPUT: 1                                                                                                   |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        3|LUT: 314 REG: 301 RAMLUT: 24 ZCEI_MESSAGE_OUTPUT: 1                                     |LUT: 314 REG: 301 RAMLUT: 24 ZCEI_MESSAGE_OUTPUT: 1                                                                                                    |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |        3|LUT: 430 REG: 391 RAMLUT: 72 ZCEI_MESSAGE_OUTPUT: 1                                     |LUT: 662 REG: 571 RAMLUT: 168 ZCEI_MESSAGE_OUTPUT: 1                                                                                                   |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |       11|LUT: 372 REG: 346 RAMLUT: 48 ZCEI_MESSAGE_OUTPUT: 1                                     |LUT: 952 REG: 796 RAMLUT: 288 ZCEI_MESSAGE_OUTPUT: 1                                                                                                   |
          |ZEBU_MACRO_ZCEI_MSG_OUT            |       13|LUT: 314 REG: 301 RAMLUT: 24 ZCEI_MESSAGE_OUTPUT: 1                                     |LUT: 314 REG: 301 RAMLUT: 24 ZCEI_MESSAGE_OUTPUT: 1                                                                                                    |
          |ZGDELAY                            |        1|                                                                                        |                                                                                                                                                       |
          |ZRTL_CLOCK_CONTROL                 |       62|                                                                                        |                                                                                                                                                       |
          |ZTS_RUNMAN                         |        9|LUT: 3761 LUT6: 219 REG: 3464 RAMLUT: 1008 ZCEI_MESSAGE_INPUT: 2 ZCEI_MESSAGE_OUTPUT: 2 |LUT: 28766 LUT6: 1971 REG: 25736 RAMLUT: 8176 ZCEI_MESSAGE_INPUT: 16 ZCEI_MESSAGE_OUTPUT: 2                                                            |
          |zebu_bb_clock_counter_reset_zpl_box|        9|                                                                                        |                                                                                                                                                       |
          |zebu_bb_fm_revert_mode_zpl_box     |        9|                                                                                        |                                                                                                                                                       |
          |zebu_bb_pclk_en_zpl_box            |        9|                                                                                        |                                                                                                                                                       |
          |zebu_bb_pclkdut_en_zpl_box         |        9|                                                                                        |                                                                                                                                                       |
          |zebu_bb_reset_zpl_box              |        9|                                                                                        |                                                                                                                                                       |
          |zebu_bb_revert_en_zpl_box          |        9|                                                                                        |                                                                                                                                                       |
          +-----------------------------------+---------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
          |Total                              |   389652|                                                                                        |LUT: 300890 LUT6: 86064 RAM: 48 URAM: 98 REG: 221598 RAMLUT: 17128 FWC_IP_BITS: 833 QIWC_IP_BITS: 94817 ZCEI_MESSAGE_INPUT: 43 ZCEI_MESSAGE_OUTPUT: 14 |
          +-----------------------------------+---------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+



    5.3.Multiple instantiation
    --------------------------


    5.3.1.Multi-instantiation cost (ordered with various criteria)


*** stat_mod -min_prim=0 -min_multi=0  -local_primitive_only



Multi-instantiation cost ordered by REG (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|                        Module|REG  |LUT  |BRAM|URAM|DSP|RAMLUT|LUT6|HLUT  |HLUT(raw)|HREG  |Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |2       |37156  |40534  |2       |64      |0      |0         |1064    |           fpga_sram_0002_0000|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |1       |18578  |20267  |1       |32      |0      |0         |532     |                fpga_sram_0002|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |1       |13000  |11598  |1       |0       |0      |2104      |2423    |     xtor_amba_master_axi3_svs|13000|11598|1   |0   |0  |2104  |2423|24478 |11989    |30808 |1231  |
 |1       |4091   |391    |0       |0       |0      |0         |2       |zemi3OutPortBuffer_169_4096_24|4091 |391  |0   |0   |0  |0     |2   |391   |272      |4091  |4119  |
 |3       |1701   |6765   |3       |0       |0      |0         |2766    | mss_bus_switch_ibpw2ibpn_0000|567  |2255 |1   |0   |0  |0     |922 |5025  |3672     |3995  |1166  |
 |2       |1100   |4490   |2       |0       |0      |0         |1814    | mss_bus_switch_ibpw2ibpn_0000|550  |2245 |1   |0   |0  |0     |907 |5015  |3670     |3979  |1165  |
 |1       |846    |2485   |1       |0       |0      |0         |930     |                        rl_csr|846  |2485 |1   |0   |0  |0     |930 |2485  |2202     |846   |1419  |
 |1       |425    |880    |1       |0       |0      |0         |396     | mss_bus_switch_ibpw2ibpn_0001|425  |880  |1   |0   |0  |0     |396 |2313  |1564     |2210  |1272  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                        rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4323  |4054     |814   |1342  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                        rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4335  |4088     |816   |1377  |
 |1       |73     |54     |1       |0       |0      |0         |23      |                      zebu_top|73   |54   |1   |0   |0  |0     |23  |314608|188897   |236647|0     |
 |1       |71     |1107   |0       |0       |0      |0         |35      |                   alb_mss_fab|71   |1107 |0   |0   |0  |0     |35  |88367 |67727    |61995 |2569  |
 |1       |39     |56     |1       |0       |0      |0         |56      |        alb_mss_fpga_sram_0000|39   |56   |1   |0   |0  |0     |56  |56    |22       |39    |330   |
 |1       |11     |9      |1       |0       |0      |0         |3       |                       rl_core|11   |9    |1   |0   |0  |0     |3   |29196 |26295    |8233  |1944  |
 |1       |9      |304    |1       |0       |0      |0         |43      |                   alb_mss_mem|9    |304  |1   |0   |0  |0     |43  |7690  |6339     |4629  |374   |
 |1       |6      |4      |1       |0       |0      |0         |3       |                       rl_core|6    |4    |1   |0   |0  |0     |3   |28761 |26150    |7871  |1634  |
 |1       |4      |4      |1       |0       |0      |0         |1       |                    rl_cpu_top|4    |4    |1   |0   |0  |0     |1   |32240 |29162    |8976  |1551  |
 |1       |3      |3      |1       |0       |0      |0         |1       |                    rl_cpu_top|3    |3    |1   |0   |0  |0     |1   |31801 |29016    |8609  |1237  |
 |1       |3      |10     |1       |0       |0      |0         |2       |                        rl_exu|3    |10   |1   |0   |0  |0     |2   |8781  |7786     |2914  |1857  |
 |1       |2      |9      |1       |0       |0      |0         |2       |                        rl_exu|2    |9    |1   |0   |0  |0     |2   |8711  |7718     |2879  |1783  |
 |1       |2      |23     |1       |0       |0      |0         |6       |             alb_mss_mem_model|2    |23   |1   |0   |0  |0     |6   |78    |39       |41    |331   |
 |1       |2      |1      |1       |0       |0      |0         |1       |                 zebu_axi_xtor|2    |1    |1   |0   |0  |0     |1   |24478 |11989    |30809 |1229  |
 |1       |2      |115    |0       |0       |0      |0         |47      |     cpu_top_safety_controller|2    |115  |0   |0   |0  |0     |47  |65387 |59493    |17770 |1470  |
 +--------+-------+-------+--------+--------+-------+----------+--------+------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by LUT (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|                            Module|REG  |LUT  |BRAM|URAM|DSP|RAMLUT|LUT6|HLUT  |HLUT(raw)|HREG  |Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |2       |37156  |40534  |2       |64      |0      |0         |1064    |               fpga_sram_0002_0000|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |1       |18578  |20267  |1       |32      |0      |0         |532     |                    fpga_sram_0002|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |1       |13000  |11598  |1       |0       |0      |2104      |2423    |         xtor_amba_master_axi3_svs|13000|11598|1   |0   |0  |2104  |2423|24478 |11989    |30808 |1231  |
 |3       |1701   |6765   |3       |0       |0      |0         |2766    |     mss_bus_switch_ibpw2ibpn_0000|567  |2255 |1   |0   |0  |0     |922 |5025  |3672     |3995  |1166  |
 |2       |1100   |4490   |2       |0       |0      |0         |1814    |     mss_bus_switch_ibpw2ibpn_0000|550  |2245 |1   |0   |0  |0     |907 |5015  |3670     |3979  |1165  |
 |1       |846    |2485   |1       |0       |0      |0         |930     |                            rl_csr|846  |2485 |1   |0   |0  |0     |930 |2485  |2202     |846   |1419  |
 |1       |0      |1630   |0       |0       |0      |0         |601     |mss_bus_switch_ibp_split_0000_0000|0    |1630 |0   |0   |0  |0     |601 |3494  |3022     |1445  |3688  |
 |3       |0      |1560   |0       |0       |0      |0         |0       |           mss_bus_switch_ibp2ibps|0    |520  |0   |0   |0  |0     |0   |1906  |1538     |1103  |1156  |
 |1       |71     |1107   |0       |0       |0      |0         |35      |                       alb_mss_fab|71   |1107 |0   |0   |0  |0     |35  |88367 |67727    |61995 |2569  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                            rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4335  |4088     |816   |1377  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                            rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4323  |4054     |814   |1342  |
 |1       |425    |880    |1       |0       |0      |0         |396     |     mss_bus_switch_ibpw2ibpn_0001|425  |880  |1   |0   |0  |0     |396 |2313  |1564     |2210  |1272  |
 |1       |0      |735    |0       |0       |0      |0         |293     |mss_bus_switch_ibp_compr_0000_0000|0    |735  |0   |0   |0  |0     |293 |2282  |1878     |1244  |1007  |
 |1       |0      |538    |0       |0       |0      |0         |0       |          mss_bus_switch_dw512_slv|0    |538  |0   |0   |0  |0     |0   |4528  |4000     |1715  |3687  |
 |1       |0      |521    |0       |0       |0      |0         |0       |           mss_bus_switch_ibp2ibps|0    |521  |0   |0   |0  |0     |0   |1898  |1530     |1103  |1148  |
 |1       |0      |521    |0       |0       |0      |0         |0       |           mss_bus_switch_ibp2ibps|0    |521  |0   |0   |0  |0     |0   |1899  |1531     |1103  |1149  |
 |1       |0      |520    |0       |0       |0      |0         |0       |           mss_bus_switch_ibp2ibps|0    |520  |0   |0   |0  |0     |0   |1917  |1549     |1103  |1166  |
 |1       |4091   |391    |0       |0       |0      |0         |2       |    zemi3OutPortBuffer_169_4096_24|4091 |391  |0   |0   |0  |0     |2   |391   |272      |4091  |4119  |
 |1       |9      |304    |1       |0       |0      |0         |43      |                       alb_mss_mem|9    |304  |1   |0   |0  |0     |43  |7690  |6339     |4629  |374   |
 |1       |2      |115    |0       |0       |0      |0         |47      |         cpu_top_safety_controller|2    |115  |0   |0   |0  |0     |47  |65387 |59493    |17770 |1470  |
 |1       |39     |56     |1       |0       |0      |0         |56      |            alb_mss_fpga_sram_0000|39   |56   |1   |0   |0  |0     |56  |56    |22       |39    |330   |
 |1       |0      |55     |0       |0       |0      |0         |13      |                alb_mss_bus_switch|0    |55   |0   |0   |0  |0     |13  |74421 |57484    |51403 |2476  |
 |1       |73     |54     |1       |0       |0      |0         |23      |                          zebu_top|73   |54   |1   |0   |0  |0     |23  |314608|188897   |236647|0     |
 |1       |2      |23     |1       |0       |0      |0         |6       |                 alb_mss_mem_model|2    |23   |1   |0   |0  |0     |6   |78    |39       |41    |331   |
 |1       |0      |14     |0       |0       |0      |0         |5       |                            rl_ifu|0    |14   |0   |0   |0  |0     |5   |3333  |3067     |900   |1231  |
 |1       |0      |14     |0       |0       |0      |0         |5       |                            rl_ifu|0    |14   |0   |0   |0  |0     |5   |3297  |3031     |893   |1194  |
 |2       |0      |12     |0       |0       |0      |0         |0       |                          dccm_ram|0    |6    |0   |0   |0  |0     |0   |20273 |3449     |18578 |124   |
 |1       |3      |10     |1       |0       |0      |0         |2       |                            rl_exu|3    |10   |1   |0   |0  |0     |2   |8781  |7786     |2914  |1857  |
 |1       |2      |9      |1       |0       |0      |0         |2       |                            rl_exu|2    |9    |1   |0   |0  |0     |2   |8711  |7718     |2879  |1783  |
 |1       |11     |9      |1       |0       |0      |0         |3       |                           rl_core|11   |9    |1   |0   |0  |0     |3   |29196 |26295    |8233  |1944  |
 |3       |0      |6      |0       |0       |0      |0         |0       |       mss_bus_switch_ibp_dw32_mst|0    |2    |0   |0   |0  |0     |0   |8840  |6705     |6370  |1533  |
 |1       |0      |6      |0       |0       |0      |0         |0       |                         iccm0_ram|0    |6    |0   |0   |0  |0     |0   |20273 |3449     |18578 |124   |
 |1       |4      |4      |1       |0       |0      |0         |1       |                        rl_cpu_top|4    |4    |1   |0   |0  |0     |1   |32240 |29162    |8976  |1551  |
 |1       |6      |4      |1       |0       |0      |0         |3       |                           rl_core|6    |4    |1   |0   |0  |0     |3   |28761 |26150    |7871  |1634  |
 |1       |3      |3      |1       |0       |0      |0         |1       |                        rl_cpu_top|3    |3    |1   |0   |0  |0     |1   |31801 |29016    |8609  |1237  |
 |1       |0      |2      |0       |0       |0      |0         |0       |      mss_bus_switch_ibp_dw128_mst|0    |2    |0   |0   |0  |0     |0   |17183 |13257    |12034 |1863  |
 |1       |0      |1      |0       |0       |0      |0         |0       |       mss_bus_switch_ibp_dw32_mst|0    |1    |0   |0   |0  |0     |0   |8796  |6671     |6354  |1473  |
 |1       |0      |1      |0       |0       |0      |0         |0       |       mss_bus_switch_ibp_dw32_mst|0    |1    |0   |0   |0  |0     |0   |8793  |6668     |6354  |1469  |
 |1       |2      |1      |1       |0       |0      |0         |1       |                     zebu_axi_xtor|2    |1    |1   |0   |0  |0     |1   |24478 |11989    |30809 |1229  |
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by BRAM (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+-----------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|                       Module|REG  |LUT  |BRAM|URAM|DSP|RAMLUT|LUT6|HLUT  |HLUT(raw)|HREG  |Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+-----------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |3       |1701   |6765   |3       |0       |0      |0         |2766    |mss_bus_switch_ibpw2ibpn_0000|567  |2255 |1   |0   |0  |0     |922 |5025  |3672     |3995  |1166  |
 |2       |37156  |40534  |2       |64      |0      |0         |1064    |          fpga_sram_0002_0000|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |2       |1100   |4490   |2       |0       |0      |0         |1814    |mss_bus_switch_ibpw2ibpn_0000|550  |2245 |1   |0   |0  |0     |907 |5015  |3670     |3979  |1165  |
 |1       |18578  |20267  |1       |32      |0      |0         |532     |               fpga_sram_0002|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |1       |2      |1      |1       |0       |0      |0         |1       |                zebu_axi_xtor|2    |1    |1   |0   |0  |0     |1   |24478 |11989    |30809 |1229  |
 |1       |3      |3      |1       |0       |0      |0         |1       |                   rl_cpu_top|3    |3    |1   |0   |0  |0     |1   |31801 |29016    |8609  |1237  |
 |1       |6      |4      |1       |0       |0      |0         |3       |                      rl_core|6    |4    |1   |0   |0  |0     |3   |28761 |26150    |7871  |1634  |
 |1       |4      |4      |1       |0       |0      |0         |1       |                   rl_cpu_top|4    |4    |1   |0   |0  |0     |1   |32240 |29162    |8976  |1551  |
 |1       |11     |9      |1       |0       |0      |0         |3       |                      rl_core|11   |9    |1   |0   |0  |0     |3   |29196 |26295    |8233  |1944  |
 |1       |2      |9      |1       |0       |0      |0         |2       |                       rl_exu|2    |9    |1   |0   |0  |0     |2   |8711  |7718     |2879  |1783  |
 |1       |3      |10     |1       |0       |0      |0         |2       |                       rl_exu|3    |10   |1   |0   |0  |0     |2   |8781  |7786     |2914  |1857  |
 |1       |2      |23     |1       |0       |0      |0         |6       |            alb_mss_mem_model|2    |23   |1   |0   |0  |0     |6   |78    |39       |41    |331   |
 |1       |73     |54     |1       |0       |0      |0         |23      |                     zebu_top|73   |54   |1   |0   |0  |0     |23  |314608|188897   |236647|0     |
 |1       |39     |56     |1       |0       |0      |0         |56      |       alb_mss_fpga_sram_0000|39   |56   |1   |0   |0  |0     |56  |56    |22       |39    |330   |
 |1       |9      |304    |1       |0       |0      |0         |43      |                  alb_mss_mem|9    |304  |1   |0   |0  |0     |43  |7690  |6339     |4629  |374   |
 |1       |846    |2485   |1       |0       |0      |0         |930     |                       rl_csr|846  |2485 |1   |0   |0  |0     |930 |2485  |2202     |846   |1419  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                       rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4335  |4088     |816   |1377  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                       rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4323  |4054     |814   |1342  |
 |1       |425    |880    |1       |0       |0      |0         |396     |mss_bus_switch_ibpw2ibpn_0001|425  |880  |1   |0   |0  |0     |396 |2313  |1564     |2210  |1272  |
 |1       |13000  |11598  |1       |0       |0      |2104      |2423    |    xtor_amba_master_axi3_svs|13000|11598|1   |0   |0  |2104  |2423|24478 |11989    |30808 |1231  |
 +--------+-------+-------+--------+--------+-------+----------+--------+-----------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by URAM (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+-------------------+-----+-----+----+----+---+------+----+-----+---------+-----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|             Module|REG  |LUT  |BRAM|URAM|DSP|RAMLUT|LUT6|HLUT |HLUT(raw)|HREG |Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+-------------------+-----+-----+----+----+---+------+----+-----+---------+-----+------+
 |2       |37156  |40534  |2       |64      |0      |0         |1064    |fpga_sram_0002_0000|18578|20267|1   |32  |0  |0     |532 |20267|3443     |18578|123   |
 |1       |18578  |20267  |1       |32      |0      |0         |532     |     fpga_sram_0002|18578|20267|1   |32  |0  |0     |532 |20267|3443     |18578|123   |
 +--------+-------+-------+--------+--------+-------+----------+--------+-------------------+-----+-----+----+----+---+------+----+-----+---------+-----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by DSP (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+------+---+---+----+----+---+------+----+----+---------+----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|Module|REG|LUT|BRAM|URAM|DSP|RAMLUT|LUT6|HLUT|HLUT(raw)|HREG|Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+------+---+---+----+----+---+------+----+----+---------+----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by RAMLUT (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+-------------------------+-----+-----+----+----+---+------+----+-----+---------+-----+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|                   Module|REG  |LUT  |BRAM|URAM|DSP|RAMLUT|LUT6|HLUT |HLUT(raw)|HREG |Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+-------------------------+-----+-----+----+----+---+------+----+-----+---------+-----+------+
 |1       |13000  |11598  |1       |0       |0      |2104      |2423    |xtor_amba_master_axi3_svs|13000|11598|1   |0   |0  |2104  |2423|24478|11989    |30808|1231  |
 +--------+-------+-------+--------+--------+-------+----------+--------+-------------------------+-----+-----+----+----+---+------+----+-----+---------+-----+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by LUT6 (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|                            Module|REG  |LUT  |BRAM|URAM|DSP|RAMLUT|LUT6|HLUT  |HLUT(raw)|HREG  |Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |3       |1701   |6765   |3       |0       |0      |0         |2766    |     mss_bus_switch_ibpw2ibpn_0000|567  |2255 |1   |0   |0  |0     |922 |5025  |3672     |3995  |1166  |
 |1       |13000  |11598  |1       |0       |0      |2104      |2423    |         xtor_amba_master_axi3_svs|13000|11598|1   |0   |0  |2104  |2423|24478 |11989    |30808 |1231  |
 |2       |1100   |4490   |2       |0       |0      |0         |1814    |     mss_bus_switch_ibpw2ibpn_0000|550  |2245 |1   |0   |0  |0     |907 |5015  |3670     |3979  |1165  |
 |2       |37156  |40534  |2       |64      |0      |0         |1064    |               fpga_sram_0002_0000|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |1       |846    |2485   |1       |0       |0      |0         |930     |                            rl_csr|846  |2485 |1   |0   |0  |0     |930 |2485  |2202     |846   |1419  |
 |1       |0      |1630   |0       |0       |0      |0         |601     |mss_bus_switch_ibp_split_0000_0000|0    |1630 |0   |0   |0  |0     |601 |3494  |3022     |1445  |3688  |
 |1       |18578  |20267  |1       |32      |0      |0         |532     |                    fpga_sram_0002|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |1       |425    |880    |1       |0       |0      |0         |396     |     mss_bus_switch_ibpw2ibpn_0001|425  |880  |1   |0   |0  |0     |396 |2313  |1564     |2210  |1272  |
 |1       |0      |735    |0       |0       |0      |0         |293     |mss_bus_switch_ibp_compr_0000_0000|0    |735  |0   |0   |0  |0     |293 |2282  |1878     |1244  |1007  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                            rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4323  |4054     |814   |1342  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                            rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4335  |4088     |816   |1377  |
 |1       |39     |56     |1       |0       |0      |0         |56      |            alb_mss_fpga_sram_0000|39   |56   |1   |0   |0  |0     |56  |56    |22       |39    |330   |
 |1       |2      |115    |0       |0       |0      |0         |47      |         cpu_top_safety_controller|2    |115  |0   |0   |0  |0     |47  |65387 |59493    |17770 |1470  |
 |1       |9      |304    |1       |0       |0      |0         |43      |                       alb_mss_mem|9    |304  |1   |0   |0  |0     |43  |7690  |6339     |4629  |374   |
 |1       |71     |1107   |0       |0       |0      |0         |35      |                       alb_mss_fab|71   |1107 |0   |0   |0  |0     |35  |88367 |67727    |61995 |2569  |
 |1       |73     |54     |1       |0       |0      |0         |23      |                          zebu_top|73   |54   |1   |0   |0  |0     |23  |314608|188897   |236647|0     |
 |1       |0      |55     |0       |0       |0      |0         |13      |                alb_mss_bus_switch|0    |55   |0   |0   |0  |0     |13  |74421 |57484    |51403 |2476  |
 |1       |2      |23     |1       |0       |0      |0         |6       |                 alb_mss_mem_model|2    |23   |1   |0   |0  |0     |6   |78    |39       |41    |331   |
 |1       |0      |14     |0       |0       |0      |0         |5       |                            rl_ifu|0    |14   |0   |0   |0  |0     |5   |3297  |3031     |893   |1194  |
 |1       |0      |14     |0       |0       |0      |0         |5       |                            rl_ifu|0    |14   |0   |0   |0  |0     |5   |3333  |3067     |900   |1231  |
 |1       |6      |4      |1       |0       |0      |0         |3       |                           rl_core|6    |4    |1   |0   |0  |0     |3   |28761 |26150    |7871  |1634  |
 |1       |11     |9      |1       |0       |0      |0         |3       |                           rl_core|11   |9    |1   |0   |0  |0     |3   |29196 |26295    |8233  |1944  |
 |1       |3      |10     |1       |0       |0      |0         |2       |                            rl_exu|3    |10   |1   |0   |0  |0     |2   |8781  |7786     |2914  |1857  |
 |1       |2      |9      |1       |0       |0      |0         |2       |                            rl_exu|2    |9    |1   |0   |0  |0     |2   |8711  |7718     |2879  |1783  |
 |1       |4091   |391    |0       |0       |0      |0         |2       |    zemi3OutPortBuffer_169_4096_24|4091 |391  |0   |0   |0  |0     |2   |391   |272      |4091  |4119  |
 |1       |2      |1      |1       |0       |0      |0         |1       |                     zebu_axi_xtor|2    |1    |1   |0   |0  |0     |1   |24478 |11989    |30809 |1229  |
 |1       |3      |3      |1       |0       |0      |0         |1       |                        rl_cpu_top|3    |3    |1   |0   |0  |0     |1   |31801 |29016    |8609  |1237  |
 |1       |4      |4      |1       |0       |0      |0         |1       |                        rl_cpu_top|4    |4    |1   |0   |0  |0     |1   |32240 |29162    |8976  |1551  |
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



Multi-instantiation cost ordered by number of instances (flat logic only)
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |Nb Inst.|ALL REG|ALL LUT|ALL BRAM|ALL URAM|ALL DSP|ALL RAMLUT|ALL LUT6|                            Module|REG  |LUT  |BRAM|URAM|DSP|RAMLUT|LUT6|HLUT  |HLUT(raw)|HREG  |Nb IOs|
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
 |3       |0      |0      |0       |0       |0      |0         |0       |     mss_bus_switch_ibpx2ibpy_0001|0    |0    |0   |0   |0  |0     |0   |5025  |3672     |3995  |1166  |
 |3       |1701   |6765   |3       |0       |0      |0         |2766    |     mss_bus_switch_ibpw2ibpn_0000|567  |2255 |1   |0   |0  |0     |922 |5025  |3672     |3995  |1166  |
 |3       |0      |6      |0       |0       |0      |0         |0       |       mss_bus_switch_ibp_dw32_mst|0    |2    |0   |0   |0  |0     |0   |8840  |6705     |6370  |1533  |
 |3       |0      |1560   |0       |0       |0      |0         |0       |           mss_bus_switch_ibp2ibps|0    |520  |0   |0   |0  |0     |0   |1906  |1538     |1103  |1156  |
 |2       |1100   |4490   |2       |0       |0      |0         |1814    |     mss_bus_switch_ibpw2ibpn_0000|550  |2245 |1   |0   |0  |0     |907 |5015  |3670     |3979  |1165  |
 |2       |37156  |40534  |2       |64      |0      |0         |1064    |               fpga_sram_0002_0000|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |2       |0      |0      |0       |0       |0      |0         |0       |     mss_bus_switch_ibpx2ibpy_0001|0    |0    |0   |0   |0  |0     |0   |5015  |3670     |3979  |1165  |
 |2       |0      |12     |0       |0       |0      |0         |0       |                          dccm_ram|0    |6    |0   |0   |0  |0     |0   |20273 |3449     |18578 |124   |
 |1       |2      |1      |1       |0       |0      |0         |1       |                     zebu_axi_xtor|2    |1    |1   |0   |0  |0     |1   |24478 |11989    |30809 |1229  |
 |1       |2      |9      |1       |0       |0      |0         |2       |                            rl_exu|2    |9    |1   |0   |0  |0     |2   |8711  |7718     |2879  |1783  |
 |1       |3      |3      |1       |0       |0      |0         |1       |                        rl_cpu_top|3    |3    |1   |0   |0  |0     |1   |31801 |29016    |8609  |1237  |
 |1       |4      |4      |1       |0       |0      |0         |1       |                        rl_cpu_top|4    |4    |1   |0   |0  |0     |1   |32240 |29162    |8976  |1551  |
 |1       |0      |1      |0       |0       |0      |0         |0       |       mss_bus_switch_ibp_dw32_mst|0    |1    |0   |0   |0  |0     |0   |8796  |6671     |6354  |1473  |
 |1       |0      |1      |0       |0       |0      |0         |0       |       mss_bus_switch_ibp_dw32_mst|0    |1    |0   |0   |0  |0     |0   |8793  |6668     |6354  |1469  |
 |1       |0      |2      |0       |0       |0      |0         |0       |      mss_bus_switch_ibp_dw128_mst|0    |2    |0   |0   |0  |0     |0   |17183 |13257    |12034 |1863  |
 |1       |0      |521    |0       |0       |0      |0         |0       |           mss_bus_switch_ibp2ibps|0    |521  |0   |0   |0  |0     |0   |1898  |1530     |1103  |1148  |
 |1       |0      |538    |0       |0       |0      |0         |0       |          mss_bus_switch_dw512_slv|0    |538  |0   |0   |0  |0     |0   |4528  |4000     |1715  |3687  |
 |1       |0      |521    |0       |0       |0      |0         |0       |           mss_bus_switch_ibp2ibps|0    |521  |0   |0   |0  |0     |0   |1899  |1531     |1103  |1149  |
 |1       |0      |0      |0       |0       |0      |0         |0       |mss_bus_switch_ibpx2ibpy_0001_0000|0    |0    |0   |0   |0  |0     |0   |2313  |1564     |2210  |1272  |
 |1       |0      |0      |0       |0       |0      |0         |0       |                         core_chip|0    |0    |0   |0   |0  |0     |0   |260713|166463   |180055|51    |
 |1       |0      |0      |0       |0       |0      |0         |0       |                          rl_srams|0    |0    |0   |0   |0  |0     |0   |62508 |10916    |57700 |620   |
 |1       |0      |0      |0       |0       |0      |0         |0       |                       archipelago|0    |0    |0   |0   |0  |0     |0   |131264|73025    |77534 |787   |
 |1       |0      |0      |0       |0       |0      |0         |0       |                          core_sys|0    |0    |0   |0   |0  |0     |0   |260710|166458   |180052|53    |
 |1       |0      |520    |0       |0       |0      |0         |0       |           mss_bus_switch_ibp2ibps|0    |520  |0   |0   |0  |0     |0   |1917  |1549     |1103  |1166  |
 |1       |0      |6      |0       |0       |0      |0         |0       |                         iccm0_ram|0    |6    |0   |0   |0  |0     |0   |20273 |3449     |18578 |124   |
 |1       |9      |304    |1       |0       |0      |0         |43      |                       alb_mss_mem|9    |304  |1   |0   |0  |0     |43  |7690  |6339     |4629  |374   |
 |1       |13000  |11598  |1       |0       |0      |2104      |2423    |         xtor_amba_master_axi3_svs|13000|11598|1   |0   |0  |2104  |2423|24478 |11989    |30808 |1231  |
 |1       |846    |2485   |1       |0       |0      |0         |930     |                            rl_csr|846  |2485 |1   |0   |0  |0     |930 |2485  |2202     |846   |1419  |
 |1       |0      |1630   |0       |0       |0      |0         |601     |mss_bus_switch_ibp_split_0000_0000|0    |1630 |0   |0   |0  |0     |601 |3494  |3022     |1445  |3688  |
 |1       |18578  |20267  |1       |32      |0      |0         |532     |                    fpga_sram_0002|18578|20267|1   |32  |0  |0     |532 |20267 |3443     |18578 |123   |
 |1       |425    |880    |1       |0       |0      |0         |396     |     mss_bus_switch_ibpw2ibpn_0001|425  |880  |1   |0   |0  |0     |396 |2313  |1564     |2210  |1272  |
 |1       |0      |735    |0       |0       |0      |0         |293     |mss_bus_switch_ibp_compr_0000_0000|0    |735  |0   |0   |0  |0     |293 |2282  |1878     |1244  |1007  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                            rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4323  |4054     |814   |1342  |
 |1       |235    |1104   |1       |0       |0      |0         |278     |                            rl_dmp|235  |1104 |1   |0   |0  |0     |278 |4335  |4088     |816   |1377  |
 |1       |39     |56     |1       |0       |0      |0         |56      |            alb_mss_fpga_sram_0000|39   |56   |1   |0   |0  |0     |56  |56    |22       |39    |330   |
 |1       |2      |115    |0       |0       |0      |0         |47      |         cpu_top_safety_controller|2    |115  |0   |0   |0  |0     |47  |65387 |59493    |17770 |1470  |
 |1       |4091   |391    |0       |0       |0      |0         |2       |    zemi3OutPortBuffer_169_4096_24|4091 |391  |0   |0   |0  |0     |2   |391   |272      |4091  |4119  |
 |1       |71     |1107   |0       |0       |0      |0         |35      |                       alb_mss_fab|71   |1107 |0   |0   |0  |0     |35  |88367 |67727    |61995 |2569  |
 |1       |73     |54     |1       |0       |0      |0         |23      |                          zebu_top|73   |54   |1   |0   |0  |0     |23  |314608|188897   |236647|0     |
 |1       |0      |55     |0       |0       |0      |0         |13      |                alb_mss_bus_switch|0    |55   |0   |0   |0  |0     |13  |74421 |57484    |51403 |2476  |
 |1       |2      |23     |1       |0       |0      |0         |6       |                 alb_mss_mem_model|2    |23   |1   |0   |0  |0     |6   |78    |39       |41    |331   |
 |1       |0      |14     |0       |0       |0      |0         |5       |                            rl_ifu|0    |14   |0   |0   |0  |0     |5   |3297  |3031     |893   |1194  |
 |1       |0      |14     |0       |0       |0      |0         |5       |                            rl_ifu|0    |14   |0   |0   |0  |0     |5   |3333  |3067     |900   |1231  |
 |1       |6      |4      |1       |0       |0      |0         |3       |                           rl_core|6    |4    |1   |0   |0  |0     |3   |28761 |26150    |7871  |1634  |
 |1       |11     |9      |1       |0       |0      |0         |3       |                           rl_core|11   |9    |1   |0   |0  |0     |3   |29196 |26295    |8233  |1944  |
 |1       |3      |10     |1       |0       |0      |0         |2       |                            rl_exu|3    |10   |1   |0   |0  |0     |2   |8781  |7786     |2914  |1857  |
 +--------+-------+-------+--------+--------+-------+----------+--------+----------------------------------+-----+-----+----+----+---+------+----+------+---------+------+------+
Nb Inst.    : Number of instances
ALL REG     : Nb inst. * Nb REG
ALL LUT     : Nb inst. * Nb LUT
ALL BRAM    : Nb inst. * Nb BRAM
ALL URAM    : Nb inst. * Nb URAM
ALL DSP     : Nb inst. * Nb DSP
ALL RAMLUT  : Nb inst. * Nb RAMLUT
ALL LUT6    : Nb inst. * Nb LUT6
Module      : Module name, long names are truncated and displayed below
LUT         : Lut counting
HLUT        : HIER LUT EQUIV (lut weighting)
HLUT(raw)   : HIER LUT EQUIV (no lut weighting)
HREG        : HIER REG_EQUIV



    5.3.2.Modules with unusual properties (ordered with various criteria)


Modules ordered by reg/lut ratio (decreasing order, only if 2*reg>lut) (flat logic only)
 +--------+-----+-----+---------+------------------------------+------+
 |Nb Inst.|HREG |HLUT |HLUT(raw)|                        Module|Nb IOs|
 +--------+-----+-----+---------+------------------------------+------+
 |1       |4091 |391  |272      |zemi3OutPortBuffer_169_4096_24|4119  |
 |1       |18578|20267|3443     |                fpga_sram_0002|123   |
 |2       |18578|20267|3443     |           fpga_sram_0002_0000|123   |
 |1       |30808|24478|11989    |     xtor_amba_master_axi3_svs|1231  |
 |1       |39   |56   |22       |        alb_mss_fpga_sram_0000|330   |
 +--------+-----+-----+---------+------------------------------+------+
Nb Inst.   : Number of instances
HREG       : HIER REG_EQUIV
HLUT       : HIER LUT EQUIV (lut weighting)
HLUT(raw)  : HIER LUT EQUIV (no lut weighting)
Module     : Module name, long names are truncated and displayed below



Cost ordered by biggest variation caused by lut weighting) (flat logic only)
 +--------+------+------+---------+----------------------------------+------+
 |Nb Inst.|HREG  |HLUT  |HLUT(raw)|                            Module|Nb IOs|
 +--------+------+------+---------+----------------------------------+------+
 |1       |39    |56    |22       |            alb_mss_fpga_sram_0000|330   |
 |1       |41    |78    |39       |                 alb_mss_mem_model|331   |
 |1       |4091  |391   |272      |    zemi3OutPortBuffer_169_4096_24|4119  |
 |1       |816   |4335  |4088     |                            rl_dmp|1377  |
 |1       |900   |3333  |3067     |                            rl_ifu|1231  |
 |1       |893   |3297  |3031     |                            rl_ifu|1194  |
 |1       |814   |4323  |4054     |                            rl_dmp|1342  |
 |1       |846   |2485  |2202     |                            rl_csr|1419  |
 |1       |1103  |1917  |1549     |           mss_bus_switch_ibp2ibps|1166  |
 |3       |1103  |1906  |1538     |           mss_bus_switch_ibp2ibps|1156  |
 |1       |1103  |1899  |1531     |           mss_bus_switch_ibp2ibps|1149  |
 |1       |1103  |1898  |1530     |           mss_bus_switch_ibp2ibps|1148  |
 |1       |1244  |2282  |1878     |mss_bus_switch_ibp_compr_0000_0000|1007  |
 |1       |1445  |3494  |3022     |mss_bus_switch_ibp_split_0000_0000|3688  |
 |1       |1715  |4528  |4000     |          mss_bus_switch_dw512_slv|3687  |
 |1       |2210  |2313  |1564     |     mss_bus_switch_ibpw2ibpn_0001|1272  |
 |1       |2210  |2313  |1564     |mss_bus_switch_ibpx2ibpy_0001_0000|1272  |
 |1       |2879  |8711  |7718     |                            rl_exu|1783  |
 |1       |2914  |8781  |7786     |                            rl_exu|1857  |
 |2       |3979  |5015  |3670     |     mss_bus_switch_ibpw2ibpn_0000|1165  |
 |2       |3979  |5015  |3670     |     mss_bus_switch_ibpx2ibpy_0001|1165  |
 |1       |4629  |7690  |6339     |                       alb_mss_mem|374   |
 |3       |3995  |5025  |3672     |     mss_bus_switch_ibpx2ibpy_0001|1166  |
 |3       |3995  |5025  |3672     |     mss_bus_switch_ibpw2ibpn_0000|1166  |
 |1       |6354  |8793  |6668     |       mss_bus_switch_ibp_dw32_mst|1469  |
 |1       |6354  |8796  |6671     |       mss_bus_switch_ibp_dw32_mst|1473  |
 |3       |6370  |8840  |6705     |       mss_bus_switch_ibp_dw32_mst|1533  |
 |1       |7871  |28761 |26150    |                           rl_core|1634  |
 |1       |8609  |31801 |29016    |                        rl_cpu_top|1237  |
 |1       |8233  |29196 |26295    |                           rl_core|1944  |
 |1       |8976  |32240 |29162    |                        rl_cpu_top|1551  |
 |1       |12034 |17183 |13257    |      mss_bus_switch_ibp_dw128_mst|1863  |
 |1       |17770 |65387 |59493    |         cpu_top_safety_controller|1470  |
 |1       |30808 |24478 |11989    |         xtor_amba_master_axi3_svs|1231  |
 |1       |30809 |24478 |11989    |                     zebu_axi_xtor|1229  |
 |1       |18578 |20267 |3443     |                    fpga_sram_0002|123   |
 |1       |18578 |20273 |3449     |                         iccm0_ram|124   |
 |2       |18578 |20273 |3449     |                          dccm_ram|124   |
 |2       |18578 |20267 |3443     |               fpga_sram_0002_0000|123   |
 |1       |51403 |74421 |57484    |                alb_mss_bus_switch|2476  |
 |1       |61995 |88367 |67727    |                       alb_mss_fab|2569  |
 |1       |57700 |62508 |10916    |                          rl_srams|620   |
 |1       |77534 |131264|73025    |                       archipelago|787   |
 |1       |180055|260713|166463   |                         core_chip|51    |
 |1       |180052|260710|166458   |                          core_sys|53    |
 |1       |236647|314608|188897   |                          zebu_top|0     |
 +--------+------+------+---------+----------------------------------+------+
Nb Inst.   : Number of instances
HREG       : HIER REG_EQUIV
HLUT       : HIER LUT EQUIV (lut weighting)
HLUT(raw)  : HIER LUT EQUIV (no lut weighting)
Module     : Module name, long names are truncated and displayed below



    5.4.Detection of sub-system candidates
    --------------------------------------

    
	read *** ./zTopBuild_report_log_large_sections.dir/_SEC_5_4_Detection_.log ***


    5.5.ZMem resource utilization
    -----------------------------

ZMEM module (ZEBU_BB_ZRM, model alb_mss_fpga_sram_0000_ZMEM_mem_r), Address width = 28 bits, Data width = 128 bits, Ports = 1, Type = Synchronous
ZMEM module (ZEBU_BB_ZMEM, model alb_mss_mem_lat_0000_ZMEM_i_bdel_mem), Address width = 10 bits, Data width = 2 bits, Ports = 2, Type = Asynchronous
ZMEM module (ZEBU_BB_ZMEM, model alb_mss_mem_lat_0000_ZMEM_i_rdel_mem), Address width = 10 bits, Data width = 131 bits, Ports = 2, Type = Asynchronous
ZMEM module (ZEBU_BB_ZMEM, model fpga_sram_0000_ZMEM_mem_r), Address width = 8 bits, Data width = 56 bits, Ports = 2, Type = Asynchronous
ZMEM module (ZEBU_BB_ZMEM, model fpga_sram_0001_ZMEM_mem_r), Address width = 11 bits, Data width = 80 bits, Ports = 2, Type = Asynchronous
ZMEM module (ZEBU_BB_ZMEM, model fpga_sram_0002_0000_ZMEM_mem_r), Address width = 17 bits, Data width = 40 bits, Ports = 3, Type = Asynchronous
ZMEM module (ZEBU_BB_ZMEM, model fpga_sram_0002_ZMEM_mem_r), Address width = 17 bits, Data width = 40 bits, Ports = 3, Type = Asynchronous
ZMEM module (ZEBU_BB_ZMEM, model zz_Encrypt_1_ZMEM_0), Address width = 10 bits, Data width = 86 bits, Ports = 2, Type = Synchronous
ZMEM module (ZEBU_BB_ZMEM, model zz_Encrypt_6_ZMEM_0), Address width = 10 bits, Data width = 613 bits, Ports = 2, Type = Synchronous

    5.6.ZMem resource utilization
    -----------------------------


Primitive count in ZMEM module(reserved_scope_alb_mss_mem_lat_0000_ZMEM_i_bdel_mem), Instantiated 1 times
          +-------------------+---------+------------------+-----------------+
          |Primitive Name     |Total nb.|Cost per primitive|Cost at top level|
          +-------------------+---------+------------------+-----------------+
          |DBG_READBACK       |       25|REG: 1            |REG: 25          |
          |FD                 |       10|REG: 1            |REG: 10          |
          |GND                |        1|                  |                 |
          |RAMB36E1           |        1|RAM: 1            |RAM: 1           |
          |VCC                |        1|                  |                 |
          |ZEBU_BB_ZMEM_PORT  |       26|                  |                 |
          |ZEBU_BB_ZMEM_TIMING|        2|                  |                 |
          |ZXLSYS             |        1|                  |                 |
          +-------------------+---------+------------------+-----------------+
          |Total              |       67|                  |RAM: 1 REG: 35   |
          +-------------------+---------+------------------+-----------------+



Primitive count in ZMEM module(reserved_scope_alb_mss_mem_lat_0000_ZMEM_i_rdel_mem), Instantiated 1 times
          +-------------------+---------+------------------+-----------------+
          |Primitive Name     |Total nb.|Cost per primitive|Cost at top level|
          +-------------------+---------+------------------+-----------------+
          |DBG_READBACK       |      283|REG: 1            |REG: 283         |
          |FD                 |       10|REG: 1            |REG: 10          |
          |GND                |        1|                  |                 |
          |RAMB36E1           |        4|RAM: 1            |RAM: 4           |
          |VCC                |        1|                  |                 |
          |ZEBU_BB_ZMEM_PORT  |      284|                  |                 |
          |ZEBU_BB_ZMEM_TIMING|        2|                  |                 |
          |ZXLSYS             |        1|                  |                 |
          +-------------------+---------+------------------+-----------------+
          |Total              |      586|                  |RAM: 4 REG: 293  |
          +-------------------+---------+------------------+-----------------+



Primitive count in ZMEM module(reserved_scope_fpga_sram_0000_ZMEM_mem_r), Instantiated 1 times
          +-------------------+---------+------------------+-------------------------+
          |Primitive Name     |Total nb.|Cost per primitive|Cost at top level        |
          +-------------------+---------+------------------+-------------------------+
          |AND2               |       78|LUT: 1            |LUT: 78                  |
          |DBG_READBACK       |      129|REG: 1            |REG: 129                 |
          |FD                 |      138|REG: 1            |REG: 138                 |
          |FDE                |       56|REG: 1            |REG: 56                  |
          |FDRE               |        2|REG: 1            |REG: 2                   |
          |FDRS               |        2|REG: 1            |REG: 2                   |
          |GND                |        2|                  |                         |
          |INV                |        3|                  |                         |
          |LUT2               |        3|LUT: 1            |LUT: 3                   |
          |LUT3               |       58|LUT: 1            |LUT: 58                  |
          |MUXCY_L            |        1|                  |                         |
          |OR2                |        9|LUT: 1            |LUT: 9                   |
          |RAMB36E1           |        1|RAM: 1            |RAM: 1                   |
          |VCC                |        3|                  |                         |
          |XOR2               |        1|LUT: 1            |LUT: 1                   |
          |XORCY              |        1|                  |                         |
          |ZEBU_BB_ZMEM_PORT  |      186|                  |                         |
          |ZEBU_BB_ZMEM_TIMING|        2|                  |                         |
          |ZXLSYS             |        2|                  |                         |
          +-------------------+---------+------------------+-------------------------+
          |Total              |      677|                  |LUT: 149 RAM: 1 REG: 327 |
          +-------------------+---------+------------------+-------------------------+



Primitive count in ZMEM module(reserved_scope_fpga_sram_0000_ZMEM_mem_r_base), Instantiated 1 times
          +--------------+---------+------------------+-----------------+
          |Primitive Name|Total nb.|Cost per primitive|Cost at top level|
          +--------------+---------+------------------+-----------------+
          |GND           |        1|                  |                 |
          |RAMB36E1      |        1|RAM: 1            |RAM: 1           |
          |VCC           |        1|                  |                 |
          |ZXLSYS        |        1|                  |                 |
          +--------------+---------+------------------+-----------------+
          |Total         |        4|                  |RAM: 1           |
          +--------------+---------+------------------+-----------------+



Primitive count in ZMEM module(reserved_scope_fpga_sram_0001_ZMEM_mem_r), Instantiated 1 times
          +-------------------+---------+--------------------------+----------------------------+
          |Primitive Name     |Total nb.|Cost per primitive        |Cost at top level           |
          +-------------------+---------+--------------------------+----------------------------+
          |AND2               |      111|LUT: 1                    |LUT: 111                    |
          |DBG_READBACK       |      183|REG: 1                    |REG: 183                    |
          |FD                 |      193|REG: 1                    |REG: 193                    |
          |FDE                |       80|REG: 1                    |REG: 80                     |
          |FDRE               |        2|REG: 1                    |REG: 2                      |
          |FDRS               |        2|REG: 1                    |REG: 2                      |
          |GND                |        3|                          |                            |
          |INV                |        3|                          |                            |
          |LUT2               |        3|LUT: 1                    |LUT: 3                      |
          |LUT3               |       82|LUT: 1                    |LUT: 82                     |
          |MUXCY_L            |        1|                          |                            |
          |OR2                |       13|LUT: 1                    |LUT: 13                     |
          |URAM288_BASE       |        2|LUT: 525 URAM: 1 REG: 569 |LUT: 1050 URAM: 2 REG: 1138 |
          |VCC                |        3|                          |                            |
          |XOR2               |        1|LUT: 1                    |LUT: 1                      |
          |XORCY              |        1|                          |                            |
          |ZEBU_BB_ZMEM_PORT  |      264|                          |                            |
          |ZEBU_BB_ZMEM_TIMING|        2|                          |                            |
          |ZXLSYS             |        2|                          |                            |
          +-------------------+---------+--------------------------+----------------------------+
          |Total              |      951|                          |LUT: 1260 URAM: 2 REG: 1598 |
          +-------------------+---------+--------------------------+----------------------------+



Primitive count in ZMEM module(reserved_scope_fpga_sram_0001_ZMEM_mem_r_base), Instantiated 1 times
          +--------------+---------+--------------------------+----------------------------+
          |Primitive Name|Total nb.|Cost per primitive        |Cost at top level           |
          +--------------+---------+--------------------------+----------------------------+
          |GND           |        1|                          |                            |
          |URAM288_BASE  |        2|LUT: 525 URAM: 1 REG: 569 |LUT: 1050 URAM: 2 REG: 1138 |
          |VCC           |        1|                          |                            |
          |ZXLSYS        |        1|                          |                            |
          +--------------+---------+--------------------------+----------------------------+
          |Total         |        5|                          |LUT: 1050 URAM: 2 REG: 1138 |
          +--------------+---------+--------------------------+----------------------------+



Primitive count in ZMEM module(reserved_scope_fpga_sram_0002_0000_ZMEM_mem_r), Instantiated 2 times
          +-------------------+---------+--------------------------+-----------------------------------------+
          |Primitive Name     |Total nb.|Cost per primitive        |Cost at top level                        |
          +-------------------+---------+--------------------------+-----------------------------------------+
          |AND2               |     2721|LUT: 1                    |LUT: 2721                                |
          |AND2B1             |       60|LUT: 1                    |LUT: 60                                  |
          |DBG_READBACK       |       92|REG: 1                    |REG: 92                                  |
          |FD                 |      166|REG: 1                    |REG: 166                                 |
          |FDE                |       80|REG: 1                    |REG: 80                                  |
          |FDRE               |        2|REG: 1                    |REG: 2                                   |
          |FDRS               |        2|REG: 1                    |REG: 2                                   |
          |GND                |        3|                          |                                         |
          |INV                |        5|                          |                                         |
          |LUT2               |       83|LUT: 1                    |LUT: 83                                  |
          |LUT3               |        2|LUT: 1                    |LUT: 2                                   |
          |LUT6               |      480|LUT: 1 LUT6: 1            |LUT: 480 LUT6: 480                       |
          |MUXCY_L            |        1|                          |                                         |
          |OR2                |       18|LUT: 1                    |LUT: 18                                  |
          |URAM288_BASE       |       32|LUT: 525 URAM: 1 REG: 569 |LUT: 16800 URAM: 32 REG: 18208           |
          |VCC                |        3|                          |                                         |
          |XOR2               |        1|LUT: 1                    |LUT: 1                                   |
          |XORCY              |        1|                          |                                         |
          |ZEBU_BB_ZMEM_PORT  |      173|                          |                                         |
          |ZEBU_BB_ZMEM_TIMING|        3|                          |                                         |
          |ZXLSYS             |        2|                          |                                         |
          +-------------------+---------+--------------------------+-----------------------------------------+
          |Total              |     3930|                          |LUT: 20165 LUT6: 480 URAM: 32 REG: 18550 |
          +-------------------+---------+--------------------------+-----------------------------------------+



Primitive count in ZMEM module(reserved_scope_fpga_sram_0002_0000_ZMEM_mem_r_base), Instantiated 2 times
          +--------------+---------+--------------------------+-----------------------------------------+
          |Primitive Name|Total nb.|Cost per primitive        |Cost at top level                        |
          +--------------+---------+--------------------------+-----------------------------------------+
          |AND2          |     2620|LUT: 1                    |LUT: 2620                                |
          |AND2B1        |       60|LUT: 1                    |LUT: 60                                  |
          |FD            |       64|REG: 1                    |REG: 64                                  |
          |GND           |        1|                          |                                         |
          |INV           |        2|                          |                                         |
          |LUT2          |       80|LUT: 1                    |LUT: 80                                  |
          |LUT6          |      480|LUT: 1 LUT6: 1            |LUT: 480 LUT6: 480                       |
          |URAM288_BASE  |       32|LUT: 525 URAM: 1 REG: 569 |LUT: 16800 URAM: 32 REG: 18208           |
          |VCC           |        1|                          |                                         |
          |ZXLSYS        |        1|                          |                                         |
          +--------------+---------+--------------------------+-----------------------------------------+
          |Total         |     3341|                          |LUT: 20040 LUT6: 480 URAM: 32 REG: 18272 |
          +--------------+---------+--------------------------+-----------------------------------------+



Primitive count in ZMEM module(reserved_scope_fpga_sram_0002_ZMEM_mem_r), Instantiated 1 times
          +-------------------+---------+--------------------------+-----------------------------------------+
          |Primitive Name     |Total nb.|Cost per primitive        |Cost at top level                        |
          +-------------------+---------+--------------------------+-----------------------------------------+
          |AND2               |     2721|LUT: 1                    |LUT: 2721                                |
          |AND2B1             |       60|LUT: 1                    |LUT: 60                                  |
          |DBG_READBACK       |       92|REG: 1                    |REG: 92                                  |
          |FD                 |      166|REG: 1                    |REG: 166                                 |
          |FDE                |       80|REG: 1                    |REG: 80                                  |
          |FDRE               |        2|REG: 1                    |REG: 2                                   |
          |FDRS               |        2|REG: 1                    |REG: 2                                   |
          |GND                |        3|                          |                                         |
          |INV                |        5|                          |                                         |
          |LUT2               |       83|LUT: 1                    |LUT: 83                                  |
          |LUT3               |        2|LUT: 1                    |LUT: 2                                   |
          |LUT6               |      480|LUT: 1 LUT6: 1            |LUT: 480 LUT6: 480                       |
          |MUXCY_L            |        1|                          |                                         |
          |OR2                |       18|LUT: 1                    |LUT: 18                                  |
          |URAM288_BASE       |       32|LUT: 525 URAM: 1 REG: 569 |LUT: 16800 URAM: 32 REG: 18208           |
          |VCC                |        3|                          |                                         |
          |XOR2               |        1|LUT: 1                    |LUT: 1                                   |
          |XORCY              |        1|                          |                                         |
          |ZEBU_BB_ZMEM_PORT  |      173|                          |                                         |
          |ZEBU_BB_ZMEM_TIMING|        3|                          |                                         |
          |ZXLSYS             |        2|                          |                                         |
          +-------------------+---------+--------------------------+-----------------------------------------+
          |Total              |     3930|                          |LUT: 20165 LUT6: 480 URAM: 32 REG: 18550 |
          +-------------------+---------+--------------------------+-----------------------------------------+



Primitive count in ZMEM module(reserved_scope_fpga_sram_0002_ZMEM_mem_r_base), Instantiated 1 times
          +--------------+---------+--------------------------+-----------------------------------------+
          |Primitive Name|Total nb.|Cost per primitive        |Cost at top level                        |
          +--------------+---------+--------------------------+-----------------------------------------+
          |AND2          |     2620|LUT: 1                    |LUT: 2620                                |
          |AND2B1        |       60|LUT: 1                    |LUT: 60                                  |
          |FD            |       64|REG: 1                    |REG: 64                                  |
          |GND           |        1|                          |                                         |
          |INV           |        2|                          |                                         |
          |LUT2          |       80|LUT: 1                    |LUT: 80                                  |
          |LUT6          |      480|LUT: 1 LUT6: 1            |LUT: 480 LUT6: 480                       |
          |URAM288_BASE  |       32|LUT: 525 URAM: 1 REG: 569 |LUT: 16800 URAM: 32 REG: 18208           |
          |VCC           |        1|                          |                                         |
          |ZXLSYS        |        1|                          |                                         |
          +--------------+---------+--------------------------+-----------------------------------------+
          |Total         |     3341|                          |LUT: 20040 LUT6: 480 URAM: 32 REG: 18272 |
          +--------------+---------+--------------------------+-----------------------------------------+



Primitive count in ZMEM module(reserved_scope_zz_Encrypt_1_ZMEM_0), Instantiated 2 times
          +-------------------+---------+------------------+-------------------------+
          |Primitive Name     |Total nb.|Cost per primitive|Cost at top level        |
          +-------------------+---------+------------------+-------------------------+
          |AND2               |      115|LUT: 1            |LUT: 115                 |
          |AND3               |        1|LUT: 1            |LUT: 1                   |
          |DBG_READBACK       |      108|REG: 1            |REG: 108                 |
          |FD                 |      120|REG: 1            |REG: 120                 |
          |FDE                |       86|REG: 1            |REG: 86                  |
          |FDRE               |        2|REG: 1            |REG: 2                   |
          |FDRS               |        4|REG: 1            |REG: 4                   |
          |GND                |        3|                  |                         |
          |INV                |        5|                  |                         |
          |LUT2               |        3|LUT: 1            |LUT: 3                   |
          |LUT3               |        3|LUT: 1            |LUT: 3                   |
          |MUXCY_L            |        1|                  |                         |
          |OR2                |       12|LUT: 1            |LUT: 12                  |
          |RAMB36E1           |        3|RAM: 1            |RAM: 3                   |
          |VCC                |        2|                  |                         |
          |XOR2               |        2|LUT: 1            |LUT: 2                   |
          |XORCY              |        1|                  |                         |
          |ZEBU_BB_ZMEM_PORT  |      196|                  |                         |
          |ZEBU_BB_ZMEM_TIMING|        2|                  |                         |
          |ZXLSYS             |        2|                  |                         |
          +-------------------+---------+------------------+-------------------------+
          |Total              |      671|                  |LUT: 136 RAM: 3 REG: 320 |
          +-------------------+---------+------------------+-------------------------+



Primitive count in ZMEM module(reserved_scope_zz_Encrypt_1_ZMEM_0__zz_Encrypt_1_ZMEM_0_base_15), Instantiated 2 times
          +--------------+---------+------------------+-----------------+
          |Primitive Name|Total nb.|Cost per primitive|Cost at top level|
          +--------------+---------+------------------+-----------------+
          |GND           |        1|                  |                 |
          |RAMB36E1      |        3|RAM: 1            |RAM: 3           |
          |ZXLSYS        |        1|                  |                 |
          +--------------+---------+------------------+-----------------+
          |Total         |        5|                  |RAM: 3           |
          +--------------+---------+------------------+-----------------+



Primitive count in ZMEM module(reserved_scope_zz_Encrypt_6_ZMEM_0), Instantiated 1 times
          +-------------------+---------+------------------+---------------------------+
          |Primitive Name     |Total nb.|Cost per primitive|Cost at top level          |
          +-------------------+---------+------------------+---------------------------+
          |AND2               |      659|LUT: 1            |LUT: 659                   |
          |AND3               |        1|LUT: 1            |LUT: 1                     |
          |DBG_READBACK       |      635|REG: 1            |REG: 635                   |
          |FD                 |      664|REG: 1            |REG: 664                   |
          |FDE                |      613|REG: 1            |REG: 613                   |
          |FDRE               |        2|REG: 1            |REG: 2                     |
          |FDRS               |        4|REG: 1            |REG: 4                     |
          |GND                |        3|                  |                           |
          |INV                |        5|                  |                           |
          |LUT2               |        3|LUT: 1            |LUT: 3                     |
          |LUT3               |        3|LUT: 1            |LUT: 3                     |
          |MUXCY_L            |        1|                  |                           |
          |OR2                |       12|LUT: 1            |LUT: 12                    |
          |RAMB36E1           |       18|RAM: 1            |RAM: 18                    |
          |VCC                |        2|                  |                           |
          |XOR2               |        2|LUT: 1            |LUT: 2                     |
          |XORCY              |        1|                  |                           |
          |ZEBU_BB_ZMEM_PORT  |     1250|                  |                           |
          |ZEBU_BB_ZMEM_TIMING|        2|                  |                           |
          |ZXLSYS             |        2|                  |                           |
          +-------------------+---------+------------------+---------------------------+
          |Total              |     3882|                  |LUT: 680 RAM: 18 REG: 1918 |
          +-------------------+---------+------------------+---------------------------+



Primitive count in ZMEM module(reserved_scope_zz_Encrypt_6_ZMEM_0__zz_Encrypt_6_ZMEM_0_base_22), Instantiated 1 times
          +--------------+---------+------------------+-----------------+
          |Primitive Name|Total nb.|Cost per primitive|Cost at top level|
          +--------------+---------+------------------+-----------------+
          |GND           |        1|                  |                 |
          |RAMB36E1      |       18|RAM: 1            |RAM: 18          |
          |ZXLSYS        |        1|                  |                 |
          +--------------+---------+------------------+-----------------+
          |Total         |       20|                  |RAM: 18          |
          +--------------+---------+------------------+-----------------+




 6.Power network definition.
 ===========================



                 *** EMPTY SECTION *** 




 7.User and netlist wire resolution directives.
 ==============================================


    7.1.Wire resolution user commands.
    ----------------------------------

No user wire resolution command specified.

    7.2.Wire resolution definitions from zebu macros.
    -------------------------------------------------



                 *** EMPTY SECTION *** 




 8.User and netlist tristate directives.
 =======================================


    8.1.Tristate global parameters.
    -------------------------------

Default tristate resolution on tristate buses is PULLUP.
Default conflict resolution on tristate buses is WAND.

    8.2.Tristate user commands.
    ---------------------------

No user tristate command specified.


 9.User probes.
 ==============


    9.1.Rtl name resolution in probes
    ---------------------------------



                 *** EMPTY SECTION *** 



    9.2.User dynamic probes.
    ------------------------

1 dynamic probes were inserted in the design.


    9.3.User sram_trace probes.
    ---------------------------

No sram_trace probe was defined by user.

    9.4.User read/write port probes.
    --------------------------------

No read_port was defined by user.
No write_port was defined by user.


 10.Fast Waveform Capture.
 =========================



                 *** EMPTY SECTION *** 




 11.Monitor.
 ===========



                 *** EMPTY SECTION *** 




 12.Pre-Split Data Localization.
 ===============================



                 *** EMPTY SECTION *** 




 13.User forces (assign/undriven).
 =================================

0 'force undriven' command(s) were specified by user.
0 'force assign' command(s) were specified by user.

0 wire(s) were manipulated.



 14.User dynamic forces.
 =======================


    14.1.User dynamic forces (pre-netlist-load checks).
    ---------------------------------------------------



                 *** EMPTY SECTION *** 



    14.2.User dynamic forces (insertion).
    -------------------------------------

No dynamic forces were define by user.


 15.User forces and injection.
 =============================


    15.1.User forces and injections (pre-netlist-load checks).
    ----------------------------------------------------------



                 *** EMPTY SECTION *** 



    15.2.User forces and injections (insertion).
    --------------------------------------------

Processing for command zinject -mode dynamic -rtlname { {zebu_top.zebu_disable} } -access all -initValue 0 -object_not_found fatal

Processing for command zinject -mode dynamic -rtlname { {zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable} } -access all -initValue 0 -object_not_found fatal


2 injection(s) were performed.

Processing for command zforce -mode dynamic -rtlname { {zebu_top.rst_a} } -access all  -type global -object_not_found fatal


1 force(s) were applied.

Inject undriven 'zebu_top.zebu_disable' wire with 'zebu_zebu_disable_zinject' instance, within 'zebu_top' module (initialized to 0).
Inject undriven 'zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable' wire with 'zebu_zebu_disable_zinject' instance, within 'zebu_axi_xtor' module (initialized to 0).
Force undriven 'zebu_top.rst_a' wire.

0 both force(s) / injection(s) were performed.



 16.Memory non-determinism resolution.
 =====================================



                 *** EMPTY SECTION *** 




 17.Logic Optimization.
 ======================



                 *** EMPTY SECTION *** 




 18.Post-buffer simplification undriven fixing.
 ==============================================



                 *** EMPTY SECTION *** 




 19.Partitioning.
 ================


    19.1.Design size areas before partitioning
    ------------------------------------------


Pre-Partitioning : Design areas size estimations
          +-----------------------+-----------------------------------------------------------------------------+-----------+-----+-----+-----+-----+-----+------+-----------+------------+-----------+------------+---------+---------+------------------------------------------------------------------------------------------------+
          |Type                   |Grp name or zMem prop                                                        |max_bin    |LUT  |LUT6 |RAM  |URAM |REG  |RAMLUT|FWC_IP_BITS|QIWC_IP_BITS|ZCEI_MSG_IN|ZCEI_MSG_OUT|ZRM_SLOTS|ZRM_PORTS|Path or Model name                                                                              |
          +-----------------------+-----------------------------------------------------------------------------+-----------+-----+-----+-----+-----+-----+------+-----------+------------+-----------+------------+---------+---------+------------------------------------------------------------------------------------------------+
          |Area                   |DEFAULT_GROUP                                                                |min fit : 1|311K |86K  |48   |98   |237K |20K   |833        |95K         |82         |57          |33K      |1        |+zebu_top                                                                                       |
          |area without memories  |                                                                             |           |248K |85K  |18   |0    |176K |20K   |833        |95K         |82         |57          |0        |0        |                                                                                                |
          |resource per bin       |                                                                             |           |15M  |9806K|15K  |1536 |22M  |1934K |9516       |1371K       |7550K      |3072        |98K      |3072     |                                                                                                |
          |utilization (1 bins)   |                                                                             |           |2.12%|0.88%|0.32%|6.38%|1.10%|1.03% |8.75%      |6.91%       |0.00%      |1.86%       |33.33%   |0.03%    |                                                                                                |
          +.......................|.............................................................................|...........|.....|.....|.....|.....|.....|......|...........|............|...........|............|.........|.........|................................................................................................+
          |zrm                    |depth(268435456) width(128) rd(0) wr(0) rw(1)                                |           |1    |0    |0    |0    |0    |0     |0          |0           |0          |0           |33K      |1        |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r          |
          |zmem bram              |depth(1024) width(131) rd(1) wr(1) rw(0), port(2), SYNC_ASYNC_MIX, SPLIT(NO) |           |2    |0    |4    |0    |293  |0     |0          |0           |0          |0           |0        |0        |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_rdel_mem         |
          |zmem bram              |depth(1024) width(2) rd(1) wr(1) rw(0), port(2), SYNC_ASYNC_MIX, SPLIT(NO)   |           |2    |0    |1    |0    |35   |0     |0          |0           |0          |0           |0        |0        |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_bdel_mem         |
          |zmem bram              |depth(1024) width(613) rd(1) wr(1) rw(0), port(2), SYNC, SPLIT(NO)           |           |705  |0    |18   |0    |1918 |0     |0          |0           |0          |0           |0        |0        |zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601  |
          |zmem bram (2 instances)|depth(1024) width(86) rd(1) wr(1) rw(0), port(2), SYNC, SPLIT(NO)            |           |145  |0    |3    |0    |320  |0     |0          |0           |0          |0           |0        |0        |Model name: zz_Encrypt_1_ZMEM_0                                                                 |
          |zmem uram (3 instances)|depth(131072) width(40) rd(2) wr(1) rw(0), port(3), SYNC_ASYNC_MIX, SPLIT(NO)|           |20K  |480  |0    |32   |19K  |0     |0          |0           |0          |0           |0        |0        |Model name: fpga_sram_0002_0000_ZMEM_mem_r                                                      |
          |zmem uram              |depth(2048) width(80) rd(1) wr(1) rw(0), port(2), SYNC_ASYNC_MIX, SPLIT(NO)  |           |1259 |0    |0    |2    |1598 |0     |0          |0           |0          |0           |0        |0        |zebu_top.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r|
          |zmem bram              |depth(256) width(56) rd(1) wr(1) rw(0), port(2), SYNC_ASYNC_MIX, SPLIT(NO)   |           |157  |0    |1    |0    |327  |0     |0          |0           |0          |0           |0        |0        |zebu_top.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r  |
          |XTOR (2 instances)     |                                                                             |           |1133 |122  |1    |0    |1086 |208   |0          |2           |1          |1           |0        |0        |Model name: clockDelayPort_0000                                                                 |
          |XTOR                   |                                                                             |           |1134 |122  |1    |0    |1087 |208   |1          |2           |1          |1           |0        |0        |zebu_top.zebuclk_ref_clk                                                                        |
          |XTOR (2 instances)     |                                                                             |           |86   |23   |1    |0    |57   |0     |0          |53          |0          |0           |0        |0        |Model name: rl_ifu_fetcher                                                                      |
          |XTOR (43 instances)    |                                                                             |           |0    |0    |0    |0    |0    |0     |0          |0           |0          |0           |0        |0        |Model name: rtlClockControl                                                                     |
          |XTOR (9 instances)     |                                                                             |           |3565 |219  |0    |0    |3474 |1008  |0          |0           |2          |2           |0        |0        |Model name: ts_runman                                                                           |
          |XTOR                   |                                                                             |           |24K  |6900 |25   |0    |31K  |5736  |0          |5395        |45         |24          |0        |0        |zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i                                   |
          |XTOR                   |                                                                             |           |7249 |1474 |1    |0    |10K  |1152  |4          |3580        |14         |9           |0        |0        |zebu_top.i_t32Jtag_driver                                                                       |
          |XTOR                   |                                                                             |           |9199 |12   |0    |0    |12K  |3304  |0          |0           |2          |3           |0        |0        |zebu_top.zebu_time_capture                                                                      |
          +=======================+=============================================================================+===========+=====+=====+=====+=====+=====+======+===========+============+===========+============+=========+=========+================================================================================================+
          |SUM GROUPS             |                                                                             |           |311K |86K  |48   |98   |237K |20K   |833        |95K         |82         |57          |33K      |1        |                                                                                                |
          |SUM MEM                |                                                                             |           |63K  |1440 |30   |98   |60K  |0     |0          |0           |0          |0           |33K      |1        |                                                                                                |
          |SUM XTOR               |                                                                             |           |76K  |11K  |31   |0    |87K  |20K   |5          |9087        |82         |57          |0        |0        |                                                                                                |
          +-----------------------+-----------------------------------------------------------------------------+-----------+-----+-----+-----+-----+-----+------+-----------+------------+-----------+------------+---------+---------+------------------------------------------------------------------------------------------------+



    19.2.Partitioner constraints
    ----------------------------

    
	read *** ./zTopBuild_report_log_large_sections.dir/_SEC_19_2_Partitione.log ***


    19.3.Partitioner basic resource estimations
    -------------------------------------------



                 *** EMPTY SECTION *** 




 20.Netlist split.
 =================


    20.1.Initial core definition (defcore commands)
    -----------------------------------------------


0 core definition(s)




 21.Asynchronous paths optimization processing
 =============================================



                 *** EMPTY SECTION *** 




 22.Post-split wire resolution handling.
 =======================================



                 *** EMPTY SECTION *** 




 23.Post-split tristate handling.
 ================================



                 *** EMPTY SECTION *** 




 24.Clock handling.
 ==================



                 *** EMPTY SECTION *** 




 25.Post-split statistics.
 =========================



                 *** EMPTY SECTION *** 




 26.Object IDs statistics.
 =========================



                 *** EMPTY SECTION *** 




 27.Ice connection processing.
 =============================


    27.1.ICE commands report.
    -------------------------



                 *** EMPTY SECTION *** 




 28.Combinational loops manipulations.
 =====================================

The report contains EDIF hierarchical paths only as no RTLDB is loaded.

Found 0 strongly connected component(s), going through asynchronous ports (PRE/CLR), going through clock ports (C/G).




 29.Inter-partition combinational loops checks.
 ==============================================



                 *** EMPTY SECTION *** 




 30.Sparse Memory Conversion.
 ============================



                 *** EMPTY SECTION *** 




 31.Netlist memory usage.
 ========================


    31.1.Netlist memory information after the 'merged' step of the flow.
    --------------------------------------------------------------------

################################################################################
# MEMORY REPORT v1.0                                                           #
# Tue May 13 18:32:22 2025
                                                    #
################################################################################


TOTAL MEMORY: 141.839 MB
    -netlist data base               : 141.839 MB

STATISTICS FOR OBJECTS IN THE DATABASE #########################################
netlist object type      number of occurrences    used memory         average memory per object     size of the object  average attribute per object  alias count         
netlists:                1                        72 bytes            72                            72                  0                             0                   
libraries:               9                        75.704  KB          8411.56                       80                  0                             0                   
hierarchical modules:    755                      5.5728 MB           7381.19                       392                 1.8543                        0                   
leaf modules:            1310                     1.2831 MB           979.469                       360                 2                             0                   
hierarchical instances:  1865                     2.01281 MB          1079.25                       136                 0.365684                      0                   
leaf instances:          258090                   33.4769 MB          129.71                        104                 0.553439                      0                   
hierarchical ports:      364219                   18.7556 MB          51.4955                       48                  0.00349515                    204                 
leaf ports:              1177060                  47.0848 MB          40.0021                       40                  6.45677e-05                   0                   
port vectors:            20809                    5.28679 MB          254.063                       80                  0                             0                   
wires:                   438746                   28.2906 MB          64.4806                       64                  0.0150201                     0                   

Detailed statistics for hierarchical modules:
Module count :                                    755                 
Memory in modules :                               5572800             
Xilinx module number :                            0                   

 -- Module summary table:
Module object type  total               average             median              max                 
ports               154049              204.038             1514                9313                
port-vectors        4421                5.85563             22                  146                 
instances           259955              344.311             3914                19191               
wires               438746              581.121             5214                38983               

 -- Module instantiation statistics:
total               average             median              max                 
1865                2.4702              4                   91                  


Detailed statistics for leaf modules:
Module count :                                    1310                
Memory in modules :                               1283104             
Xilinx module number :                            1310                

 -- Module summary table:
Module object type  total               average             median              max                 
ports               44371               33.871              429                 4019                
port-vectors        2769                2.11374             55                  288                 
instances           0                   0                   0                   0                   
wires               0                   0                   0                   0                   

 -- Module instantiation statistics:
total               average             median              max                 
258090              197.015             22989               69267               


Detailled statistics for hier ports:
port count :                            364219              
Memory in ports :                       18.7556 MB          
Module port number :                    154049              
Instance port number :                  210170              
Vector port number :                    338541              

Detailled statistics for leaf ports:
port count :                            1177060             
Memory in ports :                       47.0848 MB          
Module port number :                    44371               
Instance port number :                  1132689             
Vector port number :                    114218              

Detailed statistics for hierarchical instances:
Instance count :                        1865                     
Memory in instances :                   2.01281 MB               
Xilinx instance number :                0                        
Average port number :                   112.692                  
Average port-vector number :            3.35496                  

Detailed statistics for leaf instances:
Instance count :                        258090                   
Memory in instances :                   33.4769 MB               
Xilinx instance number :                258090                   
Average port number :                   4.38874                  
Average port-vector number :            0.0285249                

Detailed statistics for wires:
Wire count :                            438746              
Memory in wires :                       28.2906 MB          
Average port number :                   3.32403             

Detailled statistics for attributes:
Memory in attributes :                  156.788  KB
Attribute count :                       156788

Uniquification ratios for the netlist 'zTopBuild_netlist : 
Top module 'zebu_top' : 
547509 occurences of leaf instances in the hierarchy out of 252222 leaf instances in the folded model.
Resulting ratio: 2.17
844358 occurences of wires in the hierarchy out of 535726 wires in the folded model.
The ratio resulting from the hierarchical instances and modules: 
The number of hierarchical instances excluding fs_macros: 1774
The number of hierarchical modules excluding fs_macros: 722
Resulting ratio: 2.46


 32.Detailed execution time and memory usage.
 ============================================

 
	read *** ./zTopBuild_report_log_large_sections.dir/_SEC_32_Detailed_e.log ***



 33.SCC Reduction.
 =================



                 *** EMPTY SECTION *** 




 34.Memory optimization.
 =======================

MemoryOpt::preProcess Nothing to do
MemoryOpt::postProcess Nothing to do
