Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-F9DG68B
Date:        Sat Jun  5 14:30:32 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch propel_soc_impl1_synplify.tcl
ProductType: synplify_pro




log file: "D:\docs\FPGA\propel_soc\impl1\propel_soc_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Sat Jun  5 14:30:33 2021

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Sat Jun  5 14:30:33 2021

Running: compiler (Compile Input) on proj_1|impl1
# Sat Jun  5 14:30:33 2021
Copied D:\docs\FPGA\propel_soc\impl1\synwork\propel_soc_impl1_comp.srs to D:\docs\FPGA\propel_soc\impl1\propel_soc_impl1.srs

compiler completed
# Sat Jun  5 14:30:48 2021

Return Code: 0
Run Time:00h:00m:15s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Sat Jun  5 14:30:48 2021

multi_srs_gen completed
# Sat Jun  5 14:30:49 2021

Return Code: 0
Run Time:00h:00m:01s
Copied D:\docs\FPGA\propel_soc\impl1\synwork\propel_soc_impl1_mult.srs to D:\docs\FPGA\propel_soc\impl1\propel_soc_impl1.srs
Copied D:\docs\FPGA\propel_soc\impl1\propel_soc_impl1.srr to D:\docs\FPGA\propel_soc\impl1\propel_soc_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Sat Jun  5 14:30:49 2021

premap completed with warnings
# Sat Jun  5 14:30:53 2021

Return Code: 1
Run Time:00h:00m:04s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Sat Jun  5 14:30:53 2021

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Sat Jun  5 14:30:53 2021
Copied D:\docs\FPGA\propel_soc\impl1\synwork\propel_soc_impl1_m.srm to D:\docs\FPGA\propel_soc\impl1\propel_soc_impl1.srm

fpga_mapper completed with warnings
# Sat Jun  5 14:31:29 2021

Return Code: 1
Run Time:00h:00m:36s
Complete: Map on proj_1|impl1
Copied D:\docs\FPGA\propel_soc\impl1\propel_soc_impl1.srr to D:\docs\FPGA\propel_soc\impl1\propel_soc_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "propel_soc_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\docs\FPGA\propel_soc\impl1\proj_1.prj
batch mode default:no
