// Seed: 736797185
module module_0 (
    input supply0 id_0,
    output tri0 id_1
);
  wire id_3;
  assign id_1 = 1 == 1;
  assign module_1.type_19 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output wire id_6,
    input wand id_7,
    input uwire id_8,
    output wire id_9,
    output tri1 id_10,
    input wor id_11,
    input wor id_12
);
  module_0 modCall_1 (
      id_11,
      id_10
  );
  assign id_6 = 1;
  always id_9 = id_0;
  if (id_4) begin : LABEL_0
    id_14(
        .id_0(1'b0)
    );
  end else assign id_9 = {-1, id_12, 1};
endmodule
