<profile>

<section name = "Vitis HLS Report for 'axil_conv2D_Pipeline_loop_k'" level="0">
<item name = "Date">Wed May 21 15:43:59 2025
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">axil_conv2D</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.270 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">19, 19, 0.190 us, 0.190 us, 12, 12, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_k">17, 17, 12, 3, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 415, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 41, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 114, -</column>
<column name="Register">-, -, 207, 32, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8s_16_1_1_U2">mul_8ns_8s_16_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U3">ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1, (i0 + i1) * i2 + i3</column>
<column name="mac_muladd_8ns_8s_16s_17_4_1_U4">mac_muladd_8ns_8s_16s_17_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_8s_17s_18_4_1_U5">mac_muladd_8ns_8s_17s_18_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_1_fu_426_p2">+, 0, 0, 28, 21, 21</column>
<column name="add_ln35_fu_204_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln42_2_fu_251_p2">+, 0, 0, 13, 4, 2</column>
<column name="add_ln42_fu_307_p2">+, 0, 0, 11, 3, 1</column>
<column name="image_1d_idx_1_fu_317_p2">+, 0, 0, 14, 13, 1</column>
<column name="image_1d_idx_2_fu_262_p2">+, 0, 0, 14, 13, 2</column>
<column name="sub_ln39_fu_241_p2">-, 0, 0, 13, 4, 4</column>
<column name="icmp_ln35_fu_194_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="lshr_ln44_1_fu_377_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="lshr_ln44_3_fu_356_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="lshr_ln44_fu_297_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_78">9, 2, 21, 42</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 2, 4</column>
<column name="image_in_address0_local">20, 4, 11, 44</column>
<column name="k_fu_82">9, 2, 2, 4</column>
<column name="weights_address0_local">20, 4, 4, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_78">21, 0, 21, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln35_reg_497">1, 0, 1, 0</column>
<column name="image_1d_idx_reg_501">13, 0, 13, 0</column>
<column name="k_1_reg_490">2, 0, 2, 0</column>
<column name="k_1_reg_490_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="k_fu_82">2, 0, 2, 0</column>
<column name="reg_169">32, 0, 32, 0</column>
<column name="reg_173">8, 0, 8, 0</column>
<column name="sub_ln39_reg_517">4, 0, 4, 0</column>
<column name="trunc_ln40_reg_522">3, 0, 3, 0</column>
<column name="trunc_ln44_1_reg_542">8, 0, 8, 0</column>
<column name="trunc_ln44_2_reg_547">2, 0, 2, 0</column>
<column name="trunc_ln44_3_reg_577">8, 0, 8, 0</column>
<column name="trunc_ln44_4_reg_527">2, 0, 2, 0</column>
<column name="trunc_ln44_5_reg_572">8, 0, 8, 0</column>
<column name="trunc_ln44_reg_507">2, 0, 2, 0</column>
<column name="weights_load_1_reg_567">8, 0, 8, 0</column>
<column name="zext_ln30_cast_reg_485">7, 0, 13, 6</column>
<column name="icmp_ln35_reg_497">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_k, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_k, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_k, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_k, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_k, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axil_conv2D_Pipeline_loop_k, return value</column>
<column name="empty">in, 21, ap_none, empty, scalar</column>
<column name="i">in, 7, ap_none, i, scalar</column>
<column name="zext_ln30">in, 7, ap_none, zext_ln30, scalar</column>
<column name="image_in_address0">out, 11, ap_memory, image_in, array</column>
<column name="image_in_ce0">out, 1, ap_memory, image_in, array</column>
<column name="image_in_q0">in, 32, ap_memory, image_in, array</column>
<column name="weights_address0">out, 4, ap_memory, weights, array</column>
<column name="weights_ce0">out, 1, ap_memory, weights, array</column>
<column name="weights_q0">in, 8, ap_memory, weights, array</column>
<column name="acc_1_out">out, 21, ap_vld, acc_1_out, pointer</column>
<column name="acc_1_out_ap_vld">out, 1, ap_vld, acc_1_out, pointer</column>
</table>
</item>
</section>
</profile>
