`timescale 1ns/1ps

module half_adder_tb;
    reg a;
    reg b;
    wire sum;
    wire carry;

    // Instanciar o módulo com erro
    half_adder uut (
        .a(a),
        .b(b),
        .sum(sum),
        .carry(carry)
    );

    initial begin
        $dumpfile("half_adder_tb.vcd");
        $dumpvars(0, half_adder_tb);

        // Testar todas as combinações de entrada
        a = 0; b = 0; #10;
        $display("a=%b, b=%b, sum=%b, carry=%b", a, b, sum, carry);

        a = 0; b = 1; #10;
        $display("a=%b, b=%b, sum=%b, carry=%b", a, b, sum, carry);

        a = 1; b = 0; #10;
        $display("a=%b, b=%b, sum=%b, carry=%b", a, b, sum, carry);

        a = 1; b = 1; #10;
        $display("a=%b, b=%b, sum=%b, carry=%b", a, b, sum, carry);

        $finish;
    end
endmodule
