/*
 * CoreFreq
 * Copyright (C) 2015-2016 CYRIL INGENIERIE
 * Licenses: GPL2
 */

#define	ROUND_TO_PAGES(Size)	PAGE_SIZE * ((Size / PAGE_SIZE) 	\
				+ ((Size % PAGE_SIZE)? 1:0));

#define	LOOP_MIN_MS	500
#define LOOP_MAX_MS	5000
#define	LOOP_DEF_MS	1000

#define MAXCOUNTER(M, m)	((M) > (m) ? (M) : (m))
#define MINCOUNTER(m, M)	((m) < (M) ? (m) : (M))


#define RDCOUNTER(_val, _cnt)						\
({									\
	unsigned int _lo, _hi;						\
									\
	asm volatile							\
	(								\
		"rdmsr"							\
                : "=a" (_lo),						\
		  "=d" (_hi)						\
		: "c" (_cnt)						\
	);								\
	_val=_lo | ((unsigned long long) _hi << 32);			\
})

#define WRCOUNTER(_val, _cnt)						\
	asm volatile							\
	(								\
		"wrmsr"							\
		:							\
		: "c" (_cnt),						\
		  "a" ((unsigned int) _val & 0xFFFFFFFF),		\
		  "d" ((unsigned int) (_val >> 32))			\
	);

#define RDMSR(_data, _reg)						\
({									\
	unsigned int _lo, _hi;						\
									\
	asm volatile							\
	(								\
		"rdmsr"							\
                : "=a" (_lo),						\
		  "=d" (_hi)						\
		: "c" (_reg)						\
	);								\
	_data.value=_lo | ((unsigned long long) _hi << 32);		\
})

#define WRMSR(_data, _reg)						\
	asm volatile							\
	(								\
		"wrmsr"							\
		:							\
		: "c" (_reg),						\
		  "a" ((unsigned int) _data.value & 0xFFFFFFFF),	\
		  "d" ((unsigned int) (_data.value >> 32))		\
	);

#define	RDTSC(_lo, _hi)							\
	asm volatile							\
	(								\
		"lfence			\n\t"				\
		"rdtsc"							\
		:"=a" (_lo),						\
		 "=d" (_hi)						\
	);

#define	RDTSCP(_lo, _hi, aux)						\
	asm volatile							\
	(								\
		"rdtscp"						\
		:"=a" (_lo),						\
		 "=d" (_hi),						\
		 "=c" (aux)						\
	);

#define	BARRIER()							\
	asm volatile							\
	(								\
		"lfence"						\
		:							\
		:							\
		:							\
	);

#define	RDTSC64(_val64)							\
	asm volatile							\
	(								\
		"lfence			\n\t"				\
		"rdtsc			\n\t"				\
		"shlq	$32,	%%rdx	\n\t"				\
		"orq	%%rdx,	%%rax	\n\t"				\
		"movq	%%rax,	%0"					\
		:"=m" (_val64)						\
		:							\
		:"%rax","%rcx","%rdx","memory"				\
	);

#define	RDTSCP64(_val64)						\
	asm volatile							\
	(								\
		"rdtscp			\n\t"				\
		"shlq	$32,	%%rdx	\n\t"				\
		"orq	%%rdx,	%%rax	\n\t"				\
		"movq	%%rax,	%0"					\
		:"=m" (_val64)						\
		:							\
		:"%rax","%rcx","%rdx","memory"				\
	);

#define ASM_RDTSCP(_reg) \
"# Read invariant TSC.""\n\t" \
"rdtscp""\n\t" \
"shlq	$32, %%rdx""\n\t" \
"orq	%%rdx, %%rax""\n\t" \
"# Save TSC value.""\n\t" \
"movq	%%rax, %%" #_reg "\n\t" \

#define ASM_RDTSC(_reg) \
"# Read variant TSC.""\n\t" \
"lfence""\n\t" \
"rdtsc""\n\t" \
"shlq	$32, %%rdx""\n\t" \
"orq	%%rdx, %%rax""\n\t" \
"# Save TSC value.""\n\t" \
"movq	%%rax, %%" #_reg "\n\t" \


#define ASM_CODE_RDMSR(_msr, _reg) \
"# Read MSR counter.""\n\t" \
"movq	$" #_msr ", %%rcx""\n\t" \
"rdmsr""\n\t" \
"shlq	$32, %%rdx""\n\t" \
"orq	%%rdx, %%rax""\n\t" \
"# Save counter value.""\n\t" \
"movq	%%rax, %%" #_reg "\n\t" \

#define ASM_RDMSR(_msr, _reg) ASM_CODE_RDMSR(_msr, _reg)


#define ASM_COUNTERx1(	_reg0, _reg1, \
			_tsc_inst, mem_tsc, \
			_msr1, _mem1) \
asm volatile \
( \
_tsc_inst(_reg0) \
ASM_RDMSR(_msr1, _reg1) \
"# Store values into memory.""\n\t" \
"movq	%%" #_reg0 ", %0""\n\t" \
"movq	%%" #_reg1 ", %1" \
: "=m" (mem_tsc), "=m" (_mem1) \
: \
:"%rax", "%rcx", "%rdx", \
"%" #_reg0"", "%" #_reg1"", \
"memory" \
);


#define ASM_COUNTERx2(	_reg0, _reg1, _reg2, \
			_tsc_inst, mem_tsc, \
			_msr1, _mem1, _msr2, _mem2) \
asm volatile \
( \
_tsc_inst(_reg0) \
ASM_RDMSR(_msr1, _reg1) \
ASM_RDMSR(_msr2, _reg2) \
"# Store values into memory.""\n\t" \
"movq	%%" #_reg0 ", %0""\n\t" \
"movq	%%" #_reg1 ", %1""\n\t" \
"movq	%%" #_reg2 ", %2" \
: "=m" (mem_tsc), "=m" (_mem1), "=m" (_mem2) \
: \
:"%rax", "%rcx", "%rdx", \
"%" #_reg0"", "%" #_reg1"", "%" #_reg2"", \
"memory" \
);


#define ASM_COUNTERx3(	_reg0, _reg1, _reg2, _reg3, \
			_tsc_inst, mem_tsc, \
			_msr1, _mem1, _msr2, _mem2, _msr3, _mem3) \
asm volatile \
( \
_tsc_inst(_reg0) \
ASM_RDMSR(_msr1, _reg1) \
ASM_RDMSR(_msr2, _reg2) \
ASM_RDMSR(_msr3, _reg3) \
"# Store values into memory.""\n\t" \
"movq	%%" #_reg0 ", %0""\n\t" \
"movq	%%" #_reg1 ", %1""\n\t" \
"movq	%%" #_reg2 ", %2""\n\t" \
"movq	%%" #_reg3 ", %3" \
: "=m" (mem_tsc), "=m" (_mem1), "=m" (_mem2), "=m" (_mem3) \
: \
:"%rax", "%rcx", "%rdx", \
"%" #_reg0"", "%" #_reg1"", "%" #_reg2"", "%" #_reg3"", \
"memory" \
);


#define ASM_COUNTERx4(	_reg0, _reg1, _reg2, _reg3, _reg4, \
			_tsc_inst, mem_tsc, \
			_msr1, _mem1, _msr2, _mem2, _msr3, _mem3, \
			_msr4, _mem4) \
asm volatile \
( \
_tsc_inst(_reg0) \
ASM_RDMSR(_msr1, _reg1) \
ASM_RDMSR(_msr2, _reg2) \
ASM_RDMSR(_msr3, _reg3) \
ASM_RDMSR(_msr4, _reg4) \
"# Store values into memory.""\n\t" \
"movq	%%" #_reg0 ", %0""\n\t" \
"movq	%%" #_reg1 ", %1""\n\t" \
"movq	%%" #_reg2 ", %2""\n\t" \
"movq	%%" #_reg3 ", %3""\n\t" \
"movq	%%" #_reg4 ", %4" \
: "=m" (mem_tsc), "=m" (_mem1), "=m" (_mem2), "=m" (_mem3), \
"=m" (_mem4) \
: \
:"%rax", "%rcx", "%rdx", \
"%" #_reg0"", "%" #_reg1"", "%" #_reg2"", "%" #_reg3"", \
"%" #_reg4"", \
"memory" \
);


#define ASM_COUNTERx5(	_reg0, _reg1, _reg2, _reg3, _reg4, _reg5, \
			_tsc_inst, mem_tsc, \
			_msr1, _mem1, _msr2, _mem2, _msr3, _mem3, \
			_msr4, _mem4, _msr5, _mem5) \
asm volatile \
( \
_tsc_inst(_reg0) \
ASM_RDMSR(_msr1, _reg1) \
ASM_RDMSR(_msr2, _reg2) \
ASM_RDMSR(_msr3, _reg3) \
ASM_RDMSR(_msr4, _reg4) \
ASM_RDMSR(_msr5, _reg5) \
"# Store values into memory.""\n\t" \
"movq	%%" #_reg0 ", %0""\n\t" \
"movq	%%" #_reg1 ", %1""\n\t" \
"movq	%%" #_reg2 ", %2""\n\t" \
"movq	%%" #_reg3 ", %3""\n\t" \
"movq	%%" #_reg4 ", %4""\n\t" \
"movq	%%" #_reg5 ", %5" \
: "=m" (mem_tsc), "=m" (_mem1), "=m" (_mem2), "=m" (_mem3), \
"=m" (_mem4), "=m" (_mem5) \
: \
:"%rax", "%rcx", "%rdx", \
"%" #_reg0"", "%" #_reg1"", "%" #_reg2"", "%" #_reg3"", \
"%" #_reg4"", "%" #_reg5"", \
"memory" \
);


#define ASM_COUNTERx6(	_reg0, _reg1, _reg2, _reg3, _reg4, _reg5, _reg6, \
			_tsc_inst, mem_tsc, \
			_msr1, _mem1, _msr2, _mem2, _msr3, _mem3, \
			_msr4, _mem4, _msr5, _mem5, _msr6, _mem6) \
asm volatile \
( \
_tsc_inst(_reg0) \
ASM_RDMSR(_msr1, _reg1) \
ASM_RDMSR(_msr2, _reg2) \
ASM_RDMSR(_msr3, _reg3) \
ASM_RDMSR(_msr4, _reg4) \
ASM_RDMSR(_msr5, _reg5) \
ASM_RDMSR(_msr6, _reg6) \
"# Store values into memory.""\n\t" \
"movq	%%" #_reg0 ", %0""\n\t" \
"movq	%%" #_reg1 ", %1""\n\t" \
"movq	%%" #_reg2 ", %2""\n\t" \
"movq	%%" #_reg3 ", %3""\n\t" \
"movq	%%" #_reg4 ", %4""\n\t" \
"movq	%%" #_reg5 ", %5""\n\t" \
"movq	%%" #_reg6 ", %6" \
: "=m" (mem_tsc), "=m" (_mem1), "=m" (_mem2), "=m" (_mem3), \
"=m" (_mem4), "=m" (_mem5), "=m" (_mem6) \
: \
:"%rax", "%rcx", "%rdx", \
"%" #_reg0"", "%" #_reg1"", "%" #_reg2"", "%" #_reg3"", \
"%" #_reg4"", "%" #_reg5"", "%" #_reg6"", \
"memory" \
);


#define RDTSC_COUNTERx1(mem_tsc, ...) \
ASM_COUNTERx1(r10, r11, ASM_RDTSC, mem_tsc, __VA_ARGS__)

#define RDTSCP_COUNTERx1(mem_tsc, ...) \
ASM_COUNTERx1(r10, r11, ASM_RDTSCP, mem_tsc, __VA_ARGS__)

#define RDTSC_COUNTERx2(mem_tsc, ...) \
ASM_COUNTERx2(r10, r11, r12, ASM_RDTSC, mem_tsc, __VA_ARGS__)

#define RDTSCP_COUNTERx2(mem_tsc, ...) \
ASM_COUNTERx2(r10, r11, r12, ASM_RDTSCP, mem_tsc, __VA_ARGS__)

#define RDTSC_COUNTERx3(mem_tsc, ...) \
ASM_COUNTERx3(r10, r11, r12, r13, ASM_RDTSC, mem_tsc, __VA_ARGS__)

#define RDTSCP_COUNTERx3(mem_tsc, ...) \
ASM_COUNTERx3(r10, r11, r12, r13, ASM_RDTSCP, mem_tsc, __VA_ARGS__)

#define RDTSC_COUNTERx4(mem_tsc, ...) \
ASM_COUNTERx4(r10, r11, r12, r13, r14, ASM_RDTSC, mem_tsc, __VA_ARGS__)

#define RDTSCP_COUNTERx4(mem_tsc, ...) \
ASM_COUNTERx4(r10, r11, r12, r13, r14, ASM_RDTSCP, mem_tsc, __VA_ARGS__)

#define RDTSC_COUNTERx5(mem_tsc, ...) \
ASM_COUNTERx5(r10, r11, r12, r13, r14, r15, ASM_RDTSC, mem_tsc, __VA_ARGS__)

#define RDTSCP_COUNTERx5(mem_tsc, ...) \
ASM_COUNTERx5(r10, r11, r12, r13, r14, r15, ASM_RDTSCP, mem_tsc, __VA_ARGS__)

#define RDTSC_COUNTERx6(mem_tsc, ...) \
ASM_COUNTERx6(r10, r11, r12, r13, r14, r15, r9, ASM_RDTSC, mem_tsc, __VA_ARGS__)

#define RDTSCP_COUNTERx6(mem_tsc, ...) \
ASM_COUNTERx6(r10, r11, r12, r13, r14, r15, r9, ASM_RDTSCP, mem_tsc,__VA_ARGS__)


typedef struct
{
	struct
	{
		unsigned char Chr[4];
	} AX, BX, CX, DX;
} BRAND;

typedef	union
{
	unsigned long long value;
	struct
	{
		unsigned long long
		ReservedBits1	:  8-0,
		MaxBusRatio	: 13-8,
		ReservedBits2	: 50-13,
		PlatformId	: 53-50,
		ReservedBits3	: 64-53;
	};
} PLATFORM_ID;

typedef union
{
	unsigned long long	value;
	struct
	{
		unsigned long long
		Bus_Speed	:  3-0,
		ReservedBits	: 64-3;
	};
} FSB_FREQ;

typedef	union
{
	unsigned long long value;
	struct
	{
		unsigned long long
		CurrentRatio	: 16-0,
		ReservedBits1	: 31-16,
		XE		: 32-31,
		ReservedBits2	: 40-32,
		MaxBusRatio	: 45-40,
		ReservedBits3	: 46-45,
		NonInt_BusRatio	: 47-46,
		ReservedBits4	: 64-47;
	};
} PERF_STATUS;

typedef	union
{
	unsigned long long value;
	struct
	{
		unsigned long long
		EIST_Target	: 16-0,
		ReservedBits1	: 32-16,
		Turbo_IDA	: 33-32,
		ReservedBits2	: 64-33;
	};
} PERF_CONTROL;

typedef union
{
	unsigned long long	value;
	struct
	{
		unsigned long long
		ReservedBits1	:  8-0,
		MaxNonTurboRatio: 16-8,
		ReservedBits2	: 28-16,
		Ratio_Limited	: 29-28,
		TDC_TDP_Limited	: 30-29,
		ReservedBits3	: 32-30,
		LowPowerMode	: 33-32,
		ConfigTDPlevels	: 35-33,
		ReservedBits4	: 40-35,
		MinimumRatio	: 48-40,
		MinOpeRatio	: 56-48,
		ReservedBits5	: 64-56;
	};
} PLATFORM_INFO;

typedef union
{
	unsigned long long	value;
	struct
	{
		unsigned long long
		Pkg_CST_Limit	:  3-0,
		ReservedBits1	: 10-3,
		IO_MWAIT_Redir	: 11-10,
		ReservedBits2	: 15-11,
		CFG_Lock	: 16-15,
		ReservedBits3	: 24-16,
		Int_Filtering	: 25-24,	// Nehalem
		C3autoDemotion	: 26-25,
		C1autoDemotion	: 27-26,
		C3undemotion	: 28-27,	// Sandy Bridge
		C1undemotion	: 29-28,	// Sandy Bridge
		ReservedBits4	: 64-29;
	};
} CSTATE_CONFIG;

typedef union
{
	unsigned long long	value;
	struct
	{
		unsigned long long
		MaxRatio_1C	:  8-0,
		MaxRatio_2C	: 16-8,
		MaxRatio_3C	: 24-16,
		MaxRatio_4C	: 32-24,
		MaxRatio_5C	: 40-32,
		MaxRatio_6C	: 48-40,
		MaxRatio_7C	: 56-48,
		MaxRatio_8C	: 64-56;
	};
} TURBO_RATIO;

typedef union
{
	unsigned long long	value;
	struct
	{
		unsigned long long
		FastStrings	:  1-0,
		ReservedBits1	:  2-1,
		x87Compat_Enable:  3-2,		// Pentium4, Xeon
		TCC		:  4-3,
		SplitLockDisable:  5-4,		// Pentium4, Xeon
		ReservedBits2	:  6-5,
		L3Cache_Disable	:  7-6,		// Pentium4, Xeon
		PerfMonitoring	:  8-7,
		SupprLock_Enable:  9-8,		// Pentium4, Xeon
		PrefetchQueueDis: 10-9,		// Pentium4, Xeon
		Int_FERR_Enable	: 11-10,	// Pentium4, Xeon
		BTS		: 12-11,
		PEBS		: 13-12,
		TM2_Enable	: 14-13,
		ReservedBits3	: 16-14,
		EIST		: 17-16,
		ReservedBits4	: 18-17,
		FSM		: 19-18,
		PrefetchCacheDis: 20-19,	// Pentium4, Xeon
		ReservedBits5	: 22-20,
		CPUID_MaxVal	: 23-22,
		xTPR		: 24-23,
		L1DataCacheMode	: 25-24,	// Pentium4, Xeon
		ReservedBits6	: 34-25,
		XD_Bit_Disable	: 35-34,
		ReservedBits7	: 37-35,
		DCU_Prefetcher	: 38-37,
		Turbo_IDA	: 39-38,
		IP_Prefetcher	: 40-39,
		ReservedBits8	: 64-40;
	};
} MISC_PROC_FEATURES;
/*
typedef struct
{
	unsigned long long
		Type		:  8-0,
		ReservedBits1	: 10-8,
		FixeRange	: 11-10,
		Enable		: 12-11,
		ReservedBits2	: 64-12;
} MTRR_DEF_TYPE;
*/
typedef union
{
	unsigned long long	value;
	struct
	{
		unsigned long long
		Overflow_PMC0	:  1-0,
		Overflow_PMC1	:  2-1,
		Overflow_PMC2	:  3-2,
		Overflow_PMC3	:  4-3,
		Overflow_PMCn	: 32-4,
		Overflow_CTR0	: 33-32,
		Overflow_CTR1	: 34-33,
		Overflow_CTR2	: 35-34,
		ReservedBits2	: 61-35,
		Overflow_UNC	: 62-61,
		Overflow_Buf	: 63-62,
		Ovf_CondChg	: 64-63;
	};
} GLOBAL_PERF_STATUS;

typedef union
{
	unsigned long long	value;
	struct
	{
		unsigned long long
		Clear_Ovf_PMC0	:  1-0,
		Clear_Ovf_PMC1	:  2-1,
		Clear_Ovf_PMC2	:  3-2,
		Clear_Ovf_PMC3	:  4-3,
		Clear_Ovf_PMCn	: 32-2,
		Clear_Ovf_CTR0 	: 33-32,
		Clear_Ovf_CTR1	: 34-33,
		Clear_Ovf_CTR2	: 35-34,
		ReservedBits2	: 61-35,
		Clear_Ovf_UNC	: 62-61,
		Clear_Ovf_Buf	: 63-62,
		Clear_CondChg	: 64-63;
	};
} GLOBAL_PERF_OVF_CTRL;

typedef union
{
	unsigned long long	value;
	struct
	{
		unsigned long long int
		ReservedBits1	:  1-0,
		C1E		:  2-1,
		ReservedBits2	: 64-2;
	};
} POWER_CONTROL;

#define	LEVEL_INVALID	0
#define	LEVEL_THREAD	1
#define	LEVEL_CORE	2

typedef	struct {
	union {
		struct
		{
			unsigned int
			SHRbits	:  5-0,
			Unused1	: 32-5;
		};
		unsigned int Register;
	} AX;
	union {
		struct
		{
			unsigned int
			Threads	: 16-0,
			Unused1	: 32-16;
		};
		unsigned int Register;
	} BX;
	union {
		struct
		{
			unsigned int
			Level	:  8-0,
			Type	: 16-8,
			Unused1 : 32-16;
		};
		unsigned int Register;
	} CX;
	union {
		struct
		{
			unsigned int
			x2ApicID: 32-0;
		};
		unsigned int Register;
	} DX;
} CPUID_TOPOLOGY_LEAF;

enum { INIT, END, START, STOP };

typedef	struct
{
	struct	SIGNATURE	Signature;
		void		(*Init)(void);
		void		(*Start)(void *arg);
		void		(*Stop)(void *arg);
		void		(*Exit)(void);
		char		*Architecture;
} ARCH;

typedef struct
{
	struct kmem_cache	*Cache;
	CORE			*Core[];
} KPUBLIC;

typedef struct
{
	struct hrtimer		Timer;
} JOIN;

typedef struct
{
	struct kmem_cache	*Cache;
	JOIN			*Join[];
} KPRIVATE;


extern void Init_Genuine(void) ;
extern void Start_Genuine(void *arg) ;
extern void Stop_Genuine(void *arg) ;
extern void Init_Core2(void) ;
extern void Start_Core2(void *arg) ;
extern void Stop_Core2(void *arg) ;
extern void Init_Nehalem(void) ;
extern void Start_Nehalem(void *arg) ;
extern void Stop_Nehalem(void *arg) ;
extern void Init_SandyBridge(void) ;
extern void Start_SandyBridge(void *arg) ;
extern void Stop_SandyBridge(void *arg) ;

//	[GenuineIntel]
#define	_GenuineIntel	{.ExtFamily=0x0, .Family=0x0, .ExtModel=0x0, .Model=0x0}

//	[Core]		06_0EH (32 bits)
#define	_Core_Yonah	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x0, .Model=0xE}

//	[Core2]		06_0FH, 06_15H, 06_16H, 06_17H, 06_1D
#define	_Core_Conroe	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x0, .Model=0xF}
#define	_Core_Kentsfield \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x1, .Model=0x5}
#define	_Core_Conroe_616 \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x1, .Model=0x6}
#define	_Core_Yorkfield	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x1, .Model=0x7}
#define	_Core_Dunnington \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x1, .Model=0xD}

//	[Atom]		06_1CH, 06_26H, 06_27H (32bits), 06_35H (32bits), 06_36H
#define	_Atom_Bonnell	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x1, .Model=0xC}
#define	_Atom_Silvermont \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x2, .Model=0x6}
#define	_Atom_Lincroft	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x2, .Model=0x7}
#define	_Atom_Clovertrail \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x3, .Model=0x5}
#define	_Atom_Saltwell	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x3, .Model=0x6}

//	[Silvermont]	06_37H, 06_4DH
#define	_Silvermont_637	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x3, .Model=0x7}
#define	_Silvermont_64D	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x4, .Model=0xD}

//	[Airmont]	06_4CH
#define	_Atom_Airmont	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x4, .Model=0xC}
//	[Goldmont]	06_5CH
#define	_Atom_Goldmont	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x5, .Model=0xC}
//	[SoFIA]		06_5DH
#define	_Atom_Sofia	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x5, .Model=0xD}
//	[Merrifield]	06_4AH
#define	_Atom_Merrifield \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x4, .Model=0xA}
//	[Moorefield]	06_5AH
#define	_Atom_Moorefield \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x5, .Model=0xA}

//	[Nehalem]	06_1AH, 06_1EH, 06_1FH, 06_2EH
#define	_Nehalem_Bloomfield \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x1, .Model=0xA}
#define	_Nehalem_Lynnfield \
			{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x1, .Model=0xE}
#define	_Nehalem_MB	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x1, .Model=0xF}
#define	_Nehalem_EX	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x2, .Model=0xE}

//	[Westmere]	06_25H, 06_2CH, 06_2FH
#define	_Westmere	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x2, .Model=0x5}
#define	_Westmere_EP	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x2, .Model=0xC}
#define	_Westmere_EX	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x2, .Model=0xF}

//	[Sandy Bridge]	06_2AH, 06_2DH
#define	_SandyBridge	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x2, .Model=0xA}
#define	_SandyBridge_EP	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x2, .Model=0xD}

//	[Ivy Bridge]	06_3AH, 06_3EH
#define	_IvyBridge	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x3, .Model=0xA}
#define	_IvyBridge_EP	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x3, .Model=0xE}

//	[Haswell]	06_3CH, 06_3FH, 06_45H, 06_46H
#define	_Haswell_DT	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x3, .Model=0xC}
#define	_Haswell_MB	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x3, .Model=0xF}
#define	_Haswell_ULT	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x4, .Model=0x5}
#define	_Haswell_ULX	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x4, .Model=0x6}

//	[Broadwell]	06_3DH, 06_56H, 06_47H, 06_4FH
#define	_Broadwell	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x3, .Model=0xD}
#define	_Broadwell_EP	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x5, .Model=0x6}
#define	_Broadwell_H	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x4, .Model=0x7}
#define	_Broadwell_EX	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x4, .Model=0xF}

//	[Skylake]	06_4EH, 06_5EH, 06_55H
#define	_Skylake_UY	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x4, .Model=0xE}
#define	_Skylake_S	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x5, .Model=0xE}
#define	_Skylake_E	{.ExtFamily=0x0, .Family=0x6, .ExtModel=0x5, .Model=0x5}

enum {	GenuineIntel,		\
	Core_Yonah,		\
	Core_Conroe,		\
	Core_Kentsfield,	\
	Core_Conroe_616,	\
	Core_Yorkfield,		\
	Core_Dunnington,	\
	Atom_Bonnell,		\
	Atom_Silvermont,	\
	Atom_Lincroft,		\
	Atom_Clovertrail,	\
	Atom_Saltwell,		\
	Silvermont_637,		\
	Silvermont_64D,		\
	Atom_Airmont,		\
	Atom_Goldmont,		\
	Atom_Sofia,		\
	Atom_Merrifield,	\
	Atom_Moorefield,	\
	Nehalem_Bloomfield,	\
	Nehalem_Lynnfield,	\
	Nehalem_MB,		\
	Nehalem_EX,		\
	Westmere,		\
	Westmere_EP,		\
	Westmere_EX,		\
	SandyBridge,		\
	SandyBridge_EP,		\
	IvyBridge,		\
	IvyBridge_EP,		\
	Haswell_DT,		\
	Haswell_MB,		\
	Haswell_ULT,		\
	Haswell_ULX,		\
	Broadwell,		\
	Broadwell_EP,		\
	Broadwell_H,		\
	Broadwell_EX,		\
	Skylake_UY,		\
	Skylake_S,		\
	Skylake_E,		\
	ARCHITECTURES
};

static ARCH Arch[ARCHITECTURES]=
{
/*  0*/	{
	_GenuineIntel,
	Init_Genuine,
	Start_Genuine,
	Stop_Genuine,
	NULL,
	NULL
	},

/*  1*/	{
	_Core_Yonah,
	Init_Genuine,
	Start_Genuine,
	Stop_Genuine,
	NULL,
	"Core/Yonah"
	},
/*  2*/	{
	_Core_Conroe,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Core2/Conroe"
	},
/*  3*/	{
	_Core_Kentsfield,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Core2/Kentsfield"
	},
/*  4*/	{
	_Core_Conroe_616,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Core2/Conroe/Yonah"
	},
/*  5*/	{
	_Core_Yorkfield,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Core2/Yorkfield"
	},
/*  6*/	{
	_Core_Dunnington,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Xeon/Dunnington"
	},

/*  7*/	{
	_Atom_Bonnell,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Bonnell"
	},
/*  8*/	{
	_Atom_Silvermont,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Silvermont"
	},
/*  9*/	{
	_Atom_Lincroft,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Lincroft"
	},
/* 10*/	{
	_Atom_Clovertrail,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Clovertrail"
	},
/* 11*/	{
	_Atom_Saltwell,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Saltwell"
	},

/* 12*/	{
	_Silvermont_637,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Silvermont"
	},
/* 13*/	{
	_Silvermont_64D,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Silvermont"
	},

/* 14*/	{
	_Atom_Airmont,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Airmont"
	},
/* 15*/	{
	_Atom_Goldmont,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Goldmont"
	},
/* 16*/	{
	_Atom_Sofia,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Sofia"
	},
/* 17*/	{
	_Atom_Merrifield,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Merrifield"
	},
/* 18*/	{
	_Atom_Moorefield,
	Init_Core2,
	Start_Core2,
	Stop_Core2,
	NULL,
	"Atom/Moorefield"
	},

/* 19*/	{
	_Nehalem_Bloomfield,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Nehalem/Bloomfield"
	},
/* 20*/	{
	_Nehalem_Lynnfield,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Nehalem/Lynnfield"
	},
/* 21*/	{
	_Nehalem_MB,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Nehalem/Mobile"
	},
/* 22*/	{
	_Nehalem_EX,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Nehalem/eXtreme.EP"
	},

/* 23*/	{
	_Westmere,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Westmere"
	},
/* 24*/	{
	_Westmere_EP,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Westmere/EP"
	},
/* 25*/	{
	_Westmere_EX,
	Init_Nehalem,
	Start_Nehalem,
	Stop_Nehalem,
	NULL,
	"Westmere/eXtreme"
	},

/* 26*/	{
	_SandyBridge,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"SandyBridge"
	},
/* 27*/	{
	_SandyBridge_EP,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"SandyBridge/eXtreme.EP"
	},

/* 28*/	{
	_IvyBridge,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"IvyBridge"
	},
/* 29*/	{
	_IvyBridge_EP,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"IvyBridge/EP"
	},

/* 30*/	{
	_Haswell_DT,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Haswell/Desktop"
	},
/* 31*/	{
	_Haswell_MB,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Haswell/Mobile"
	},
/* 32*/	{
	_Haswell_ULT,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Haswell/Ultra Low TDP"
	},
/* 33*/	{
	_Haswell_ULX,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Haswell/Ultra Low eXtreme"
	},

/* 34*/	{
	_Broadwell,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Broadwell/Mobile"
	},
/* 35*/	{
	_Broadwell_EP,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Broadwell/EP"
	},
/* 36*/	{
	_Broadwell_H,
	Init_SandyBridge,
	Start_SandyBridge,
	NULL,
	NULL,
	"Broadwell/H"
	},
/* 37*/	{
	_Broadwell_EX,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Broadwell/EX"
	},

/* 38*/	{
	_Skylake_UY,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Skylake/UY"
	},
/* 39*/	{
	_Skylake_S,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Skylake/S"
	},
/* 40*/	{
	_Skylake_E,
	Init_SandyBridge,
	Start_SandyBridge,
	Stop_SandyBridge,
	NULL,
	"Skylake/E"
	}
};
