

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Fri Oct 14 17:51:46 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |            |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |+ dct                                                      |     -|  4.17|     2319|  2.319e+04|         -|     2320|     -|        no|  5 (~0%)|  2 (~0%)|  461 (~0%)|  1467 (~0%)|    -|
    | + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |     -|  4.71|       66|    660.000|         -|       66|     -|        no|        -|        -|   24 (~0%)|   153 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                                |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|        -|          -|           -|    -|
    | + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  4.17|       66|    660.000|         -|       66|     -|        no|        -|        -|   24 (~0%)|   166 (~0%)|    -|
    |  o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop              |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|        -|          -|           -|    -|
    | + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  4.17|       66|    660.000|         -|       66|     -|        no|        -|        -|   24 (~0%)|   166 (~0%)|    -|
    |  o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop              |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|        -|          -|           -|    -|
    | + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |     -|  4.17|       66|    660.000|         -|       66|     -|        no|        -|        -|   24 (~0%)|   153 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                                |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|        -|          -|           -|    -|
    | o Row_DCT_Loop_DCT_Outer_Loop                             |     -|  7.30|     1024|  1.024e+04|        16|        -|    64|        no|        -|        -|          -|           -|    -|
    |  + dct_Pipeline_DCT_Inner_Loop                            |     -|  4.92|       13|    130.000|         -|       13|     -|        no|        -|  1 (~0%)|  110 (~0%)|   135 (~0%)|    -|
    |   o DCT_Inner_Loop                                        |     -|  7.30|       11|    110.000|         5|        1|     8|       yes|        -|        -|          -|           -|    -|
    | o Col_DCT_Loop_DCT_Outer_Loop                             |     -|  7.30|     1024|  1.024e+04|        16|        -|    64|        no|        -|        -|          -|           -|    -|
    |  + dct_Pipeline_DCT_Inner_Loop1                           |     -|  4.92|       13|    130.000|         -|       13|     -|        no|        -|  1 (~0%)|  110 (~0%)|   135 (~0%)|    -|
    |   o DCT_Inner_Loop                                        |     -|  7.30|       11|    110.000|         5|        1|     8|       yes|        -|        -|          -|           -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_q0        | 16       |
| output_r_address0 | 6        |
| output_r_d0       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + dct                                                     | 2   |        |             |     |        |         |
|   add_ln76_1_fu_223_p2                                    | -   |        | add_ln76_1  | add | fabric | 0       |
|   add_ln76_fu_235_p2                                      | -   |        | add_ln76    | add | fabric | 0       |
|   add_ln63_2_fu_293_p2                                    | -   |        | add_ln63_2  | add | fabric | 0       |
|   add_ln63_fu_342_p2                                      | -   |        | add_ln63    | add | fabric | 0       |
|   add_ln57_fu_299_p2                                      | -   |        | add_ln57    | add | fabric | 0       |
|   add_ln87_1_fu_368_p2                                    | -   |        | add_ln87_1  | add | fabric | 0       |
|   add_ln87_fu_380_p2                                      | -   |        | add_ln87    | add | fabric | 0       |
|   add_ln63_3_fu_438_p2                                    | -   |        | add_ln63_3  | add | fabric | 0       |
|   add_ln63_1_fu_472_p2                                    | -   |        | add_ln63_1  | add | fabric | 0       |
|   add_ln57_1_fu_444_p2                                    | -   |        | add_ln57_1  | add | fabric | 0       |
|  + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                   | 0   |        |             |     |        |         |
|    add_ln103_1_fu_111_p2                                  | -   |        | add_ln103_1 | add | fabric | 0       |
|    add_ln103_fu_123_p2                                    | -   |        | add_ln103   | add | fabric | 0       |
|    add_ln106_fu_167_p2                                    | -   |        | add_ln106   | add | fabric | 0       |
|    add_ln105_fu_190_p2                                    | -   |        | add_ln105   | add | fabric | 0       |
|  + dct_Pipeline_DCT_Inner_Loop                            | 1   |        |             |     |        |         |
|    add_ln59_fu_112_p2                                     | -   |        | add_ln59    | add | fabric | 0       |
|    add_ln60_fu_122_p2                                     | -   |        | add_ln60    | add | fabric | 0       |
|    add_ln61_fu_133_p2                                     | -   |        | add_ln61    | add | fabric | 0       |
|    mac_muladd_16s_15s_32s_32_4_1_U3                       | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_32s_32_4_1_U3                       | 1   |        | tmp_4       | add | dsp48  | 3       |
|  + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |             |     |        |         |
|    add_ln81_1_fu_105_p2                                   | -   |        | add_ln81_1  | add | fabric | 0       |
|    add_ln81_fu_117_p2                                     | -   |        | add_ln81    | add | fabric | 0       |
|    add_ln84_fu_177_p2                                     | -   |        | add_ln84    | add | fabric | 0       |
|    add_ln84_1_fu_188_p2                                   | -   |        | add_ln84_1  | add | fabric | 0       |
|    add_ln83_fu_194_p2                                     | -   |        | add_ln83    | add | fabric | 0       |
|  + dct_Pipeline_DCT_Inner_Loop1                           | 1   |        |             |     |        |         |
|    add_ln59_fu_112_p2                                     | -   |        | add_ln59    | add | fabric | 0       |
|    add_ln60_fu_122_p2                                     | -   |        | add_ln60    | add | fabric | 0       |
|    add_ln61_fu_133_p2                                     | -   |        | add_ln61    | add | fabric | 0       |
|    mac_muladd_16s_15s_32s_32_4_1_U12                      | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_32s_32_4_1_U12                      | 1   |        | tmp_2       | add | dsp48  | 3       |
|  + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |             |     |        |         |
|    add_ln92_1_fu_105_p2                                   | -   |        | add_ln92_1  | add | fabric | 0       |
|    add_ln92_fu_117_p2                                     | -   |        | add_ln92    | add | fabric | 0       |
|    add_ln95_fu_177_p2                                     | -   |        | add_ln95    | add | fabric | 0       |
|    add_ln95_1_fu_188_p2                                   | -   |        | add_ln95_1  | add | fabric | 0       |
|    add_ln94_fu_194_p2                                     | -   |        | add_ln94    | add | fabric | 0       |
|  + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                   | 0   |        |             |     |        |         |
|    add_ln115_1_fu_111_p2                                  | -   |        | add_ln115_1 | add | fabric | 0       |
|    add_ln115_fu_123_p2                                    | -   |        | add_ln115   | add | fabric | 0       |
|    add_ln118_fu_167_p2                                    | -   |        | add_ln118   | add | fabric | 0       |
|    add_ln117_fu_182_p2                                    | -   |        | add_ln117   | add | fabric | 0       |
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+-----------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable        | Storage | Impl | Latency |
+---------------------+------+------+--------+-----------------+---------+------+---------+
| + dct               | 5    | 0    |        |                 |         |      |         |
|   row_outbuf_U      | 1    | -    |        | row_outbuf      | ram_1p  | auto | 1       |
|   col_outbuf_U      | 1    | -    |        | col_outbuf      | ram_1p  | auto | 1       |
|   col_inbuf_U       | 1    | -    |        | col_inbuf       | ram_1p  | auto | 1       |
|   buf_2d_in_U       | 1    | -    |        | buf_2d_in       | ram_1p  | auto | 1       |
|   buf_2d_out_U      | 1    | -    |        | buf_2d_out      | ram_1p  | auto | 1       |
|   dct_coeff_table_U | -    | -    |        | dct_coeff_table | rom_1p  | auto | 1       |
+---------------------+------+------+--------+-----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

