// Seed: 563877147
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_4 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd48
) (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  input wire id_2;
  buf primCall (id_1, id_2);
  output logic [7:0] id_1;
  wand  id_4 = -1;
  logic _id_5;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4
  );
  wire id_6;
  assign id_3 = 1'b0;
  assign id_1[id_5 : 1] = id_5;
endmodule
module module_2 (
    input  supply0 id_0,
    output supply0 id_1
);
  wire [(  -1 'b0 ) : (  -1  )] id_3;
  localparam id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
