{
  "uuid": {
    "uuid_type": "logic",
    "uuid_design_component": "\/",
    "uuid": "05dca09676cb730b8d19ec1192fbae3f"
  },
  "uuid": {
    "uuid_type": "interface",
    "uuid_design_component": "top_i\/ulp",
    "uuid": "eaae3fb8b262b65b21fec0676792ebfc"
  },
  "pcie_bar": {
    "bar_type": "AXI_Bridge_Master",
    "physical_function": "0",
    "bar": "0",
    "offset": "0x20100000000",
    "range": "0x10000000"
  },
  "pcie_bar": {
    "bar_type": "AXI_Bridge_Master",
    "physical_function": "0",
    "bar": "2",
    "offset": "0x0",
    "range": "0x20000"
  },
  "pcie_bar": {
    "bar_type": "DMA",
    "physical_function": "1",
    "bar": "0",
    "offset": "0x0",
    "range": "0x20000",
    "dma_type": "qdma"
  },
  "pcie_bar": {
    "bar_type": "AXI_Bridge_Master",
    "physical_function": "1",
    "bar": "2",
    "offset": "0x20200000000",
    "range": "0x8000000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_ert_debug_uart_01",
    "cell_vlnv": "xilinx.com:ip:axi_uartlite:2.0",
    "cell": "\/blp\/blp_logic\/axi_uart_mgmt_apu0",
    "interface": "\/blp\/blp_logic\/axi_uart_mgmt_apu0\/S_AXI",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:axi_uartlite:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2021000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_ert_debug_uart_02",
    "cell_vlnv": "xilinx.com:ip:axi_uartlite:2.0",
    "cell": "\/blp\/blp_logic\/axi_uart_mgmt_apu1",
    "interface": "\/blp\/blp_logic\/axi_uart_mgmt_apu1\/S_AXI",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:axi_uartlite:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2022000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_ert_debug_uart_00",
    "cell_vlnv": "xilinx.com:ip:axi_uartlite:2.0",
    "cell": "\/blp\/blp_logic\/axi_uart_mgmt_rpu",
    "interface": "\/blp\/blp_logic\/axi_uart_mgmt_rpu\/S_AXI",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:axi_uartlite:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2020000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_bar_layout_mgmt_00",
    "cell_vlnv": "xilinx.com:ip:hw_discovery:1.0",
    "cell": "\/blp\/blp_logic\/hw_discovery",
    "interface": "\/blp\/blp_logic\/hw_discovery\/s_axi_ctrl_pf0",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:bar_layout:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2001000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_mailbox_mgmt_00",
    "cell_vlnv": "xilinx.com:ip:mailbox:2.1",
    "cell": "\/blp\/blp_logic\/pf_mailbox",
    "interface": "\/blp\/blp_logic\/pf_mailbox\/S0_AXI",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:mailbox:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2000000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_xgq_payload_mgmt_00",
    "cell_vlnv": "xilinx.com:ip:shell_utils_versal_remap:1.0",
    "cell": "\/blp\/shell_utils_remap_0",
    "interface": "\/blp\/shell_utils_remap_0\/S_AXI",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:xgq_payload:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x8000000",
    "range": "0x8000000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_blp_rom_00",
    "cell_vlnv": "xilinx.com:ip:shell_utils_uuid_rom:2.0",
    "cell": "\/blp\/blp_logic\/uuid_rom",
    "interface": "\/blp\/blp_logic\/uuid_rom\/S_AXI",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:uuid_rom:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2002000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_xgq_mgmt_to_rpu_sq_pi_00",
    "cell_vlnv": "xilinx.com:ip:cmd_queue:1.0",
    "cell": "\/blp\/blp_logic\/gcq_m2r",
    "interface": "\/blp\/blp_logic\/gcq_m2r\/S00_AXI",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:xgq:1.2",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2010000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_pmc_mux_00",
    "cell_vlnv": "xilinx.com:ip:axi_gpio:2.0",
    "cell": "\/blp\/blp_logic\/base_clocking\/force_reset_gpio",
    "interface": "\/blp\/blp_logic\/base_clocking\/force_reset_gpio\/S_AXI",
    "physical_function": "0",
    "bar": "0",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:axi_gpio:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2040000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_bar_layout_user_00",
    "cell_vlnv": "xilinx.com:ip:hw_discovery:1.0",
    "cell": "\/blp\/blp_logic\/hw_discovery",
    "interface": "\/blp\/blp_logic\/hw_discovery\/s_axi_ctrl_pf1",
    "physical_function": "1",
    "bar": "2",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:bar_layout:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2001000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_mailbox_user_00",
    "cell_vlnv": "xilinx.com:ip:mailbox:2.1",
    "cell": "\/blp\/blp_logic\/pf_mailbox",
    "interface": "\/blp\/blp_logic\/pf_mailbox\/S1_AXI",
    "physical_function": "1",
    "bar": "2",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:mailbox:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2000000",
    "range": "0x1000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_xgq_payload_user_00",
    "cell_vlnv": "xilinx.com:ip:shell_utils_versal_remap:1.0",
    "cell": "\/blp\/shell_utils_remap_1",
    "interface": "\/blp\/shell_utils_remap_1\/S_AXI",
    "physical_function": "1",
    "bar": "2",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:xgq_payload:1.0",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x6000000",
    "range": "0x1000000"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_xgq_user_to_apu_sq_pi_00",
    "cell_vlnv": "xilinx.com:ip:cmd_queue:1.0",
    "cell": "\/blp\/blp_logic\/gcq_u2a_0",
    "interface": "\/blp\/blp_logic\/gcq_u2a_0\/S00_AXI",
    "physical_function": "1",
    "bar": "2",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:xgq:1.2",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2010000",
    "range": "0x1000",
    "interrupt_source": "\/blp\/blp_logic\/gcq_u2a_0\/irq_cq",
    "interrupt_sink": "\/blp\/irq_shim\/irq_in",
    "interrupt_sink_cell": "\/blp\/irq_shim",
    "interrupt_sink_cell_vlnv": "xilinx.com:user:irq_shim:1.0",
    "interrupt_sink_start": "9",
    "interrupt_sink_end": "9"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_xgq_user_to_apu_sq_pi_01",
    "cell_vlnv": "xilinx.com:ip:cmd_queue:1.0",
    "cell": "\/blp\/blp_logic\/gcq_u2a_1",
    "interface": "\/blp\/blp_logic\/gcq_u2a_1\/S00_AXI",
    "physical_function": "1",
    "bar": "2",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:xgq:1.2",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2011000",
    "range": "0x1000",
    "interrupt_source": "\/blp\/blp_logic\/gcq_u2a_1\/irq_cq",
    "interrupt_sink": "\/blp\/irq_shim\/irq_in",
    "interrupt_sink_cell": "\/blp\/irq_shim",
    "interrupt_sink_cell_vlnv": "xilinx.com:user:irq_shim:1.0",
    "interrupt_sink_start": "10",
    "interrupt_sink_end": "10"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_xgq_user_to_apu_sq_pi_02",
    "cell_vlnv": "xilinx.com:ip:cmd_queue:1.0",
    "cell": "\/blp\/blp_logic\/gcq_u2a_2",
    "interface": "\/blp\/blp_logic\/gcq_u2a_2\/S00_AXI",
    "physical_function": "1",
    "bar": "2",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:xgq:1.2",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2012000",
    "range": "0x1000",
    "interrupt_source": "\/blp\/blp_logic\/gcq_u2a_2\/irq_cq",
    "interrupt_sink": "\/blp\/irq_shim\/irq_in",
    "interrupt_sink_cell": "\/blp\/irq_shim",
    "interrupt_sink_cell_vlnv": "xilinx.com:user:irq_shim:1.0",
    "interrupt_sink_start": "11",
    "interrupt_sink_end": "11"
  },
  "pcie_endpoint": {
    "endpoint_name": "ep_xgq_user_to_apu_sq_pi_03",
    "cell_vlnv": "xilinx.com:ip:cmd_queue:1.0",
    "cell": "\/blp\/blp_logic\/gcq_u2a_3",
    "interface": "\/blp\/blp_logic\/gcq_u2a_3\/S00_AXI",
    "physical_function": "1",
    "bar": "2",
    "addr_seg": "",
    "reg_abs": "xilinx.com:reg_abs:xgq:1.2",
    "partition_path": "\/",
    "partition": "",
    "addr": "0x2013000",
    "range": "0x1000",
    "interrupt_source": "\/blp\/blp_logic\/gcq_u2a_3\/irq_cq",
    "interrupt_sink": "\/blp\/irq_shim\/irq_in",
    "interrupt_sink_cell": "\/blp\/irq_shim",
    "interrupt_sink_cell_vlnv": "xilinx.com:user:irq_shim:1.0",
    "interrupt_sink_start": "12",
    "interrupt_sink_end": "12"
  },
  "debug_network": {
    "physical_function": "0",
    "bar": "0",
    "bar_addr": "0x5000000",
    "system_addr": "0x20105000000",
    "partition_path": "\/",
    "partition": "",
    "supports_microblaze_debug": "false",
    "supports_jtag_fallback": "false"
  },
  "debug_network": {
    "physical_function": "1",
    "bar": "2",
    "bar_addr": "0x5800000",
    "system_addr": "0x20205800000",
    "partition_path": "\/ulp",
    "partition": "ulp",
    "supports_microblaze_debug": "false",
    "supports_jtag_fallback": "false"
  }
}
