// SPDX-License-Identifier: BSD-2-Clause
//! # Styx-Processors

use std::borrow::BorrowMut;
use std::sync::{Arc, Mutex};

#[cfg(feature = "hexagon-clade")]
use clade::Clade;

use l2vic::L2Vic;
use qtimer::QTimer;
use styx_core::arch::hexagon::register_fields::ModeCtl;
use styx_core::arch::hexagon::{GlobalHexagonRegister, HexagonRegister};
use styx_core::core::builder::VcpuBundleBuilder;
use styx_core::cpu::arch::hexagon::HexagonVariants;
use styx_core::cpu::{Arch, Backend, CpuBackend, CpuBackendExt, PcodeBackendConfiguration};
use styx_core::hooks::MemoryReadHook;
use styx_core::loader::LoaderHints;
use styx_core::memory::physical::PhysicalMemoryVariant;
use styx_core::memory::{MemoryBackend, MemoryPermissions, Mmu};
use styx_core::prelude::log::info;
use styx_core::prelude::{BuildingProcessor, Config, Context, Peripheral, PrimaryEventController};
use styx_core::prelude::{BuildingProcessor, Context, EventDistributor, Peripheral};
use styx_core::{
    core::{
        builder::{BuildProcessorImplArgs, ProcessorImpl},
        ProcessorBundle,
    },
    cpu::{ArchEndian, HexagonPcodeBackend},
    errors::{anyhow, UnknownError},
};
use tlb::{HexagonTlb, HexagonTlbSharedState};

mod angel;
mod cfgtable;
mod exception;

#[cfg(feature = "hexagon-clade")]
mod clade;

mod config;
mod l2vic;
mod qtimer;
mod shared_state_hooks;
mod thread_instructions;
mod tlb;
mod vcpu_event_controller;

pub use cfgtable::*;
pub use config::*;
use vcpu_event_controller::HexagonVcpuEventController;

const SUBSYSTEM_CFGTABLE_OFFSET: u64 = 0x8;
const JTLB_ENTRIES_CFGTABLE_OFFSET: u64 = 0x2c;

#[derive(serde::Deserialize)]
pub struct HexagonBuilder {
    pub variant: HexagonVariants,
}

impl Default for HexagonBuilder {
    fn default() -> Self {
        Self {
            variant: HexagonVariants::QDSP6V62,
        }
    }
}

impl ProcessorImpl for HexagonBuilder {
    fn build(&self, args: &BuildProcessorImplArgs) -> Result<ProcessorBundle, UnknownError> {
        let thread_count = args
            .config
            .get::<HexagonProcessorConfig>()
            .with_context(|| "expected hexagon processor config")?
            .hardware_threads;

        // One shared state for all tlbs

        let tlb_shared_state = Arc::new(Mutex::new(HexagonTlbSharedState::default()));
        let mut vcpus = vec![];
        for i in 0..thread_count {
            let mut cpu = if let Backend::Pcode = args.backend {
                HexagonPcodeBackend::new_engine_config(
                    self.variant.clone(),
                    ArchEndian::LittleEndian,
                    /*&PcodeBackendConfiguration {
                        register_read_hooks: true,
                        register_write_hooks: true,
                        exception: args.exception,
                    },*/
                    &args.into(),
                    Some(thread_count),
                )
            } else {
                return Err(anyhow::anyhow!(
                    "hexagon processor only supports pcode backend"
                ));
            };

            cpu.write_register(HexagonRegister::Htid, i as u32)
                .with_context(|| "couldn't write Htid for thread")?;

            // Only the first hardware thread starts as "started."
            // The rest are by default false.
            if i == 0 {
                cpu.set_running(true);
            }

            let vcpu_ec = HexagonVcpuEventController::default();

            let mut vcpu_builder = VcpuBundleBuilder::new();
            vcpus.push(
                vcpu_builder
                    .with_cpu(cpu)
                    .with_tlb(HexagonTlb::with_shared_state(tlb_shared_state.clone()))
                    .with_event_controller(vcpu_ec)
                    .build(),
            );
        }

        let peripherals: Vec<Box<dyn Peripheral>> = vec![
            Box::new(QTimer::default()),
            #[cfg(feature = "hexagon-clade")]
            {
                Box::new(Clade::default())
            },
        ];

        let mut memory = match self.variant {
            HexagonVariants::QDSP6V62 => MemoryBackend::new(PhysicalMemoryVariant::FlatMemory),
            _ => {
                return Err(UnknownError::msg(
                    "hexagon variant {self.variant:?} is not supported, only v62 is supported",
                ))
            }
        };

        // Peripherals may use this
        memory
            .memory_map(0x100000000, 0x40000000, MemoryPermissions::all())
            .with_context(|| "couldn't add memory region for peripherals")?;

        let mut hints = LoaderHints::new();
        hints.insert("arch".to_string().into_boxed_str(), Box::new(Arch::Hexagon));

        Ok(ProcessorBundle {
            vcpus,
            memory,
            event_distributor: Box::new(L2Vic::default()),
            peripherals,
            loader_hints: hints,
        })
    }

    // Wait for global regs to be initialized before writing CfgBase.
    fn post_shared_state_setup(
        &self,
        cpu: &mut dyn CpuBackend,
        memory: &mut MemoryBackend,
        config: &mut Config,
    ) -> Result<(), UnknownError> {
        // Set cfgbase
        info!("init");
        let proc_config = config
            .get::<HexagonProcessorConfig>()
            .expect("expected Hexagon processor config during build");

        cpu.write_register(
            GlobalHexagonRegister::CfgBase,
            (proc_config.cfgbase >> 16) as u32,
        )
        .expect("Couldn't write config table for hexagon");

        // Set subsystem base
        write_cfgtable_field(
            cpu,
            memory,
            SUBSYSTEM_CFGTABLE_OFFSET,
            (proc_config.subsystem_base >> 16) as u32,
        );

        write_cfgtable_field(
            cpu,
            memory,
            JTLB_ENTRIES_CFGTABLE_OFFSET,
            proc_config.tlb_entries,
        );

        // Setup cfgtable (cfgbase is written in HexagonBuilder)
        for (cfgbase_entry, value) in proc_config.config_table.iter() {
            write_cfgtable_field(cpu, memory, *cfgbase_entry as u64, *value);
        }

        // Set the thread 0 to be running in ModeCtl
        let modectl = ModeCtl::new_with_raw_value(0).with_enable_mask(1);
        info!("modectl at start is {modectl:x?}");

        cpu.write_register(GlobalHexagonRegister::ModeCtl, modectl.raw_value())
            .with_context(|| "couldn't set modectl for first register")?;

        info!("init end");
        Ok(())
    }
}

/// Hexagon's cfgbase register contains a table with various information that
/// eventually allows us to retreive information on peripherals.
///
/// Note: physical memory addresses on Hexagon are 36 bits.
///
/// The register `cfgbase`'s _lower_ 20 bits correspond to the upper 20 bits (bits 17 to 36)
/// of the config table's physical address. See QUIC QEMU's include/hw/hexagon/hexagon.h, specifically the
/// `hexagon_config_table` struct for details what this table looks like.
///
/// To access the config table, we must use the memw_phys instruction. The instruction
/// is a bit confusing. The instruction takes two parameters, `Rs` and `Rt`, like this: `memw_phys(Rs, Rt)`.
/// `Rt << 5` makes up the high 25 bits of the PA, and Rs's lowest 11 bits
/// make up the low 11 bits of the PA.
///
/// See 11.9.2 "Load from physical address" for more info.
///
/// In order to take the upper 20 bits of `cfgbase` and turn it into something that we can feed into `memw_phys`,
/// we shift the `cfgbase` value left by 5 bits into `Rt` and have the lower 11 bits of `Rs` be the offset
/// into the table structure.
///
/// As a clearer example, maybe cfgbase is 0x0000afaf. This refers to a
/// config table starting at address 0x0afaf0000 (36 bit PA). We want to get the fastl2vic base.
/// According to `struct hexagon_config_table`, the offset in the table for the fastl2vic base is
/// 0x28. Therefore we set Rs to 0x28, and Rt to (0xafaf << 5).
///
/// Note: Table entries that are a peripheral base are encoded the same way as how `cfgbase` is encoded
/// exactly like how the `cfgbase` register does. For debugging, you will have to shift this entry left by 16
/// to get the base physical address of whatever peripheral/thing you're looking for. For access a peripheral through
/// `memw_phys`, follow the process described above.
///
/// Note: entries not corresponding to a memory address (eg. `jtlb_size_entries`) don't have to be shifted.
///
/// This function takes an offset into the config table (eg. `0x28` like before)
/// and reads cfgbase to find the value in the config table at that offset. The result from this
/// function are not shifted, as not all entries in the config
/// table are addresses.
pub fn read_cfgtable_field(
    cpu: &mut dyn CpuBackend,
    mmu: &mut Mmu,
    offset: u64,
) -> Result<u32, UnknownError> {
    let cfgbase = cpu
        .read_register::<u32>(GlobalHexagonRegister::CfgBase)
        .with_context(|| "couldn't read cfgbase")? as u64;

    let cfgtable_offset_addr: u64 = (cfgbase << 16) + offset;
    mmu.read_u32_le_phys_data(cfgtable_offset_addr)
        .with_context(|| "couldn't read offset from cfg table")
}

pub fn write_cfgtable_field(
    cpu: &mut dyn CpuBackend,
    mmu: &MemoryBackend,
    offset: u64,
    value: u32,
) {
    let cfgbase = cpu
        .read_register::<u32>(GlobalHexagonRegister::CfgBase)
        .expect("Couldn't read cfgbase")
        << 16;

    let periph_loc = cfgbase as u64 + offset;

    info!(
        "writing periph loc {periph_loc:x} value {:x?}",
        value.to_le_bytes()
    );

    mmu.write_data(periph_loc, &value.to_le_bytes())
        .unwrap_or_else(|_| panic!("couldn't set peripheral base at {offset:x}"))
}
