$date
	Fri Mar 01 22:48:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module INST_I_DEC_tb $end
$var wire 5 ! rs1 [4:0] $end
$var wire 5 " rd [4:0] $end
$var wire 12 # imm [11:0] $end
$var reg 32 $ instruction_word [31:0] $end
$scope module I_Decoder $end
$var wire 32 % instruction_word [31:0] $end
$var reg 12 & imm [11:0] $end
$var reg 5 ' rd [4:0] $end
$var reg 5 ( rs1 [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10011 (
b111 '
b1000001001 &
b100000100110011000001110000011 %
b100000100110011000001110000011 $
b1000001001 #
b111 "
b10011 !
$end
#20
b110 "
b110 '
b1 !
b1 (
b11101101101 #
b11101101101 &
b1110110110100001111001100000011 $
b1110110110100001111001100000011 %
#40
b1101 "
b1101 '
b1101 !
b1101 (
b11110101 #
b11110101 &
b1111010101101101011010000011 $
b1111010101101101011010000011 %
#60
b1111010101101011011010000011 $
b1111010101101011011010000011 %
#80
