

================================================================
== Vitis HLS Report for 'atax_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Sat Feb 17 11:40:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      296|      296|  5.920 us|  5.920 us|  296|  296|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |      294|      294|        55|         16|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 55


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 1
  Pipeline-0 : II = 16, D = 55, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add195 = alloca i32 1"   --->   Operation 58 'alloca' 'add195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32 1"   --->   Operation 59 'alloca' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 60 'alloca' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 61 'alloca' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 62 'alloca' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 63 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 64 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 65 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 66 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 67 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32 1"   --->   Operation 68 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 69 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 70 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_44 = alloca i32 1"   --->   Operation 71 'alloca' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%empty_45 = alloca i32 1"   --->   Operation 72 'alloca' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty_46 = alloca i32 1"   --->   Operation 73 'alloca' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 74 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 75 'read' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_31"   --->   Operation 76 'read' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_30"   --->   Operation 77 'read' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_29"   --->   Operation 78 'read' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_28"   --->   Operation 79 'read' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_21 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_27"   --->   Operation 80 'read' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_22 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_26"   --->   Operation 81 'read' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_23 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_25"   --->   Operation 82 'read' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_24 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_24"   --->   Operation 83 'read' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_25 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_23"   --->   Operation 84 'read' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_26 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_22"   --->   Operation 85 'read' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_27 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_21"   --->   Operation 86 'read' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_28 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_20"   --->   Operation 87 'read' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_19"   --->   Operation 88 'read' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_30 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_18"   --->   Operation 89 'read' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_31 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_17"   --->   Operation 90 'read' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln48_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln48"   --->   Operation 91 'read' 'sext_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln60_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60"   --->   Operation 92 'read' 'bitcast_ln60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln60_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_1"   --->   Operation 93 'read' 'bitcast_ln60_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln60_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_2"   --->   Operation 94 'read' 'bitcast_ln60_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln60_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_3"   --->   Operation 95 'read' 'bitcast_ln60_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln60_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_4"   --->   Operation 96 'read' 'bitcast_ln60_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln60_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_5"   --->   Operation 97 'read' 'bitcast_ln60_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln60_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_6"   --->   Operation 98 'read' 'bitcast_ln60_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln60_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_7"   --->   Operation 99 'read' 'bitcast_ln60_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln60_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_8"   --->   Operation 100 'read' 'bitcast_ln60_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln60_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_9"   --->   Operation 101 'read' 'bitcast_ln60_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln60_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_10"   --->   Operation 102 'read' 'bitcast_ln60_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln60_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_11"   --->   Operation 103 'read' 'bitcast_ln60_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln60_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_12"   --->   Operation 104 'read' 'bitcast_ln60_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln60_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_13"   --->   Operation 105 'read' 'bitcast_ln60_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln60_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_14"   --->   Operation 106 'read' 'bitcast_ln60_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln60_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln60_15"   --->   Operation 107 'read' 'bitcast_ln60_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln48_cast = sext i62 %sext_ln48_read"   --->   Operation 108 'sext' 'sext_ln48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 111 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_15_read, i32 %empty_46"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 112 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_14_read, i32 %empty_45"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 113 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_13_read, i32 %empty_44"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 114 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_12_read, i32 %empty_43"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 115 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_11_read, i32 %empty_42"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 116 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_10_read, i32 %empty_41"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 117 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_9_read, i32 %empty_40"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 118 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_8_read, i32 %empty_39"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 119 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_7_read, i32 %empty_38"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 120 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_6_read, i32 %empty_37"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 121 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_5_read, i32 %empty_36"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 122 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_4_read, i32 %empty_35"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 123 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_3_read, i32 %empty_34"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 124 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_2_read, i32 %empty_33"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 125 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_1_read, i32 %empty_32"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 126 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %bitcast_ln60_read, i32 %add195"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [atax_no_taffo.c:48]   --->   Operation 128 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.87ns)   --->   "%icmp_ln48 = icmp_eq  i5 %i_1, i5 16" [atax_no_taffo.c:48]   --->   Operation 129 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (1.09ns)   --->   "%add_ln48 = add i5 %i_1, i5 1" [atax_no_taffo.c:48]   --->   Operation 130 'add' 'add_ln48' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc22.split, void %for.end27.exitStub" [atax_no_taffo.c:48]   --->   Operation 131 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.84ns)   --->   "%store_ln48 = store i5 %add_ln48, i5 %i" [atax_no_taffo.c:48]   --->   Operation 132 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln48_cast" [atax_no_taffo.c:48]   --->   Operation 134 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 135 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 136 'read' 'gmem_addr_read' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %gmem_addr_read" [atax_no_taffo.c:55]   --->   Operation 137 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 138 [1/1] (14.6ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 138 'read' 'gmem_addr_read_1' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %gmem_addr_read_1" [atax_no_taffo.c:55]   --->   Operation 139 'bitcast' 'bitcast_ln55_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (8.46ns)   --->   "%mul7 = fmul i32 %bitcast_ln55, i32 %tmp_31" [atax_no_taffo.c:55]   --->   Operation 140 'fmul' 'mul7' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 141 [1/1] (14.6ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 141 'read' 'gmem_addr_read_2' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i32 %gmem_addr_read_2" [atax_no_taffo.c:55]   --->   Operation 142 'bitcast' 'bitcast_ln55_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_4 : Operation 143 [1/2] (8.46ns)   --->   "%mul7 = fmul i32 %bitcast_ln55, i32 %tmp_31" [atax_no_taffo.c:55]   --->   Operation 143 'fmul' 'mul7' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [2/2] (8.46ns)   --->   "%mul7_1 = fmul i32 %bitcast_ln55_1, i32 %tmp_30" [atax_no_taffo.c:55]   --->   Operation 144 'fmul' 'mul7_1' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 145 [1/1] (14.6ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 145 'read' 'gmem_addr_read_3' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i32 %gmem_addr_read_3" [atax_no_taffo.c:55]   --->   Operation 146 'bitcast' 'bitcast_ln55_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 147 [2/2] (13.1ns)   --->   "%tmp = fadd i32 %mul7, i32 0" [atax_no_taffo.c:55]   --->   Operation 147 'fadd' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/2] (8.46ns)   --->   "%mul7_1 = fmul i32 %bitcast_ln55_1, i32 %tmp_30" [atax_no_taffo.c:55]   --->   Operation 148 'fmul' 'mul7_1' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [2/2] (8.46ns)   --->   "%mul7_2 = fmul i32 %bitcast_ln55_2, i32 %tmp_29" [atax_no_taffo.c:55]   --->   Operation 149 'fmul' 'mul7_2' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 150 [1/1] (14.6ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 150 'read' 'gmem_addr_read_4' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i32 %gmem_addr_read_4" [atax_no_taffo.c:55]   --->   Operation 151 'bitcast' 'bitcast_ln55_4' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 152 [1/2] (13.1ns)   --->   "%tmp = fadd i32 %mul7, i32 0" [atax_no_taffo.c:55]   --->   Operation 152 'fadd' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/2] (8.46ns)   --->   "%mul7_2 = fmul i32 %bitcast_ln55_2, i32 %tmp_29" [atax_no_taffo.c:55]   --->   Operation 153 'fmul' 'mul7_2' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [2/2] (8.46ns)   --->   "%mul7_3 = fmul i32 %bitcast_ln55_3, i32 %tmp_28" [atax_no_taffo.c:55]   --->   Operation 154 'fmul' 'mul7_3' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 155 [1/1] (14.6ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 155 'read' 'gmem_addr_read_5' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i32 %gmem_addr_read_5" [atax_no_taffo.c:55]   --->   Operation 156 'bitcast' 'bitcast_ln55_5' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 157 [2/2] (13.1ns)   --->   "%tmp_1 = fadd i32 %tmp, i32 %mul7_1" [atax_no_taffo.c:55]   --->   Operation 157 'fadd' 'tmp_1' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/2] (8.46ns)   --->   "%mul7_3 = fmul i32 %bitcast_ln55_3, i32 %tmp_28" [atax_no_taffo.c:55]   --->   Operation 158 'fmul' 'mul7_3' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [2/2] (8.46ns)   --->   "%mul7_4 = fmul i32 %bitcast_ln55_4, i32 %tmp_27" [atax_no_taffo.c:55]   --->   Operation 159 'fmul' 'mul7_4' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 160 [1/1] (14.6ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 160 'read' 'gmem_addr_read_6' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i32 %gmem_addr_read_6" [atax_no_taffo.c:55]   --->   Operation 161 'bitcast' 'bitcast_ln55_6' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_8 : Operation 162 [1/2] (13.1ns)   --->   "%tmp_1 = fadd i32 %tmp, i32 %mul7_1" [atax_no_taffo.c:55]   --->   Operation 162 'fadd' 'tmp_1' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/2] (8.46ns)   --->   "%mul7_4 = fmul i32 %bitcast_ln55_4, i32 %tmp_27" [atax_no_taffo.c:55]   --->   Operation 163 'fmul' 'mul7_4' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [2/2] (8.46ns)   --->   "%mul7_5 = fmul i32 %bitcast_ln55_5, i32 %tmp_26" [atax_no_taffo.c:55]   --->   Operation 164 'fmul' 'mul7_5' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 165 [1/1] (14.6ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 165 'read' 'gmem_addr_read_7' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i32 %gmem_addr_read_7" [atax_no_taffo.c:55]   --->   Operation 166 'bitcast' 'bitcast_ln55_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 167 [2/2] (13.1ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul7_2" [atax_no_taffo.c:55]   --->   Operation 167 'fadd' 'tmp_2' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/2] (8.46ns)   --->   "%mul7_5 = fmul i32 %bitcast_ln55_5, i32 %tmp_26" [atax_no_taffo.c:55]   --->   Operation 168 'fmul' 'mul7_5' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [2/2] (8.46ns)   --->   "%mul7_6 = fmul i32 %bitcast_ln55_6, i32 %tmp_25" [atax_no_taffo.c:55]   --->   Operation 169 'fmul' 'mul7_6' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 170 [1/1] (14.6ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 170 'read' 'gmem_addr_read_8' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i32 %gmem_addr_read_8" [atax_no_taffo.c:55]   --->   Operation 171 'bitcast' 'bitcast_ln55_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_10 : Operation 172 [1/2] (13.1ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul7_2" [atax_no_taffo.c:55]   --->   Operation 172 'fadd' 'tmp_2' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/2] (8.46ns)   --->   "%mul7_6 = fmul i32 %bitcast_ln55_6, i32 %tmp_25" [atax_no_taffo.c:55]   --->   Operation 173 'fmul' 'mul7_6' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [2/2] (8.46ns)   --->   "%mul7_7 = fmul i32 %bitcast_ln55_7, i32 %tmp_24" [atax_no_taffo.c:55]   --->   Operation 174 'fmul' 'mul7_7' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 175 [1/1] (14.6ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 175 'read' 'gmem_addr_read_9' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln55_9 = bitcast i32 %gmem_addr_read_9" [atax_no_taffo.c:55]   --->   Operation 176 'bitcast' 'bitcast_ln55_9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_11 : Operation 177 [2/2] (13.1ns)   --->   "%tmp_3 = fadd i32 %tmp_2, i32 %mul7_3" [atax_no_taffo.c:55]   --->   Operation 177 'fadd' 'tmp_3' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/2] (8.46ns)   --->   "%mul7_7 = fmul i32 %bitcast_ln55_7, i32 %tmp_24" [atax_no_taffo.c:55]   --->   Operation 178 'fmul' 'mul7_7' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [2/2] (8.46ns)   --->   "%mul7_8 = fmul i32 %bitcast_ln55_8, i32 %tmp_23" [atax_no_taffo.c:55]   --->   Operation 179 'fmul' 'mul7_8' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 180 [1/1] (14.6ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 180 'read' 'gmem_addr_read_10' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln55_10 = bitcast i32 %gmem_addr_read_10" [atax_no_taffo.c:55]   --->   Operation 181 'bitcast' 'bitcast_ln55_10' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_12 : Operation 182 [1/2] (13.1ns)   --->   "%tmp_3 = fadd i32 %tmp_2, i32 %mul7_3" [atax_no_taffo.c:55]   --->   Operation 182 'fadd' 'tmp_3' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/2] (8.46ns)   --->   "%mul7_8 = fmul i32 %bitcast_ln55_8, i32 %tmp_23" [atax_no_taffo.c:55]   --->   Operation 183 'fmul' 'mul7_8' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [2/2] (8.46ns)   --->   "%mul7_9 = fmul i32 %bitcast_ln55_9, i32 %tmp_22" [atax_no_taffo.c:55]   --->   Operation 184 'fmul' 'mul7_9' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 185 [1/1] (14.6ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 185 'read' 'gmem_addr_read_11' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln55_11 = bitcast i32 %gmem_addr_read_11" [atax_no_taffo.c:55]   --->   Operation 186 'bitcast' 'bitcast_ln55_11' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_13 : Operation 187 [2/2] (13.1ns)   --->   "%tmp_4 = fadd i32 %tmp_3, i32 %mul7_4" [atax_no_taffo.c:55]   --->   Operation 187 'fadd' 'tmp_4' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/2] (8.46ns)   --->   "%mul7_9 = fmul i32 %bitcast_ln55_9, i32 %tmp_22" [atax_no_taffo.c:55]   --->   Operation 188 'fmul' 'mul7_9' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [2/2] (8.46ns)   --->   "%mul7_s = fmul i32 %bitcast_ln55_10, i32 %tmp_21" [atax_no_taffo.c:55]   --->   Operation 189 'fmul' 'mul7_s' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 190 [1/1] (14.6ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 190 'read' 'gmem_addr_read_12' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln55_12 = bitcast i32 %gmem_addr_read_12" [atax_no_taffo.c:55]   --->   Operation 191 'bitcast' 'bitcast_ln55_12' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_14 : Operation 192 [1/2] (13.1ns)   --->   "%tmp_4 = fadd i32 %tmp_3, i32 %mul7_4" [atax_no_taffo.c:55]   --->   Operation 192 'fadd' 'tmp_4' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/2] (8.46ns)   --->   "%mul7_s = fmul i32 %bitcast_ln55_10, i32 %tmp_21" [atax_no_taffo.c:55]   --->   Operation 193 'fmul' 'mul7_s' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [2/2] (8.46ns)   --->   "%mul7_10 = fmul i32 %bitcast_ln55_11, i32 %tmp_20" [atax_no_taffo.c:55]   --->   Operation 194 'fmul' 'mul7_10' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 195 [1/1] (14.6ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 195 'read' 'gmem_addr_read_13' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln55_13 = bitcast i32 %gmem_addr_read_13" [atax_no_taffo.c:55]   --->   Operation 196 'bitcast' 'bitcast_ln55_13' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 197 [2/2] (13.1ns)   --->   "%tmp_5 = fadd i32 %tmp_4, i32 %mul7_5" [atax_no_taffo.c:55]   --->   Operation 197 'fadd' 'tmp_5' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/2] (8.46ns)   --->   "%mul7_10 = fmul i32 %bitcast_ln55_11, i32 %tmp_20" [atax_no_taffo.c:55]   --->   Operation 198 'fmul' 'mul7_10' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [2/2] (8.46ns)   --->   "%mul7_11 = fmul i32 %bitcast_ln55_12, i32 %tmp_19" [atax_no_taffo.c:55]   --->   Operation 199 'fmul' 'mul7_11' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 200 [1/1] (14.6ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 200 'read' 'gmem_addr_read_14' <Predicate = (!icmp_ln48)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln55_14 = bitcast i32 %gmem_addr_read_14" [atax_no_taffo.c:55]   --->   Operation 201 'bitcast' 'bitcast_ln55_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_16 : Operation 202 [1/2] (13.1ns)   --->   "%tmp_5 = fadd i32 %tmp_4, i32 %mul7_5" [atax_no_taffo.c:55]   --->   Operation 202 'fadd' 'tmp_5' <Predicate = (!icmp_ln48)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/2] (8.46ns)   --->   "%mul7_11 = fmul i32 %bitcast_ln55_12, i32 %tmp_19" [atax_no_taffo.c:55]   --->   Operation 203 'fmul' 'mul7_11' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [2/2] (8.46ns)   --->   "%mul7_12 = fmul i32 %bitcast_ln55_13, i32 %tmp_18" [atax_no_taffo.c:55]   --->   Operation 204 'fmul' 'mul7_12' <Predicate = (!icmp_ln48)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 205 [1/1] (14.6ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [atax_no_taffo.c:55]   --->   Operation 205 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln55_15 = bitcast i32 %gmem_addr_read_15" [atax_no_taffo.c:55]   --->   Operation 206 'bitcast' 'bitcast_ln55_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [2/2] (13.1ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %mul7_6" [atax_no_taffo.c:55]   --->   Operation 207 'fadd' 'tmp_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/2] (8.46ns)   --->   "%mul7_12 = fmul i32 %bitcast_ln55_13, i32 %tmp_18" [atax_no_taffo.c:55]   --->   Operation 208 'fmul' 'mul7_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [2/2] (8.46ns)   --->   "%mul7_13 = fmul i32 %bitcast_ln55_14, i32 %tmp_17" [atax_no_taffo.c:55]   --->   Operation 209 'fmul' 'mul7_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 13.1>
ST_18 : Operation 210 [1/2] (13.1ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %mul7_6" [atax_no_taffo.c:55]   --->   Operation 210 'fadd' 'tmp_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/2] (8.46ns)   --->   "%mul7_13 = fmul i32 %bitcast_ln55_14, i32 %tmp_17" [atax_no_taffo.c:55]   --->   Operation 211 'fmul' 'mul7_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [2/2] (8.46ns)   --->   "%mul7_14 = fmul i32 %bitcast_ln55_15, i32 %tmp_16" [atax_no_taffo.c:55]   --->   Operation 212 'fmul' 'mul7_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 13.1>
ST_19 : Operation 213 [2/2] (13.1ns)   --->   "%tmp_7 = fadd i32 %tmp_6, i32 %mul7_7" [atax_no_taffo.c:55]   --->   Operation 213 'fadd' 'tmp_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/2] (8.46ns)   --->   "%mul7_14 = fmul i32 %bitcast_ln55_15, i32 %tmp_16" [atax_no_taffo.c:55]   --->   Operation 214 'fmul' 'mul7_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 13.1>
ST_20 : Operation 215 [1/2] (13.1ns)   --->   "%tmp_7 = fadd i32 %tmp_6, i32 %mul7_7" [atax_no_taffo.c:55]   --->   Operation 215 'fadd' 'tmp_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 13.1>
ST_21 : Operation 216 [2/2] (13.1ns)   --->   "%tmp_8 = fadd i32 %tmp_7, i32 %mul7_8" [atax_no_taffo.c:55]   --->   Operation 216 'fadd' 'tmp_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 13.1>
ST_22 : Operation 217 [1/2] (13.1ns)   --->   "%tmp_8 = fadd i32 %tmp_7, i32 %mul7_8" [atax_no_taffo.c:55]   --->   Operation 217 'fadd' 'tmp_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 13.1>
ST_23 : Operation 218 [2/2] (13.1ns)   --->   "%tmp_9 = fadd i32 %tmp_8, i32 %mul7_9" [atax_no_taffo.c:55]   --->   Operation 218 'fadd' 'tmp_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 13.1>
ST_24 : Operation 219 [1/2] (13.1ns)   --->   "%tmp_9 = fadd i32 %tmp_8, i32 %mul7_9" [atax_no_taffo.c:55]   --->   Operation 219 'fadd' 'tmp_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 13.1>
ST_25 : Operation 220 [2/2] (13.1ns)   --->   "%tmp_32 = fadd i32 %tmp_9, i32 %mul7_s" [atax_no_taffo.c:55]   --->   Operation 220 'fadd' 'tmp_32' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 13.1>
ST_26 : Operation 221 [1/2] (13.1ns)   --->   "%tmp_32 = fadd i32 %tmp_9, i32 %mul7_s" [atax_no_taffo.c:55]   --->   Operation 221 'fadd' 'tmp_32' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 13.1>
ST_27 : Operation 222 [2/2] (13.1ns)   --->   "%tmp_33 = fadd i32 %tmp_32, i32 %mul7_10" [atax_no_taffo.c:55]   --->   Operation 222 'fadd' 'tmp_33' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 223 [1/2] (13.1ns)   --->   "%tmp_33 = fadd i32 %tmp_32, i32 %mul7_10" [atax_no_taffo.c:55]   --->   Operation 223 'fadd' 'tmp_33' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 13.1>
ST_29 : Operation 224 [2/2] (13.1ns)   --->   "%tmp_34 = fadd i32 %tmp_33, i32 %mul7_11" [atax_no_taffo.c:55]   --->   Operation 224 'fadd' 'tmp_34' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 225 [1/2] (13.1ns)   --->   "%tmp_34 = fadd i32 %tmp_33, i32 %mul7_11" [atax_no_taffo.c:55]   --->   Operation 225 'fadd' 'tmp_34' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 13.1>
ST_31 : Operation 226 [2/2] (13.1ns)   --->   "%tmp_35 = fadd i32 %tmp_34, i32 %mul7_12" [atax_no_taffo.c:55]   --->   Operation 226 'fadd' 'tmp_35' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 227 [1/2] (13.1ns)   --->   "%tmp_35 = fadd i32 %tmp_34, i32 %mul7_12" [atax_no_taffo.c:55]   --->   Operation 227 'fadd' 'tmp_35' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 13.1>
ST_33 : Operation 228 [2/2] (13.1ns)   --->   "%tmp_36 = fadd i32 %tmp_35, i32 %mul7_13" [atax_no_taffo.c:55]   --->   Operation 228 'fadd' 'tmp_36' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 229 [1/2] (13.1ns)   --->   "%tmp_36 = fadd i32 %tmp_35, i32 %mul7_13" [atax_no_taffo.c:55]   --->   Operation 229 'fadd' 'tmp_36' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 13.1>
ST_35 : Operation 230 [2/2] (13.1ns)   --->   "%tmp_37 = fadd i32 %tmp_36, i32 %mul7_14" [atax_no_taffo.c:55]   --->   Operation 230 'fadd' 'tmp_37' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 231 [1/2] (13.1ns)   --->   "%tmp_37 = fadd i32 %tmp_36, i32 %mul7_14" [atax_no_taffo.c:55]   --->   Operation 231 'fadd' 'tmp_37' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.46>
ST_37 : Operation 232 [2/2] (8.46ns)   --->   "%mul = fmul i32 %bitcast_ln55, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 232 'fmul' 'mul' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.46>
ST_38 : Operation 233 [1/2] (8.46ns)   --->   "%mul = fmul i32 %bitcast_ln55, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 233 'fmul' 'mul' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 234 [2/2] (8.46ns)   --->   "%mul18_1 = fmul i32 %bitcast_ln55_1, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 234 'fmul' 'mul18_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.46>
ST_39 : Operation 235 [1/2] (8.46ns)   --->   "%mul18_1 = fmul i32 %bitcast_ln55_1, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 235 'fmul' 'mul18_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 236 [2/2] (8.46ns)   --->   "%mul18_2 = fmul i32 %bitcast_ln55_2, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 236 'fmul' 'mul18_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 331 [1/1] (0.00ns)   --->   "%add195_load_1 = load i32 %add195"   --->   Operation 331 'load' 'add195_load_1' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 332 [1/1] (0.00ns)   --->   "%p_load48 = load i32 %empty_32"   --->   Operation 332 'load' 'p_load48' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 333 [1/1] (0.00ns)   --->   "%p_load46 = load i32 %empty_33"   --->   Operation 333 'load' 'p_load46' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 334 [1/1] (0.00ns)   --->   "%p_load44 = load i32 %empty_34"   --->   Operation 334 'load' 'p_load44' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 335 [1/1] (0.00ns)   --->   "%p_load42 = load i32 %empty_35"   --->   Operation 335 'load' 'p_load42' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 336 [1/1] (0.00ns)   --->   "%p_load40 = load i32 %empty_36"   --->   Operation 336 'load' 'p_load40' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 337 [1/1] (0.00ns)   --->   "%p_load38 = load i32 %empty_37"   --->   Operation 337 'load' 'p_load38' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 338 [1/1] (0.00ns)   --->   "%p_load36 = load i32 %empty_38"   --->   Operation 338 'load' 'p_load36' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 339 [1/1] (0.00ns)   --->   "%p_load34 = load i32 %empty_39"   --->   Operation 339 'load' 'p_load34' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 340 [1/1] (0.00ns)   --->   "%p_load32 = load i32 %empty_40"   --->   Operation 340 'load' 'p_load32' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 341 [1/1] (0.00ns)   --->   "%p_load30 = load i32 %empty_41"   --->   Operation 341 'load' 'p_load30' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 342 [1/1] (0.00ns)   --->   "%p_load28 = load i32 %empty_42"   --->   Operation 342 'load' 'p_load28' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 343 [1/1] (0.00ns)   --->   "%p_load26 = load i32 %empty_43"   --->   Operation 343 'load' 'p_load26' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 344 [1/1] (0.00ns)   --->   "%p_load24 = load i32 %empty_44"   --->   Operation 344 'load' 'p_load24' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 345 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_45"   --->   Operation 345 'load' 'p_load22' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 346 [1/1] (0.00ns)   --->   "%p_load20 = load i32 %empty_46"   --->   Operation 346 'load' 'p_load20' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load20"   --->   Operation 347 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load22"   --->   Operation 348 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 349 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load24"   --->   Operation 349 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load26"   --->   Operation 350 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 351 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out4, i32 %p_load28"   --->   Operation 351 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 352 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out5, i32 %p_load30"   --->   Operation 352 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out6, i32 %p_load32"   --->   Operation 353 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out7, i32 %p_load34"   --->   Operation 354 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 355 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out8, i32 %p_load36"   --->   Operation 355 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 356 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out9, i32 %p_load38"   --->   Operation 356 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out10, i32 %p_load40"   --->   Operation 357 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out11, i32 %p_load42"   --->   Operation 358 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out12, i32 %p_load44"   --->   Operation 359 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out13, i32 %p_load46"   --->   Operation 360 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out14, i32 %p_load48"   --->   Operation 361 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add195_out, i32 %add195_load_1"   --->   Operation 362 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_39 : Operation 363 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 363 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 13.1>
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "%add195_load = load i32 %add195" [atax_no_taffo.c:60]   --->   Operation 237 'load' 'add195_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 238 [1/1] (0.00ns)   --->   "%p_load47 = load i32 %empty_32" [atax_no_taffo.c:60]   --->   Operation 238 'load' 'p_load47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 239 [2/2] (13.1ns)   --->   "%add = fadd i32 %add195_load, i32 %mul" [atax_no_taffo.c:60]   --->   Operation 239 'fadd' 'add' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 240 [2/2] (13.1ns)   --->   "%add19_1 = fadd i32 %p_load47, i32 %mul18_1" [atax_no_taffo.c:60]   --->   Operation 240 'fadd' 'add19_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 241 [1/2] (8.46ns)   --->   "%mul18_2 = fmul i32 %bitcast_ln55_2, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 241 'fmul' 'mul18_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 242 [2/2] (8.46ns)   --->   "%mul18_3 = fmul i32 %bitcast_ln55_3, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 242 'fmul' 'mul18_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 13.9>
ST_41 : Operation 243 [1/2] (13.1ns)   --->   "%add = fadd i32 %add195_load, i32 %mul" [atax_no_taffo.c:60]   --->   Operation 243 'fadd' 'add' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 244 [1/2] (13.1ns)   --->   "%add19_1 = fadd i32 %p_load47, i32 %mul18_1" [atax_no_taffo.c:60]   --->   Operation 244 'fadd' 'add19_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 245 [1/2] (8.46ns)   --->   "%mul18_3 = fmul i32 %bitcast_ln55_3, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 245 'fmul' 'mul18_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 246 [2/2] (8.46ns)   --->   "%mul18_4 = fmul i32 %bitcast_ln55_4, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 246 'fmul' 'mul18_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 247 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_1, i32 %empty_32" [atax_no_taffo.c:48]   --->   Operation 247 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_41 : Operation 248 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add, i32 %add195" [atax_no_taffo.c:48]   --->   Operation 248 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 249 [1/1] (0.00ns)   --->   "%p_load45 = load i32 %empty_33" [atax_no_taffo.c:60]   --->   Operation 249 'load' 'p_load45' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 250 [1/1] (0.00ns)   --->   "%p_load43 = load i32 %empty_34" [atax_no_taffo.c:60]   --->   Operation 250 'load' 'p_load43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 251 [2/2] (13.1ns)   --->   "%add19_2 = fadd i32 %p_load45, i32 %mul18_2" [atax_no_taffo.c:60]   --->   Operation 251 'fadd' 'add19_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 252 [2/2] (13.1ns)   --->   "%add19_3 = fadd i32 %p_load43, i32 %mul18_3" [atax_no_taffo.c:60]   --->   Operation 252 'fadd' 'add19_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 253 [1/2] (8.46ns)   --->   "%mul18_4 = fmul i32 %bitcast_ln55_4, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 253 'fmul' 'mul18_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 254 [2/2] (8.46ns)   --->   "%mul18_5 = fmul i32 %bitcast_ln55_5, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 254 'fmul' 'mul18_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 13.9>
ST_43 : Operation 255 [1/2] (13.1ns)   --->   "%add19_2 = fadd i32 %p_load45, i32 %mul18_2" [atax_no_taffo.c:60]   --->   Operation 255 'fadd' 'add19_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 256 [1/2] (13.1ns)   --->   "%add19_3 = fadd i32 %p_load43, i32 %mul18_3" [atax_no_taffo.c:60]   --->   Operation 256 'fadd' 'add19_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 257 [1/2] (8.46ns)   --->   "%mul18_5 = fmul i32 %bitcast_ln55_5, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 257 'fmul' 'mul18_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 258 [2/2] (8.46ns)   --->   "%mul18_6 = fmul i32 %bitcast_ln55_6, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 258 'fmul' 'mul18_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 259 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_3, i32 %empty_34" [atax_no_taffo.c:48]   --->   Operation 259 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_43 : Operation 260 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_2, i32 %empty_33" [atax_no_taffo.c:48]   --->   Operation 260 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>

State 44 <SV = 43> <Delay = 13.1>
ST_44 : Operation 261 [1/1] (0.00ns)   --->   "%p_load41 = load i32 %empty_35" [atax_no_taffo.c:60]   --->   Operation 261 'load' 'p_load41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 262 [1/1] (0.00ns)   --->   "%p_load39 = load i32 %empty_36" [atax_no_taffo.c:60]   --->   Operation 262 'load' 'p_load39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 263 [2/2] (13.1ns)   --->   "%add19_4 = fadd i32 %p_load41, i32 %mul18_4" [atax_no_taffo.c:60]   --->   Operation 263 'fadd' 'add19_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 264 [2/2] (13.1ns)   --->   "%add19_5 = fadd i32 %p_load39, i32 %mul18_5" [atax_no_taffo.c:60]   --->   Operation 264 'fadd' 'add19_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 265 [1/2] (8.46ns)   --->   "%mul18_6 = fmul i32 %bitcast_ln55_6, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 265 'fmul' 'mul18_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 266 [2/2] (8.46ns)   --->   "%mul18_7 = fmul i32 %bitcast_ln55_7, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 266 'fmul' 'mul18_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 13.9>
ST_45 : Operation 267 [1/2] (13.1ns)   --->   "%add19_4 = fadd i32 %p_load41, i32 %mul18_4" [atax_no_taffo.c:60]   --->   Operation 267 'fadd' 'add19_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 268 [1/2] (13.1ns)   --->   "%add19_5 = fadd i32 %p_load39, i32 %mul18_5" [atax_no_taffo.c:60]   --->   Operation 268 'fadd' 'add19_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 269 [1/2] (8.46ns)   --->   "%mul18_7 = fmul i32 %bitcast_ln55_7, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 269 'fmul' 'mul18_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 270 [2/2] (8.46ns)   --->   "%mul18_8 = fmul i32 %bitcast_ln55_8, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 270 'fmul' 'mul18_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 271 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_5, i32 %empty_36" [atax_no_taffo.c:48]   --->   Operation 271 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_45 : Operation 272 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_4, i32 %empty_35" [atax_no_taffo.c:48]   --->   Operation 272 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>

State 46 <SV = 45> <Delay = 13.1>
ST_46 : Operation 273 [1/1] (0.00ns)   --->   "%p_load37 = load i32 %empty_37" [atax_no_taffo.c:60]   --->   Operation 273 'load' 'p_load37' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 274 [1/1] (0.00ns)   --->   "%p_load35 = load i32 %empty_38" [atax_no_taffo.c:60]   --->   Operation 274 'load' 'p_load35' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 275 [2/2] (13.1ns)   --->   "%add19_6 = fadd i32 %p_load37, i32 %mul18_6" [atax_no_taffo.c:60]   --->   Operation 275 'fadd' 'add19_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 276 [2/2] (13.1ns)   --->   "%add19_7 = fadd i32 %p_load35, i32 %mul18_7" [atax_no_taffo.c:60]   --->   Operation 276 'fadd' 'add19_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 277 [1/2] (8.46ns)   --->   "%mul18_8 = fmul i32 %bitcast_ln55_8, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 277 'fmul' 'mul18_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 278 [2/2] (8.46ns)   --->   "%mul18_9 = fmul i32 %bitcast_ln55_9, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 278 'fmul' 'mul18_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 13.9>
ST_47 : Operation 279 [1/2] (13.1ns)   --->   "%add19_6 = fadd i32 %p_load37, i32 %mul18_6" [atax_no_taffo.c:60]   --->   Operation 279 'fadd' 'add19_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 280 [1/2] (13.1ns)   --->   "%add19_7 = fadd i32 %p_load35, i32 %mul18_7" [atax_no_taffo.c:60]   --->   Operation 280 'fadd' 'add19_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 281 [1/2] (8.46ns)   --->   "%mul18_9 = fmul i32 %bitcast_ln55_9, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 281 'fmul' 'mul18_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 282 [2/2] (8.46ns)   --->   "%mul18_s = fmul i32 %bitcast_ln55_10, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 282 'fmul' 'mul18_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 283 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_7, i32 %empty_38" [atax_no_taffo.c:48]   --->   Operation 283 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_47 : Operation 284 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_6, i32 %empty_37" [atax_no_taffo.c:48]   --->   Operation 284 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>

State 48 <SV = 47> <Delay = 13.1>
ST_48 : Operation 285 [1/1] (0.00ns)   --->   "%p_load33 = load i32 %empty_39" [atax_no_taffo.c:60]   --->   Operation 285 'load' 'p_load33' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 286 [1/1] (0.00ns)   --->   "%p_load31 = load i32 %empty_40" [atax_no_taffo.c:60]   --->   Operation 286 'load' 'p_load31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 287 [2/2] (13.1ns)   --->   "%add19_8 = fadd i32 %p_load33, i32 %mul18_8" [atax_no_taffo.c:60]   --->   Operation 287 'fadd' 'add19_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 288 [2/2] (13.1ns)   --->   "%add19_9 = fadd i32 %p_load31, i32 %mul18_9" [atax_no_taffo.c:60]   --->   Operation 288 'fadd' 'add19_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 289 [1/2] (8.46ns)   --->   "%mul18_s = fmul i32 %bitcast_ln55_10, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 289 'fmul' 'mul18_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 290 [2/2] (8.46ns)   --->   "%mul18_10 = fmul i32 %bitcast_ln55_11, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 290 'fmul' 'mul18_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 13.9>
ST_49 : Operation 291 [1/2] (13.1ns)   --->   "%add19_8 = fadd i32 %p_load33, i32 %mul18_8" [atax_no_taffo.c:60]   --->   Operation 291 'fadd' 'add19_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 292 [1/2] (13.1ns)   --->   "%add19_9 = fadd i32 %p_load31, i32 %mul18_9" [atax_no_taffo.c:60]   --->   Operation 292 'fadd' 'add19_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 293 [1/2] (8.46ns)   --->   "%mul18_10 = fmul i32 %bitcast_ln55_11, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 293 'fmul' 'mul18_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 294 [2/2] (8.46ns)   --->   "%mul18_11 = fmul i32 %bitcast_ln55_12, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 294 'fmul' 'mul18_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 295 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_9, i32 %empty_40" [atax_no_taffo.c:48]   --->   Operation 295 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_49 : Operation 296 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_8, i32 %empty_39" [atax_no_taffo.c:48]   --->   Operation 296 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>

State 50 <SV = 49> <Delay = 13.1>
ST_50 : Operation 297 [1/1] (0.00ns)   --->   "%p_load29 = load i32 %empty_41" [atax_no_taffo.c:60]   --->   Operation 297 'load' 'p_load29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (0.00ns)   --->   "%p_load27 = load i32 %empty_42" [atax_no_taffo.c:60]   --->   Operation 298 'load' 'p_load27' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 299 [2/2] (13.1ns)   --->   "%add19_s = fadd i32 %p_load29, i32 %mul18_s" [atax_no_taffo.c:60]   --->   Operation 299 'fadd' 'add19_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 300 [2/2] (13.1ns)   --->   "%add19_10 = fadd i32 %p_load27, i32 %mul18_10" [atax_no_taffo.c:60]   --->   Operation 300 'fadd' 'add19_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 301 [1/2] (8.46ns)   --->   "%mul18_11 = fmul i32 %bitcast_ln55_12, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 301 'fmul' 'mul18_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 302 [2/2] (8.46ns)   --->   "%mul18_12 = fmul i32 %bitcast_ln55_13, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 302 'fmul' 'mul18_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 13.9>
ST_51 : Operation 303 [1/2] (13.1ns)   --->   "%add19_s = fadd i32 %p_load29, i32 %mul18_s" [atax_no_taffo.c:60]   --->   Operation 303 'fadd' 'add19_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 304 [1/2] (13.1ns)   --->   "%add19_10 = fadd i32 %p_load27, i32 %mul18_10" [atax_no_taffo.c:60]   --->   Operation 304 'fadd' 'add19_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 305 [1/2] (8.46ns)   --->   "%mul18_12 = fmul i32 %bitcast_ln55_13, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 305 'fmul' 'mul18_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 306 [2/2] (8.46ns)   --->   "%mul18_13 = fmul i32 %bitcast_ln55_14, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 306 'fmul' 'mul18_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 307 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_10, i32 %empty_42" [atax_no_taffo.c:48]   --->   Operation 307 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_51 : Operation 308 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_s, i32 %empty_41" [atax_no_taffo.c:48]   --->   Operation 308 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>

State 52 <SV = 51> <Delay = 13.1>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%p_load25 = load i32 %empty_43" [atax_no_taffo.c:60]   --->   Operation 309 'load' 'p_load25' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty_44" [atax_no_taffo.c:60]   --->   Operation 310 'load' 'p_load23' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 311 [2/2] (13.1ns)   --->   "%add19_11 = fadd i32 %p_load25, i32 %mul18_11" [atax_no_taffo.c:60]   --->   Operation 311 'fadd' 'add19_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 312 [2/2] (13.1ns)   --->   "%add19_12 = fadd i32 %p_load23, i32 %mul18_12" [atax_no_taffo.c:60]   --->   Operation 312 'fadd' 'add19_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 313 [1/2] (8.46ns)   --->   "%mul18_13 = fmul i32 %bitcast_ln55_14, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 313 'fmul' 'mul18_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 314 [2/2] (8.46ns)   --->   "%mul18_14 = fmul i32 %bitcast_ln55_15, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 314 'fmul' 'mul18_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 13.9>
ST_53 : Operation 315 [1/2] (13.1ns)   --->   "%add19_11 = fadd i32 %p_load25, i32 %mul18_11" [atax_no_taffo.c:60]   --->   Operation 315 'fadd' 'add19_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 316 [1/2] (13.1ns)   --->   "%add19_12 = fadd i32 %p_load23, i32 %mul18_12" [atax_no_taffo.c:60]   --->   Operation 316 'fadd' 'add19_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 317 [1/2] (8.46ns)   --->   "%mul18_14 = fmul i32 %bitcast_ln55_15, i32 %tmp_37" [atax_no_taffo.c:60]   --->   Operation 317 'fmul' 'mul18_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 318 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_12, i32 %empty_44" [atax_no_taffo.c:48]   --->   Operation 318 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_53 : Operation 319 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_11, i32 %empty_43" [atax_no_taffo.c:48]   --->   Operation 319 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>

State 54 <SV = 53> <Delay = 13.1>
ST_54 : Operation 320 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty_45" [atax_no_taffo.c:60]   --->   Operation 320 'load' 'p_load21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 321 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_46" [atax_no_taffo.c:60]   --->   Operation 321 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 322 [2/2] (13.1ns)   --->   "%add19_13 = fadd i32 %p_load21, i32 %mul18_13" [atax_no_taffo.c:60]   --->   Operation 322 'fadd' 'add19_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 323 [2/2] (13.1ns)   --->   "%add19_14 = fadd i32 %p_load, i32 %mul18_14" [atax_no_taffo.c:60]   --->   Operation 323 'fadd' 'add19_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 13.9>
ST_55 : Operation 324 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [atax_no_taffo.c:50]   --->   Operation 324 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 325 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [atax_no_taffo.c:34]   --->   Operation 325 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 326 [1/2] (13.1ns)   --->   "%add19_13 = fadd i32 %p_load21, i32 %mul18_13" [atax_no_taffo.c:60]   --->   Operation 326 'fadd' 'add19_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 327 [1/2] (13.1ns)   --->   "%add19_14 = fadd i32 %p_load, i32 %mul18_14" [atax_no_taffo.c:60]   --->   Operation 327 'fadd' 'add19_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 328 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_14, i32 %empty_46" [atax_no_taffo.c:48]   --->   Operation 328 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_55 : Operation 329 [1/1] (0.84ns)   --->   "%store_ln48 = store i32 %add19_13, i32 %empty_45" [atax_no_taffo.c:48]   --->   Operation 329 'store' 'store_ln48' <Predicate = true> <Delay = 0.84>
ST_55 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc22" [atax_no_taffo.c:48]   --->   Operation 330 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	'alloca' operation ('i') [67]  (0 ns)
	'load' operation ('i', atax_no_taffo.c:48) on local variable 'i' [122]  (0 ns)
	'add' operation ('add_ln48', atax_no_taffo.c:48) [127]  (1.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add_ln48', atax_no_taffo.c:48 on local variable 'i' [244]  (0.844 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', atax_no_taffo.c:48) [124]  (0 ns)
	bus read operation ('gmem_addr_read', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [148]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [150]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [152]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [154]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [156]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [158]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [160]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [162]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [164]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [166]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [168]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [170]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [172]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [174]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [176]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15', atax_no_taffo.c:55) on port 'gmem' (atax_no_taffo.c:55) [178]  (14.6 ns)

 <State 18>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [193]  (13.1 ns)

 <State 19>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [195]  (13.1 ns)

 <State 20>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [195]  (13.1 ns)

 <State 21>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [197]  (13.1 ns)

 <State 22>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [197]  (13.1 ns)

 <State 23>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [199]  (13.1 ns)

 <State 24>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [199]  (13.1 ns)

 <State 25>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [201]  (13.1 ns)

 <State 26>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [201]  (13.1 ns)

 <State 27>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [203]  (13.1 ns)

 <State 28>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [203]  (13.1 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [205]  (13.1 ns)

 <State 30>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [205]  (13.1 ns)

 <State 31>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [207]  (13.1 ns)

 <State 32>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [207]  (13.1 ns)

 <State 33>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [209]  (13.1 ns)

 <State 34>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [209]  (13.1 ns)

 <State 35>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [211]  (13.1 ns)

 <State 36>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', atax_no_taffo.c:55) [211]  (13.1 ns)

 <State 37>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('mul', atax_no_taffo.c:60) [212]  (8.46 ns)

 <State 38>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('mul', atax_no_taffo.c:60) [212]  (8.46 ns)

 <State 39>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('mul18_1', atax_no_taffo.c:60) [214]  (8.46 ns)

 <State 40>: 13.1ns
The critical path consists of the following:
	'load' operation ('add195_load', atax_no_taffo.c:60) on local variable 'add195' [130]  (0 ns)
	'fadd' operation ('add', atax_no_taffo.c:60) [213]  (13.1 ns)

 <State 41>: 14ns
The critical path consists of the following:
	'fadd' operation ('add19_1', atax_no_taffo.c:60) [215]  (13.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add19_1', atax_no_taffo.c:60 on local variable 'empty_32' [259]  (0.844 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	'load' operation ('p_load45', atax_no_taffo.c:60) on local variable 'empty_33' [132]  (0 ns)
	'fadd' operation ('add19_2', atax_no_taffo.c:60) [217]  (13.1 ns)

 <State 43>: 14ns
The critical path consists of the following:
	'fadd' operation ('add19_3', atax_no_taffo.c:60) [219]  (13.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add19_3', atax_no_taffo.c:60 on local variable 'empty_34' [257]  (0.844 ns)

 <State 44>: 13.1ns
The critical path consists of the following:
	'load' operation ('p_load41', atax_no_taffo.c:60) on local variable 'empty_35' [134]  (0 ns)
	'fadd' operation ('add19_4', atax_no_taffo.c:60) [221]  (13.1 ns)

 <State 45>: 14ns
The critical path consists of the following:
	'fadd' operation ('add19_5', atax_no_taffo.c:60) [223]  (13.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add19_5', atax_no_taffo.c:60 on local variable 'empty_36' [255]  (0.844 ns)

 <State 46>: 13.1ns
The critical path consists of the following:
	'load' operation ('p_load37', atax_no_taffo.c:60) on local variable 'empty_37' [136]  (0 ns)
	'fadd' operation ('add19_6', atax_no_taffo.c:60) [225]  (13.1 ns)

 <State 47>: 14ns
The critical path consists of the following:
	'fadd' operation ('add19_7', atax_no_taffo.c:60) [227]  (13.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add19_7', atax_no_taffo.c:60 on local variable 'empty_38' [253]  (0.844 ns)

 <State 48>: 13.1ns
The critical path consists of the following:
	'load' operation ('p_load33', atax_no_taffo.c:60) on local variable 'empty_39' [138]  (0 ns)
	'fadd' operation ('add19_8', atax_no_taffo.c:60) [229]  (13.1 ns)

 <State 49>: 14ns
The critical path consists of the following:
	'fadd' operation ('add19_9', atax_no_taffo.c:60) [231]  (13.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add19_9', atax_no_taffo.c:60 on local variable 'empty_40' [251]  (0.844 ns)

 <State 50>: 13.1ns
The critical path consists of the following:
	'load' operation ('p_load29', atax_no_taffo.c:60) on local variable 'empty_41' [140]  (0 ns)
	'fadd' operation ('add19_s', atax_no_taffo.c:60) [233]  (13.1 ns)

 <State 51>: 14ns
The critical path consists of the following:
	'fadd' operation ('add19_10', atax_no_taffo.c:60) [235]  (13.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add19_10', atax_no_taffo.c:60 on local variable 'empty_42' [249]  (0.844 ns)

 <State 52>: 13.1ns
The critical path consists of the following:
	'load' operation ('p_load25', atax_no_taffo.c:60) on local variable 'empty_43' [142]  (0 ns)
	'fadd' operation ('add19_11', atax_no_taffo.c:60) [237]  (13.1 ns)

 <State 53>: 14ns
The critical path consists of the following:
	'fadd' operation ('add19_12', atax_no_taffo.c:60) [239]  (13.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add19_12', atax_no_taffo.c:60 on local variable 'empty_44' [247]  (0.844 ns)

 <State 54>: 13.1ns
The critical path consists of the following:
	'load' operation ('p_load21', atax_no_taffo.c:60) on local variable 'empty_45' [144]  (0 ns)
	'fadd' operation ('add19_13', atax_no_taffo.c:60) [241]  (13.1 ns)

 <State 55>: 14ns
The critical path consists of the following:
	'fadd' operation ('add19_14', atax_no_taffo.c:60) [243]  (13.1 ns)
	'store' operation ('store_ln48', atax_no_taffo.c:48) of variable 'add19_14', atax_no_taffo.c:60 on local variable 'empty_46' [245]  (0.844 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
