// Seed: 84851590
module module_0 (
    output tri id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri0 id_10
);
  wire id_12;
endmodule
module module_1 #(
    parameter id_18 = 32'd19,
    parameter id_19 = 32'd40
) (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    output tri0 id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wor id_12,
    input supply1 id_13,
    input tri1 id_14
);
  supply0 id_16;
  assign id_16 = 1 == 1;
  tri0 id_17 = id_2;
  defparam id_18 = 1, id_19 = 1;
  assign id_12 = 1;
  module_0(
      id_4, id_10, id_12, id_4, id_0, id_8, id_7, id_9, id_2, id_3, id_14
  );
endmodule
