// Seed: 1938193075
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output tri id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wand id_14,
    output supply0 id_15,
    input tri id_16,
    output wor id_17,
    output supply0 id_18,
    output wand id_19,
    output uwire id_20,
    input wand id_21,
    input wand id_22,
    input tri id_23,
    input wand id_24,
    output tri1 id_25
    , id_28,
    input tri1 id_26
);
  assign id_1 = -1 ? id_10 : id_14 == id_24;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_0,
      id_6,
      id_6,
      id_5,
      id_6,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_4,
      id_3,
      id_1,
      id_6,
      id_0,
      id_2,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
