// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module solve_NTRU_make_fg_step_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        vla1_address0,
        vla1_ce0,
        vla1_we0,
        vla1_d0,
        vla1_q0,
        vla1_address1,
        vla1_ce1,
        vla1_we1,
        vla1_d1,
        vla1_q1,
        data,
        logn,
        depth,
        in_ntt,
        out_ntt,
        grp_modp_montymul_fu_289_p_din1,
        grp_modp_montymul_fu_289_p_din2,
        grp_modp_montymul_fu_289_p_din3,
        grp_modp_montymul_fu_289_p_din4,
        grp_modp_montymul_fu_289_p_dout0,
        grp_modp_montymul_fu_289_p_ready
);

parameter    ap_ST_fsm_state1 = 64'd1;
parameter    ap_ST_fsm_state2 = 64'd2;
parameter    ap_ST_fsm_state3 = 64'd4;
parameter    ap_ST_fsm_state4 = 64'd8;
parameter    ap_ST_fsm_state5 = 64'd16;
parameter    ap_ST_fsm_state6 = 64'd32;
parameter    ap_ST_fsm_state7 = 64'd64;
parameter    ap_ST_fsm_state8 = 64'd128;
parameter    ap_ST_fsm_state9 = 64'd256;
parameter    ap_ST_fsm_state10 = 64'd512;
parameter    ap_ST_fsm_state11 = 64'd1024;
parameter    ap_ST_fsm_state12 = 64'd2048;
parameter    ap_ST_fsm_state13 = 64'd4096;
parameter    ap_ST_fsm_state14 = 64'd8192;
parameter    ap_ST_fsm_state15 = 64'd16384;
parameter    ap_ST_fsm_state16 = 64'd32768;
parameter    ap_ST_fsm_state17 = 64'd65536;
parameter    ap_ST_fsm_state18 = 64'd131072;
parameter    ap_ST_fsm_state19 = 64'd262144;
parameter    ap_ST_fsm_state20 = 64'd524288;
parameter    ap_ST_fsm_state21 = 64'd1048576;
parameter    ap_ST_fsm_state22 = 64'd2097152;
parameter    ap_ST_fsm_state23 = 64'd4194304;
parameter    ap_ST_fsm_state24 = 64'd8388608;
parameter    ap_ST_fsm_state25 = 64'd16777216;
parameter    ap_ST_fsm_state26 = 64'd33554432;
parameter    ap_ST_fsm_state27 = 64'd67108864;
parameter    ap_ST_fsm_state28 = 64'd134217728;
parameter    ap_ST_fsm_state29 = 64'd268435456;
parameter    ap_ST_fsm_state30 = 64'd536870912;
parameter    ap_ST_fsm_state31 = 64'd1073741824;
parameter    ap_ST_fsm_state32 = 64'd2147483648;
parameter    ap_ST_fsm_state33 = 64'd4294967296;
parameter    ap_ST_fsm_state34 = 64'd8589934592;
parameter    ap_ST_fsm_state35 = 64'd17179869184;
parameter    ap_ST_fsm_state36 = 64'd34359738368;
parameter    ap_ST_fsm_state37 = 64'd68719476736;
parameter    ap_ST_fsm_state38 = 64'd137438953472;
parameter    ap_ST_fsm_state39 = 64'd274877906944;
parameter    ap_ST_fsm_state40 = 64'd549755813888;
parameter    ap_ST_fsm_state41 = 64'd1099511627776;
parameter    ap_ST_fsm_state42 = 64'd2199023255552;
parameter    ap_ST_fsm_state43 = 64'd4398046511104;
parameter    ap_ST_fsm_state44 = 64'd8796093022208;
parameter    ap_ST_fsm_state45 = 64'd17592186044416;
parameter    ap_ST_fsm_state46 = 64'd35184372088832;
parameter    ap_ST_fsm_state47 = 64'd70368744177664;
parameter    ap_ST_fsm_state48 = 64'd140737488355328;
parameter    ap_ST_fsm_state49 = 64'd281474976710656;
parameter    ap_ST_fsm_state50 = 64'd562949953421312;
parameter    ap_ST_fsm_state51 = 64'd1125899906842624;
parameter    ap_ST_fsm_state52 = 64'd2251799813685248;
parameter    ap_ST_fsm_state53 = 64'd4503599627370496;
parameter    ap_ST_fsm_state54 = 64'd9007199254740992;
parameter    ap_ST_fsm_state55 = 64'd18014398509481984;
parameter    ap_ST_fsm_state56 = 64'd36028797018963968;
parameter    ap_ST_fsm_state57 = 64'd72057594037927936;
parameter    ap_ST_fsm_state58 = 64'd144115188075855872;
parameter    ap_ST_fsm_state59 = 64'd288230376151711744;
parameter    ap_ST_fsm_state60 = 64'd576460752303423488;
parameter    ap_ST_fsm_state61 = 64'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 64'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 64'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 64'd9223372036854775808;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] vla1_address0;
output   vla1_ce0;
output  [3:0] vla1_we0;
output  [31:0] vla1_d0;
input  [31:0] vla1_q0;
output  [11:0] vla1_address1;
output   vla1_ce1;
output  [3:0] vla1_we1;
output  [31:0] vla1_d1;
input  [31:0] vla1_q1;
input  [63:0] data;
input  [31:0] logn;
input  [3:0] depth;
input  [0:0] in_ntt;
input  [0:0] out_ntt;
output  [31:0] grp_modp_montymul_fu_289_p_din1;
output  [31:0] grp_modp_montymul_fu_289_p_din2;
output  [31:0] grp_modp_montymul_fu_289_p_din3;
output  [31:0] grp_modp_montymul_fu_289_p_din4;
input  [31:0] grp_modp_montymul_fu_289_p_dout0;
input   grp_modp_montymul_fu_289_p_ready;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] vla1_address0;
reg vla1_ce0;
reg[3:0] vla1_we0;
reg[31:0] vla1_d0;
reg[11:0] vla1_address1;
reg vla1_ce1;
reg[3:0] vla1_we1;
reg[31:0] vla1_d1;

(* fsm_encoding = "none" *) reg   [63:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] MAX_BL_SMALL_address0;
reg    MAX_BL_SMALL_ce0;
wire   [7:0] MAX_BL_SMALL_q0;
wire   [3:0] MAX_BL_SMALL_address1;
reg    MAX_BL_SMALL_ce1;
wire   [7:0] MAX_BL_SMALL_q1;
reg   [9:0] PRIMES_p_address0;
reg    PRIMES_p_ce0;
wire   [24:0] PRIMES_p_q0;
reg   [9:0] PRIMES_g_address0;
reg    PRIMES_g_ce0;
wire   [30:0] PRIMES_g_q0;
reg   [24:0] reg_879;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state35;
reg   [30:0] reg_885;
wire    ap_CS_fsm_state44;
reg   [31:0] reg_890;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    grp_modp_mkgm2_1_fu_824_ap_done;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln2957_fu_1616_p2;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state60;
wire   [0:0] out_ntt_read_read_fu_200_p2;
wire    ap_CS_fsm_state2;
wire   [13:0] empty_fu_912_p1;
reg   [13:0] empty_reg_3381;
wire   [63:0] n_fu_920_p2;
reg   [63:0] n_reg_3415;
reg   [62:0] trunc_ln_reg_3424;
reg   [7:0] u_201_reg_3432;
wire   [63:0] zext_ln1587_fu_946_p1;
reg   [63:0] zext_ln1587_reg_3440;
wire   [8:0] zext_ln1587_1_fu_950_p1;
reg   [8:0] zext_ln1587_1_reg_3448;
reg   [7:0] tlen_reg_3455;
wire   [63:0] zext_ln2917_fu_954_p1;
reg   [63:0] zext_ln2917_reg_3460;
wire   [8:0] zext_ln2917_1_fu_958_p1;
reg   [8:0] zext_ln2917_1_reg_3468;
wire   [11:0] trunc_ln2935_fu_972_p1;
reg   [11:0] trunc_ln2935_reg_3473;
wire   [13:0] add_ln2918_fu_1002_p2;
reg   [13:0] add_ln2918_reg_3479;
wire   [61:0] shl_ln2936_2_fu_1014_p3;
reg   [61:0] shl_ln2936_2_reg_3486;
wire   [11:0] trunc_ln2936_1_fu_1022_p3;
reg   [11:0] trunc_ln2936_1_reg_3491;
wire   [61:0] add_ln2936_fu_1038_p2;
reg   [61:0] add_ln2936_reg_3497;
wire   [11:0] add_ln2936_1_fu_1044_p2;
reg   [11:0] add_ln2936_1_reg_3502;
wire   [13:0] x_57_fu_1058_p2;
reg   [13:0] x_57_reg_3508;
wire   [13:0] gm_fu_1078_p2;
reg   [13:0] gm_reg_3513;
wire   [63:0] zext_ln2918_fu_1084_p1;
reg   [63:0] zext_ln2918_reg_3519;
wire   [13:0] igm_fu_1106_p2;
reg   [13:0] igm_reg_3524;
wire   [11:0] add_ln2939_fu_1112_p2;
reg   [11:0] add_ln2939_reg_3530;
wire   [63:0] zext_ln2918_1_fu_1132_p1;
reg   [63:0] zext_ln2918_1_reg_3546;
wire   [63:0] shl_ln2940_fu_1140_p2;
reg   [63:0] shl_ln2940_reg_3551;
wire   [0:0] compare_src_dst_fu_1146_p2;
reg   [0:0] compare_src_dst_reg_3556;
wire   [0:0] compare_n_to_0_fu_1152_p2;
reg   [0:0] compare_n_to_0_reg_3560;
wire   [1:0] empty_319_fu_1158_p1;
reg   [1:0] empty_319_reg_3571;
wire   [1:0] tmp1_fu_1171_p2;
reg   [1:0] tmp1_reg_3583;
wire    ap_CS_fsm_state3;
wire   [1:0] empty_323_fu_1213_p2;
reg   [1:0] empty_323_reg_3593;
reg   [11:0] tmp_169_reg_3599;
wire   [63:0] index_increment_fu_1233_p2;
reg   [63:0] index_increment_reg_3604;
wire   [0:0] empty_329_fu_1239_p2;
reg   [0:0] empty_329_reg_3609;
wire   [31:0] sub_fu_1356_p2;
reg   [31:0] sub_reg_3623;
wire    ap_CS_fsm_state4;
wire   [0:0] empty_318_fu_1345_p2;
wire    ap_CS_fsm_state5;
wire   [1:0] empty_312_fu_1403_p2;
reg   [1:0] empty_312_reg_3636;
reg   [11:0] tmp_166_reg_3642;
wire   [11:0] zext_ln2946_1_fu_1432_p1;
reg   [11:0] zext_ln2946_1_reg_3650;
wire    ap_CS_fsm_state6;
wire   [7:0] u_208_fu_1441_p2;
reg   [7:0] u_208_reg_3661;
wire   [0:0] icmp_ln2946_fu_1436_p2;
wire   [23:0] trunc_ln2948_fu_1451_p1;
reg   [23:0] trunc_ln2948_reg_3683;
wire  signed [30:0] sext_ln2948_fu_1455_p1;
reg  signed [30:0] sext_ln2948_reg_3688;
wire  signed [30:0] y_63_fu_1499_p2;
reg  signed [30:0] y_63_reg_3695;
wire   [30:0] p0i_fu_1537_p2;
reg   [30:0] p0i_reg_3701;
wire    ap_CS_fsm_state8;
wire   [31:0] zext_ln2948_fu_1543_p1;
reg   [31:0] zext_ln2948_reg_3708;
wire   [31:0] zext_ln2948_1_fu_1547_p1;
reg   [31:0] zext_ln2948_1_reg_3714;
wire   [11:0] add_ln2949_fu_1612_p2;
reg   [11:0] add_ln2949_reg_3720;
wire   [63:0] v_35_fu_1621_p2;
reg   [63:0] v_35_reg_3729;
wire   [11:0] trunc_ln2958_fu_1664_p1;
reg   [11:0] trunc_ln2958_reg_3739;
wire   [63:0] add_ln2957_2_fu_1668_p2;
reg   [63:0] add_ln2957_2_reg_3744;
wire   [13:0] x_58_fu_1738_p2;
reg   [13:0] x_58_reg_3749;
wire    ap_CS_fsm_state14;
wire   [31:0] zext_ln757_12_fu_1759_p1;
reg   [31:0] zext_ln757_12_reg_3754;
wire   [13:0] x_38_fu_1774_p2;
reg   [13:0] x_38_reg_3759;
wire    ap_CS_fsm_state15;
wire   [62:0] v_37_fu_1784_p2;
reg   [62:0] v_37_reg_3767;
wire    ap_CS_fsm_state16;
wire   [11:0] trunc_ln2949_1_fu_1790_p1;
reg   [11:0] trunc_ln2949_1_reg_3772;
wire   [0:0] icmp_ln2963_fu_1779_p2;
wire   [63:0] add_ln2963_1_fu_1878_p2;
reg   [63:0] add_ln2963_1_reg_3787;
wire   [11:0] add_ln2949_5_fu_1915_p2;
reg   [11:0] add_ln2949_5_reg_3792;
wire    ap_CS_fsm_state19;
wire   [63:0] v_43_fu_1924_p2;
reg   [63:0] v_43_reg_3801;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln2975_fu_1919_p2;
wire   [11:0] trunc_ln2976_fu_1967_p1;
reg   [11:0] trunc_ln2976_reg_3811;
wire   [63:0] add_ln2975_2_fu_1971_p2;
reg   [63:0] add_ln2975_2_reg_3816;
wire   [13:0] x_59_fu_1983_p2;
reg   [13:0] x_59_reg_3821;
wire   [11:0] add_ln2949_9_fu_2020_p2;
reg   [11:0] add_ln2949_9_reg_3826;
wire    ap_CS_fsm_state22;
wire   [13:0] x_54_fu_2032_p2;
reg   [13:0] x_54_reg_3831;
wire   [62:0] v_47_fu_2042_p2;
reg   [62:0] v_47_reg_3839;
wire    ap_CS_fsm_state23;
wire   [11:0] add_ln2949_8_fu_2052_p2;
reg   [11:0] add_ln2949_8_reg_3844;
wire   [0:0] icmp_ln2981_fu_2037_p2;
wire   [63:0] add_ln2981_1_fu_2141_p2;
reg   [63:0] add_ln2981_1_reg_3859;
wire   [7:0] u_131_fu_2177_p2;
reg   [7:0] u_131_reg_3864;
wire    ap_CS_fsm_state33;
wire   [31:0] x_assign_93_cast_fu_2182_p1;
reg   [31:0] x_assign_93_cast_reg_3869;
wire   [61:0] x_assign_cast26_fu_2186_p1;
reg   [61:0] x_assign_cast26_reg_3874;
wire   [8:0] zext_ln1587_2_fu_2189_p1;
reg   [8:0] zext_ln1587_2_reg_3880;
wire   [11:0] zext_ln3009_fu_2193_p1;
reg   [11:0] zext_ln3009_reg_3886;
wire   [63:0] zext_ln3009_1_fu_2200_p1;
reg   [63:0] zext_ln3009_1_reg_3895;
wire    ap_CS_fsm_state34;
wire   [11:0] zext_ln3009_2_fu_2205_p1;
reg   [11:0] zext_ln3009_2_reg_3900;
wire   [0:0] icmp_ln3009_fu_2209_p2;
wire  signed [30:0] sext_ln1584_fu_2218_p1;
reg  signed [30:0] sext_ln1584_reg_3914;
wire  signed [30:0] y_67_fu_2262_p2;
reg  signed [30:0] y_67_reg_3921;
wire   [30:0] p0i_4_fu_2300_p2;
reg   [30:0] p0i_4_reg_3927;
wire    ap_CS_fsm_state36;
wire   [31:0] zext_ln1584_fu_2306_p1;
reg   [31:0] zext_ln1584_reg_3934;
wire   [31:0] zext_ln1584_2_fu_2310_p1;
reg   [31:0] zext_ln1584_2_reg_3944;
wire   [31:0] z_101_fu_2314_p2;
reg   [31:0] z_101_reg_3951;
wire   [31:0] zext_ln757_11_fu_2412_p1;
reg   [31:0] zext_ln757_11_reg_3956;
wire    ap_CS_fsm_state41;
wire   [31:0] i_15_fu_2431_p2;
reg   [31:0] i_15_reg_3965;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln779_fu_2426_p2;
wire   [0:0] icmp_ln781_fu_2442_p2;
wire   [31:0] r_modp_montymul_fu_812_ap_return;
reg   [31:0] r_reg_3978;
wire   [63:0] v_41_fu_2453_p2;
reg   [63:0] v_41_reg_3991;
wire    ap_CS_fsm_state46;
wire   [11:0] trunc_ln3012_fu_2459_p1;
reg   [11:0] trunc_ln3012_reg_3996;
wire   [0:0] icmp_ln3020_fu_2448_p2;
wire    ap_CS_fsm_state47;
wire   [8:0] u_204_fu_2505_p2;
reg   [8:0] u_204_reg_4006;
wire   [0:0] icmp_ln1597_fu_2511_p2;
reg   [0:0] icmp_ln1597_reg_4011;
wire   [31:0] x_60_fu_2594_p2;
reg   [31:0] x_60_reg_4015;
wire    ap_CS_fsm_state48;
wire   [11:0] trunc_ln3021_fu_2637_p1;
reg   [11:0] trunc_ln3021_reg_4026;
wire   [63:0] add_ln3020_1_fu_2641_p2;
reg   [63:0] add_ln3020_1_reg_4031;
wire   [61:0] add_ln3020_fu_2646_p2;
reg   [61:0] add_ln3020_reg_4036;
wire   [13:0] x_42_fu_2756_p2;
reg   [13:0] x_42_reg_4041;
wire    ap_CS_fsm_state50;
wire   [62:0] v_39_fu_2766_p2;
reg   [62:0] v_39_reg_4049;
wire    ap_CS_fsm_state51;
wire   [11:0] trunc_ln3012_1_fu_2772_p1;
reg   [11:0] trunc_ln3012_1_reg_4054;
wire   [0:0] icmp_ln3024_fu_2761_p2;
wire   [63:0] add_ln3024_1_fu_2860_p2;
reg   [63:0] add_ln3024_1_reg_4069;
wire   [11:0] add_ln3012_fu_2865_p2;
reg   [11:0] add_ln3012_reg_4074;
wire   [63:0] v_46_fu_2901_p2;
reg   [63:0] v_46_reg_4082;
wire    ap_CS_fsm_state54;
wire   [11:0] trunc_ln3012_2_fu_2907_p1;
reg   [11:0] trunc_ln3012_2_reg_4087;
wire   [0:0] icmp_ln3033_fu_2896_p2;
wire   [11:0] add_ln3012_3_fu_2911_p2;
reg   [11:0] add_ln3012_3_reg_4092;
wire    ap_CS_fsm_state55;
wire   [8:0] u_206_fu_2957_p2;
reg   [8:0] u_206_reg_4103;
wire   [0:0] icmp_ln1597_1_fu_2963_p2;
reg   [0:0] icmp_ln1597_1_reg_4108;
wire   [31:0] x_61_fu_3046_p2;
reg   [31:0] x_61_reg_4112;
wire    ap_CS_fsm_state56;
reg   [11:0] lshr_ln52_reg_4123;
wire   [63:0] add_ln3033_1_fu_3121_p2;
reg   [63:0] add_ln3033_1_reg_4128;
wire   [61:0] add_ln3033_fu_3126_p2;
reg   [61:0] add_ln3033_reg_4133;
wire   [13:0] x_51_fu_3204_p2;
reg   [13:0] x_51_reg_4138;
wire    ap_CS_fsm_state58;
wire   [62:0] v_45_fu_3214_p2;
reg   [62:0] v_45_reg_4146;
wire    ap_CS_fsm_state59;
wire   [0:0] icmp_ln3038_fu_3209_p2;
reg   [11:0] lshr_ln51_reg_4161;
wire   [63:0] add_ln3038_1_fu_3336_p2;
reg   [63:0] add_ln3038_1_reg_4166;
wire    grp_zint_rebuild_CRT_1_fu_780_ap_start;
wire    grp_zint_rebuild_CRT_1_fu_780_ap_done;
wire    grp_zint_rebuild_CRT_1_fu_780_ap_idle;
wire    grp_zint_rebuild_CRT_1_fu_780_ap_ready;
wire   [11:0] grp_zint_rebuild_CRT_1_fu_780_vla1_address0;
wire    grp_zint_rebuild_CRT_1_fu_780_vla1_ce0;
wire   [3:0] grp_zint_rebuild_CRT_1_fu_780_vla1_we0;
wire   [31:0] grp_zint_rebuild_CRT_1_fu_780_vla1_d0;
wire   [11:0] grp_zint_rebuild_CRT_1_fu_780_vla1_address1;
wire    grp_zint_rebuild_CRT_1_fu_780_vla1_ce1;
wire   [3:0] grp_zint_rebuild_CRT_1_fu_780_vla1_we1;
wire   [31:0] grp_zint_rebuild_CRT_1_fu_780_vla1_d1;
reg   [13:0] grp_zint_rebuild_CRT_1_fu_780_xx;
reg   [31:0] grp_modp_montymul_fu_797_a;
reg   [31:0] grp_modp_montymul_fu_797_b;
reg   [31:0] grp_modp_montymul_fu_797_p;
reg   [31:0] grp_modp_montymul_fu_797_p0i;
wire    r_modp_montymul_fu_812_ap_ready;
wire    grp_modp_mkgm2_1_fu_824_ap_start;
wire    grp_modp_mkgm2_1_fu_824_ap_idle;
wire    grp_modp_mkgm2_1_fu_824_ap_ready;
wire   [11:0] grp_modp_mkgm2_1_fu_824_vla1_address0;
wire    grp_modp_mkgm2_1_fu_824_vla1_ce0;
wire   [3:0] grp_modp_mkgm2_1_fu_824_vla1_we0;
wire   [31:0] grp_modp_mkgm2_1_fu_824_vla1_d0;
reg   [30:0] grp_modp_mkgm2_1_fu_824_p0i;
wire    grp_modp_NTT2_ext_1_fu_839_ap_start;
wire    grp_modp_NTT2_ext_1_fu_839_ap_done;
wire    grp_modp_NTT2_ext_1_fu_839_ap_idle;
wire    grp_modp_NTT2_ext_1_fu_839_ap_ready;
wire   [11:0] grp_modp_NTT2_ext_1_fu_839_vla1_address0;
wire    grp_modp_NTT2_ext_1_fu_839_vla1_ce0;
wire   [3:0] grp_modp_NTT2_ext_1_fu_839_vla1_we0;
wire   [31:0] grp_modp_NTT2_ext_1_fu_839_vla1_d0;
wire   [11:0] grp_modp_NTT2_ext_1_fu_839_vla1_address1;
wire    grp_modp_NTT2_ext_1_fu_839_vla1_ce1;
wire   [3:0] grp_modp_NTT2_ext_1_fu_839_vla1_we1;
wire   [31:0] grp_modp_NTT2_ext_1_fu_839_vla1_d1;
reg   [31:0] grp_modp_NTT2_ext_1_fu_839_p;
reg   [31:0] grp_modp_NTT2_ext_1_fu_839_p0i;
wire    grp_modp_iNTT2_ext_1_fu_852_ap_start;
wire    grp_modp_iNTT2_ext_1_fu_852_ap_done;
wire    grp_modp_iNTT2_ext_1_fu_852_ap_idle;
wire    grp_modp_iNTT2_ext_1_fu_852_ap_ready;
wire   [11:0] grp_modp_iNTT2_ext_1_fu_852_vla1_address0;
wire    grp_modp_iNTT2_ext_1_fu_852_vla1_ce0;
wire   [3:0] grp_modp_iNTT2_ext_1_fu_852_vla1_we0;
wire   [31:0] grp_modp_iNTT2_ext_1_fu_852_vla1_d0;
wire   [11:0] grp_modp_iNTT2_ext_1_fu_852_vla1_address1;
wire    grp_modp_iNTT2_ext_1_fu_852_vla1_ce1;
wire   [3:0] grp_modp_iNTT2_ext_1_fu_852_vla1_we1;
wire   [31:0] grp_modp_iNTT2_ext_1_fu_852_vla1_d1;
reg   [13:0] grp_modp_iNTT2_ext_1_fu_852_a;
reg   [8:0] grp_modp_iNTT2_ext_1_fu_852_stride;
reg   [31:0] grp_modp_iNTT2_ext_1_fu_852_logn;
reg   [30:0] grp_modp_iNTT2_ext_1_fu_852_p0i;
reg   [63:0] v_reg_498;
wire    ap_CS_fsm_state13;
reg   [63:0] idx_reg_509;
reg   [62:0] v_34_reg_520;
reg    ap_block_state15_on_subcall_done;
wire    ap_CS_fsm_state18;
reg   [63:0] idx177_reg_531;
reg   [63:0] v_38_reg_542;
reg    ap_block_state19_on_subcall_done;
wire    ap_CS_fsm_state21;
reg   [63:0] idx179_reg_553;
reg   [62:0] v_44_reg_564;
reg    ap_block_state22_on_subcall_done;
wire    ap_CS_fsm_state25;
reg   [63:0] idx181_reg_575;
reg   [31:0] i_reg_586;
wire    ap_CS_fsm_state43;
reg   [31:0] r_11_reg_597;
reg   [31:0] z_117_reg_606;
reg   [31:0] z_96_reg_616;
reg   [61:0] indvars_iv62_reg_628;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state45;
reg   [63:0] v_33_reg_638;
reg   [63:0] idx183_reg_650;
reg  signed [8:0] u_reg_662;
reg   [31:0] x_29_reg_671;
reg   [62:0] v_36_reg_682;
wire    ap_CS_fsm_state53;
reg   [63:0] idx185_reg_693;
reg   [61:0] indvars_iv_reg_704;
wire    ap_CS_fsm_state57;
reg   [63:0] v_40_reg_714;
reg   [63:0] idx187_reg_726;
reg  signed [8:0] u_205_reg_738;
reg   [31:0] x_36_reg_747;
reg   [62:0] v_42_reg_758;
wire    ap_CS_fsm_state61;
reg   [63:0] idx189_reg_769;
reg    grp_zint_rebuild_CRT_1_fu_780_ap_start_reg;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state31;
wire   [31:0] z_fu_1604_p2;
wire   [31:0] z_104_fu_2362_p2;
reg    grp_modp_mkgm2_1_fu_824_ap_start_reg;
reg    grp_modp_NTT2_ext_1_fu_839_ap_start_reg;
reg    grp_modp_iNTT2_ext_1_fu_852_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state64;
wire   [63:0] zext_ln2926_fu_896_p1;
wire   [63:0] zext_ln2927_fu_907_p1;
wire   [63:0] p_cast9_cast_fu_1208_p1;
wire   [63:0] p_cast12_cast_fu_1286_p1;
wire   [63:0] p_cast7_cast_fu_1341_p1;
wire   [63:0] p_cast4_cast_fu_1398_p1;
wire   [63:0] zext_ln2946_fu_1426_p1;
wire   [63:0] zext_ln2958_fu_1659_p1;
wire   [63:0] zext_ln2958_1_fu_1700_p1;
wire   [63:0] zext_ln2966_fu_1834_p1;
wire   [63:0] zext_ln2967_fu_1873_p1;
wire   [63:0] zext_ln2968_fu_1910_p1;
wire   [63:0] zext_ln2976_fu_1962_p1;
wire   [63:0] zext_ln2976_1_fu_2015_p1;
wire   [63:0] zext_ln2984_fu_2097_p1;
wire   [63:0] zext_ln2985_fu_2136_p1;
wire   [63:0] zext_ln2986_fu_2168_p1;
wire   [63:0] zext_ln1601_fu_2500_p1;
wire   [63:0] zext_ln1621_fu_2632_p1;
wire   [63:0] zext_ln3021_fu_2740_p1;
wire   [63:0] zext_ln3028_fu_2816_p1;
wire   [63:0] zext_ln3029_fu_2855_p1;
wire   [63:0] zext_ln3030_fu_2891_p1;
wire   [63:0] zext_ln1601_1_fu_2952_p1;
wire   [63:0] zext_ln1621_5_fu_3084_p1;
wire   [63:0] zext_ln3035_fu_3193_p1;
wire   [63:0] zext_ln3042_fu_3282_p1;
wire   [63:0] zext_ln3043_fu_3321_p1;
wire   [63:0] zext_ln3044_fu_3341_p1;
reg   [63:0] index_ptr53_fu_178;
reg   [63:0] empty_307_fu_182;
wire   [63:0] index_ptr_fu_1294_p2;
reg   [7:0] u_132_fu_186;
reg    ap_block_state30_on_subcall_done;
reg   [7:0] u_133_fu_190;
wire   [7:0] u_207_fu_3345_p2;
reg    ap_block_state64_on_subcall_done;
wire   [31:0] empty_328_fu_1279_p2;
wire   [3:0] empty_327_fu_1272_p2;
wire   [31:0] empty_317_fu_1334_p2;
wire   [3:0] empty_316_fu_1327_p2;
wire   [31:0] z_112_fu_2706_p2;
wire   [31:0] z_114_fu_3186_p2;
wire   [3:0] add_ln2927_fu_901_p2;
wire   [63:0] zext_ln2924_fu_916_p1;
wire   [7:0] mul_ln2935_fu_966_p0;
wire  signed [60:0] mul_ln2935_fu_966_p1;
wire   [60:0] mul_ln2935_fu_966_p2;
wire   [10:0] trunc_ln2935_2_fu_984_p1;
wire   [63:0] shl_ln_fu_976_p3;
wire   [13:0] trunc_ln2935_1_fu_988_p3;
wire   [63:0] shl_ln2936_fu_1008_p2;
wire   [61:0] trunc_ln2936_fu_1030_p1;
wire   [11:0] trunc_ln2936_2_fu_1034_p1;
wire   [13:0] shl_ln2936_1_fu_1050_p3;
wire   [11:0] add_ln2937_fu_1064_p2;
wire   [13:0] shl_ln79_fu_1070_p3;
wire   [11:0] trunc_ln2938_fu_1088_p1;
wire   [11:0] add_ln2938_fu_1092_p2;
wire   [13:0] shl_ln80_fu_1098_p3;
wire   [13:0] shl_ln81_fu_1118_p3;
wire   [13:0] t1_fu_1126_p2;
wire   [63:0] fs_fu_996_p2;
wire   [60:0] trunc_ln2940_fu_1136_p1;
wire   [1:0] empty_308_fu_1167_p1;
wire   [13:0] empty_320_fu_1185_p1;
wire   [13:0] empty_322_fu_1193_p2;
wire   [11:0] tmp_167_fu_1198_p4;
wire   [1:0] empty_321_fu_1189_p1;
wire   [13:0] empty_326_fu_1218_p2;
wire   [4:0] tmp_168_fu_1244_p3;
wire   [31:0] p_cast24_fu_1251_p1;
wire   [31:0] empty_324_fu_1255_p2;
wire   [7:0] empty_325_fu_1261_p1;
wire   [3:0] p_cast25_fu_1269_p1;
wire   [31:0] p_cast11_cast_fu_1265_p1;
wire   [4:0] tmp_165_fu_1299_p3;
wire   [31:0] p_cast22_fu_1306_p1;
wire   [31:0] empty_313_fu_1310_p2;
wire   [7:0] empty_314_fu_1316_p1;
wire   [3:0] p_cast23_fu_1324_p1;
wire   [31:0] p_cast6_cast_fu_1320_p1;
wire   [13:0] empty_310_fu_1373_p1;
wire   [13:0] index_ptr_cast_fu_1377_p2;
wire   [13:0] empty_311_fu_1383_p2;
wire   [11:0] tmp_164_fu_1388_p4;
wire   [1:0] empty_309_fu_1369_p1;
wire   [13:0] empty_315_fu_1408_p2;
wire  signed [24:0] trunc_ln2948_fu_1451_p0;
wire  signed [24:0] sext_ln2948_fu_1455_p0;
wire   [23:0] y_fu_1459_p2;
wire  signed [24:0] mul_ln656_fu_1469_p0;
wire   [23:0] mul_ln656_fu_1469_p1;
wire   [30:0] zext_ln656_fu_1465_p1;
wire   [30:0] mul_ln656_fu_1469_p2;
wire  signed [30:0] y_60_fu_1481_p0;
wire   [23:0] y_60_fu_1481_p1;
wire  signed [24:0] mul_ln657_fu_1487_p0;
wire  signed [30:0] y_60_fu_1481_p2;
wire   [30:0] mul_ln657_fu_1487_p2;
wire  signed [30:0] y_63_fu_1499_p0;
wire  signed [24:0] mul_ln658_fu_1505_p0;
wire   [30:0] mul_ln658_fu_1505_p2;
wire  signed [30:0] y_64_fu_1515_p0;
wire  signed [24:0] mul_ln659_fu_1520_p0;
wire  signed [30:0] y_64_fu_1515_p2;
wire   [30:0] mul_ln659_fu_1520_p2;
wire  signed [30:0] p0i_fu_1537_p0;
wire  signed [30:0] p0i_fu_1537_p1;
wire   [23:0] sub_ln685_5_fu_1551_p2;
wire   [24:0] shl_ln82_fu_1556_p3;
wire   [31:0] zext_ln685_fu_1564_p1;
wire   [31:0] sub_ln685_fu_1568_p2;
wire   [0:0] tmp_178_fu_1574_p3;
wire   [24:0] select_ln685_fu_1582_p3;
wire   [24:0] and_ln685_fu_1590_p2;
wire  signed [30:0] sext_ln685_fu_1596_p1;
wire   [31:0] zext_ln685_8_fu_1600_p1;
wire   [11:0] trunc_ln2949_fu_1627_p1;
wire   [11:0] add_ln2949_1_fu_1631_p2;
wire   [13:0] shl_ln84_fu_1636_p3;
wire   [13:0] x_fu_1644_p2;
wire   [11:0] lshr_ln_fu_1649_p4;
wire   [11:0] add_ln2958_fu_1673_p2;
wire   [13:0] shl_ln85_fu_1677_p3;
wire   [13:0] add_ln2958_1_fu_1685_p2;
wire   [11:0] lshr_ln2958_1_fu_1690_p4;
wire   [0:0] trunc_ln757_fu_1705_p1;
wire   [24:0] select_ln757_4_fu_1709_p3;
wire   [24:0] and_ln757_4_fu_1717_p2;
wire  signed [30:0] sext_ln2957_fu_1723_p1;
wire   [13:0] shl_ln83_fu_1731_p3;
wire   [31:0] zext_ln2957_fu_1727_p1;
wire   [31:0] add_ln757_4_fu_1743_p2;
wire   [30:0] z_116_fu_1749_p4;
wire   [9:0] shl_ln86_fu_1763_p3;
wire   [13:0] zext_ln2963_fu_1770_p1;
wire   [10:0] trunc_ln2966_fu_1794_p1;
wire   [11:0] shl_ln88_fu_1798_p3;
wire   [11:0] add_ln2966_fu_1806_p2;
wire   [13:0] shl_ln2966_1_fu_1811_p3;
wire   [13:0] add_ln2966_1_fu_1819_p2;
wire   [11:0] lshr_ln40_fu_1824_p4;
wire   [11:0] or_ln2967_fu_1839_p2;
wire   [11:0] add_ln2967_fu_1845_p2;
wire   [13:0] shl_ln89_fu_1850_p3;
wire   [13:0] add_ln2967_1_fu_1858_p2;
wire   [11:0] lshr_ln41_fu_1863_p4;
wire   [11:0] add_ln2949_3_fu_1883_p2;
wire   [13:0] shl_ln2949_1_fu_1887_p3;
wire   [13:0] x_43_fu_1895_p2;
wire   [11:0] lshr_ln42_fu_1900_p4;
wire   [11:0] trunc_ln2949_2_fu_1930_p1;
wire   [11:0] add_ln2949_6_fu_1934_p2;
wire   [13:0] shl_ln2949_2_fu_1939_p3;
wire   [13:0] x_50_fu_1947_p2;
wire   [11:0] lshr_ln48_fu_1952_p4;
wire   [13:0] shl_ln96_fu_1976_p3;
wire   [11:0] add_ln2976_fu_1988_p2;
wire   [13:0] shl_ln97_fu_1992_p3;
wire   [13:0] add_ln2976_1_fu_2000_p2;
wire   [11:0] lshr_ln2976_1_fu_2005_p4;
wire   [13:0] shl_ln99_fu_2024_p3;
wire   [11:0] trunc_ln2949_3_fu_2048_p1;
wire   [10:0] trunc_ln2984_fu_2057_p1;
wire   [11:0] shl_ln103_fu_2061_p3;
wire   [11:0] add_ln2984_fu_2069_p2;
wire   [13:0] shl_ln2984_1_fu_2074_p3;
wire   [13:0] add_ln2984_1_fu_2082_p2;
wire   [11:0] lshr_ln53_fu_2087_p4;
wire   [11:0] or_ln2985_fu_2102_p2;
wire   [11:0] add_ln2985_fu_2108_p2;
wire   [13:0] shl_ln104_fu_2113_p3;
wire   [13:0] add_ln2985_1_fu_2121_p2;
wire   [11:0] lshr_ln54_fu_2126_p4;
wire   [13:0] shl_ln2949_3_fu_2146_p3;
wire   [13:0] x_56_fu_2153_p2;
wire   [11:0] lshr_ln55_fu_2158_p4;
wire  signed [24:0] trunc_ln1584_fu_2214_p0;
wire  signed [24:0] sext_ln1584_fu_2218_p0;
wire   [23:0] trunc_ln1584_fu_2214_p1;
wire   [23:0] y_65_fu_2222_p2;
wire  signed [24:0] mul_ln656_14_fu_2232_p0;
wire   [23:0] mul_ln656_14_fu_2232_p1;
wire   [30:0] zext_ln656_4_fu_2228_p1;
wire   [30:0] mul_ln656_14_fu_2232_p2;
wire  signed [30:0] y_66_fu_2244_p0;
wire   [23:0] y_66_fu_2244_p1;
wire  signed [24:0] mul_ln657_14_fu_2250_p0;
wire  signed [30:0] y_66_fu_2244_p2;
wire   [30:0] mul_ln657_14_fu_2250_p2;
wire  signed [30:0] y_67_fu_2262_p0;
wire  signed [24:0] mul_ln658_14_fu_2268_p0;
wire   [30:0] mul_ln658_14_fu_2268_p2;
wire  signed [30:0] y_68_fu_2278_p0;
wire  signed [24:0] mul_ln659_5_fu_2283_p0;
wire  signed [30:0] y_68_fu_2278_p2;
wire   [30:0] mul_ln659_5_fu_2283_p2;
wire  signed [30:0] p0i_4_fu_2300_p0;
wire  signed [30:0] p0i_4_fu_2300_p1;
wire   [31:0] shl_ln685_fu_2320_p2;
wire   [31:0] sub_ln685_4_fu_2326_p2;
wire   [0:0] tmp_179_fu_2332_p3;
wire   [24:0] select_ln685_8_fu_2340_p3;
wire   [24:0] and_ln685_6_fu_2348_p2;
wire  signed [30:0] sext_ln685_6_fu_2354_p1;
wire   [31:0] zext_ln685_9_fu_2358_p1;
wire   [0:0] trunc_ln735_fu_2370_p1;
wire   [24:0] select_ln757_fu_2374_p3;
wire   [24:0] and_ln757_fu_2382_p2;
wire  signed [30:0] sext_ln757_fu_2388_p1;
wire   [31:0] zext_ln757_fu_2392_p1;
wire   [31:0] add_ln757_fu_2396_p2;
wire   [30:0] r_12_fu_2402_p4;
wire   [31:0] shl_ln779_fu_2416_p2;
wire   [7:0] trunc_ln779_fu_2422_p1;
wire   [7:0] and_ln781_fu_2437_p2;
wire  signed [11:0] sext_ln1601_1_fu_2463_p1;
wire   [11:0] add_ln1601_fu_2467_p2;
wire   [11:0] add_ln160131_fu_2472_p2;
wire   [13:0] shl_ln90_fu_2477_p3;
wire   [13:0] add_ln1601_3_fu_2485_p2;
wire   [11:0] lshr_ln43_fu_2490_p4;
wire   [31:0] w_fu_2517_p2;
wire   [0:0] tmp_180_fu_2522_p3;
wire   [24:0] select_ln1602_fu_2530_p3;
wire   [24:0] and_ln1602_fu_2538_p2;
wire  signed [30:0] sext_ln1598_fu_2544_p1;
wire   [31:0] zext_ln1598_fu_2548_p1;
wire   [31:0] add_ln685_fu_2552_p2;
wire   [31:0] grp_fu_864_p2;
wire   [31:0] add_ln685_14_fu_2558_p2;
wire   [0:0] tmp_181_fu_2564_p3;
wire   [24:0] select_ln685_9_fu_2572_p3;
wire   [24:0] and_ln685_7_fu_2580_p2;
wire  signed [30:0] sext_ln685_7_fu_2586_p1;
wire   [31:0] zext_ln685_10_fu_2590_p1;
wire   [11:0] trunc_ln3020_fu_2600_p1;
wire   [11:0] add_ln1621_fu_2604_p2;
wire   [13:0] shl_ln94_fu_2609_p3;
wire   [13:0] add_ln1621_3_fu_2617_p2;
wire   [11:0] lshr_ln1621_3_fu_2622_p4;
wire   [1:0] grp_fu_869_p4;
wire   [2:0] zext_ln1621_4_fu_2651_p1;
wire   [2:0] sub_ln1621_fu_2655_p2;
wire  signed [31:0] sext_ln1621_fu_2661_p1;
wire   [31:0] and_ln1621_fu_2665_p2;
wire   [31:0] sub_ln697_fu_2671_p2;
wire   [0:0] tmp_182_fu_2676_p3;
wire   [24:0] select_ln697_fu_2684_p3;
wire   [24:0] and_ln697_fu_2692_p2;
wire  signed [30:0] sext_ln697_fu_2698_p1;
wire   [31:0] zext_ln697_fu_2702_p1;
wire   [11:0] add_ln3021_fu_2713_p2;
wire   [13:0] shl_ln95_fu_2717_p3;
wire   [13:0] add_ln3021_1_fu_2725_p2;
wire   [11:0] lshr_ln47_fu_2730_p4;
wire   [9:0] shl_ln87_fu_2745_p3;
wire   [13:0] zext_ln3024_fu_2752_p1;
wire   [10:0] trunc_ln3028_fu_2776_p1;
wire   [11:0] shl_ln92_fu_2780_p3;
wire   [11:0] add_ln3028_fu_2788_p2;
wire   [13:0] shl_ln3028_1_fu_2793_p3;
wire   [13:0] add_ln3028_1_fu_2801_p2;
wire   [11:0] lshr_ln44_fu_2806_p4;
wire   [11:0] or_ln3029_fu_2821_p2;
wire   [11:0] add_ln3029_fu_2827_p2;
wire   [13:0] shl_ln93_fu_2832_p3;
wire   [13:0] add_ln3029_1_fu_2840_p2;
wire   [11:0] lshr_ln45_fu_2845_p4;
wire   [13:0] shl_ln91_fu_2869_p3;
wire   [13:0] x_49_fu_2876_p2;
wire   [11:0] lshr_ln46_fu_2881_p4;
wire  signed [11:0] sext_ln1601_fu_2915_p1;
wire   [11:0] add_ln1601_4_fu_2919_p2;
wire   [11:0] add_ln1601_6_fu_2924_p2;
wire   [13:0] shl_ln1601_1_fu_2929_p3;
wire   [13:0] add_ln1601_5_fu_2937_p2;
wire   [11:0] lshr_ln1601_1_fu_2942_p4;
wire   [31:0] w_60_fu_2969_p2;
wire   [0:0] tmp_183_fu_2974_p3;
wire   [24:0] select_ln1602_1_fu_2982_p3;
wire   [24:0] and_ln1602_1_fu_2990_p2;
wire  signed [30:0] sext_ln1598_1_fu_2996_p1;
wire   [31:0] zext_ln1598_1_fu_3000_p1;
wire   [31:0] add_ln685_16_fu_3004_p2;
wire   [31:0] add_ln685_17_fu_3010_p2;
wire   [0:0] tmp_184_fu_3016_p3;
wire   [24:0] select_ln685_10_fu_3024_p3;
wire   [24:0] and_ln685_8_fu_3032_p2;
wire  signed [30:0] sext_ln685_8_fu_3038_p1;
wire   [31:0] zext_ln685_11_fu_3042_p1;
wire   [11:0] trunc_ln3033_fu_3052_p1;
wire   [11:0] add_ln1621_4_fu_3056_p2;
wire   [13:0] shl_ln1621_1_fu_3061_p3;
wire   [13:0] add_ln1621_5_fu_3069_p2;
wire   [11:0] lshr_ln1621_4_fu_3074_p4;
wire   [11:0] trunc_ln3035_fu_3089_p1;
wire   [11:0] add_ln3035_fu_3093_p2;
wire   [13:0] shl_ln102_fu_3098_p3;
wire   [13:0] add_ln3035_1_fu_3106_p2;
wire   [2:0] zext_ln1621_6_fu_3131_p1;
wire   [2:0] sub_ln1621_1_fu_3135_p2;
wire  signed [31:0] sext_ln1621_1_fu_3141_p1;
wire   [31:0] and_ln1621_1_fu_3145_p2;
wire   [31:0] sub_ln697_2_fu_3151_p2;
wire   [0:0] tmp_185_fu_3156_p3;
wire   [24:0] select_ln697_2_fu_3164_p3;
wire   [24:0] and_ln697_1_fu_3172_p2;
wire  signed [30:0] sext_ln697_1_fu_3178_p1;
wire   [31:0] zext_ln697_1_fu_3182_p1;
wire   [13:0] shl_ln98_fu_3197_p3;
wire   [11:0] trunc_ln3012_3_fu_3220_p1;
wire   [11:0] add_ln3012_2_fu_3224_p2;
wire   [13:0] shl_ln3012_1_fu_3229_p3;
wire   [10:0] trunc_ln3042_fu_3242_p1;
wire   [11:0] shl_ln100_fu_3246_p3;
wire   [11:0] add_ln3042_fu_3254_p2;
wire   [13:0] shl_ln3042_1_fu_3259_p3;
wire   [13:0] add_ln3042_1_fu_3267_p2;
wire   [11:0] lshr_ln49_fu_3272_p4;
wire   [11:0] or_ln3043_fu_3287_p2;
wire   [11:0] add_ln3043_fu_3293_p2;
wire   [13:0] shl_ln101_fu_3298_p3;
wire   [13:0] add_ln3043_1_fu_3306_p2;
wire   [11:0] lshr_ln50_fu_3311_p4;
wire   [13:0] x_55_fu_3237_p2;
reg   [63:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_block_state26_on_subcall_done;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
reg    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
wire   [60:0] mul_ln2935_fu_966_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 64'd1;
#0 grp_zint_rebuild_CRT_1_fu_780_ap_start_reg = 1'b0;
#0 grp_modp_mkgm2_1_fu_824_ap_start_reg = 1'b0;
#0 grp_modp_NTT2_ext_1_fu_839_ap_start_reg = 1'b0;
#0 grp_modp_iNTT2_ext_1_fu_852_ap_start_reg = 1'b0;
end

solve_NTRU_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
MAX_BL_SMALL_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(MAX_BL_SMALL_address0),
    .ce0(MAX_BL_SMALL_ce0),
    .q0(MAX_BL_SMALL_q0),
    .address1(MAX_BL_SMALL_address1),
    .ce1(MAX_BL_SMALL_ce1),
    .q1(MAX_BL_SMALL_q1)
);

solve_NTRU_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R #(
    .DataWidth( 25 ),
    .AddressRange( 522 ),
    .AddressWidth( 10 ))
PRIMES_p_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PRIMES_p_address0),
    .ce0(PRIMES_p_ce0),
    .q0(PRIMES_p_q0)
);

solve_NTRU_make_fg_step_1_PRIMES_g_ROM_AUTO_1R #(
    .DataWidth( 31 ),
    .AddressRange( 522 ),
    .AddressWidth( 10 ))
PRIMES_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PRIMES_g_address0),
    .ce0(PRIMES_g_ce0),
    .q0(PRIMES_g_q0)
);

solve_NTRU_zint_rebuild_CRT_1 grp_zint_rebuild_CRT_1_fu_780(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_zint_rebuild_CRT_1_fu_780_ap_start),
    .ap_done(grp_zint_rebuild_CRT_1_fu_780_ap_done),
    .ap_idle(grp_zint_rebuild_CRT_1_fu_780_ap_idle),
    .ap_ready(grp_zint_rebuild_CRT_1_fu_780_ap_ready),
    .vla1_address0(grp_zint_rebuild_CRT_1_fu_780_vla1_address0),
    .vla1_ce0(grp_zint_rebuild_CRT_1_fu_780_vla1_ce0),
    .vla1_we0(grp_zint_rebuild_CRT_1_fu_780_vla1_we0),
    .vla1_d0(grp_zint_rebuild_CRT_1_fu_780_vla1_d0),
    .vla1_q0(vla1_q0),
    .vla1_address1(grp_zint_rebuild_CRT_1_fu_780_vla1_address1),
    .vla1_ce1(grp_zint_rebuild_CRT_1_fu_780_vla1_ce1),
    .vla1_we1(grp_zint_rebuild_CRT_1_fu_780_vla1_we1),
    .vla1_d1(grp_zint_rebuild_CRT_1_fu_780_vla1_d1),
    .vla1_q1(vla1_q1),
    .xx(grp_zint_rebuild_CRT_1_fu_780_xx),
    .xlen(zext_ln1587_1_reg_3448),
    .xstride(zext_ln1587_1_reg_3448),
    .num(n_reg_3415),
    .normalize_signed(1'd1),
    .tmp(gm_reg_3513)
);

solve_NTRU_modp_montymul r_modp_montymul_fu_812(
    .ap_ready(r_modp_montymul_fu_812_ap_ready),
    .a(r_11_reg_597),
    .b(r_11_reg_597),
    .p(zext_ln1584_reg_3934),
    .p0i(zext_ln1584_2_reg_3944),
    .ap_return(r_modp_montymul_fu_812_ap_return)
);

solve_NTRU_modp_mkgm2_1 grp_modp_mkgm2_1_fu_824(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_mkgm2_1_fu_824_ap_start),
    .ap_done(grp_modp_mkgm2_1_fu_824_ap_done),
    .ap_idle(grp_modp_mkgm2_1_fu_824_ap_idle),
    .ap_ready(grp_modp_mkgm2_1_fu_824_ap_ready),
    .vla1_address0(grp_modp_mkgm2_1_fu_824_vla1_address0),
    .vla1_ce0(grp_modp_mkgm2_1_fu_824_vla1_ce0),
    .vla1_we0(grp_modp_mkgm2_1_fu_824_vla1_we0),
    .vla1_d0(grp_modp_mkgm2_1_fu_824_vla1_d0),
    .gm(gm_reg_3513),
    .igm(igm_reg_3524),
    .logn(logn),
    .g(reg_885),
    .p(reg_879),
    .p0i(grp_modp_mkgm2_1_fu_824_p0i)
);

solve_NTRU_modp_NTT2_ext_1 grp_modp_NTT2_ext_1_fu_839(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_NTT2_ext_1_fu_839_ap_start),
    .ap_done(grp_modp_NTT2_ext_1_fu_839_ap_done),
    .ap_idle(grp_modp_NTT2_ext_1_fu_839_ap_idle),
    .ap_ready(grp_modp_NTT2_ext_1_fu_839_ap_ready),
    .vla1_address0(grp_modp_NTT2_ext_1_fu_839_vla1_address0),
    .vla1_ce0(grp_modp_NTT2_ext_1_fu_839_vla1_ce0),
    .vla1_we0(grp_modp_NTT2_ext_1_fu_839_vla1_we0),
    .vla1_d0(grp_modp_NTT2_ext_1_fu_839_vla1_d0),
    .vla1_q0(vla1_q0),
    .vla1_address1(grp_modp_NTT2_ext_1_fu_839_vla1_address1),
    .vla1_ce1(grp_modp_NTT2_ext_1_fu_839_vla1_ce1),
    .vla1_we1(grp_modp_NTT2_ext_1_fu_839_vla1_we1),
    .vla1_d1(grp_modp_NTT2_ext_1_fu_839_vla1_d1),
    .vla1_q1(vla1_q1),
    .a(zext_ln2918_1_reg_3546),
    .stride(64'd1),
    .gm(zext_ln2918_reg_3519),
    .logn(logn),
    .p(grp_modp_NTT2_ext_1_fu_839_p),
    .p0i(grp_modp_NTT2_ext_1_fu_839_p0i)
);

solve_NTRU_modp_iNTT2_ext_1 grp_modp_iNTT2_ext_1_fu_852(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_iNTT2_ext_1_fu_852_ap_start),
    .ap_done(grp_modp_iNTT2_ext_1_fu_852_ap_done),
    .ap_idle(grp_modp_iNTT2_ext_1_fu_852_ap_idle),
    .ap_ready(grp_modp_iNTT2_ext_1_fu_852_ap_ready),
    .vla1_address0(grp_modp_iNTT2_ext_1_fu_852_vla1_address0),
    .vla1_ce0(grp_modp_iNTT2_ext_1_fu_852_vla1_ce0),
    .vla1_we0(grp_modp_iNTT2_ext_1_fu_852_vla1_we0),
    .vla1_d0(grp_modp_iNTT2_ext_1_fu_852_vla1_d0),
    .vla1_q0(vla1_q0),
    .vla1_address1(grp_modp_iNTT2_ext_1_fu_852_vla1_address1),
    .vla1_ce1(grp_modp_iNTT2_ext_1_fu_852_vla1_ce1),
    .vla1_we1(grp_modp_iNTT2_ext_1_fu_852_vla1_we1),
    .vla1_d1(grp_modp_iNTT2_ext_1_fu_852_vla1_d1),
    .vla1_q1(vla1_q1),
    .a(grp_modp_iNTT2_ext_1_fu_852_a),
    .stride(grp_modp_iNTT2_ext_1_fu_852_stride),
    .igm(igm_reg_3524),
    .logn(grp_modp_iNTT2_ext_1_fu_852_logn),
    .p(reg_879),
    .p0i(grp_modp_iNTT2_ext_1_fu_852_p0i)
);

solve_NTRU_mul_8ns_61s_61_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 61 ),
    .dout_WIDTH( 61 ))
mul_8ns_61s_61_1_1_U119(
    .din0(mul_ln2935_fu_966_p0),
    .din1(mul_ln2935_fu_966_p1),
    .dout(mul_ln2935_fu_966_p2)
);

solve_NTRU_mul_25s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_25s_24ns_31_1_1_U120(
    .din0(mul_ln656_fu_1469_p0),
    .din1(mul_ln656_fu_1469_p1),
    .dout(mul_ln656_fu_1469_p2)
);

solve_NTRU_mul_31s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_31s_24ns_31_1_1_U121(
    .din0(y_60_fu_1481_p0),
    .din1(y_60_fu_1481_p1),
    .dout(y_60_fu_1481_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U122(
    .din0(mul_ln657_fu_1487_p0),
    .din1(y_60_fu_1481_p2),
    .dout(mul_ln657_fu_1487_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U123(
    .din0(y_63_fu_1499_p0),
    .din1(y_60_fu_1481_p2),
    .dout(y_63_fu_1499_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U124(
    .din0(mul_ln658_fu_1505_p0),
    .din1(y_63_reg_3695),
    .dout(mul_ln658_fu_1505_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U125(
    .din0(y_64_fu_1515_p0),
    .din1(y_63_reg_3695),
    .dout(y_64_fu_1515_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U126(
    .din0(mul_ln659_fu_1520_p0),
    .din1(y_64_fu_1515_p2),
    .dout(mul_ln659_fu_1520_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U127(
    .din0(p0i_fu_1537_p0),
    .din1(p0i_fu_1537_p1),
    .dout(p0i_fu_1537_p2)
);

solve_NTRU_mul_25s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_25s_24ns_31_1_1_U128(
    .din0(mul_ln656_14_fu_2232_p0),
    .din1(mul_ln656_14_fu_2232_p1),
    .dout(mul_ln656_14_fu_2232_p2)
);

solve_NTRU_mul_31s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_31s_24ns_31_1_1_U129(
    .din0(y_66_fu_2244_p0),
    .din1(y_66_fu_2244_p1),
    .dout(y_66_fu_2244_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U130(
    .din0(mul_ln657_14_fu_2250_p0),
    .din1(y_66_fu_2244_p2),
    .dout(mul_ln657_14_fu_2250_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U131(
    .din0(y_67_fu_2262_p0),
    .din1(y_66_fu_2244_p2),
    .dout(y_67_fu_2262_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U132(
    .din0(mul_ln658_14_fu_2268_p0),
    .din1(y_67_reg_3921),
    .dout(mul_ln658_14_fu_2268_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U133(
    .din0(y_68_fu_2278_p0),
    .din1(y_67_reg_3921),
    .dout(y_68_fu_2278_p2)
);

solve_NTRU_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U134(
    .din0(mul_ln659_5_fu_2283_p0),
    .din1(y_68_fu_2278_p2),
    .dout(mul_ln659_5_fu_2283_p2)
);

solve_NTRU_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U135(
    .din0(p0i_4_fu_2300_p0),
    .din1(p0i_4_fu_2300_p1),
    .dout(p0i_4_fu_2300_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_NTT2_ext_1_fu_839_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln3020_fu_2448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln3033_fu_2896_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54)) | ((icmp_ln2975_fu_1919_p2 == 1'd1) & (in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
            grp_modp_NTT2_ext_1_fu_839_ap_start_reg <= 1'b1;
        end else if ((grp_modp_NTT2_ext_1_fu_839_ap_ready == 1'b1)) begin
            grp_modp_NTT2_ext_1_fu_839_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_iNTT2_ext_1_fu_852_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | ((icmp_ln3038_fu_3209_p2 == 1'd1) & (out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state59)) | ((icmp_ln2981_fu_2037_p2 == 1'd1) & (in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln2963_fu_1779_p2 == 1'd1) & (in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
            grp_modp_iNTT2_ext_1_fu_852_ap_start_reg <= 1'b1;
        end else if ((grp_modp_iNTT2_ext_1_fu_852_ap_ready == 1'b1)) begin
            grp_modp_iNTT2_ext_1_fu_852_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_mkgm2_1_fu_824_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state44))) begin
            grp_modp_mkgm2_1_fu_824_ap_start_reg <= 1'b1;
        end else if ((grp_modp_mkgm2_1_fu_824_ap_ready == 1'b1)) begin
            grp_modp_mkgm2_1_fu_824_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_zint_rebuild_CRT_1_fu_780_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state32) | ((icmp_ln2946_fu_1436_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
            grp_zint_rebuild_CRT_1_fu_780_ap_start_reg <= 1'b1;
        end else if ((grp_zint_rebuild_CRT_1_fu_780_ap_ready == 1'b1)) begin
            grp_zint_rebuild_CRT_1_fu_780_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((compare_n_to_0_fu_1152_p2 == 1'd0) & (compare_src_dst_fu_1146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_307_fu_182 <= shl_ln2940_fu_1140_p2;
    end else if (((empty_318_fu_1345_p2 == 1'd0) & (compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_307_fu_182 <= index_ptr_fu_1294_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        i_reg_586 <= i_15_reg_3965;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        i_reg_586 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        idx177_reg_531 <= add_ln2963_1_reg_3787;
    end else if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
        idx177_reg_531 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        idx179_reg_553 <= add_ln2975_2_reg_3816;
    end else if (((1'b0 == ap_block_state19_on_subcall_done) & (1'b1 == ap_CS_fsm_state19))) begin
        idx179_reg_553 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        idx181_reg_575 <= add_ln2981_1_reg_3859;
    end else if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
        idx181_reg_575 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (grp_modp_mkgm2_1_fu_824_ap_done == 1'b1))) begin
        idx183_reg_650 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        idx183_reg_650 <= add_ln3020_1_reg_4031;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        idx185_reg_693 <= add_ln3024_1_reg_4069;
    end else if (((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
        idx185_reg_693 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3024_fu_2761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        idx187_reg_726 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        idx187_reg_726 <= add_ln3033_1_reg_4128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        idx189_reg_769 <= add_ln3038_1_reg_4166;
    end else if (((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        idx189_reg_769 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        idx_reg_509 <= add_ln2957_2_reg_3744;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        idx_reg_509 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((compare_n_to_0_fu_1152_p2 == 1'd0) & (compare_src_dst_fu_1146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        index_ptr53_fu_178 <= 64'd0;
    end else if (((empty_329_reg_3609 == 1'd0) & (compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        index_ptr53_fu_178 <= index_increment_reg_3604;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (grp_modp_mkgm2_1_fu_824_ap_done == 1'b1))) begin
        indvars_iv62_reg_628 <= shl_ln2936_2_reg_3486;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        indvars_iv62_reg_628 <= add_ln3020_reg_4036;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3024_fu_2761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        indvars_iv_reg_704 <= add_ln2936_reg_3497;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        indvars_iv_reg_704 <= add_ln3033_reg_4133;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        r_11_reg_597 <= r_reg_3978;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        r_11_reg_597 <= zext_ln757_11_fu_2412_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((compare_n_to_0_reg_3560 == 1'd1) | ((empty_318_fu_1345_p2 == 1'd1) & (compare_src_dst_reg_3556 == 1'd1))) | ((empty_329_reg_3609 == 1'd1) & (compare_src_dst_reg_3556 == 1'd0))))) begin
        u_132_fu_186 <= 8'd0;
    end else if (((1'b0 == ap_block_state30_on_subcall_done) & (1'b1 == ap_CS_fsm_state30))) begin
        u_132_fu_186 <= u_208_reg_3661;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2946_fu_1436_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        u_133_fu_190 <= u_201_reg_3432;
    end else if (((1'b0 == ap_block_state64_on_subcall_done) & (1'b1 == ap_CS_fsm_state64))) begin
        u_133_fu_190 <= u_207_fu_3345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3033_fu_2896_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        u_205_reg_738 <= zext_ln1587_2_reg_3880;
    end else if (((icmp_ln1597_1_reg_4108 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        u_205_reg_738 <= u_206_reg_4103;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3020_fu_2448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        u_reg_662 <= zext_ln1587_2_reg_3880;
    end else if (((icmp_ln1597_reg_4011 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        u_reg_662 <= u_204_reg_4006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (grp_modp_mkgm2_1_fu_824_ap_done == 1'b1))) begin
        v_33_reg_638 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        v_33_reg_638 <= v_41_reg_3991;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        v_34_reg_520 <= v_37_reg_3767;
    end else if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
        v_34_reg_520 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        v_36_reg_682 <= v_39_reg_4049;
    end else if (((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
        v_36_reg_682 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v_38_reg_542 <= v_43_reg_3801;
    end else if (((1'b0 == ap_block_state19_on_subcall_done) & (1'b1 == ap_CS_fsm_state19))) begin
        v_38_reg_542 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3024_fu_2761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        v_40_reg_714 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        v_40_reg_714 <= v_46_reg_4082;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        v_42_reg_758 <= v_45_reg_4146;
    end else if (((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        v_42_reg_758 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        v_44_reg_564 <= v_47_reg_3839;
    end else if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
        v_44_reg_564 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        v_reg_498 <= v_35_reg_3729;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v_reg_498 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3020_fu_2448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        x_29_reg_671 <= 32'd0;
    end else if (((icmp_ln1597_reg_4011 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        x_29_reg_671 <= x_60_fu_2594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3033_fu_2896_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        x_36_reg_747 <= 32'd0;
    end else if (((icmp_ln1597_1_reg_4108 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        x_36_reg_747 <= x_61_fu_3046_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        z_117_reg_606 <= z_96_reg_616;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        z_117_reg_606 <= z_101_reg_3951;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln779_fu_2426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        if ((icmp_ln781_fu_2442_p2 == 1'd1)) begin
            z_96_reg_616 <= z_117_reg_606;
        end else if ((icmp_ln781_fu_2442_p2 == 1'd0)) begin
            z_96_reg_616 <= grp_modp_montymul_fu_289_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln2918_reg_3479 <= add_ln2918_fu_1002_p2;
        add_ln2936_1_reg_3502 <= add_ln2936_1_fu_1044_p2;
        add_ln2936_reg_3497 <= add_ln2936_fu_1038_p2;
        add_ln2939_reg_3530 <= add_ln2939_fu_1112_p2;
        compare_n_to_0_reg_3560 <= compare_n_to_0_fu_1152_p2;
        compare_src_dst_reg_3556 <= compare_src_dst_fu_1146_p2;
        empty_reg_3381 <= empty_fu_912_p1;
        gm_reg_3513 <= gm_fu_1078_p2;
        igm_reg_3524 <= igm_fu_1106_p2;
        n_reg_3415 <= n_fu_920_p2;
        shl_ln2936_2_reg_3486[61 : 1] <= shl_ln2936_2_fu_1014_p3[61 : 1];
        shl_ln2940_reg_3551[63 : 3] <= shl_ln2940_fu_1140_p2[63 : 3];
        tlen_reg_3455 <= MAX_BL_SMALL_q0;
        trunc_ln2935_reg_3473 <= trunc_ln2935_fu_972_p1;
        trunc_ln2936_1_reg_3491[11 : 1] <= trunc_ln2936_1_fu_1022_p3[11 : 1];
        trunc_ln_reg_3424 <= {{n_fu_920_p2[63:1]}};
        u_201_reg_3432 <= MAX_BL_SMALL_q1;
        x_57_reg_3508 <= x_57_fu_1058_p2;
        zext_ln1587_1_reg_3448[7 : 0] <= zext_ln1587_1_fu_950_p1[7 : 0];
        zext_ln1587_reg_3440[7 : 0] <= zext_ln1587_fu_946_p1[7 : 0];
        zext_ln2917_1_reg_3468[7 : 0] <= zext_ln2917_1_fu_958_p1[7 : 0];
        zext_ln2917_reg_3460[7 : 0] <= zext_ln2917_fu_954_p1[7 : 0];
        zext_ln2918_1_reg_3546[13 : 0] <= zext_ln2918_1_fu_1132_p1[13 : 0];
        zext_ln2918_reg_3519[13 : 0] <= zext_ln2918_fu_1084_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln2949_5_reg_3792 <= add_ln2949_5_fu_1915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2981_fu_2037_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        add_ln2949_8_reg_3844 <= add_ln2949_8_fu_2052_p2;
        add_ln2981_1_reg_3859 <= add_ln2981_1_fu_2141_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln2949_9_reg_3826 <= add_ln2949_9_fu_2020_p2;
        x_54_reg_3831 <= x_54_fu_2032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln2949_reg_3720 <= add_ln2949_fu_1612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln2957_fu_1616_p2 == 1'd0))) begin
        add_ln2957_2_reg_3744 <= add_ln2957_2_fu_1668_p2;
        trunc_ln2958_reg_3739 <= trunc_ln2958_fu_1664_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2963_fu_1779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln2963_1_reg_3787 <= add_ln2963_1_fu_1878_p2;
        trunc_ln2949_1_reg_3772 <= trunc_ln2949_1_fu_1790_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2975_fu_1919_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        add_ln2975_2_reg_3816 <= add_ln2975_2_fu_1971_p2;
        trunc_ln2976_reg_3811 <= trunc_ln2976_fu_1967_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3033_fu_2896_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        add_ln3012_3_reg_4092 <= add_ln3012_3_fu_2911_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        add_ln3012_reg_4074 <= add_ln3012_fu_2865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1597_reg_4011 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        add_ln3020_1_reg_4031 <= add_ln3020_1_fu_2641_p2;
        add_ln3020_reg_4036 <= add_ln3020_fu_2646_p2;
        trunc_ln3021_reg_4026 <= trunc_ln3021_fu_2637_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3024_fu_2761_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        add_ln3024_1_reg_4069 <= add_ln3024_1_fu_2860_p2;
        trunc_ln3012_1_reg_4054 <= trunc_ln3012_1_fu_2772_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1597_1_reg_4108 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        add_ln3033_1_reg_4128 <= add_ln3033_1_fu_3121_p2;
        add_ln3033_reg_4133 <= add_ln3033_fu_3126_p2;
        lshr_ln52_reg_4123 <= {{add_ln3035_1_fu_3106_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3038_fu_3209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        add_ln3038_1_reg_4166 <= add_ln3038_1_fu_3336_p2;
        lshr_ln51_reg_4161 <= {{x_55_fu_3237_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_312_reg_3636 <= empty_312_fu_1403_p2;
        tmp_166_reg_3642 <= {{empty_315_fu_1408_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((compare_n_to_0_fu_1152_p2 == 1'd0) & (compare_src_dst_fu_1146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_319_reg_3571 <= empty_319_fu_1158_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_323_reg_3593 <= empty_323_fu_1213_p2;
        empty_329_reg_3609 <= empty_329_fu_1239_p2;
        index_increment_reg_3604 <= index_increment_fu_1233_p2;
        tmp_169_reg_3599 <= {{empty_326_fu_1218_p2[13:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        i_15_reg_3965 <= i_15_fu_2431_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        icmp_ln1597_1_reg_4108 <= icmp_ln1597_1_fu_2963_p2;
        u_206_reg_4103 <= u_206_fu_2957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        icmp_ln1597_reg_4011 <= icmp_ln1597_fu_2511_p2;
        u_204_reg_4006 <= u_204_fu_2505_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        p0i_4_reg_3927 <= p0i_4_fu_2300_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p0i_reg_3701 <= p0i_fu_1537_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln779_fu_2426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        r_reg_3978 <= r_modp_montymul_fu_812_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_879 <= PRIMES_p_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_885 <= PRIMES_g_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln2957_fu_1616_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (grp_modp_mkgm2_1_fu_824_ap_done == 1'b1)))) begin
        reg_890 <= grp_modp_montymul_fu_289_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        sext_ln1584_reg_3914 <= sext_ln1584_fu_2218_p1;
        y_67_reg_3921 <= y_67_fu_2262_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sext_ln2948_reg_3688 <= sext_ln2948_fu_1455_p1;
        trunc_ln2948_reg_3683 <= trunc_ln2948_fu_1451_p1;
        y_63_reg_3695 <= y_63_fu_1499_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((compare_n_to_0_reg_3560 == 1'd1) | ((empty_318_fu_1345_p2 == 1'd1) & (compare_src_dst_reg_3556 == 1'd1))) | ((empty_329_reg_3609 == 1'd1) & (compare_src_dst_reg_3556 == 1'd0))))) begin
        sub_reg_3623 <= sub_fu_1356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((compare_n_to_0_fu_1152_p2 == 1'd0) & (compare_src_dst_fu_1146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp1_reg_3583 <= tmp1_fu_1171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3033_fu_2896_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        trunc_ln3012_2_reg_4087 <= trunc_ln3012_2_fu_2907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln3020_fu_2448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        trunc_ln3012_reg_3996 <= trunc_ln3012_fu_2459_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        u_131_reg_3864 <= u_131_fu_2177_p2;
        x_assign_93_cast_reg_3869[7 : 0] <= x_assign_93_cast_fu_2182_p1[7 : 0];
        x_assign_cast26_reg_3874[7 : 0] <= x_assign_cast26_fu_2186_p1[7 : 0];
        zext_ln1587_2_reg_3880[7 : 0] <= zext_ln1587_2_fu_2189_p1[7 : 0];
        zext_ln3009_reg_3886[7 : 0] <= zext_ln3009_fu_2193_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u_208_reg_3661 <= u_208_fu_1441_p2;
        zext_ln2946_1_reg_3650[7 : 0] <= zext_ln2946_1_fu_1432_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        v_35_reg_3729 <= v_35_fu_1621_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v_37_reg_3767 <= v_37_fu_1784_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        v_39_reg_4049 <= v_39_fu_2766_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        v_41_reg_3991 <= v_41_fu_2453_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v_43_reg_3801 <= v_43_fu_1924_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        v_45_reg_4146 <= v_45_fu_3214_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        v_46_reg_4082 <= v_46_fu_2901_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v_47_reg_3839 <= v_47_fu_2042_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        x_38_reg_3759 <= x_38_fu_1774_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        x_42_reg_4041 <= x_42_fu_2756_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        x_51_reg_4138 <= x_51_fu_3204_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        x_58_reg_3749 <= x_58_fu_1738_p2;
        zext_ln757_12_reg_3754[30 : 0] <= zext_ln757_12_fu_1759_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2975_fu_1919_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        x_59_reg_3821 <= x_59_fu_1983_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        x_60_reg_4015 <= x_60_fu_2594_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        x_61_reg_4112 <= x_61_fu_3046_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        z_101_reg_3951 <= z_101_fu_2314_p2;
        zext_ln1584_2_reg_3944[30 : 0] <= zext_ln1584_2_fu_2310_p1[30 : 0];
        zext_ln1584_reg_3934[30 : 0] <= zext_ln1584_fu_2306_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        zext_ln2948_1_reg_3714[30 : 0] <= zext_ln2948_1_fu_1547_p1[30 : 0];
        zext_ln2948_reg_3708[30 : 0] <= zext_ln2948_fu_1543_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        zext_ln3009_1_reg_3895[7 : 0] <= zext_ln3009_1_fu_2200_p1[7 : 0];
        zext_ln3009_2_reg_3900[7 : 0] <= zext_ln3009_2_fu_2205_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        zext_ln757_11_reg_3956[30 : 0] <= zext_ln757_11_fu_2412_p1[30 : 0];
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        MAX_BL_SMALL_ce0 = 1'b1;
    end else begin
        MAX_BL_SMALL_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        MAX_BL_SMALL_ce1 = 1'b1;
    end else begin
        MAX_BL_SMALL_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        PRIMES_g_address0 = zext_ln3009_1_reg_3895;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        PRIMES_g_address0 = zext_ln2946_fu_1426_p1;
    end else begin
        PRIMES_g_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state6))) begin
        PRIMES_g_ce0 = 1'b1;
    end else begin
        PRIMES_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        PRIMES_p_address0 = zext_ln3009_1_fu_2200_p1;
    end else if (((icmp_ln2946_fu_1436_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        PRIMES_p_address0 = zext_ln2946_fu_1426_p1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        PRIMES_p_address0 = 10'd0;
    end else begin
        PRIMES_p_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((icmp_ln2946_fu_1436_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        PRIMES_p_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        PRIMES_p_ce0 = 1'b0;
    end else begin
        PRIMES_p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_modp_mkgm2_1_fu_824_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state15_on_subcall_done)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state19_on_subcall_done)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state22_on_subcall_done)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state26_on_subcall_done)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_iNTT2_ext_1_fu_852_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state30_on_subcall_done)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_zint_rebuild_CRT_1_fu_780_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_zint_rebuild_CRT_1_fu_780_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_mkgm2_1_fu_824_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_iNTT2_ext_1_fu_852_ap_done == 1'b0)) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

assign ap_ST_fsm_state63_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state64_on_subcall_done)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln3009_fu_2209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln3009_fu_2209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50))) begin
        grp_modp_NTT2_ext_1_fu_839_p = zext_ln1584_reg_3934;
    end else if ((((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        grp_modp_NTT2_ext_1_fu_839_p = zext_ln2948_reg_3708;
    end else begin
        grp_modp_NTT2_ext_1_fu_839_p = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50))) begin
        grp_modp_NTT2_ext_1_fu_839_p0i = zext_ln1584_2_reg_3944;
    end else if ((((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        grp_modp_NTT2_ext_1_fu_839_p0i = zext_ln2948_1_reg_3714;
    end else begin
        grp_modp_NTT2_ext_1_fu_839_p0i = 'bx;
    end
end

always @ (*) begin
    if (((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64))) begin
        grp_modp_iNTT2_ext_1_fu_852_a = x_51_reg_4138;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_modp_iNTT2_ext_1_fu_852_a = x_42_reg_4041;
    end else if (((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        grp_modp_iNTT2_ext_1_fu_852_a = x_54_reg_3831;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_modp_iNTT2_ext_1_fu_852_a = x_38_reg_3759;
    end else if (((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        grp_modp_iNTT2_ext_1_fu_852_a = x_59_reg_3821;
    end else if (((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        grp_modp_iNTT2_ext_1_fu_852_a = x_58_reg_3749;
    end else begin
        grp_modp_iNTT2_ext_1_fu_852_a = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        grp_modp_iNTT2_ext_1_fu_852_logn = sub_reg_3623;
    end else if ((((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)))) begin
        grp_modp_iNTT2_ext_1_fu_852_logn = logn;
    end else begin
        grp_modp_iNTT2_ext_1_fu_852_logn = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)))) begin
        grp_modp_iNTT2_ext_1_fu_852_p0i = p0i_4_reg_3927;
    end else if (((1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        grp_modp_iNTT2_ext_1_fu_852_p0i = p0i_reg_3701;
    end else begin
        grp_modp_iNTT2_ext_1_fu_852_p0i = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        grp_modp_iNTT2_ext_1_fu_852_stride = zext_ln2917_1_reg_3468;
    end else if ((((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)))) begin
        grp_modp_iNTT2_ext_1_fu_852_stride = zext_ln1587_1_reg_3448;
    end else begin
        grp_modp_iNTT2_ext_1_fu_852_stride = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_modp_mkgm2_1_fu_824_p0i = p0i_4_reg_3927;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_modp_mkgm2_1_fu_824_p0i = p0i_reg_3701;
    end else begin
        grp_modp_mkgm2_1_fu_824_p0i = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_modp_montymul_fu_797_a = x_36_reg_747;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_modp_montymul_fu_797_a = x_29_reg_671;
    end else if (((icmp_ln781_fu_2442_p2 == 1'd0) & (icmp_ln779_fu_2426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        grp_modp_montymul_fu_797_a = z_117_reg_606;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_modp_montymul_fu_797_a = z_104_fu_2362_p2;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state24))) begin
        grp_modp_montymul_fu_797_a = vla1_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_modp_montymul_fu_797_a = vla1_q1;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln2957_fu_1616_p2 == 1'd1)))) begin
        grp_modp_montymul_fu_797_a = reg_890;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_modp_montymul_fu_797_a = z_fu_1604_p2;
    end else begin
        grp_modp_montymul_fu_797_a = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_modp_montymul_fu_797_b = zext_ln757_11_reg_3956;
    end else if (((icmp_ln781_fu_2442_p2 == 1'd0) & (icmp_ln779_fu_2426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        grp_modp_montymul_fu_797_b = r_11_reg_597;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_modp_montymul_fu_797_b = z_104_fu_2362_p2;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state24))) begin
        grp_modp_montymul_fu_797_b = vla1_q1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state18))) begin
        grp_modp_montymul_fu_797_b = zext_ln757_12_reg_3754;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_modp_montymul_fu_797_b = vla1_q0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln2957_fu_1616_p2 == 1'd1)))) begin
        grp_modp_montymul_fu_797_b = reg_890;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_modp_montymul_fu_797_b = z_fu_1604_p2;
    end else begin
        grp_modp_montymul_fu_797_b = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | ((icmp_ln781_fu_2442_p2 == 1'd0) & (icmp_ln779_fu_2426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42)))) begin
        grp_modp_montymul_fu_797_p = zext_ln1584_reg_3934;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_modp_montymul_fu_797_p = zext_ln1584_fu_2306_p1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln2957_fu_1616_p2 == 1'd1)))) begin
        grp_modp_montymul_fu_797_p = zext_ln2948_reg_3708;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_modp_montymul_fu_797_p = zext_ln2948_fu_1543_p1;
    end else begin
        grp_modp_montymul_fu_797_p = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | ((icmp_ln781_fu_2442_p2 == 1'd0) & (icmp_ln779_fu_2426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42)))) begin
        grp_modp_montymul_fu_797_p0i = zext_ln1584_2_reg_3944;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_modp_montymul_fu_797_p0i = zext_ln1584_2_fu_2310_p1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln2957_fu_1616_p2 == 1'd1)))) begin
        grp_modp_montymul_fu_797_p0i = zext_ln2948_1_reg_3714;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_modp_montymul_fu_797_p0i = zext_ln2948_1_fu_1547_p1;
    end else begin
        grp_modp_montymul_fu_797_p0i = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_zint_rebuild_CRT_1_fu_780_xx = x_57_reg_3508;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_zint_rebuild_CRT_1_fu_780_xx = add_ln2918_reg_3479;
    end else begin
        grp_zint_rebuild_CRT_1_fu_780_xx = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln3038_fu_3209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        vla1_address0 = zext_ln3042_fu_3282_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        vla1_address0 = zext_ln3035_fu_3193_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        vla1_address0 = zext_ln1601_1_fu_2952_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        vla1_address0 = zext_ln3028_fu_2816_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        vla1_address0 = zext_ln3021_fu_2740_p1;
    end else if (((icmp_ln2981_fu_2037_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        vla1_address0 = zext_ln2984_fu_2097_p1;
    end else if (((icmp_ln2963_fu_1779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        vla1_address0 = zext_ln2967_fu_1873_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        vla1_address0 = zext_ln2958_1_fu_1700_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vla1_address0 = zext_ln2958_fu_1659_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        vla1_address0 = p_cast4_cast_fu_1398_p1;
    end else if (((compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        vla1_address0 = p_cast7_cast_fu_1341_p1;
    end else if (((compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        vla1_address0 = p_cast12_cast_fu_1286_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        vla1_address0 = p_cast9_cast_fu_1208_p1;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        vla1_address0 = grp_modp_iNTT2_ext_1_fu_852_vla1_address0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla1_address0 = grp_modp_NTT2_ext_1_fu_839_vla1_address0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state10))) begin
        vla1_address0 = grp_modp_mkgm2_1_fu_824_vla1_address0;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        vla1_address0 = grp_zint_rebuild_CRT_1_fu_780_vla1_address0;
    end else begin
        vla1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        vla1_address1 = zext_ln3044_fu_3341_p1;
    end else if (((icmp_ln3038_fu_3209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        vla1_address1 = zext_ln3043_fu_3321_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        vla1_address1 = zext_ln1621_5_fu_3084_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        vla1_address1 = zext_ln3030_fu_2891_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        vla1_address1 = zext_ln3029_fu_2855_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        vla1_address1 = zext_ln1621_fu_2632_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        vla1_address1 = zext_ln1601_fu_2500_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        vla1_address1 = zext_ln2986_fu_2168_p1;
    end else if (((icmp_ln2981_fu_2037_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        vla1_address1 = zext_ln2985_fu_2136_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        vla1_address1 = zext_ln2976_1_fu_2015_p1;
    end else if (((icmp_ln2975_fu_1919_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        vla1_address1 = zext_ln2976_fu_1962_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        vla1_address1 = zext_ln2968_fu_1910_p1;
    end else if (((icmp_ln2963_fu_1779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        vla1_address1 = zext_ln2966_fu_1834_p1;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        vla1_address1 = grp_modp_iNTT2_ext_1_fu_852_vla1_address1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla1_address1 = grp_modp_NTT2_ext_1_fu_839_vla1_address1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        vla1_address1 = grp_zint_rebuild_CRT_1_fu_780_vla1_address1;
    end else begin
        vla1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12) | ((icmp_ln3038_fu_3209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59)) | ((icmp_ln2981_fu_2037_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln2963_fu_1779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)) | ((compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        vla1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        vla1_ce0 = grp_modp_iNTT2_ext_1_fu_852_vla1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla1_ce0 = grp_modp_NTT2_ext_1_fu_839_vla1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state10))) begin
        vla1_ce0 = grp_modp_mkgm2_1_fu_824_vla1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        vla1_ce0 = grp_zint_rebuild_CRT_1_fu_780_vla1_ce0;
    end else begin
        vla1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | ((icmp_ln3038_fu_3209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59)) | ((icmp_ln2981_fu_2037_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln2975_fu_1919_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((icmp_ln2963_fu_1779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        vla1_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        vla1_ce1 = grp_modp_iNTT2_ext_1_fu_852_vla1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla1_ce1 = grp_modp_NTT2_ext_1_fu_839_vla1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        vla1_ce1 = grp_zint_rebuild_CRT_1_fu_780_vla1_ce1;
    end else begin
        vla1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        vla1_d0 = z_114_fu_3186_p2;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        vla1_d0 = z_112_fu_2706_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        vla1_d0 = vla1_q0;
    end else if (((compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        vla1_d0 = empty_317_fu_1334_p2;
    end else if (((compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        vla1_d0 = empty_328_fu_1279_p2;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        vla1_d0 = grp_modp_iNTT2_ext_1_fu_852_vla1_d0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla1_d0 = grp_modp_NTT2_ext_1_fu_839_vla1_d0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state10))) begin
        vla1_d0 = grp_modp_mkgm2_1_fu_824_vla1_d0;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        vla1_d0 = grp_zint_rebuild_CRT_1_fu_780_vla1_d0;
    end else begin
        vla1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        vla1_d1 = vla1_q1;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state18))) begin
        vla1_d1 = grp_modp_montymul_fu_289_p_dout0;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        vla1_d1 = grp_modp_iNTT2_ext_1_fu_852_vla1_d1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla1_d1 = grp_modp_NTT2_ext_1_fu_839_vla1_d1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        vla1_d1 = grp_zint_rebuild_CRT_1_fu_780_vla1_d1;
    end else begin
        vla1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state13))) begin
        vla1_we0 = 4'd15;
    end else if (((compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        vla1_we0 = empty_316_fu_1327_p2;
    end else if (((compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        vla1_we0 = empty_327_fu_1272_p2;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        vla1_we0 = grp_modp_iNTT2_ext_1_fu_852_vla1_we0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla1_we0 = grp_modp_NTT2_ext_1_fu_839_vla1_we0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state10))) begin
        vla1_we0 = grp_modp_mkgm2_1_fu_824_vla1_we0;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        vla1_we0 = grp_zint_rebuild_CRT_1_fu_780_vla1_we0;
    end else begin
        vla1_we0 = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18))) begin
        vla1_we1 = 4'd15;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state28) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state19)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state64)) | ((out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state30)))) begin
        vla1_we1 = grp_modp_iNTT2_ext_1_fu_852_vla1_we1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state50) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla1_we1 = grp_modp_NTT2_ext_1_fu_839_vla1_we1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33))) begin
        vla1_we1 = grp_zint_rebuild_CRT_1_fu_780_vla1_we1;
    end else begin
        vla1_we1 = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((compare_n_to_0_fu_1152_p2 == 1'd0) & (compare_src_dst_fu_1146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((compare_n_to_0_fu_1152_p2 == 1'd0) & (compare_src_dst_fu_1146_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((compare_n_to_0_reg_3560 == 1'd1) | ((empty_318_fu_1345_p2 == 1'd1) & (compare_src_dst_reg_3556 == 1'd1))) | ((empty_329_reg_3609 == 1'd1) & (compare_src_dst_reg_3556 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((empty_318_fu_1345_p2 == 1'd0) & (compare_n_to_0_reg_3560 == 1'd0) & (compare_src_dst_reg_3556 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln2946_fu_1436_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_modp_mkgm2_1_fu_824_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln2957_fu_1616_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln2963_fu_1779_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b0 == ap_block_state19_on_subcall_done) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln2975_fu_1919_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln2981_fu_2037_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b0 == ap_block_state26_on_subcall_done) & (out_ntt_read_read_fu_200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((1'b0 == ap_block_state26_on_subcall_done) & (out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_modp_iNTT2_ext_1_fu_852_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b0 == ap_block_state30_on_subcall_done) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((grp_zint_rebuild_CRT_1_fu_780_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((grp_zint_rebuild_CRT_1_fu_780_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln3009_fu_2209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((icmp_ln779_fu_2426_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (grp_modp_mkgm2_1_fu_824_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln3020_fu_2448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((icmp_ln1597_reg_4011 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state50 : begin
            if (((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln3024_fu_2761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state54 : begin
            if (((icmp_ln3033_fu_2896_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((icmp_ln1597_1_reg_4108 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((icmp_ln3038_fu_3209_p2 == 1'd1) & (out_ntt_read_read_fu_200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else if (((icmp_ln3038_fu_3209_p2 == 1'd1) & (out_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state62 : begin
            if (((grp_modp_iNTT2_ext_1_fu_852_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((1'b0 == ap_block_state64_on_subcall_done) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign MAX_BL_SMALL_address0 = zext_ln2927_fu_907_p1;

assign MAX_BL_SMALL_address1 = zext_ln2926_fu_896_p1;

assign add_ln160131_fu_2472_p2 = (add_ln1601_fu_2467_p2 + trunc_ln3012_reg_3996);

assign add_ln1601_3_fu_2485_p2 = (shl_ln90_fu_2477_p3 + empty_reg_3381);

assign add_ln1601_4_fu_2919_p2 = ($signed(add_ln2936_1_reg_3502) + $signed(sext_ln1601_fu_2915_p1));

assign add_ln1601_5_fu_2937_p2 = (shl_ln1601_1_fu_2929_p3 + empty_reg_3381);

assign add_ln1601_6_fu_2924_p2 = (add_ln1601_4_fu_2919_p2 + trunc_ln3012_2_reg_4087);

assign add_ln1601_fu_2467_p2 = ($signed(trunc_ln2936_1_reg_3491) + $signed(sext_ln1601_1_fu_2463_p1));

assign add_ln1621_3_fu_2617_p2 = (shl_ln94_fu_2609_p3 + empty_reg_3381);

assign add_ln1621_4_fu_3056_p2 = (trunc_ln3033_fu_3052_p1 + zext_ln3009_reg_3886);

assign add_ln1621_5_fu_3069_p2 = (shl_ln1621_1_fu_3061_p3 + empty_reg_3381);

assign add_ln1621_fu_2604_p2 = (trunc_ln3020_fu_2600_p1 + zext_ln3009_reg_3886);

assign add_ln2918_fu_1002_p2 = (trunc_ln2935_1_fu_988_p3 + empty_fu_912_p1);

assign add_ln2927_fu_901_p2 = (depth + 4'd1);

assign add_ln2936_1_fu_1044_p2 = (trunc_ln2936_1_fu_1022_p3 + trunc_ln2936_2_fu_1034_p1);

assign add_ln2936_fu_1038_p2 = (shl_ln2936_2_fu_1014_p3 + trunc_ln2936_fu_1030_p1);

assign add_ln2937_fu_1064_p2 = (add_ln2936_1_fu_1044_p2 + trunc_ln2936_2_fu_1034_p1);

assign add_ln2938_fu_1092_p2 = (add_ln2937_fu_1064_p2 + trunc_ln2938_fu_1088_p1);

assign add_ln2939_fu_1112_p2 = (add_ln2938_fu_1092_p2 + trunc_ln2938_fu_1088_p1);

assign add_ln2949_1_fu_1631_p2 = (trunc_ln2949_fu_1627_p1 + add_ln2949_reg_3720);

assign add_ln2949_3_fu_1883_p2 = (trunc_ln2949_1_reg_3772 + zext_ln2946_1_reg_3650);

assign add_ln2949_5_fu_1915_p2 = (zext_ln2946_1_reg_3650 + add_ln2936_1_reg_3502);

assign add_ln2949_6_fu_1934_p2 = (trunc_ln2949_2_fu_1930_p1 + add_ln2949_5_reg_3792);

assign add_ln2949_8_fu_2052_p2 = (trunc_ln2949_3_fu_2048_p1 + add_ln2949_9_reg_3826);

assign add_ln2949_9_fu_2020_p2 = (zext_ln2946_1_reg_3650 + trunc_ln2935_reg_3473);

assign add_ln2949_fu_1612_p2 = (zext_ln2946_1_reg_3650 + trunc_ln2936_1_reg_3491);

assign add_ln2957_2_fu_1668_p2 = (zext_ln1587_reg_3440 + idx_reg_509);

assign add_ln2958_1_fu_1685_p2 = (shl_ln85_fu_1677_p3 + empty_reg_3381);

assign add_ln2958_fu_1673_p2 = (trunc_ln2958_reg_3739 + add_ln2939_reg_3530);

assign add_ln2963_1_fu_1878_p2 = (zext_ln2917_reg_3460 + idx177_reg_531);

assign add_ln2966_1_fu_1819_p2 = (shl_ln2966_1_fu_1811_p3 + empty_reg_3381);

assign add_ln2966_fu_1806_p2 = (shl_ln88_fu_1798_p3 + add_ln2939_reg_3530);

assign add_ln2967_1_fu_1858_p2 = (shl_ln89_fu_1850_p3 + empty_reg_3381);

assign add_ln2967_fu_1845_p2 = (or_ln2967_fu_1839_p2 + add_ln2939_reg_3530);

assign add_ln2975_2_fu_1971_p2 = (zext_ln1587_reg_3440 + idx179_reg_553);

assign add_ln2976_1_fu_2000_p2 = (shl_ln97_fu_1992_p3 + empty_reg_3381);

assign add_ln2976_fu_1988_p2 = (trunc_ln2976_reg_3811 + add_ln2939_reg_3530);

assign add_ln2981_1_fu_2141_p2 = (zext_ln2917_reg_3460 + idx181_reg_575);

assign add_ln2984_1_fu_2082_p2 = (shl_ln2984_1_fu_2074_p3 + empty_reg_3381);

assign add_ln2984_fu_2069_p2 = (shl_ln103_fu_2061_p3 + add_ln2939_reg_3530);

assign add_ln2985_1_fu_2121_p2 = (shl_ln104_fu_2113_p3 + empty_reg_3381);

assign add_ln2985_fu_2108_p2 = (or_ln2985_fu_2102_p2 + add_ln2939_reg_3530);

assign add_ln3012_2_fu_3224_p2 = (trunc_ln3012_3_fu_3220_p1 + add_ln3012_3_reg_4092);

assign add_ln3012_3_fu_2911_p2 = (zext_ln3009_2_reg_3900 + trunc_ln2935_reg_3473);

assign add_ln3012_fu_2865_p2 = (trunc_ln3012_1_reg_4054 + zext_ln3009_2_reg_3900);

assign add_ln3020_1_fu_2641_p2 = (zext_ln1587_reg_3440 + idx183_reg_650);

assign add_ln3020_fu_2646_p2 = (x_assign_cast26_reg_3874 + indvars_iv62_reg_628);

assign add_ln3021_1_fu_2725_p2 = (shl_ln95_fu_2717_p3 + empty_reg_3381);

assign add_ln3021_fu_2713_p2 = (trunc_ln3021_reg_4026 + add_ln2939_reg_3530);

assign add_ln3024_1_fu_2860_p2 = (zext_ln2917_reg_3460 + idx185_reg_693);

assign add_ln3028_1_fu_2801_p2 = (shl_ln3028_1_fu_2793_p3 + empty_reg_3381);

assign add_ln3028_fu_2788_p2 = (shl_ln92_fu_2780_p3 + add_ln2939_reg_3530);

assign add_ln3029_1_fu_2840_p2 = (shl_ln93_fu_2832_p3 + empty_reg_3381);

assign add_ln3029_fu_2827_p2 = (or_ln3029_fu_2821_p2 + add_ln2939_reg_3530);

assign add_ln3033_1_fu_3121_p2 = (zext_ln1587_reg_3440 + idx187_reg_726);

assign add_ln3033_fu_3126_p2 = (x_assign_cast26_reg_3874 + indvars_iv_reg_704);

assign add_ln3035_1_fu_3106_p2 = (shl_ln102_fu_3098_p3 + empty_reg_3381);

assign add_ln3035_fu_3093_p2 = (trunc_ln3035_fu_3089_p1 + add_ln2939_reg_3530);

assign add_ln3038_1_fu_3336_p2 = (zext_ln2917_reg_3460 + idx189_reg_769);

assign add_ln3042_1_fu_3267_p2 = (shl_ln3042_1_fu_3259_p3 + empty_reg_3381);

assign add_ln3042_fu_3254_p2 = (shl_ln100_fu_3246_p3 + add_ln2939_reg_3530);

assign add_ln3043_1_fu_3306_p2 = (shl_ln101_fu_3298_p3 + empty_reg_3381);

assign add_ln3043_fu_3293_p2 = (or_ln3043_fu_3287_p2 + add_ln2939_reg_3530);

assign add_ln685_14_fu_2558_p2 = (add_ln685_fu_2552_p2 + grp_fu_864_p2);

assign add_ln685_16_fu_3004_p2 = (w_60_fu_2969_p2 + zext_ln1598_1_fu_3000_p1);

assign add_ln685_17_fu_3010_p2 = (add_ln685_16_fu_3004_p2 + grp_fu_864_p2);

assign add_ln685_fu_2552_p2 = (w_fu_2517_p2 + zext_ln1598_fu_2548_p1);

assign add_ln757_4_fu_1743_p2 = (zext_ln2957_fu_1727_p1 + grp_modp_montymul_fu_289_p_dout0);

assign add_ln757_fu_2396_p2 = (zext_ln757_fu_2392_p1 + grp_modp_montymul_fu_289_p_dout0);

assign and_ln1602_1_fu_2990_p2 = (select_ln1602_1_fu_2982_p3 & reg_879);

assign and_ln1602_fu_2538_p2 = (select_ln1602_fu_2530_p3 & reg_879);

assign and_ln1621_1_fu_3145_p2 = (z_117_reg_606 & sext_ln1621_1_fu_3141_p1);

assign and_ln1621_fu_2665_p2 = (z_117_reg_606 & sext_ln1621_fu_2661_p1);

assign and_ln685_6_fu_2348_p2 = (select_ln685_8_fu_2340_p3 & reg_879);

assign and_ln685_7_fu_2580_p2 = (select_ln685_9_fu_2572_p3 & reg_879);

assign and_ln685_8_fu_3032_p2 = (select_ln685_10_fu_3024_p3 & reg_879);

assign and_ln685_fu_1590_p2 = (select_ln685_fu_1582_p3 & reg_879);

assign and_ln697_1_fu_3172_p2 = (select_ln697_2_fu_3164_p3 & reg_879);

assign and_ln697_fu_2692_p2 = (select_ln697_fu_2684_p3 & reg_879);

assign and_ln757_4_fu_1717_p2 = (select_ln757_4_fu_1709_p3 & reg_879);

assign and_ln757_fu_2382_p2 = (select_ln757_fu_2374_p3 & reg_879);

assign and_ln781_fu_2437_p2 = (u_131_reg_3864 & trunc_ln779_fu_2422_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state15_on_subcall_done = ((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b0) & (in_ntt == 1'd0));
end

always @ (*) begin
    ap_block_state19_on_subcall_done = ((grp_modp_iNTT2_ext_1_fu_852_ap_done == 1'b0) & (in_ntt == 1'd1));
end

always @ (*) begin
    ap_block_state22_on_subcall_done = ((grp_modp_NTT2_ext_1_fu_839_ap_done == 1'b0) & (in_ntt == 1'd0));
end

always @ (*) begin
    ap_block_state26_on_subcall_done = ((grp_modp_iNTT2_ext_1_fu_852_ap_done == 1'b0) & (in_ntt == 1'd1));
end

always @ (*) begin
    ap_block_state30_on_subcall_done = ((grp_modp_iNTT2_ext_1_fu_852_ap_done == 1'b0) & (out_ntt == 1'd0));
end

always @ (*) begin
    ap_block_state64_on_subcall_done = ((grp_modp_iNTT2_ext_1_fu_852_ap_done == 1'b0) & (out_ntt == 1'd0));
end

assign compare_n_to_0_fu_1152_p2 = ((trunc_ln2940_fu_1136_p1 == 61'd0) ? 1'b1 : 1'b0);

assign compare_src_dst_fu_1146_p2 = ((fs_fu_996_p2 > data) ? 1'b1 : 1'b0);

assign empty_308_fu_1167_p1 = data[1:0];

assign empty_309_fu_1369_p1 = empty_307_fu_182[1:0];

assign empty_310_fu_1373_p1 = empty_307_fu_182[13:0];

assign empty_311_fu_1383_p2 = (index_ptr_cast_fu_1377_p2 + empty_reg_3381);

assign empty_312_fu_1403_p2 = (tmp1_reg_3583 + empty_309_fu_1369_p1);

assign empty_313_fu_1310_p2 = vla1_q0 >> p_cast22_fu_1306_p1;

assign empty_314_fu_1316_p1 = empty_313_fu_1310_p2[7:0];

assign empty_315_fu_1408_p2 = (index_ptr_cast_fu_1377_p2 + add_ln2918_reg_3479);

assign empty_316_fu_1327_p2 = 4'd1 << p_cast23_fu_1324_p1;

assign empty_317_fu_1334_p2 = p_cast6_cast_fu_1320_p1 << p_cast22_fu_1306_p1;

assign empty_318_fu_1345_p2 = ((index_ptr_fu_1294_p2 == 64'd0) ? 1'b1 : 1'b0);

assign empty_319_fu_1158_p1 = data[1:0];

assign empty_320_fu_1185_p1 = index_ptr53_fu_178[13:0];

assign empty_321_fu_1189_p1 = index_ptr53_fu_178[1:0];

assign empty_322_fu_1193_p2 = (empty_320_fu_1185_p1 + empty_reg_3381);

assign empty_323_fu_1213_p2 = (empty_321_fu_1189_p1 + empty_319_reg_3571);

assign empty_324_fu_1255_p2 = vla1_q0 >> p_cast24_fu_1251_p1;

assign empty_325_fu_1261_p1 = empty_324_fu_1255_p2[7:0];

assign empty_326_fu_1218_p2 = (empty_320_fu_1185_p1 + add_ln2918_reg_3479);

assign empty_327_fu_1272_p2 = 4'd1 << p_cast25_fu_1269_p1;

assign empty_328_fu_1279_p2 = p_cast11_cast_fu_1265_p1 << p_cast24_fu_1251_p1;

assign empty_329_fu_1239_p2 = ((index_increment_fu_1233_p2 == shl_ln2940_reg_3551) ? 1'b1 : 1'b0);

assign empty_fu_912_p1 = data[13:0];

assign fs_fu_996_p2 = (shl_ln_fu_976_p3 + data);

assign gm_fu_1078_p2 = (shl_ln79_fu_1070_p3 + empty_fu_912_p1);

assign grp_fu_864_p2 = (grp_modp_montymul_fu_289_p_dout0 - zext_ln1584_reg_3934);

assign grp_fu_869_p4 = {{vla1_q1[31:30]}};

assign grp_modp_NTT2_ext_1_fu_839_ap_start = grp_modp_NTT2_ext_1_fu_839_ap_start_reg;

assign grp_modp_iNTT2_ext_1_fu_852_ap_start = grp_modp_iNTT2_ext_1_fu_852_ap_start_reg;

assign grp_modp_mkgm2_1_fu_824_ap_start = grp_modp_mkgm2_1_fu_824_ap_start_reg;

assign grp_modp_montymul_fu_289_p_din1 = grp_modp_montymul_fu_797_a;

assign grp_modp_montymul_fu_289_p_din2 = grp_modp_montymul_fu_797_b;

assign grp_modp_montymul_fu_289_p_din3 = grp_modp_montymul_fu_797_p;

assign grp_modp_montymul_fu_289_p_din4 = grp_modp_montymul_fu_797_p0i;

assign grp_zint_rebuild_CRT_1_fu_780_ap_start = grp_zint_rebuild_CRT_1_fu_780_ap_start_reg;

assign i_15_fu_2431_p2 = (i_reg_586 + 32'd1);

assign icmp_ln1597_1_fu_2963_p2 = ((u_205_reg_738 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln1597_fu_2511_p2 = ((u_reg_662 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln2946_fu_1436_p2 = ((u_132_fu_186 == u_201_reg_3432) ? 1'b1 : 1'b0);

assign icmp_ln2957_fu_1616_p2 = ((v_reg_498 == n_reg_3415) ? 1'b1 : 1'b0);

assign icmp_ln2963_fu_1779_p2 = ((v_34_reg_520 == trunc_ln_reg_3424) ? 1'b1 : 1'b0);

assign icmp_ln2975_fu_1919_p2 = ((v_38_reg_542 == n_reg_3415) ? 1'b1 : 1'b0);

assign icmp_ln2981_fu_2037_p2 = ((v_44_reg_564 == trunc_ln_reg_3424) ? 1'b1 : 1'b0);

assign icmp_ln3009_fu_2209_p2 = ((u_133_fu_190 < tlen_reg_3455) ? 1'b1 : 1'b0);

assign icmp_ln3020_fu_2448_p2 = ((v_33_reg_638 == n_reg_3415) ? 1'b1 : 1'b0);

assign icmp_ln3024_fu_2761_p2 = ((v_36_reg_682 == trunc_ln_reg_3424) ? 1'b1 : 1'b0);

assign icmp_ln3033_fu_2896_p2 = ((v_40_reg_714 == n_reg_3415) ? 1'b1 : 1'b0);

assign icmp_ln3038_fu_3209_p2 = ((v_42_reg_758 == trunc_ln_reg_3424) ? 1'b1 : 1'b0);

assign icmp_ln779_fu_2426_p2 = ((shl_ln779_fu_2416_p2 > x_assign_93_cast_reg_3869) ? 1'b1 : 1'b0);

assign icmp_ln781_fu_2442_p2 = ((and_ln781_fu_2437_p2 == 8'd0) ? 1'b1 : 1'b0);

assign igm_fu_1106_p2 = (shl_ln80_fu_1098_p3 + empty_fu_912_p1);

assign index_increment_fu_1233_p2 = (index_ptr53_fu_178 + 64'd1);

assign index_ptr_cast_fu_1377_p2 = ($signed(empty_310_fu_1373_p1) + $signed(14'd16383));

assign index_ptr_fu_1294_p2 = ($signed(empty_307_fu_182) + $signed(64'd18446744073709551615));

assign lshr_ln1601_1_fu_2942_p4 = {{add_ln1601_5_fu_2937_p2[13:2]}};

assign lshr_ln1621_3_fu_2622_p4 = {{add_ln1621_3_fu_2617_p2[13:2]}};

assign lshr_ln1621_4_fu_3074_p4 = {{add_ln1621_5_fu_3069_p2[13:2]}};

assign lshr_ln2958_1_fu_1690_p4 = {{add_ln2958_1_fu_1685_p2[13:2]}};

assign lshr_ln2976_1_fu_2005_p4 = {{add_ln2976_1_fu_2000_p2[13:2]}};

assign lshr_ln40_fu_1824_p4 = {{add_ln2966_1_fu_1819_p2[13:2]}};

assign lshr_ln41_fu_1863_p4 = {{add_ln2967_1_fu_1858_p2[13:2]}};

assign lshr_ln42_fu_1900_p4 = {{x_43_fu_1895_p2[13:2]}};

assign lshr_ln43_fu_2490_p4 = {{add_ln1601_3_fu_2485_p2[13:2]}};

assign lshr_ln44_fu_2806_p4 = {{add_ln3028_1_fu_2801_p2[13:2]}};

assign lshr_ln45_fu_2845_p4 = {{add_ln3029_1_fu_2840_p2[13:2]}};

assign lshr_ln46_fu_2881_p4 = {{x_49_fu_2876_p2[13:2]}};

assign lshr_ln47_fu_2730_p4 = {{add_ln3021_1_fu_2725_p2[13:2]}};

assign lshr_ln48_fu_1952_p4 = {{x_50_fu_1947_p2[13:2]}};

assign lshr_ln49_fu_3272_p4 = {{add_ln3042_1_fu_3267_p2[13:2]}};

assign lshr_ln50_fu_3311_p4 = {{add_ln3043_1_fu_3306_p2[13:2]}};

assign lshr_ln53_fu_2087_p4 = {{add_ln2984_1_fu_2082_p2[13:2]}};

assign lshr_ln54_fu_2126_p4 = {{add_ln2985_1_fu_2121_p2[13:2]}};

assign lshr_ln55_fu_2158_p4 = {{x_56_fu_2153_p2[13:2]}};

assign lshr_ln_fu_1649_p4 = {{x_fu_1644_p2[13:2]}};

assign mul_ln2935_fu_966_p0 = mul_ln2935_fu_966_p00;

assign mul_ln2935_fu_966_p00 = MAX_BL_SMALL_q0;

assign mul_ln2935_fu_966_p1 = {{n_fu_920_p2[61:1]}};

assign mul_ln656_14_fu_2232_p0 = sext_ln1584_fu_2218_p1;

assign mul_ln656_14_fu_2232_p1 = zext_ln656_4_fu_2228_p1;

assign mul_ln656_fu_1469_p0 = sext_ln2948_fu_1455_p1;

assign mul_ln656_fu_1469_p1 = zext_ln656_fu_1465_p1;

assign mul_ln657_14_fu_2250_p0 = sext_ln1584_fu_2218_p1;

assign mul_ln657_fu_1487_p0 = sext_ln2948_fu_1455_p1;

assign mul_ln658_14_fu_2268_p0 = sext_ln1584_reg_3914;

assign mul_ln658_fu_1505_p0 = sext_ln2948_reg_3688;

assign mul_ln659_5_fu_2283_p0 = sext_ln1584_reg_3914;

assign mul_ln659_fu_1520_p0 = sext_ln2948_reg_3688;

assign n_fu_920_p2 = 64'd1 << zext_ln2924_fu_916_p1;

assign or_ln2967_fu_1839_p2 = (shl_ln88_fu_1798_p3 | 12'd1);

assign or_ln2985_fu_2102_p2 = (shl_ln103_fu_2061_p3 | 12'd1);

assign or_ln3029_fu_2821_p2 = (shl_ln92_fu_2780_p3 | 12'd1);

assign or_ln3043_fu_3287_p2 = (shl_ln100_fu_3246_p3 | 12'd1);

assign out_ntt_read_read_fu_200_p2 = out_ntt;

assign p0i_4_fu_2300_p0 = (31'd2 - mul_ln659_5_fu_2283_p2);

assign p0i_4_fu_2300_p1 = ($signed(31'd0) - $signed(y_68_fu_2278_p2));

assign p0i_fu_1537_p0 = (31'd2 - mul_ln659_fu_1520_p2);

assign p0i_fu_1537_p1 = ($signed(31'd0) - $signed(y_64_fu_1515_p2));

assign p_cast11_cast_fu_1265_p1 = empty_325_fu_1261_p1;

assign p_cast12_cast_fu_1286_p1 = tmp_169_reg_3599;

assign p_cast22_fu_1306_p1 = tmp_165_fu_1299_p3;

assign p_cast23_fu_1324_p1 = empty_312_reg_3636;

assign p_cast24_fu_1251_p1 = tmp_168_fu_1244_p3;

assign p_cast25_fu_1269_p1 = empty_323_reg_3593;

assign p_cast4_cast_fu_1398_p1 = tmp_164_fu_1388_p4;

assign p_cast6_cast_fu_1320_p1 = empty_314_fu_1316_p1;

assign p_cast7_cast_fu_1341_p1 = tmp_166_reg_3642;

assign p_cast9_cast_fu_1208_p1 = tmp_167_fu_1198_p4;

assign r_12_fu_2402_p4 = {{add_ln757_fu_2396_p2[31:1]}};

assign select_ln1602_1_fu_2982_p3 = ((tmp_183_fu_2974_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln1602_fu_2530_p3 = ((tmp_180_fu_2522_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_10_fu_3024_p3 = ((tmp_184_fu_3016_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_8_fu_2340_p3 = ((tmp_179_fu_2332_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_9_fu_2572_p3 = ((tmp_181_fu_2564_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_fu_1582_p3 = ((tmp_178_fu_1574_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln697_2_fu_3164_p3 = ((tmp_185_fu_3156_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln697_fu_2684_p3 = ((tmp_182_fu_2676_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln757_4_fu_1709_p3 = ((trunc_ln757_fu_1705_p1[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln757_fu_2374_p3 = ((trunc_ln735_fu_2370_p1[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign sext_ln1584_fu_2218_p0 = PRIMES_p_q0;

assign sext_ln1584_fu_2218_p1 = sext_ln1584_fu_2218_p0;

assign sext_ln1598_1_fu_2996_p1 = $signed(and_ln1602_1_fu_2990_p2);

assign sext_ln1598_fu_2544_p1 = $signed(and_ln1602_fu_2538_p2);

assign sext_ln1601_1_fu_2463_p1 = u_reg_662;

assign sext_ln1601_fu_2915_p1 = u_205_reg_738;

assign sext_ln1621_1_fu_3141_p1 = $signed(sub_ln1621_1_fu_3135_p2);

assign sext_ln1621_fu_2661_p1 = $signed(sub_ln1621_fu_2655_p2);

assign sext_ln2948_fu_1455_p0 = PRIMES_p_q0;

assign sext_ln2948_fu_1455_p1 = sext_ln2948_fu_1455_p0;

assign sext_ln2957_fu_1723_p1 = $signed(and_ln757_4_fu_1717_p2);

assign sext_ln685_6_fu_2354_p1 = $signed(and_ln685_6_fu_2348_p2);

assign sext_ln685_7_fu_2586_p1 = $signed(and_ln685_7_fu_2580_p2);

assign sext_ln685_8_fu_3038_p1 = $signed(and_ln685_8_fu_3032_p2);

assign sext_ln685_fu_1596_p1 = $signed(and_ln685_fu_1590_p2);

assign sext_ln697_1_fu_3178_p1 = $signed(and_ln697_1_fu_3172_p2);

assign sext_ln697_fu_2698_p1 = $signed(and_ln697_fu_2692_p2);

assign sext_ln757_fu_2388_p1 = $signed(and_ln757_fu_2382_p2);

assign shl_ln100_fu_3246_p3 = {{trunc_ln3042_fu_3242_p1}, {1'd0}};

assign shl_ln101_fu_3298_p3 = {{add_ln3043_fu_3293_p2}, {2'd0}};

assign shl_ln102_fu_3098_p3 = {{add_ln3035_fu_3093_p2}, {2'd0}};

assign shl_ln103_fu_2061_p3 = {{trunc_ln2984_fu_2057_p1}, {1'd0}};

assign shl_ln104_fu_2113_p3 = {{add_ln2985_fu_2108_p2}, {2'd0}};

assign shl_ln1601_1_fu_2929_p3 = {{add_ln1601_6_fu_2924_p2}, {2'd0}};

assign shl_ln1621_1_fu_3061_p3 = {{add_ln1621_4_fu_3056_p2}, {2'd0}};

assign shl_ln2936_1_fu_1050_p3 = {{add_ln2936_1_fu_1044_p2}, {2'd0}};

assign shl_ln2936_2_fu_1014_p3 = {{mul_ln2935_fu_966_p2}, {1'd0}};

assign shl_ln2936_fu_1008_p2 = zext_ln1587_fu_946_p1 << zext_ln2924_fu_916_p1;

assign shl_ln2940_fu_1140_p2 = shl_ln2936_fu_1008_p2 << 64'd3;

assign shl_ln2949_1_fu_1887_p3 = {{add_ln2949_3_fu_1883_p2}, {2'd0}};

assign shl_ln2949_2_fu_1939_p3 = {{add_ln2949_6_fu_1934_p2}, {2'd0}};

assign shl_ln2949_3_fu_2146_p3 = {{add_ln2949_8_reg_3844}, {2'd0}};

assign shl_ln2966_1_fu_1811_p3 = {{add_ln2966_fu_1806_p2}, {2'd0}};

assign shl_ln2984_1_fu_2074_p3 = {{add_ln2984_fu_2069_p2}, {2'd0}};

assign shl_ln3012_1_fu_3229_p3 = {{add_ln3012_2_fu_3224_p2}, {2'd0}};

assign shl_ln3028_1_fu_2793_p3 = {{add_ln3028_fu_2788_p2}, {2'd0}};

assign shl_ln3042_1_fu_3259_p3 = {{add_ln3042_fu_3254_p2}, {2'd0}};

assign shl_ln685_fu_2320_p2 = z_101_fu_2314_p2 << 32'd1;

assign shl_ln779_fu_2416_p2 = 32'd1 << i_reg_586;

assign shl_ln79_fu_1070_p3 = {{add_ln2937_fu_1064_p2}, {2'd0}};

assign shl_ln80_fu_1098_p3 = {{add_ln2938_fu_1092_p2}, {2'd0}};

assign shl_ln81_fu_1118_p3 = {{add_ln2939_fu_1112_p2}, {2'd0}};

assign shl_ln82_fu_1556_p3 = {{sub_ln685_5_fu_1551_p2}, {1'd0}};

assign shl_ln83_fu_1731_p3 = {{add_ln2949_reg_3720}, {2'd0}};

assign shl_ln84_fu_1636_p3 = {{add_ln2949_1_fu_1631_p2}, {2'd0}};

assign shl_ln85_fu_1677_p3 = {{add_ln2958_fu_1673_p2}, {2'd0}};

assign shl_ln86_fu_1763_p3 = {{u_132_fu_186}, {2'd0}};

assign shl_ln87_fu_2745_p3 = {{u_133_fu_190}, {2'd0}};

assign shl_ln88_fu_1798_p3 = {{trunc_ln2966_fu_1794_p1}, {1'd0}};

assign shl_ln89_fu_1850_p3 = {{add_ln2967_fu_1845_p2}, {2'd0}};

assign shl_ln90_fu_2477_p3 = {{add_ln160131_fu_2472_p2}, {2'd0}};

assign shl_ln91_fu_2869_p3 = {{add_ln3012_reg_4074}, {2'd0}};

assign shl_ln92_fu_2780_p3 = {{trunc_ln3028_fu_2776_p1}, {1'd0}};

assign shl_ln93_fu_2832_p3 = {{add_ln3029_fu_2827_p2}, {2'd0}};

assign shl_ln94_fu_2609_p3 = {{add_ln1621_fu_2604_p2}, {2'd0}};

assign shl_ln95_fu_2717_p3 = {{add_ln3021_fu_2713_p2}, {2'd0}};

assign shl_ln96_fu_1976_p3 = {{add_ln2949_5_reg_3792}, {2'd0}};

assign shl_ln97_fu_1992_p3 = {{add_ln2976_fu_1988_p2}, {2'd0}};

assign shl_ln98_fu_3197_p3 = {{add_ln3012_3_reg_4092}, {2'd0}};

assign shl_ln99_fu_2024_p3 = {{add_ln2949_9_fu_2020_p2}, {2'd0}};

assign shl_ln_fu_976_p3 = {{mul_ln2935_fu_966_p2}, {3'd0}};

assign sub_fu_1356_p2 = ($signed(logn) + $signed(32'd4294967295));

assign sub_ln1621_1_fu_3135_p2 = (3'd0 - zext_ln1621_6_fu_3131_p1);

assign sub_ln1621_fu_2655_p2 = (3'd0 - zext_ln1621_4_fu_2651_p1);

assign sub_ln685_4_fu_2326_p2 = (shl_ln685_fu_2320_p2 - zext_ln1584_fu_2306_p1);

assign sub_ln685_5_fu_1551_p2 = (24'd0 - trunc_ln2948_reg_3683);

assign sub_ln685_fu_1568_p2 = (zext_ln685_fu_1564_p1 - zext_ln2948_fu_1543_p1);

assign sub_ln697_2_fu_3151_p2 = (x_61_reg_4112 - and_ln1621_1_fu_3145_p2);

assign sub_ln697_fu_2671_p2 = (x_60_reg_4015 - and_ln1621_fu_2665_p2);

assign t1_fu_1126_p2 = (shl_ln81_fu_1118_p3 + empty_fu_912_p1);

assign tmp1_fu_1171_p2 = ($signed(empty_308_fu_1167_p1) + $signed(2'd3));

assign tmp_164_fu_1388_p4 = {{empty_311_fu_1383_p2[13:2]}};

assign tmp_165_fu_1299_p3 = {{empty_312_reg_3636}, {3'd0}};

assign tmp_167_fu_1198_p4 = {{empty_322_fu_1193_p2[13:2]}};

assign tmp_168_fu_1244_p3 = {{empty_323_reg_3593}, {3'd0}};

assign tmp_178_fu_1574_p3 = sub_ln685_fu_1568_p2[32'd31];

assign tmp_179_fu_2332_p3 = sub_ln685_4_fu_2326_p2[32'd31];

assign tmp_180_fu_2522_p3 = w_fu_2517_p2[32'd31];

assign tmp_181_fu_2564_p3 = add_ln685_14_fu_2558_p2[32'd31];

assign tmp_182_fu_2676_p3 = sub_ln697_fu_2671_p2[32'd31];

assign tmp_183_fu_2974_p3 = w_60_fu_2969_p2[32'd31];

assign tmp_184_fu_3016_p3 = add_ln685_17_fu_3010_p2[32'd31];

assign tmp_185_fu_3156_p3 = sub_ln697_2_fu_3151_p2[32'd31];

assign trunc_ln1584_fu_2214_p0 = PRIMES_p_q0;

assign trunc_ln1584_fu_2214_p1 = trunc_ln1584_fu_2214_p0[23:0];

assign trunc_ln2935_1_fu_988_p3 = {{trunc_ln2935_2_fu_984_p1}, {3'd0}};

assign trunc_ln2935_2_fu_984_p1 = mul_ln2935_fu_966_p2[10:0];

assign trunc_ln2935_fu_972_p1 = mul_ln2935_fu_966_p2[11:0];

assign trunc_ln2936_1_fu_1022_p3 = {{trunc_ln2935_2_fu_984_p1}, {1'd0}};

assign trunc_ln2936_2_fu_1034_p1 = shl_ln2936_fu_1008_p2[11:0];

assign trunc_ln2936_fu_1030_p1 = shl_ln2936_fu_1008_p2[61:0];

assign trunc_ln2938_fu_1088_p1 = n_fu_920_p2[11:0];

assign trunc_ln2940_fu_1136_p1 = shl_ln2936_fu_1008_p2[60:0];

assign trunc_ln2948_fu_1451_p0 = PRIMES_p_q0;

assign trunc_ln2948_fu_1451_p1 = trunc_ln2948_fu_1451_p0[23:0];

assign trunc_ln2949_1_fu_1790_p1 = idx177_reg_531[11:0];

assign trunc_ln2949_2_fu_1930_p1 = idx179_reg_553[11:0];

assign trunc_ln2949_3_fu_2048_p1 = idx181_reg_575[11:0];

assign trunc_ln2949_fu_1627_p1 = idx_reg_509[11:0];

assign trunc_ln2958_fu_1664_p1 = v_reg_498[11:0];

assign trunc_ln2966_fu_1794_p1 = v_34_reg_520[10:0];

assign trunc_ln2976_fu_1967_p1 = v_38_reg_542[11:0];

assign trunc_ln2984_fu_2057_p1 = v_44_reg_564[10:0];

assign trunc_ln3012_1_fu_2772_p1 = idx185_reg_693[11:0];

assign trunc_ln3012_2_fu_2907_p1 = idx187_reg_726[11:0];

assign trunc_ln3012_3_fu_3220_p1 = idx189_reg_769[11:0];

assign trunc_ln3012_fu_2459_p1 = idx183_reg_650[11:0];

assign trunc_ln3020_fu_2600_p1 = indvars_iv62_reg_628[11:0];

assign trunc_ln3021_fu_2637_p1 = v_33_reg_638[11:0];

assign trunc_ln3028_fu_2776_p1 = v_36_reg_682[10:0];

assign trunc_ln3033_fu_3052_p1 = indvars_iv_reg_704[11:0];

assign trunc_ln3035_fu_3089_p1 = v_40_reg_714[11:0];

assign trunc_ln3042_fu_3242_p1 = v_42_reg_758[10:0];

assign trunc_ln735_fu_2370_p1 = grp_modp_montymul_fu_289_p_dout0[0:0];

assign trunc_ln757_fu_1705_p1 = grp_modp_montymul_fu_289_p_dout0[0:0];

assign trunc_ln779_fu_2422_p1 = shl_ln779_fu_2416_p2[7:0];

assign u_131_fu_2177_p2 = ($signed(u_201_reg_3432) + $signed(8'd255));

assign u_204_fu_2505_p2 = ($signed(u_reg_662) + $signed(9'd511));

assign u_206_fu_2957_p2 = ($signed(u_205_reg_738) + $signed(9'd511));

assign u_207_fu_3345_p2 = (u_133_fu_190 + 8'd1);

assign u_208_fu_1441_p2 = (u_132_fu_186 + 8'd1);

assign v_35_fu_1621_p2 = (v_reg_498 + 64'd1);

assign v_37_fu_1784_p2 = (v_34_reg_520 + 63'd1);

assign v_39_fu_2766_p2 = (v_36_reg_682 + 63'd1);

assign v_41_fu_2453_p2 = (v_33_reg_638 + 64'd1);

assign v_43_fu_1924_p2 = (v_38_reg_542 + 64'd1);

assign v_45_fu_3214_p2 = (v_42_reg_758 + 63'd1);

assign v_46_fu_2901_p2 = (v_40_reg_714 + 64'd1);

assign v_47_fu_2042_p2 = (v_44_reg_564 + 63'd1);

assign w_60_fu_2969_p2 = (vla1_q0 - zext_ln1584_reg_3934);

assign w_fu_2517_p2 = (vla1_q1 - zext_ln1584_reg_3934);

assign x_38_fu_1774_p2 = (zext_ln2963_fu_1770_p1 + empty_reg_3381);

assign x_42_fu_2756_p2 = (zext_ln3024_fu_2752_p1 + empty_reg_3381);

assign x_43_fu_1895_p2 = (shl_ln2949_1_fu_1887_p3 + empty_reg_3381);

assign x_49_fu_2876_p2 = (shl_ln91_fu_2869_p3 + empty_reg_3381);

assign x_50_fu_1947_p2 = (shl_ln2949_2_fu_1939_p3 + empty_reg_3381);

assign x_51_fu_3204_p2 = (shl_ln98_fu_3197_p3 + empty_reg_3381);

assign x_54_fu_2032_p2 = (shl_ln99_fu_2024_p3 + empty_reg_3381);

assign x_55_fu_3237_p2 = (shl_ln3012_1_fu_3229_p3 + empty_reg_3381);

assign x_56_fu_2153_p2 = (shl_ln2949_3_fu_2146_p3 + empty_reg_3381);

assign x_57_fu_1058_p2 = (shl_ln2936_1_fu_1050_p3 + empty_fu_912_p1);

assign x_58_fu_1738_p2 = (shl_ln83_fu_1731_p3 + empty_reg_3381);

assign x_59_fu_1983_p2 = (shl_ln96_fu_1976_p3 + empty_reg_3381);

assign x_60_fu_2594_p2 = (zext_ln685_10_fu_2590_p1 + add_ln685_14_fu_2558_p2);

assign x_61_fu_3046_p2 = (zext_ln685_11_fu_3042_p1 + add_ln685_17_fu_3010_p2);

assign x_assign_93_cast_fu_2182_p1 = u_131_fu_2177_p2;

assign x_assign_cast26_fu_2186_p1 = u_201_reg_3432;

assign x_fu_1644_p2 = (shl_ln84_fu_1636_p3 + empty_reg_3381);

assign y_60_fu_1481_p0 = (31'd2 - mul_ln656_fu_1469_p2);

assign y_60_fu_1481_p1 = zext_ln656_fu_1465_p1;

assign y_63_fu_1499_p0 = (31'd2 - mul_ln657_fu_1487_p2);

assign y_64_fu_1515_p0 = (31'd2 - mul_ln658_fu_1505_p2);

assign y_65_fu_2222_p2 = (24'd2 - trunc_ln1584_fu_2214_p1);

assign y_66_fu_2244_p0 = (31'd2 - mul_ln656_14_fu_2232_p2);

assign y_66_fu_2244_p1 = zext_ln656_4_fu_2228_p1;

assign y_67_fu_2262_p0 = (31'd2 - mul_ln657_14_fu_2250_p2);

assign y_68_fu_2278_p0 = (31'd2 - mul_ln658_14_fu_2268_p2);

assign y_fu_1459_p2 = (24'd2 - trunc_ln2948_fu_1451_p1);

assign z_101_fu_2314_p2 = ($signed(32'd2147483648) - $signed(zext_ln1584_fu_2306_p1));

assign z_104_fu_2362_p2 = (zext_ln685_9_fu_2358_p1 + sub_ln685_4_fu_2326_p2);

assign z_112_fu_2706_p2 = (zext_ln697_fu_2702_p1 + sub_ln697_fu_2671_p2);

assign z_114_fu_3186_p2 = (zext_ln697_1_fu_3182_p1 + sub_ln697_2_fu_3151_p2);

assign z_116_fu_1749_p4 = {{add_ln757_4_fu_1743_p2[31:1]}};

assign z_fu_1604_p2 = (zext_ln685_8_fu_1600_p1 + sub_ln685_fu_1568_p2);

assign zext_ln1584_2_fu_2310_p1 = p0i_4_reg_3927;

assign zext_ln1584_fu_2306_p1 = $unsigned(sext_ln1584_reg_3914);

assign zext_ln1587_1_fu_950_p1 = MAX_BL_SMALL_q1;

assign zext_ln1587_2_fu_2189_p1 = u_131_fu_2177_p2;

assign zext_ln1587_fu_946_p1 = MAX_BL_SMALL_q1;

assign zext_ln1598_1_fu_3000_p1 = $unsigned(sext_ln1598_1_fu_2996_p1);

assign zext_ln1598_fu_2548_p1 = $unsigned(sext_ln1598_fu_2544_p1);

assign zext_ln1601_1_fu_2952_p1 = lshr_ln1601_1_fu_2942_p4;

assign zext_ln1601_fu_2500_p1 = lshr_ln43_fu_2490_p4;

assign zext_ln1621_4_fu_2651_p1 = grp_fu_869_p4;

assign zext_ln1621_5_fu_3084_p1 = lshr_ln1621_4_fu_3074_p4;

assign zext_ln1621_6_fu_3131_p1 = grp_fu_869_p4;

assign zext_ln1621_fu_2632_p1 = lshr_ln1621_3_fu_2622_p4;

assign zext_ln2917_1_fu_958_p1 = MAX_BL_SMALL_q0;

assign zext_ln2917_fu_954_p1 = MAX_BL_SMALL_q0;

assign zext_ln2918_1_fu_1132_p1 = t1_fu_1126_p2;

assign zext_ln2918_fu_1084_p1 = gm_fu_1078_p2;

assign zext_ln2924_fu_916_p1 = logn;

assign zext_ln2926_fu_896_p1 = depth;

assign zext_ln2927_fu_907_p1 = add_ln2927_fu_901_p2;

assign zext_ln2946_1_fu_1432_p1 = u_132_fu_186;

assign zext_ln2946_fu_1426_p1 = u_132_fu_186;

assign zext_ln2948_1_fu_1547_p1 = p0i_reg_3701;

assign zext_ln2948_fu_1543_p1 = $unsigned(sext_ln2948_reg_3688);

assign zext_ln2957_fu_1727_p1 = $unsigned(sext_ln2957_fu_1723_p1);

assign zext_ln2958_1_fu_1700_p1 = lshr_ln2958_1_fu_1690_p4;

assign zext_ln2958_fu_1659_p1 = lshr_ln_fu_1649_p4;

assign zext_ln2963_fu_1770_p1 = shl_ln86_fu_1763_p3;

assign zext_ln2966_fu_1834_p1 = lshr_ln40_fu_1824_p4;

assign zext_ln2967_fu_1873_p1 = lshr_ln41_fu_1863_p4;

assign zext_ln2968_fu_1910_p1 = lshr_ln42_fu_1900_p4;

assign zext_ln2976_1_fu_2015_p1 = lshr_ln2976_1_fu_2005_p4;

assign zext_ln2976_fu_1962_p1 = lshr_ln48_fu_1952_p4;

assign zext_ln2984_fu_2097_p1 = lshr_ln53_fu_2087_p4;

assign zext_ln2985_fu_2136_p1 = lshr_ln54_fu_2126_p4;

assign zext_ln2986_fu_2168_p1 = lshr_ln55_fu_2158_p4;

assign zext_ln3009_1_fu_2200_p1 = u_133_fu_190;

assign zext_ln3009_2_fu_2205_p1 = u_133_fu_190;

assign zext_ln3009_fu_2193_p1 = u_131_fu_2177_p2;

assign zext_ln3021_fu_2740_p1 = lshr_ln47_fu_2730_p4;

assign zext_ln3024_fu_2752_p1 = shl_ln87_fu_2745_p3;

assign zext_ln3028_fu_2816_p1 = lshr_ln44_fu_2806_p4;

assign zext_ln3029_fu_2855_p1 = lshr_ln45_fu_2845_p4;

assign zext_ln3030_fu_2891_p1 = lshr_ln46_fu_2881_p4;

assign zext_ln3035_fu_3193_p1 = lshr_ln52_reg_4123;

assign zext_ln3042_fu_3282_p1 = lshr_ln49_fu_3272_p4;

assign zext_ln3043_fu_3321_p1 = lshr_ln50_fu_3311_p4;

assign zext_ln3044_fu_3341_p1 = lshr_ln51_reg_4161;

assign zext_ln656_4_fu_2228_p1 = y_65_fu_2222_p2;

assign zext_ln656_fu_1465_p1 = y_fu_1459_p2;

assign zext_ln685_10_fu_2590_p1 = $unsigned(sext_ln685_7_fu_2586_p1);

assign zext_ln685_11_fu_3042_p1 = $unsigned(sext_ln685_8_fu_3038_p1);

assign zext_ln685_8_fu_1600_p1 = $unsigned(sext_ln685_fu_1596_p1);

assign zext_ln685_9_fu_2358_p1 = $unsigned(sext_ln685_6_fu_2354_p1);

assign zext_ln685_fu_1564_p1 = shl_ln82_fu_1556_p3;

assign zext_ln697_1_fu_3182_p1 = $unsigned(sext_ln697_1_fu_3178_p1);

assign zext_ln697_fu_2702_p1 = $unsigned(sext_ln697_fu_2698_p1);

assign zext_ln757_11_fu_2412_p1 = r_12_fu_2402_p4;

assign zext_ln757_12_fu_1759_p1 = z_116_fu_1749_p4;

assign zext_ln757_fu_2392_p1 = $unsigned(sext_ln757_fu_2388_p1);

always @ (posedge ap_clk) begin
    zext_ln1587_reg_3440[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1587_1_reg_3448[8] <= 1'b0;
    zext_ln2917_reg_3460[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln2917_1_reg_3468[8] <= 1'b0;
    shl_ln2936_2_reg_3486[0] <= 1'b0;
    trunc_ln2936_1_reg_3491[0] <= 1'b0;
    zext_ln2918_reg_3519[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln2918_1_reg_3546[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    shl_ln2940_reg_3551[2:0] <= 3'b000;
    zext_ln2946_1_reg_3650[11:8] <= 4'b0000;
    zext_ln2948_reg_3708[31] <= 1'b0;
    zext_ln2948_1_reg_3714[31] <= 1'b0;
    zext_ln757_12_reg_3754[31] <= 1'b0;
    x_assign_93_cast_reg_3869[31:8] <= 24'b000000000000000000000000;
    x_assign_cast26_reg_3874[61:8] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln1587_2_reg_3880[8] <= 1'b0;
    zext_ln3009_reg_3886[11:8] <= 4'b0000;
    zext_ln3009_1_reg_3895[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln3009_2_reg_3900[11:8] <= 4'b0000;
    zext_ln1584_reg_3934[31] <= 1'b0;
    zext_ln1584_2_reg_3944[31] <= 1'b0;
    zext_ln757_11_reg_3956[31] <= 1'b0;
end

endmodule //solve_NTRU_make_fg_step_1
