Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 24 22:42:12 2025
| Host         : ws11-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 81 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.419        0.000                      0                 3764        0.044        0.000                      0                 3764        4.500        0.000                       0                   863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
board_clock  {0.000 5.000}      10.000          100.000         
stm_sys_clk  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clock         4.866        0.000                      0                   38        0.263        0.000                      0                   38        4.500        0.000                       0                    22  
stm_sys_clk         3.419        0.000                      0                 3565        0.044        0.000                      0                 3565        9.750        0.000                       0                   841  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  stm_sys_clk        stm_sys_clk              4.806        0.000                      0                  161       11.699        0.000                      0                  161  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clock
  To Clock:  board_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.987ns (42.775%)  route 2.658ns (57.225%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.569     5.090    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.132    led_display_memory/divider_reg[5]
    SLICE_X48Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.788    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.902    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.057    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.360 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.937    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.061 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.674     9.736    led_display_memory/clear
    SLICE_X49Y44         FDRE                                         r  led_display_memory/divider_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.451    14.792    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y44         FDRE (Setup_fdre_C_R)       -0.429    14.602    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.987ns (42.776%)  route 2.658ns (57.223%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.569     5.090    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.132    led_display_memory/divider_reg[5]
    SLICE_X48Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.788    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.902    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.057    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.360 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.937    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.061 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.674     9.735    led_display_memory/clear
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.451    14.792    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[12]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429    14.602    led_display_memory/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.987ns (42.776%)  route 2.658ns (57.223%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.569     5.090    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.132    led_display_memory/divider_reg[5]
    SLICE_X48Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.788    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.902    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.057    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.360 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.937    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.061 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.674     9.735    led_display_memory/clear
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.451    14.792    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[13]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429    14.602    led_display_memory/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.987ns (42.776%)  route 2.658ns (57.223%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.569     5.090    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.132    led_display_memory/divider_reg[5]
    SLICE_X48Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.788    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.902    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.057    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.360 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.937    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.061 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.674     9.735    led_display_memory/clear
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.451    14.792    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429    14.602    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.987ns (42.776%)  route 2.658ns (57.223%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.569     5.090    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.132    led_display_memory/divider_reg[5]
    SLICE_X48Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.788    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.902    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.057    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.360 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.937    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.061 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.674     9.735    led_display_memory/clear
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.451    14.792    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429    14.602    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 2.025ns (44.912%)  route 2.484ns (55.088%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.089    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.545     6.090    led_display_memory/divider_reg[0]
    SLICE_X48Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.670    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.232 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.054    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.357 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.934    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.058 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.540     9.598    led_display_memory/clear
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.450    14.791    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y41         FDRE (Setup_fdre_C_R)       -0.429    14.601    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 2.025ns (44.912%)  route 2.484ns (55.088%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.089    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.545     6.090    led_display_memory/divider_reg[0]
    SLICE_X48Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.670    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.232 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.054    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.357 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.934    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.058 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.540     9.598    led_display_memory/clear
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.450    14.791    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[5]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y41         FDRE (Setup_fdre_C_R)       -0.429    14.601    led_display_memory/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 2.025ns (44.912%)  route 2.484ns (55.088%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.089    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.545     6.090    led_display_memory/divider_reg[0]
    SLICE_X48Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.670    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.232 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.054    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.357 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.934    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.058 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.540     9.598    led_display_memory/clear
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.450    14.791    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y41         FDRE (Setup_fdre_C_R)       -0.429    14.601    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 2.025ns (44.912%)  route 2.484ns (55.088%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.089    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.545     6.090    led_display_memory/divider_reg[0]
    SLICE_X48Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.670    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.784    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.898    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.232 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.054    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.357 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.934    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.058 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.540     9.598    led_display_memory/clear
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.450    14.791    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y41         FDRE (Setup_fdre_C_R)       -0.429    14.601    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.987ns (44.124%)  route 2.516ns (55.876%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.569     5.090    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  led_display_memory/divider_reg[5]/Q
                         net (fo=2, routed)           0.586     6.132    led_display_memory/divider_reg[5]
    SLICE_X48Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.788 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.788    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  led_display_memory/digit_select_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.902    led_display_memory/digit_select_reg[1]_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  led_display_memory/digit_select_reg[1]_i_8/O[1]
                         net (fo=1, routed)           0.821     8.057    led_display_memory/digit_select_reg[1]_i_8_n_6
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.360 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.577     8.937    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X50Y41         LUT3 (Prop_lut3_I2_O)        0.124     9.061 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.532     9.593    led_display_memory/clear
    SLICE_X49Y42         FDRE                                         r  led_display_memory/divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.450    14.791    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y42         FDRE (Setup_fdre_C_R)       -0.429    14.601    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  led_display_memory/divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_display_memory/divider_reg[11]/Q
                         net (fo=2, routed)           0.119     1.708    led_display_memory/divider_reg[11]
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  led_display_memory/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    led_display_memory/divider_reg[8]_i_1_n_4
    SLICE_X49Y42         FDRE                                         r  led_display_memory/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.962    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.105     1.553    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.449    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  led_display_memory/divider_reg[15]/Q
                         net (fo=2, routed)           0.119     1.709    led_display_memory/divider_reg[15]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  led_display_memory/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    led_display_memory/divider_reg[12]_i_1_n_4
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.105     1.554    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_display_memory/divider_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    led_display_memory/divider_reg[3]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  led_display_memory/divider_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.816    led_display_memory/divider_reg[0]_i_2_n_4
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.962    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_display_memory/divider_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    led_display_memory/divider_reg[7]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  led_display_memory/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    led_display_memory/divider_reg[4]_i_1_n_4
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.962    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.105     1.553    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.185%)  route 0.190ns (47.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.190     1.802    led_display_memory/digit_select[0]
    SLICE_X50Y41         LUT5 (Prop_lut5_I3_O)        0.043     1.845 r  led_display_memory/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    led_display_memory/digit_select[1]_i_1_n_0
    SLICE_X50Y41         FDRE                                         r  led_display_memory/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  led_display_memory/digit_select_reg[1]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.131     1.579    led_display_memory/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.449    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  led_display_memory/divider_reg[14]/Q
                         net (fo=2, routed)           0.120     1.711    led_display_memory/divider_reg[14]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  led_display_memory/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    led_display_memory/divider_reg[12]_i_1_n_5
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.105     1.554    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.120     1.710    led_display_memory/divider_reg[10]
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  led_display_memory/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    led_display_memory/divider_reg[8]_i_1_n_5
    SLICE_X49Y42         FDRE                                         r  led_display_memory/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.962    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.105     1.553    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.120     1.710    led_display_memory/divider_reg[2]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  led_display_memory/divider_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.821    led_display_memory/divider_reg[0]_i_2_n_5
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.962    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.120     1.710    led_display_memory/divider_reg[6]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  led_display_memory/divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    led_display_memory/divider_reg[4]_i_1_n_5
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.962    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.105     1.553    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.449    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  led_display_memory/divider_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    led_display_memory/divider_reg[12]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.822 r  led_display_memory/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.822    led_display_memory/divider_reg[12]_i_1_n_7
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  led_display_memory/divider_reg[12]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.105     1.554    led_display_memory/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y41   led_display_memory/digit_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y41   led_display_memory/digit_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y40   led_display_memory/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y42   led_display_memory/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y42   led_display_memory/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y43   led_display_memory/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y43   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   led_display_memory/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   led_display_memory/divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   led_display_memory/divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   led_display_memory/divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y41   led_display_memory/digit_select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y41   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   led_display_memory/divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   led_display_memory/divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   led_display_memory/divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   led_display_memory/divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   led_display_memory/divider_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   led_display_memory/divider_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   led_display_memory/divider_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   led_display_memory/divider_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   led_display_memory/divider_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   led_display_memory/divider_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_pipeline_low_reg/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 1.762ns (23.240%)  route 5.820ns (76.760%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 15.937 - 11.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.551     5.441    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X34Y58         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.518     5.959 r  dp_0/fetch_r/rd_instruction_reg[15]/Q
                         net (fo=21, routed)          1.712     7.672    dp_0/fetch_r/rd_instruction_reg[15]_0[15]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.152     7.824 f  dp_0/fetch_r/stall_count[3]_i_4/O
                         net (fo=15, routed)          0.722     8.546    dp_0/fetch_r/stall_count[3]_i_4_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.348     8.894 f  dp_0/fetch_r/rd_reg_data1[15]_i_14/O
                         net (fo=1, routed)           0.847     9.741    dp_0/fetch_r/rd_reg_data1[15]_i_14_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  dp_0/fetch_r/rd_reg_data1[15]_i_7/O
                         net (fo=34, routed)          0.609    10.474    dp_0/decode_r/rd_instruction_reg[11]_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.598 r  dp_0/decode_r/stall_count[0]_i_13/O
                         net (fo=1, routed)           0.433    11.032    dp_0/decode_r/stall_count[0]_i_13_n_0
    SLICE_X36Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.156 r  dp_0/decode_r/stall_count[0]_i_10/O
                         net (fo=3, routed)           0.757    11.913    dp_0/fetch_r/rd_reg_write_index_reg[2]_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.037 f  dp_0/fetch_r/stall_count[0]_i_3/O
                         net (fo=2, routed)           0.574    12.610    dp_0/fetch_r/stall_count[0]_i_3_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.734 f  dp_0/fetch_r/stall_pipeline_low_i_2/O
                         net (fo=1, routed)           0.165    12.899    dp_0/fetch_r/stall_pipeline_low_i_2_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I3_O)        0.124    13.023 r  dp_0/fetch_r/stall_pipeline_low_i_1/O
                         net (fo=1, routed)           0.000    13.023    dp_0/hazard_detect/stall_pipeline_low_reg_0
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.427    15.937    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
                         clock pessimism              0.458    16.395    
                         clock uncertainty           -0.035    16.360    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.082    16.442    dp_0/hazard_detect/stall_pipeline_low_reg
  -------------------------------------------------------------------
                         required time                         16.442    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 1.638ns (21.979%)  route 5.814ns (78.021%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 15.939 - 11.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.551     5.441    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X34Y58         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.518     5.959 r  dp_0/fetch_r/rd_instruction_reg[15]/Q
                         net (fo=21, routed)          1.712     7.672    dp_0/fetch_r/rd_instruction_reg[15]_0[15]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.152     7.824 f  dp_0/fetch_r/stall_count[3]_i_4/O
                         net (fo=15, routed)          0.722     8.546    dp_0/fetch_r/stall_count[3]_i_4_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I2_O)        0.348     8.894 f  dp_0/fetch_r/rd_reg_data1[15]_i_14/O
                         net (fo=1, routed)           0.847     9.741    dp_0/fetch_r/rd_reg_data1[15]_i_14_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  dp_0/fetch_r/rd_reg_data1[15]_i_7/O
                         net (fo=34, routed)          0.609    10.474    dp_0/decode_r/rd_instruction_reg[11]_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.598 f  dp_0/decode_r/stall_count[0]_i_13/O
                         net (fo=1, routed)           0.433    11.032    dp_0/decode_r/stall_count[0]_i_13_n_0
    SLICE_X36Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.156 f  dp_0/decode_r/stall_count[0]_i_10/O
                         net (fo=3, routed)           0.757    11.913    dp_0/fetch_r/rd_reg_write_index_reg[2]_0
    SLICE_X30Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.037 r  dp_0/fetch_r/stall_count[0]_i_3/O
                         net (fo=2, routed)           0.733    12.770    dp_0/fetch_r/stall_count[0]_i_3_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.894 r  dp_0/fetch_r/stall_count[0]_i_1/O
                         net (fo=1, routed)           0.000    12.894    dp_0/hazard_detect/D[0]
    SLICE_X29Y67         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.429    15.939    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.397    
                         clock uncertainty           -0.035    16.362    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)        0.032    16.394    dp_0/hazard_detect/stall_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.394    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.896ns  (logic 1.172ns (19.877%)  route 4.724ns (80.123%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.434ns = ( 16.434 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    14.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.890 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.544    16.434    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.524    16.958 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.289    18.248    dp_0/decode_r/E[0]
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124    18.372 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.034    19.406    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.530 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.681    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    19.805 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.197    21.002    dp_0/Register_File_inst/rd_instruction_reg[10]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.276    21.278 r  dp_0/Register_File_inst/rd_reg_data1_reg[4]_i_1/O
                         net (fo=5, routed)           1.052    22.331    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][4]
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    25.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.511 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.524    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.537    26.849    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -22.331    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.887ns  (logic 1.172ns (19.907%)  route 4.715ns (80.093%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.434ns = ( 16.434 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    14.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.890 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.544    16.434    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.524    16.958 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.289    18.248    dp_0/decode_r/E[0]
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124    18.372 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.034    19.406    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.530 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.681    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    19.805 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.242    21.047    dp_0/Register_File_inst/rd_instruction_reg[10]
    SLICE_X53Y75         MUXF7 (Prop_muxf7_S_O)       0.276    21.323 r  dp_0/Register_File_inst/rd_reg_data1_reg[7]_i_1/O
                         net (fo=6, routed)           0.998    22.322    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][7]
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    25.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.511 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.524    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.537    26.849    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -22.322    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.948ns  (logic 0.896ns (15.064%)  route 5.052ns (84.936%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.434ns = ( 16.434 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    14.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.890 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.544    16.434    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.524    16.958 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.289    18.248    dp_0/decode_r/E[0]
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124    18.372 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.872    20.244    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    20.368 r  dp_0/fetch_r/rd_reg_data2[6]_i_2/O
                         net (fo=1, routed)           0.820    21.188    dp_0/fetch_r/rd_reg_data2[6]_i_2_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.312 r  dp_0/fetch_r/rd_reg_data2[6]_i_1/O
                         net (fo=8, routed)           1.071    22.382    dp_0/ALU_inst/display_decode_i[s2_reg_c_data][6]
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    25.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.511 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.524    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    26.936    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.936    
                         arrival time                         -22.382    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.852ns  (logic 1.188ns (20.300%)  route 4.664ns (79.700%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.434ns = ( 16.434 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    14.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.890 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.544    16.434    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.524    16.958 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.289    18.248    dp_0/decode_r/E[0]
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124    18.372 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.034    19.406    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.530 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.681    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    19.805 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.244    21.049    dp_0/Register_File_inst/rd_instruction_reg[10]
    SLICE_X52Y76         MUXF7 (Prop_muxf7_S_O)       0.292    21.341 r  dp_0/Register_File_inst/rd_reg_data1_reg[6]_i_1/O
                         net (fo=7, routed)           0.946    22.287    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][6]
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    25.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.511 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.524    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.535    26.851    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.851    
                         arrival time                         -22.287    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.837ns  (logic 1.188ns (20.353%)  route 4.649ns (79.647%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.434ns = ( 16.434 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    14.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.890 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.544    16.434    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.524    16.958 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.289    18.248    dp_0/decode_r/E[0]
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124    18.372 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.034    19.406    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.530 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.681    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    19.805 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.263    21.068    dp_0/Register_File_inst/rd_instruction_reg[10]
    SLICE_X52Y74         MUXF7 (Prop_muxf7_S_O)       0.292    21.360 r  dp_0/Register_File_inst/rd_reg_data1_reg[9]_i_1/O
                         net (fo=8, routed)           0.911    22.271    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][9]
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    25.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.511 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.524    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.535    26.851    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.851    
                         arrival time                         -22.271    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.456ns (7.397%)  route 5.709ns (92.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 15.956 - 11.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.557     5.447    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.456     5.903 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         5.709    11.612    dp_0/out_r/D[4]
    SLICE_X39Y45         FDCE                                         r  dp_0/out_r/out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.445    15.956    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  dp_0/out_r/out_i_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.336    
                         clock uncertainty           -0.035    16.300    
    SLICE_X39Y45         FDCE (Setup_fdce_C_D)       -0.055    16.245    dp_0/out_r/out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         16.245    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_reg_data2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.121ns  (logic 0.896ns (14.639%)  route 5.225ns (85.361%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 26.945 - 22.000 ) 
    Source Clock Delay      (SCD):    5.434ns = ( 16.434 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    14.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.890 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.544    16.434    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.524    16.958 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.289    18.248    dp_0/decode_r/E[0]
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124    18.372 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          2.166    20.538    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X55Y75         LUT6 (Prop_lut6_I2_O)        0.124    20.662 r  dp_0/fetch_r/rd_reg_data2[10]_i_4/O
                         net (fo=1, routed)           0.665    21.327    dp_0/fetch_r/rd_reg_data2[10]_i_4_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  dp_0/fetch_r/rd_reg_data2[10]_i_1/O
                         net (fo=8, routed)           1.104    22.555    dp_0/decode_r/display_decode_i[s2_reg_c_data][10]
    SLICE_X53Y66         FDRE                                         r  dp_0/decode_r/rd_reg_data2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    25.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.511 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.435    26.945    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  dp_0/decode_r/rd_reg_data2_reg[10]/C
                         clock pessimism              0.387    27.332    
                         clock uncertainty           -0.035    27.297    
    SLICE_X53Y66         FDRE (Setup_fdre_C_D)       -0.071    27.226    dp_0/decode_r/rd_reg_data2_reg[10]
  -------------------------------------------------------------------
                         required time                         27.226    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.728ns  (logic 1.188ns (20.739%)  route 4.540ns (79.261%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.434ns = ( 16.434 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    14.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.890 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.544    16.434    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.524    16.958 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=80, routed)          1.289    18.248    dp_0/decode_r/E[0]
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124    18.372 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.034    19.406    dp_0/fetch_r/stall_pipeline_low_reg_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.530 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.151    19.681    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124    19.805 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=19, routed)          1.269    21.074    dp_0/Register_File_inst/rd_instruction_reg[10]
    SLICE_X54Y75         MUXF7 (Prop_muxf7_S_O)       0.292    21.366 r  dp_0/Register_File_inst/rd_reg_data1_reg[10]_i_1/O
                         net (fo=8, routed)           0.797    22.163    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][10]
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    25.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.511 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.524    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.535    26.851    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.851    
                         arrival time                         -22.163    
  -------------------------------------------------------------------
                         slack                                  4.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][1]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.327%)  route 0.237ns (62.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561     1.836    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][1]/Q
                         net (fo=51, routed)          0.237     2.214    dp_0/execute_r/D[1]
    SLICE_X31Y56         FDRE                                         r  dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.829     2.439    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X31Y56         FDRE                                         r  dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][1]/C
                         clock pessimism             -0.339     2.100    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.070     2.170    dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][1]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_reg_write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_reg_write_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.798%)  route 0.232ns (62.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.554     1.829    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  dp_0/decode_r/rd_reg_write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  dp_0/decode_r/rd_reg_write_index_reg[1]/Q
                         net (fo=4, routed)           0.232     2.202    dp_0/execute_r/rd_reg_write_index_reg[2]_1[1]
    SLICE_X35Y69         FDRE                                         r  dp_0/execute_r/rd_reg_write_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.818     2.428    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  dp_0/execute_r/rd_reg_write_index_reg[1]/C
                         clock pessimism             -0.339     2.089    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.066     2.155    dp_0/execute_r/rd_reg_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_reg_write_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.483%)  route 0.256ns (64.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.552     1.827    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  dp_0/execute_r/rd_reg_write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  dp_0/execute_r/rd_reg_write_index_reg[1]/Q
                         net (fo=2, routed)           0.256     2.224    dp_0/mem_r/rd_reg_write_index_reg[2]_0[1]
    SLICE_X45Y70         FDRE                                         r  dp_0/mem_r/rd_reg_write_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.821     2.430    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  dp_0/mem_r/rd_reg_write_index_reg[1]/C
                         clock pessimism             -0.339     2.091    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.066     2.157    dp_0/mem_r/rd_reg_write_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.981%)  route 0.246ns (60.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.556     1.831    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  dp_0/decode_r/rd_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164     1.995 r  dp_0/decode_r/rd_pc_reg[11]/Q
                         net (fo=8, routed)           0.246     2.241    dp_0/execute_r/rd_pc_reg[15]_0[11]
    SLICE_X40Y62         FDRE                                         r  dp_0/execute_r/rd_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.827     2.436    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  dp_0/execute_r/rd_pc_reg[11]/C
                         clock pessimism             -0.339     2.097    
    SLICE_X40Y62         FDRE (Hold_fdre_C_D)         0.066     2.163    dp_0/execute_r/rd_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_extended_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.644%)  route 0.272ns (59.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.557     1.832    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.973 f  dp_0/fetch_r/rd_instruction_reg[10]/Q
                         net (fo=46, routed)          0.272     2.244    dp_0/fetch_r/rd_instruction_reg[15]_0[10]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.289 r  dp_0/fetch_r/rd_extended_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.289    dp_0/decode_r/rd_instruction_reg[8]_0[4]
    SLICE_X32Y64         FDRE                                         r  dp_0/decode_r/rd_extended_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.824     2.434    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  dp_0/decode_r/rd_extended_disp_reg[5]/C
                         clock pessimism             -0.339     2.095    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.092     2.187    dp_0/decode_r/rd_extended_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.658%)  route 0.224ns (61.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.837    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         0.224     2.202    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/A3
    SLICE_X52Y59         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.833     2.443    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/WCLK
    SLICE_X52Y59         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.HIGH/CLK
                         clock pessimism             -0.589     1.854    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.094    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.658%)  route 0.224ns (61.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.837    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         0.224     2.202    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/A3
    SLICE_X52Y59         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.833     2.443    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/WCLK
    SLICE_X52Y59         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.LOW/CLK
                         clock pessimism             -0.589     1.854    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.094    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.658%)  route 0.224ns (61.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.837    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         0.224     2.202    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/A3
    SLICE_X52Y59         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.833     2.443    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/WCLK
    SLICE_X52Y59         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.HIGH/CLK
                         clock pessimism             -0.589     1.854    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.094    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.658%)  route 0.224ns (61.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.562     1.837    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         0.224     2.202    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/A3
    SLICE_X52Y59         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.833     2.443    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/WCLK
    SLICE_X52Y59         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.LOW/CLK
                         clock pessimism             -0.589     1.854    
    SLICE_X52Y59         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.094    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_9_9/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.998%)  route 0.279ns (63.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999     1.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.563     1.838    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     2.002 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=389, routed)         0.279     2.281    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/A0
    SLICE_X54Y58         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142     1.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.609 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.833     2.443    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/WCLK
    SLICE_X54Y58         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/DP.HIGH/CLK
                         clock pessimism             -0.589     1.854    
    SLICE_X54Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.164    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         stm_sys_clk
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { stm_sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         22.000      19.845     BUFGCTRL_X0Y0  stm_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X45Y58   dp_0/execute_r/rd_memory_ctl_reg[memory_read]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X47Y57   dp_0/execute_r/rd_memory_ctl_reg[memory_write]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X32Y57   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y56   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y56   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y56   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y56   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y56   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X31Y56   dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][6]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y51   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y51   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y51   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y51   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y54   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_5_5/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y54   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_5_5/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y54   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_5_5/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y54   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_5_5/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y55   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y55   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_7_7/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y48   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y53   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y53   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][6]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.664ns (12.218%)  route 4.771ns (87.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 15.938 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.518    10.878    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y77         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.428    15.938    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y77         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][6]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.325    
                         clock uncertainty           -0.035    16.290    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.606    15.684    dp_0/Register_File_inst/reg_file_reg[2][6]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.664ns (12.218%)  route 4.771ns (87.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 15.938 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.518    10.878    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y77         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.428    15.938    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y77         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][7]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.325    
                         clock uncertainty           -0.035    16.290    
    SLICE_X51Y77         FDCE (Recov_fdce_C_CLR)     -0.606    15.684    dp_0/Register_File_inst/reg_file_reg[2][7]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][4]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.664ns (12.218%)  route 4.771ns (87.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 15.938 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.518    10.878    dp_0/Register_File_inst/sys_rst_i
    SLICE_X50Y77         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.428    15.938    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y77         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][4]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.325    
                         clock uncertainty           -0.035    16.290    
    SLICE_X50Y77         FDCE (Recov_fdce_C_CLR)     -0.518    15.772    dp_0/Register_File_inst/reg_file_reg[3][4]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][10]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.664ns (12.548%)  route 4.628ns (87.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 15.935 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.375    10.735    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.425    15.935    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][10]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.322    
                         clock uncertainty           -0.035    16.287    
    SLICE_X51Y75         FDCE (Recov_fdce_C_CLR)     -0.606    15.681    dp_0/Register_File_inst/reg_file_reg[0][10]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][4]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.664ns (12.548%)  route 4.628ns (87.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 15.935 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.375    10.735    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.425    15.935    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.322    
                         clock uncertainty           -0.035    16.287    
    SLICE_X51Y75         FDCE (Recov_fdce_C_CLR)     -0.606    15.681    dp_0/Register_File_inst/reg_file_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][6]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.664ns (12.548%)  route 4.628ns (87.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 15.935 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.375    10.735    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.425    15.935    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][6]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.322    
                         clock uncertainty           -0.035    16.287    
    SLICE_X51Y75         FDCE (Recov_fdce_C_CLR)     -0.606    15.681    dp_0/Register_File_inst/reg_file_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][8]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.664ns (12.548%)  route 4.628ns (87.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 15.935 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.375    10.735    dp_0/Register_File_inst/sys_rst_i
    SLICE_X51Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.425    15.935    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][8]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.322    
                         clock uncertainty           -0.035    16.287    
    SLICE_X51Y75         FDCE (Recov_fdce_C_CLR)     -0.606    15.681    dp_0/Register_File_inst/reg_file_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][11]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.664ns (12.548%)  route 4.628ns (87.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 15.935 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.375    10.735    dp_0/Register_File_inst/sys_rst_i
    SLICE_X50Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.425    15.935    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.322    
                         clock uncertainty           -0.035    16.287    
    SLICE_X50Y75         FDCE (Recov_fdce_C_CLR)     -0.518    15.769    dp_0/Register_File_inst/reg_file_reg[0][11]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.664ns (12.548%)  route 4.628ns (87.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 15.935 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.375    10.735    dp_0/Register_File_inst/sys_rst_i
    SLICE_X50Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.425    15.935    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][7]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.322    
                         clock uncertainty           -0.035    16.287    
    SLICE_X50Y75         FDCE (Recov_fdce_C_CLR)     -0.518    15.769    dp_0/Register_File_inst/reg_file_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][9]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.664ns (12.548%)  route 4.628ns (87.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 15.935 - 11.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.312     3.794    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.890 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.553     5.443    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  ctrl_0/state_reg[1]/Q
                         net (fo=63, routed)          1.253     7.214    ctrl_0/state[1]
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     7.360 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         3.375    10.735    dp_0/Register_File_inst/sys_rst_i
    SLICE_X50Y75         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          2.008    14.420    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.511 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         1.425    15.935    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y75         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][9]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.322    
                         clock uncertainty           -0.035    16.287    
    SLICE_X50Y75         FDCE (Recov_fdce_C_CLR)     -0.518    15.769    dp_0/Register_File_inst/reg_file_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.699ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/immconcat/imm_last_i_reg[3]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.841ns  (logic 0.212ns (25.212%)  route 0.629ns (74.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 13.433 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.305    24.677    dp_0/immconcat/sys_rst_i
    SLICE_X39Y65         FDCE                                         f  dp_0/immconcat/imm_last_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.823    13.433    dp_0/immconcat/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y65         FDCE                                         r  dp_0/immconcat/imm_last_i_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.094    
                         clock uncertainty            0.035    13.129    
    SLICE_X39Y65         FDCE (Remov_fdce_C_CLR)     -0.151    12.978    dp_0/immconcat/imm_last_i_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.978    
                         arrival time                          24.677    
  -------------------------------------------------------------------
                         slack                                 11.699    

Slack (MET) :             11.699ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/immconcat/imm_last_i_reg[9]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.841ns  (logic 0.212ns (25.212%)  route 0.629ns (74.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 13.433 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.305    24.677    dp_0/immconcat/sys_rst_i
    SLICE_X39Y65         FDCE                                         f  dp_0/immconcat/imm_last_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.823    13.433    dp_0/immconcat/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y65         FDCE                                         r  dp_0/immconcat/imm_last_i_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.094    
                         clock uncertainty            0.035    13.129    
    SLICE_X39Y65         FDCE (Remov_fdce_C_CLR)     -0.151    12.978    dp_0/immconcat/imm_last_i_reg[9]
  -------------------------------------------------------------------
                         required time                        -12.978    
                         arrival time                          24.677    
  -------------------------------------------------------------------
                         slack                                 11.699    

Slack (MET) :             11.930ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][12]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.068ns  (logic 0.212ns (19.853%)  route 0.856ns (80.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 13.429 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.532    24.904    dp_0/Register_File_inst/sys_rst_i
    SLICE_X45Y71         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.820    13.429    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y71         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][12]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.090    
                         clock uncertainty            0.035    13.125    
    SLICE_X45Y71         FDCE (Remov_fdce_C_CLR)     -0.151    12.974    dp_0/Register_File_inst/reg_file_reg[1][12]
  -------------------------------------------------------------------
                         required time                        -12.974    
                         arrival time                          24.904    
  -------------------------------------------------------------------
                         slack                                 11.930    

Slack (MET) :             11.930ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.068ns  (logic 0.212ns (19.853%)  route 0.856ns (80.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 13.429 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.532    24.904    dp_0/Register_File_inst/sys_rst_i
    SLICE_X45Y71         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.820    13.429    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y71         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][13]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.090    
                         clock uncertainty            0.035    13.125    
    SLICE_X45Y71         FDCE (Remov_fdce_C_CLR)     -0.151    12.974    dp_0/Register_File_inst/reg_file_reg[1][13]
  -------------------------------------------------------------------
                         required time                        -12.974    
                         arrival time                          24.904    
  -------------------------------------------------------------------
                         slack                                 11.930    

Slack (MET) :             11.934ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][12]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.072ns  (logic 0.212ns (19.773%)  route 0.860ns (80.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 13.429 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.536    24.908    dp_0/Register_File_inst/sys_rst_i
    SLICE_X44Y71         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.820    13.429    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y71         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][12]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.090    
                         clock uncertainty            0.035    13.125    
    SLICE_X44Y71         FDCE (Remov_fdce_C_CLR)     -0.151    12.974    dp_0/Register_File_inst/reg_file_reg[5][12]
  -------------------------------------------------------------------
                         required time                        -12.974    
                         arrival time                          24.908    
  -------------------------------------------------------------------
                         slack                                 11.934    

Slack (MET) :             11.934ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.072ns  (logic 0.212ns (19.773%)  route 0.860ns (80.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 13.429 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.536    24.908    dp_0/Register_File_inst/sys_rst_i
    SLICE_X44Y71         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.820    13.429    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y71         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][13]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.090    
                         clock uncertainty            0.035    13.125    
    SLICE_X44Y71         FDCE (Remov_fdce_C_CLR)     -0.151    12.974    dp_0/Register_File_inst/reg_file_reg[5][13]
  -------------------------------------------------------------------
                         required time                        -12.974    
                         arrival time                          24.908    
  -------------------------------------------------------------------
                         slack                                 11.934    

Slack (MET) :             11.934ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.072ns  (logic 0.212ns (19.773%)  route 0.860ns (80.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 13.429 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.536    24.908    dp_0/Register_File_inst/sys_rst_i
    SLICE_X44Y71         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.820    13.429    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y71         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][14]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.090    
                         clock uncertainty            0.035    13.125    
    SLICE_X44Y71         FDCE (Remov_fdce_C_CLR)     -0.151    12.974    dp_0/Register_File_inst/reg_file_reg[5][14]
  -------------------------------------------------------------------
                         required time                        -12.974    
                         arrival time                          24.908    
  -------------------------------------------------------------------
                         slack                                 11.934    

Slack (MET) :             12.011ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.148ns  (logic 0.212ns (18.459%)  route 0.936ns (81.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.612    24.984    dp_0/Register_File_inst/sys_rst_i
    SLICE_X45Y72         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.818    13.428    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y72         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][14]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.089    
                         clock uncertainty            0.035    13.124    
    SLICE_X45Y72         FDCE (Remov_fdce_C_CLR)     -0.151    12.973    dp_0/Register_File_inst/reg_file_reg[1][14]
  -------------------------------------------------------------------
                         required time                        -12.973    
                         arrival time                          24.984    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.016ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][12]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.153ns  (logic 0.212ns (18.390%)  route 0.941ns (81.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.617    24.989    dp_0/Register_File_inst/sys_rst_i
    SLICE_X44Y72         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.818    13.428    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y72         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][12]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.089    
                         clock uncertainty            0.035    13.124    
    SLICE_X44Y72         FDCE (Remov_fdce_C_CLR)     -0.151    12.973    dp_0/Register_File_inst/reg_file_reg[2][12]
  -------------------------------------------------------------------
                         required time                        -12.973    
                         arrival time                          24.989    
  -------------------------------------------------------------------
                         slack                                 12.016    

Slack (MET) :             12.016ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.153ns  (logic 0.212ns (18.390%)  route 0.941ns (81.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 13.428 - 11.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 23.836 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          0.999    23.249    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.275 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.561    23.836    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    24.000 r  ctrl_0/state_reg[0]/Q
                         net (fo=60, routed)          0.324    24.324    ctrl_0/state[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.048    24.372 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=438, routed)         0.617    24.989    dp_0/Register_File_inst/sys_rst_i
    SLICE_X44Y72         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=29, routed)          1.142    12.580    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.609 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=841, routed)         0.818    13.428    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X44Y72         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][13]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.089    
                         clock uncertainty            0.035    13.124    
    SLICE_X44Y72         FDCE (Remov_fdce_C_CLR)     -0.151    12.973    dp_0/Register_File_inst/reg_file_reg[2][13]
  -------------------------------------------------------------------
                         required time                        -12.973    
                         arrival time                          24.989    
  -------------------------------------------------------------------
                         slack                                 12.016    





