// Seed: 445768418
module module_0 (
    output wand id_0,
    output wire id_1,
    output wand id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9
);
  wire id_11;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    input tri0 id_6
);
  always_latch @(posedge id_5++or posedge 1'b0) id_5 = id_2;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_1,
      id_6,
      id_3,
      id_5
  );
endmodule
