// Seed: 2203379021
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    output wire id_7,
    output supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output supply0 id_13,
    input tri id_14,
    input supply0 id_15,
    output tri id_16,
    input tri1 id_17,
    input wire id_18,
    input tri id_19,
    output wor id_20,
    output uwire id_21,
    input tri id_22,
    input tri1 id_23,
    input supply0 id_24,
    input supply1 id_25,
    input tri id_26
);
  wire id_28;
  assign id_1 = id_19 ? id_26 : 1'b0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri  id_2
);
  bit id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_15 = 0;
  always @(-1) begin : LABEL_0
    if (1) id_4 <= id_4;
  end
endmodule
