<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MVFR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MVFR0, Media and VFP Feature Register 0</h1><p>The MVFR0 characteristics are:</p><h2>Purpose</h2>
          <p>Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.</p>
        
          <p>Must be interpreted with <a href="AArch32-mvfr1.html">MVFR1</a> and <a href="AArch32-mvfr2.html">MVFR2</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section G4.14.6</span>.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Floating-point registers functional group.</li><li>The Identification registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>Config-RO</td><td>Config-RO</td><td>RO</td><td>RO</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>Config-RO</td><td>Config-RO</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-cpacr.html">CPACR</a>.cp10==00, read accesses to this register from PL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch32-nsacr.html">NSACR</a>.cp10==0, Non-secure read accesses to this register from EL1 and EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TFP==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-cptr_el3.html">CPTR_EL3</a>.TFP==1, read accesses to this register from EL1 and EL2 are trapped to EL3.</p>
        
          <p>If <a href="AArch32-hcptr.html">HCPTR</a>.TCP10==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch32-hcptr.html">HCPTR</a>.TCP10==1, Non-secure read accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register MVFR0
                is architecturally mapped to
              AArch64 System register <a href="AArch64-mvfr0_el1.html">MVFR0_EL1</a>.
          </p>
          <p>Implemented only if the implementation includes Advanced SIMD and floating-point instructions.</p>
        <h2>Attributes</h2>
          <p>MVFR0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The MVFR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#FPRound">FPRound</a></td><td class="lr" colspan="4"><a href="#FPShVec">FPShVec</a></td><td class="lr" colspan="4"><a href="#FPSqrt">FPSqrt</a></td><td class="lr" colspan="4"><a href="#FPDivide">FPDivide</a></td><td class="lr" colspan="4"><a href="#FPTrap">FPTrap</a></td><td class="lr" colspan="4"><a href="#FPDP">FPDP</a></td><td class="lr" colspan="4"><a href="#FPSP">FPSP</a></td><td class="lr" colspan="4"><a href="#SIMDReg">SIMDReg</a></td></tr></tbody></table><h4 id="FPRound">FPRound, bits [31:28]
                  </h4>
              <p>Floating-Point Rounding modes. Indicates whether the floating-point implementation provides support for rounding modes. Defined values are:</p>
            <table class="valuetable"><tr><th>FPRound</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented, or only Round to Nearest mode supported, except that Round towards Zero mode is supported for VCVT instructions that always use that rounding mode regardless of the <a href="AArch32-fpscr.html">FPSCR</a> setting.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>All rounding modes supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <h4 id="FPShVec">FPShVec, bits [27:24]
                  </h4>
              <p>Short Vectors. Indicates whether the floating-point implementation provides support for the use of short vectors. Defined values are:</p>
            <table class="valuetable"><tr><th>FPShVec</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Short vectors not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Short vector operation supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="FPSqrt">FPSqrt, bits [23:20]
                  </h4>
              <p>Square Root. Indicates whether the floating-point implementation provides support for the ARMv6 VFP square root operations. Defined values are:</p>
            <table class="valuetable"><tr><th>FPSqrt</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported in hardware.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            
              <p>The VSQRT.F32 instruction also requires the single-precision floating-point attribute, bits [7:4], and the VSQRT.F64 instruction also requires the double-precision floating-point attribute, bits [11:8].</p>
            <h4 id="FPDivide">FPDivide, bits [19:16]
                  </h4>
              <p>Indicates whether the floating-point implementation provides support for VFP divide operations. Defined values are:</p>
            <table class="valuetable"><tr><th>FPDivide</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported in hardware.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            
              <p>The VDIV.F32 instruction also requires the single-precision floating-point attribute, bits [7:4], and the VDIV.F64 instruction also requires the double-precision floating-point attribute, bits [11:8].</p>
            <h4 id="FPTrap">FPTrap, bits [15:12]
                  </h4>
              <p>Floating Point Exception Trapping. Indicates whether the floating-point implementation provides support for exception trapping. Defined values are:</p>
            <table class="valuetable"><tr><th>FPTrap</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>A value of <span class="binarynumber">0001</span> indicates that, when the corresponding trap is enabled, a floating-point exception generates an exception.</p>
            <h4 id="FPDP">FPDP, bits [11:8]
                  </h4>
              <p>Double Precision. Indicates whether the floating-point implementation provides support for double-precision operations. Defined values are:</p>
            <table class="valuetable"><tr><th>FPDP</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported in hardware.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported, VFPv2.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Supported, VFPv3, VFPv4, or ARMv8. VFPv3 and ARMv8 add an instruction to load a double-precision floating-point constant, and conversions between double-precision and fixed-point values.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0010</span>.</p>
            
              <p>A value of <span class="binarynumber">0b0001</span> or <span class="binarynumber">0b0010</span> indicates support for all VFP double-precision instructions in the supported version of VFP, except that, in addition to this field being nonzero:</p>
            
              <ul>
                <li>
                  VSQRT.F64 is only available if the Square root field is <span class="binarynumber">0001</span>.
                </li>
                <li>
                  VDIV.F64 is only available if the Divide field is <span class="binarynumber">0001</span>.
                </li>
                <li>
                  Conversion between double-precision and single-precision is only available if the single-precision field is nonzero.
                </li>
              </ul>
            <h4 id="FPSP">FPSP, bits [7:4]
                  </h4>
              <p>Single Precision. Indicates whether the floating-point implementation provides support for single-precision operations. Defined values are:</p>
            <table class="valuetable"><tr><th>FPSP</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported in hardware.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Supported, VFPv2.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Supported, VFPv3 or VFPv4. VFPv3 adds an instruction to load a single-precision floating-point constant, and conversions between single-precision and fixed-point values.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0010</span>.</p>
            
              <p>A value of <span class="binarynumber">0b0001</span> or <span class="binarynumber">0b0010</span> indicates support for all VFP single-precision instructions in the supported version of VFP, except that, in addition to this field being nonzero:</p>
            
              <ul>
                <li>
                  VSQRT.F32 is only available if the Square root field is <span class="binarynumber">0001</span>.
                </li>
                <li>
                  VDIV.F32 is only available if the Divide field is <span class="binarynumber">0001</span>.
                </li>
                <li>
                  Conversion between double-precision and single-precision is only available if the double-precision field is nonzero.
                </li>
              </ul>
            <h4 id="SIMDReg">SIMDReg, bits [3:0]
                  </h4>
              <p>Advanced SIMD registers. Indicates whether the Advanced SIMD and floating-point implementation provides support for the Advanced SIMD and floating-point register bank. Defined values are:</p>
            <table class="valuetable"><tr><th>SIMDReg</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>The implementation has no Advanced SIMD and floating-point support.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>The implementation includes floating-point support with 16 x 64-bit registers.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>The implementation includes Advanced SIMD and floating-point support with 32 x 64-bit registers.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0010</span>.</p>
            <h2>Accessing the MVFR0</h2><p>To access the MVFR0:</p><p class="asm-code">VMRS &lt;Rt&gt;, MVFR0 ; Read MVFR0 into Rt</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>spec_reg</th></tr><tr><td>0111</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
