INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:23:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.485ns period=6.970ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.485ns period=6.970ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.970ns  (clk rise@6.970ns - clk rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 2.393ns (35.639%)  route 4.322ns (64.361%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.453 - 6.970 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2800, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X39Y138        FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.495     1.201    mulf1/operator/sigProdExt_c2[23]
    SLICE_X36Y139        LUT6 (Prop_lut6_I1_O)        0.119     1.320 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.250     1.570    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I3_O)        0.043     1.613 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.170     1.783    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X39Y139        LUT5 (Prop_lut5_I1_O)        0.043     1.826 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.826    mulf1/operator/RoundingAdder/S[0]
    SLICE_X39Y139        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.077 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.126 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.126    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.175 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     2.175    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.224 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.224    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.273 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.273    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.322 r  mulf1/operator/RoundingAdder/ltOp_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.322    mulf1/operator/RoundingAdder/ltOp_carry__3_i_6_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.467 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0/O[3]
                         net (fo=5, routed)           0.366     2.833    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X38Y145        LUT4 (Prop_lut4_I1_O)        0.120     2.953 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=1, routed)           0.248     3.201    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X36Y144        LUT5 (Prop_lut5_I4_O)        0.043     3.244 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_7__0/O
                         net (fo=34, routed)          0.312     3.555    mulf1/operator/RoundingAdder/level4_c1[9]_i_7__0_n_0
    SLICE_X38Y144        LUT6 (Prop_lut6_I2_O)        0.043     3.598 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_49/O
                         net (fo=1, routed)           0.410     4.008    mulf1/operator/RoundingAdder/ltOp_carry__2_i_49_n_0
    SLICE_X38Y143        LUT6 (Prop_lut6_I3_O)        0.043     4.051 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_37/O
                         net (fo=1, routed)           0.251     4.302    mulf1/operator/RoundingAdder/ltOp_carry__2_i_37_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I5_O)        0.043     4.345 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_26/O
                         net (fo=1, routed)           0.223     4.568    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X40Y146        LUT6 (Prop_lut6_I5_O)        0.043     4.611 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_11__0/O
                         net (fo=9, routed)           0.110     4.722    load3/data_tehb/control/excExpFracY_c0[22]
    SLICE_X40Y146        LUT2 (Prop_lut2_I1_O)        0.043     4.765 r  load3/data_tehb/control/ltOp_carry__2_i_23/O
                         net (fo=1, routed)           0.177     4.942    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.043     4.985 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.985    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X42Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.158 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.158    addf1/operator/ltOp_carry__2_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.280 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.193     5.473    load3/data_tehb/control/CO[0]
    SLICE_X43Y148        LUT4 (Prop_lut4_I3_O)        0.127     5.600 r  load3/data_tehb/control/i__carry_i_2__0/O
                         net (fo=1, routed)           0.188     5.788    addf1/operator/p_1_in[2]
    SLICE_X41Y147        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.979 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.979    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.132 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.438     6.570    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X38Y147        LUT6 (Prop_lut6_I4_O)        0.119     6.689 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.177     6.866    mulf1/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X36Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  mulf1/operator/RoundingAdder/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.313     7.223    addf1/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X39Y148        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.970     6.970 r  
                                                      0.000     6.970 r  clk (IN)
                         net (fo=2800, unset)         0.483     7.453    addf1/operator/RightShifterComponent/clk
    SLICE_X39Y148        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     7.453    
                         clock uncertainty           -0.035     7.417    
    SLICE_X39Y148        FDRE (Setup_fdre_C_R)       -0.295     7.122    addf1/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 -0.100    




