     Lattice Mapping Report File for Design Module 'Bustelo_Radiant_EJ1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.0.0.24.1
Mapped on: Thu Nov 11 20:44:48 2021

Design Information
------------------

Command line:   map Bustelo_Radiant_EJ1_syn.udb D:/Users/nicob/Desktop/Electro3/
     2P_E3-Bustelo/Bustelo_Radiant/source/EJ1/EJ1.pdc -o
     Bustelo_Radiant_EJ1_map.udb -mp Bustelo_Radiant_EJ1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:   4 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            12 out of  5280 (<1%)
      Number of logic LUT4s:              11
      Number of replicated LUT4s:          1
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   10 out of 39 (26%)
      Number of IO sites used for general PIO: 10
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 10 out of 36 (28%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 10 out of 39 (26%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net CLK_c: 4 loads, 4 rising, 0 falling (Driver: Port CLK)
   Number of Clock Enables:  0
   Number of LSRs:  1
      Pin RST: 4 loads, 4 SLICEs (Net: RST_c)
   Top 10 highest fanout non-clock nets:
      Net DCE_c: 5 loads
      Net DCS_c: 5 loads
      Net Snext_2__N_1: 5 loads
      Net Snext_2__N_2: 5 loads
      Net RST_c: 4 loads
      Net POK_c: 3 loads
      Net Snext_2__N_3: 3 loads
      Net Snext_2__N_4: 3 loads
      Net Snext_2__N_6[1]: 3 loads
      Net Lok_c: 2 loads

                                    Page 1









   Number of warnings:  2
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: The clock port [CLK] is assigned to a non clock dedicated pin
     [28], which might affect the clock performance. Use dedicated clock
     resources for the port.
WARNING - map: The clock port [CLK] is assigned to a non clock dedicated pin
     [28], which might affect the clock performance. Use dedicated clock
     resources for the port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| DCE                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CLK                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Lnok                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Lok                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Ms                  | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Me                  | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| POK                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| PNOK                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| DCS                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RST                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block DCE_pad.vlo_inst was optimized away.
Block i326 was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 53 MB



                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
