# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 289.5 0.001024 1024 0.35 3200 12032 1.67917 1.0488 50.2709 32.8895 86.0033 86.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 289.5 0.001024 1024 0.35 3200 11808 1.68029 1.0505 61.5078 32.7305 97.0829 97.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 289.5 0.001024 1024 0.35 3200 11840 1.68141 1.05267 64.6185 32.8841 100.354 100.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 289.5 0.001024 1024 0.35 3200 11904 1.66858 1.0464 59.975 32.765 95.5676 95.6754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 289.5 0.001024 1024 0.35 3200 11600 1.6855 1.0441 59.3105 32.4806 94.6388 94.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 289.5 0.001024 1024 0.35 3200 11648 1.67418 1.04816 60.7516 32.7876 96.3718 96.4802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 289.5 0.001024 1024 0.35 3200 11520 1.68234 1.04243 60.9889 32.5399 96.3661 96.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 289.5 0.001024 1024 0.35 3200 11776 1.67715 1.04422 60.9177 32.6063 96.3616 96.4694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 289.5 0.001024 1024 0.35 3200 11520 1.6648 1.03757 59.1229 32.3506 94.2882 94.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 289.5 0.001024 1024 0.35 3200 11200 1.69107 1.0447 61.958 32.6193 97.4311 97.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 289.5 0.001024 1024 0.35 3200 11264 1.65514 1.03014 70.2134 32.0893 105.104 105.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 289.5 0.001024 1024 0.35 3210 11904 1.67302 1.04918 51.7916 32.823 87.4542 87.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 289.5 0.001024 1024 0.35 3210 12000 1.6896 1.05053 52.81 32.8589 88.5231 88.6322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 289.5 0.001024 1024 0.35 3210 11712 1.67107 1.04464 51.8166 32.681 87.328 87.4375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 289.5 0.001024 1024 0.35 3210 11872 1.68157 1.0479 52.837 32.6804 88.361 88.4702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 289.5 0.001024 1024 0.35 3210 11776 1.68605 1.0544 52.4218 32.8558 88.131 88.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 289.5 0.001024 1024 0.35 3210 11808 1.6784 1.04864 62.3421 32.7095 97.8907 97.9954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 289.5 0.001024 1024 0.35 3210 11840 1.68083 1.0528 61.4162 32.8836 97.1463 97.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 289.5 0.001024 1024 0.35 3210 11520 1.67488 1.04314 63.2473 32.7636 98.8399 98.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 289.5 0.001024 1024 0.35 3210 11600 1.68624 1.0424 64.9869 32.4753 100.301 100.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 289.5 0.001024 1024 0.35 3210 11648 1.67424 1.04618 64.3809 32.7824 99.997 100.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 289.5 0.001024 1024 0.35 3210 11520 1.68019 1.04243 63.5381 32.511 98.8798 98.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 289.5 0.001024 1024 0.35 3210 11264 1.68141 1.04358 59.0585 32.6063 94.5068 94.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 289.5 0.001024 1024 0.35 3210 10752 1.68243 1.03424 61.889 32.3435 97.0617 97.1673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 289.5 0.001024 1024 0.35 3210 11200 1.69155 1.04707 67.8323 32.6466 103.332 103.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 289.5 0.001024 1024 0.35 3210 10240 1.67395 1.03053 57.1579 32.0936 92.0708 92.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 289.5 0.001024 1024 0.35 3200 11904 1.67645 1.04938 48.9098 32.8472 84.5941 84.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 289.5 0.001024 1024 0.35 3200 11840 1.68854 1.05309 54.7943 32.863 90.5145 90.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 289.5 0.001024 1024 0.35 3200 11712 1.67226 1.04653 51.3112 32.6632 86.8049 86.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 289.5 0.001024 1024 0.35 3200 11648 1.68138 1.04589 51.8083 32.7042 87.351 87.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 289.5 0.001024 1024 0.35 3200 11776 1.6863 1.05274 50.1412 32.8647 85.86 85.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 289.5 0.001024 1024 0.35 3200 11808 1.68141 1.04762 66.0337 32.6983 101.575 101.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 289.5 0.001024 1024 0.35 3200 11520 1.6855 1.05133 45.694 32.7918 81.3341 81.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 289.5 0.001024 1024 0.35 3200 11840 1.67834 1.05251 65.8756 32.9093 101.627 101.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 289.5 0.001024 1024 0.35 3200 10880 1.65664 1.03014 42.1185 32.1249 77.0405 77.1482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 289.5 0.001024 1024 0.35 3200 11520 1.67398 1.04339 59.0076 32.7656 94.606 94.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 289.5 0.001024 1024 0.35 3200 10752 1.68096 1.03834 39.297 32.3723 74.5011 74.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 289.5 0.001024 1024 0.35 3200 11600 1.68733 1.04445 60.9328 32.4887 96.265 96.3699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 289.5 0.001024 1024 0.35 3200 11200 1.69411 1.04691 42.2613 32.926 78.0433 78.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 289.5 0.001024 1024 0.35 3200 11648 1.67869 1.04656 76.3403 32.7585 111.938 112.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 289.5 0.001024 1024 0.35 3200 10752 1.63677 1.01574 45.4369 31.7078 79.9091 80.0174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 289.5 0.001024 1024 0.35 3200 11520 1.6792 1.04278 73.2566 32.5098 108.599 108.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 289.5 0.001024 1024 0.35 3200 11520 1.67322 1.04192 48.9158 32.6964 84.4423 84.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 289.5 0.001024 1024 0.35 3200 11264 1.67997 1.04432 70.5334 32.6339 106.004 106.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 289.5 0.001024 1024 0.35 3200 10240 1.67811 1.03424 43.4446 32.0919 78.36 78.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 289.5 0.001024 1024 0.35 3200 10752 1.67699 1.03789 58.8306 32.3713 94.0261 94.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 289.5 0.001024 1024 0.35 3200 9216 1.66691 1.01482 34.8046 31.6071 69.2047 69.3146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 289.5 0.001024 1024 0.35 3200 11200 1.68755 1.04304 65.0512 32.6455 100.544 100.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 289.5 0.001024 1024 0.35 3200 11200 1.6977 1.05248 47.4077 32.912 83.1837 83.2901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 289.5 0.001024 1024 0.35 3216 12032 1.67101 1.0503 49.7973 32.8175 85.4493 85.5594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 289.5 0.001024 1024 0.35 3216 12000 1.68346 1.05238 52.4996 32.858 88.2059 88.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 289.5 0.001024 1024 0.35 3216 11904 1.6689 1.04522 51.5307 32.6971 87.0529 87.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 289.5 0.001024 1024 0.35 3216 11904 1.67027 1.0463 34.5907 32.7404 70.1641 70.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 289.5 0.001024 1024 0.35 3216 11872 1.68035 1.04653 58.9165 32.7102 94.4644 94.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 289.5 0.001024 1024 0.35 3216 11648 1.68109 1.04858 38.0174 32.7554 73.6188 73.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 289.5 0.001024 1024 0.35 3216 12032 1.68141 1.05085 56.6588 32.888 92.3932 92.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 289.5 0.001024 1024 0.35 3216 11776 1.67763 1.04938 35.6 32.608 71.0492 71.1563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 289.5 0.001024 1024 0.35 3216 11808 1.68141 1.04691 63.3873 32.7322 98.9643 99.0732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 289.5 0.001024 1024 0.35 3216 11520 1.68307 1.05149 44.9093 32.8218 80.5778 80.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 289.5 0.001024 1024 0.35 3216 11840 1.67712 1.05427 61.5176 32.8846 97.2458 97.3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 289.5 0.001024 1024 0.35 3216 10880 1.66077 1.0281 40.208 32.1335 75.1436 75.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 289.5 0.001024 1024 0.35 3216 11904 1.66672 1.04573 75.4147 32.7554 110.997 111.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 289.5 0.001024 1024 0.35 3216 11520 1.66502 1.03776 47.6991 32.3451 82.8594 82.9685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 289.5 0.001024 1024 0.35 3216 11600 1.68755 1.04115 73.7547 32.5133 109.112 109.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 289.5 0.001024 1024 0.35 3216 11200 1.6881 1.05005 48.1882 32.6164 83.6572 83.7673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 289.5 0.001024 1024 0.35 3216 11648 1.6767 1.04416 71.1661 32.7578 106.759 106.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 289.5 0.001024 1024 0.35 3216 10752 1.63741 1.01613 44.0819 31.6973 78.5484 78.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 289.5 0.001024 1024 0.35 3216 11520 1.67853 1.04243 66.0771 32.5332 101.443 101.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 289.5 0.001024 1024 0.35 3216 11520 1.67478 1.04448 46.151 32.6978 81.6831 81.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 289.5 0.001024 1024 0.35 3216 11776 1.67424 1.04317 66.2752 32.5972 101.702 101.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 289.5 0.001024 1024 0.35 3216 11264 1.65706 1.03171 44.18 32.118 79.1033 79.2105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 289.5 0.001024 1024 0.35 3200 11904 1.67238 1.05088 54.9499 32.8121 90.6008 90.7108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 289.5 0.001024 1024 0.35 3200 11840 1.68554 1.05677 49.7766 32.8224 85.4532 85.5595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 289.5 0.001024 1024 0.35 3200 11840 1.68154 1.05267 32.8302 32.875 68.5542 68.6607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 289.5 0.001024 1024 0.35 3200 11712 1.66966 1.048 52.7591 32.6706 88.258 88.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 289.5 0.001024 1024 0.35 3200 11520 1.67837 1.04419 34.6541 32.7597 70.2465 70.3554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 289.5 0.001024 1024 0.35 3200 11648 1.68608 1.04701 55.558 32.7098 91.1135 91.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 289.5 0.001024 1024 0.35 3200 11648 1.67926 1.04448 36.5505 32.7585 72.147 72.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 289.5 0.001024 1024 0.35 3200 11776 1.68576 1.05267 55.4203 32.8687 91.1378 91.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 289.5 0.001024 1024 0.35 3200 11264 1.68202 1.04243 35.3892 32.6107 70.8426 70.9504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 289.5 0.001024 1024 0.35 3200 11520 1.68643 1.04912 63.1915 32.7084 98.7527 98.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 289.5 0.001024 1024 0.35 3200 11520 1.68374 1.05168 44.8757 32.7903 80.5148 80.6245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 289.5 0.001024 1024 0.35 3200 11840 1.67731 1.05267 61.8058 32.8852 97.5349 97.6444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 289.5 0.001024 1024 0.35 3200 10880 1.65846 1.03187 40.3868 32.1674 75.358 75.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 289.5 0.001024 1024 0.35 3200 11520 1.67869 1.0441 71.9982 32.734 107.573 107.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 289.5 0.001024 1024 0.35 3200 10752 1.67904 1.03798 44.2189 32.3734 79.4191 79.5247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 289.5 0.001024 1024 0.35 3200 11600 1.68438 1.04448 73.9906 32.5093 109.342 109.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 289.5 0.001024 1024 0.35 3200 11200 1.68618 1.04419 48.8636 32.6444 84.354 84.4575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 289.5 0.001024 1024 0.35 3200 11648 1.67731 1.04666 68.4463 32.7513 104.038 104.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 289.5 0.001024 1024 0.35 3200 10752 1.63226 1.02067 42.8021 31.7058 77.2741 77.3816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 289.5 0.001024 1024 0.35 3200 11520 1.67866 1.04397 65.5516 32.5367 100.928 101.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 289.5 0.001024 1024 0.35 3200 11520 1.67526 1.04653 45.9485 32.6924 81.4761 81.5803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 289.5 0.001024 1024 0.35 3200 11264 1.68352 1.04243 64.7837 32.6308 100.255 100.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 289.5 0.001024 1024 0.35 3200 10240 1.68067 1.03424 40.648 32.0959 75.5726 75.6838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 289.5 0.001024 1024 0.35 3200 11904 1.67754 1.04886 48.6479 32.8144 84.3012 84.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 289.5 0.001024 1024 0.35 3200 11776 1.68755 1.05267 31.8227 32.8876 67.5673 67.6769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 289.5 0.001024 1024 0.35 3200 11840 1.68682 1.0528 49.928 32.8509 85.6311 85.7401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 289.5 0.001024 1024 0.35 3200 11840 1.67702 1.05501 33.4805 32.9067 69.2316 69.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 289.5 0.001024 1024 0.35 3200 11712 1.67075 1.04448 54.6646 32.6984 90.1911 90.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 289.5 0.001024 1024 0.35 3200 11520 1.67779 1.04627 34.1449 32.7552 69.7395 69.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 289.5 0.001024 1024 0.35 3200 11648 1.68154 1.04518 51.4777 32.6883 87.0062 87.1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 289.5 0.001024 1024 0.35 3200 11648 1.6743 1.04694 33.8594 32.782 69.477 69.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 289.5 0.001024 1024 0.35 3200 11424 1.69674 1.05382 28.228 32.8336 63.9271 64.0354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 289.5 0.001024 1024 0.35 3200 11776 1.68714 1.0497 51.1969 32.8607 86.9098 87.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 289.5 0.001024 1024 0.35 3200 11264 1.68182 1.04346 32.4175 32.6043 67.862 67.9711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 289.5 0.001024 1024 0.35 3200 10752 1.67843 1.03667 26.0538 32.3782 61.2615 61.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 289.5 0.001024 1024 0.35 3200 11808 1.68141 1.04925 74.8277 32.6972 110.371 110.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 289.5 0.001024 1024 0.35 3200 11520 1.67965 1.05136 47.684 32.8256 83.3561 83.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 289.5 0.001024 1024 0.35 3200 11232 1.70666 1.05318 39.5451 32.9262 75.3449 75.4504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 289.5 0.001024 1024 0.35 3200 11840 1.67856 1.05267 71.5528 32.8861 107.283 107.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 289.5 0.001024 1024 0.35 3200 10880 1.65786 1.03011 46.1096 32.1347 81.05 81.1581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 289.5 0.001024 1024 0.35 3200 11520 1.67773 1.04333 38.9079 32.6938 74.4395 74.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 289.5 0.001024 1024 0.35 3200 11520 1.67814 1.0457 63.1095 32.7249 98.6721 98.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 289.5 0.001024 1024 0.35 3200 10752 1.68163 1.04038 41.1062 32.3763 76.3202 76.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 289.5 0.001024 1024 0.35 3200 10368 1.63094 1.00816 34.7543 31.4664 68.973 69.0791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 289.5 0.001024 1024 0.35 3200 11600 1.68707 1.04243 66.3265 32.4817 101.651 101.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 289.5 0.001024 1024 0.35 3200 11200 1.6904 1.04285 44.29 32.6505 79.7893 79.8946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 289.5 0.001024 1024 0.35 3200 10800 1.71834 1.05062 37.1222 32.7497 72.7572 72.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 289.5 0.001024 1024 0.35 3200 11648 1.67702 1.04563 63.4283 32.7856 99.0499 99.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 289.5 0.001024 1024 0.35 3200 10752 1.63856 1.01728 41.0333 31.7042 75.5045 75.6122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 289.5 0.001024 1024 0.35 3200 9408 1.63725 1.00147 31.6744 31.2781 65.7059 65.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 289.5 0.001024 1024 0.35 3200 11520 1.68058 1.04416 64.3403 32.5135 99.6884 99.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 289.5 0.001024 1024 0.35 3200 11520 1.676 1.04448 44.5142 32.7001 80.0496 80.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 289.5 0.001024 1024 0.35 3200 10080 1.64928 1.01581 34.2042 31.5324 68.5163 68.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 289.5 0.001024 1024 0.35 3200 11264 1.68518 1.04362 60.7293 32.6371 96.2073 96.3154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 289.5 0.001024 1024 0.35 3200 10240 1.67936 1.03219 41.1832 32.0896 76.0976 76.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 289.5 0.001024 1024 0.35 3200 9216 1.66925 1.01408 31.1946 31.5992 65.5955 65.6999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 289.5 0.001024 1024 0.35 3200 11904 1.6777 1.0496 50.0396 32.8173 85.6981 85.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 289.5 0.001024 1024 0.35 3200 11776 1.68765 1.0536 33.0596 32.8953 68.8077 68.9152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 289.5 0.001024 1024 0.35 3200 11840 1.68608 1.05472 55.0545 32.8605 90.7715 90.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 289.5 0.001024 1024 0.35 3200 11840 1.67939 1.05267 36.8456 32.8757 72.5654 72.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 289.5 0.001024 1024 0.35 3200 11520 1.67731 1.04243 29.9575 32.511 65.2997 65.4046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 289.5 0.001024 1024 0.35 3200 11712 1.67091 1.04643 51.8313 32.6968 87.3584 87.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 289.5 0.001024 1024 0.35 3200 11520 1.67674 1.04448 33.4628 32.7623 69.0621 69.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 289.5 0.001024 1024 0.35 3200 11520 1.68221 1.05062 28.0719 32.8008 63.7169 63.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 289.5 0.001024 1024 0.35 3200 11648 1.68314 1.04672 68.7124 32.6811 104.234 104.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 289.5 0.001024 1024 0.35 3200 11648 1.67674 1.04576 44.5598 32.7598 80.1526 80.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 289.5 0.001024 1024 0.35 3200 11424 1.70074 1.05408 37.53 32.8603 73.2558 73.3634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 289.5 0.001024 1024 0.35 3200 11776 1.68643 1.04954 65.117 32.8972 100.864 100.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 289.5 0.001024 1024 0.35 3200 11264 1.68528 1.04416 40.415 32.6257 75.8854 75.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 289.5 0.001024 1024 0.35 3200 10752 1.68502 1.0361 31.2667 32.3717 66.4745 66.5825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 289.5 0.001024 1024 0.35 3200 11808 1.68666 1.04803 67.741 32.7012 103.29 103.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 289.5 0.001024 1024 0.35 3200 11520 1.6855 1.04877 46.175 32.8246 81.8474 81.9545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 289.5 0.001024 1024 0.35 3200 11232 1.70678 1.05158 40.2834 32.9276 76.0787 76.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 289.5 0.001024 1024 0.35 3200 10368 1.63334 1.00915 33.3644 31.4463 67.5645 67.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 289.5 0.001024 1024 0.35 3200 11840 1.67949 1.05178 66.854 32.889 102.589 102.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 289.5 0.001024 1024 0.35 3200 10880 1.6591 1.03542 42.9027 32.1638 77.8725 77.9817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 289.5 0.001024 1024 0.35 3200 11520 1.67709 1.04653 39.5572 32.6975 75.0903 75.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 289.5 0.001024 1024 0.35 3200 10240 1.64349 1.01376 31.9069 31.5193 66.1985 66.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 289.5 0.001024 1024 0.35 3200 11520 1.67894 1.0472 62.6313 32.7633 98.2329 98.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 289.5 0.001024 1024 0.35 3200 10752 1.68099 1.04106 40.582 32.3708 75.7882 75.8968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 289.5 0.001024 1024 0.35 3200 10368 1.63226 1.00762 33.8683 31.4457 68.0667 68.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 289.5 0.001024 1024 0.35 3200 9216 1.67114 1.01568 28.1679 31.6015 62.5692 62.6811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 289.5 0.001024 1024 0.35 3200 11600 1.69123 1.04323 63.9668 32.4844 99.2981 99.4095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 289.5 0.001024 1024 0.35 3200 11200 1.69411 1.04506 45.6986 32.6554 81.2126 81.3216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 289.5 0.001024 1024 0.35 3200 10800 1.72147 1.04918 36.9186 32.7507 72.5524 72.6587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 289.5 0.001024 1024 0.35 3200 11200 1.69779 1.05174 36.5185 32.916 72.2946 72.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 289.5 0.001024 1024 0.35 3216 12032 1.67482 1.05267 55.8252 32.854 91.5165 91.6217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 289.5 0.001024 1024 0.35 3216 12032 1.68086 1.05101 35.3575 32.8694 71.0715 71.1785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 289.5 0.001024 1024 0.35 3216 11904 1.67187 1.04858 29.3533 32.7593 64.9459 65.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 289.5 0.001024 1024 0.35 3216 12000 1.68768 1.05466 52.994 32.8558 88.7057 88.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 289.5 0.001024 1024 0.35 3216 11840 1.68259 1.05286 34.4218 32.8856 70.1572 70.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 289.5 0.001024 1024 0.35 3216 11520 1.68141 1.04374 28.1784 32.5011 63.5191 63.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 289.5 0.001024 1024 0.35 3216 11904 1.6665 1.04653 68.768 32.7009 104.295 104.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 289.5 0.001024 1024 0.35 3216 11904 1.66848 1.04605 44.4277 32.7578 80.0133 80.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 289.5 0.001024 1024 0.35 3216 11520 1.6871 1.05126 36.9237 32.7948 72.5689 72.6759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 289.5 0.001024 1024 0.35 3216 11520 1.66746 1.03718 31.2834 32.3471 66.4469 66.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 289.5 0.001024 1024 0.35 3216 11872 1.68397 1.04707 66.4284 32.6863 101.961 102.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 289.5 0.001024 1024 0.35 3216 11648 1.67642 1.04886 42.2521 32.79 77.8791 77.9843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 289.5 0.001024 1024 0.35 3216 11424 1.70112 1.05312 34.909 32.8612 70.638 70.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 289.5 0.001024 1024 0.35 3216 10752 1.63504 1.01776 29.152 31.7291 63.6458 63.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 289.5 0.001024 1024 0.35 3216 12032 1.68282 1.05258 64.0947 32.8673 99.8121 99.9219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 289.5 0.001024 1024 0.35 3216 11776 1.67722 1.0456 40.7871 32.6124 76.2323 76.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 289.5 0.001024 1024 0.35 3216 11520 1.66867 1.03632 32.7729 32.35 67.9426 68.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 289.5 0.001024 1024 0.35 3216 11264 1.66026 1.03014 28.8881 32.1168 63.8073 63.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 289.5 0.001024 1024 0.35 3216 11808 1.68211 1.04765 64.7812 32.6946 100.32 100.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 289.5 0.001024 1024 0.35 3216 11520 1.68506 1.05203 45.232 32.8289 80.9117 81.0169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 289.5 0.001024 1024 0.35 3216 11232 1.70589 1.05094 37.72 32.8943 73.4878 73.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 289.5 0.001024 1024 0.35 3216 10368 1.63018 1.00944 33.0461 31.4424 67.2396 67.3462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 289.5 0.001024 1024 0.35 3216 11840 1.67824 1.05491 65.0172 32.8831 100.748 100.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 289.5 0.001024 1024 0.35 3216 10880 1.65901 1.03088 42.3295 32.1728 77.3035 77.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 289.5 0.001024 1024 0.35 3216 11520 1.67206 1.04288 38.7584 32.7 74.2897 74.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 289.5 0.001024 1024 0.35 3216 10240 1.64006 1.01203 32.191 31.5136 66.4711 66.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 289.5 0.001024 1024 0.35 3200 11648 1.68278 1.04864 54.138 32.8211 89.8039 89.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 289.5 0.001024 1024 0.35 3200 11520 1.69382 1.0489 35.9114 32.8941 71.66 71.7625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 289.5 0.001024 1024 0.35 3200 11520 1.67581 1.04496 30.0394 32.7603 65.6347 65.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 289.5 0.001024 1024 0.35 3200 11680 1.69197 1.05219 51.3224 32.8285 87.0077 87.1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 289.5 0.001024 1024 0.35 3200 11520 1.68464 1.05066 33.4889 32.9081 69.2467 69.3535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 289.5 0.001024 1024 0.35 3200 11040 1.6913 1.04416 27.1228 32.5413 62.5119 62.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 289.5 0.001024 1024 0.35 3200 10880 1.65766 1.03181 23.7823 32.1604 58.7433 58.8522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 289.5 0.001024 1024 0.35 3200 11520 1.67325 1.04643 65.8658 32.6681 101.37 101.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 289.5 0.001024 1024 0.35 3200 11520 1.67805 1.04858 42.2356 32.7379 77.8127 77.9223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 289.5 0.001024 1024 0.35 3200 11520 1.68211 1.05267 35.9407 32.829 71.6139 71.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 289.5 0.001024 1024 0.35 3200 10752 1.6793 1.03645 28.2859 32.3778 63.4956 63.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 289.5 0.001024 1024 0.35 3200 11424 1.6895 1.04467 63.3446 32.6816 98.8742 98.9798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 289.5 0.001024 1024 0.35 3200 11200 1.68758 1.04653 40.2381 32.7603 75.8448 75.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 289.5 0.001024 1024 0.35 3200 11424 1.69885 1.05267 34.2276 32.833 69.9234 70.0281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 289.5 0.001024 1024 0.35 3200 9856 1.65098 1.01376 25.8432 31.7338 60.3523 60.4607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 289.5 0.001024 1024 0.35 3200 11520 1.69037 1.05264 59.649 32.8703 95.3746 95.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 289.5 0.001024 1024 0.35 3200 11264 1.68541 1.04442 39.0796 32.6354 74.5584 74.6695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 289.5 0.001024 1024 0.35 3200 10752 1.68304 1.03616 30.7808 32.372 65.9866 66.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 289.5 0.001024 1024 0.35 3200 10240 1.67805 1.03014 27.3929 32.1179 62.3339 62.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 289.5 0.001024 1024 0.35 3200 11520 1.6863 1.04858 65.8117 32.7011 101.362 101.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 289.5 0.001024 1024 0.35 3200 11520 1.6823 1.05008 46.5275 32.8251 82.1972 82.3034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 289.5 0.001024 1024 0.35 3200 11232 1.70538 1.05402 39.1388 32.8946 74.91 75.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 289.5 0.001024 1024 0.35 3200 10368 1.63197 1.01062 33.5913 31.4807 67.8276 67.9375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 289.5 0.001024 1024 0.35 3200 10080 1.6527 1.01757 31.2818 31.5653 65.6315 65.7375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 289.5 0.001024 1024 0.35 3200 11520 1.68902 1.05616 63.3068 32.9167 99.0835 99.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 289.5 0.001024 1024 0.35 3200 10880 1.65763 1.03424 43.6514 32.1613 78.619 78.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 289.5 0.001024 1024 0.35 3200 10560 1.69709 1.04573 35.461 32.7011 71.0177 71.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 289.5 0.001024 1024 0.35 3200 10240 1.64061 1.00938 32.9792 31.5086 67.25 67.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 289.5 0.001024 1024 0.35 3200 11200 1.69834 1.05088 34.5297 32.9137 70.3039 70.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 289.5 0.001024 1024 0.35 3240 11264 1.69251 1.05078 50.154 32.8471 85.8604 85.9665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 289.5 0.001024 1024 0.35 3240 11264 1.70154 1.04963 33.2303 32.889 68.9874 69.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 289.5 0.001024 1024 0.35 3240 11136 1.68461 1.04246 27.471 32.7614 63.071 63.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 289.5 0.001024 1024 0.35 3240 10752 1.70134 1.04502 23.3204 32.6373 58.8175 58.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 289.5 0.001024 1024 0.35 3240 11200 1.70602 1.052 66.1964 32.8588 101.929 102.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 289.5 0.001024 1024 0.35 3240 11200 1.69779 1.05267 41.9328 32.9091 77.7124 77.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 289.5 0.001024 1024 0.35 3240 10560 1.7015 1.04448 33.1023 32.5113 68.4772 68.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 289.5 0.001024 1024 0.35 3240 10240 1.67642 1.02883 27.43 32.1604 62.4102 62.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 289.5 0.001024 1024 0.35 3240 11136 1.68099 1.04634 63.0278 32.6726 98.5425 98.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 289.5 0.001024 1024 0.35 3240 11136 1.68717 1.04262 40.2126 32.7576 75.8142 75.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 289.5 0.001024 1024 0.35 3240 10944 1.69802 1.04986 33.0434 32.8162 68.7224 68.8273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 289.5 0.001024 1024 0.35 3240 10752 1.68154 1.03494 28.5787 32.3394 63.751 63.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 289.5 0.001024 1024 0.35 3240 10560 1.69779 1.04448 24.8007 32.698 60.3536 60.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 289.5 0.001024 1024 0.35 3240 10976 1.7024 1.04653 57.0426 32.6891 92.5946 92.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 289.5 0.001024 1024 0.35 3240 10752 1.69779 1.04858 37.6211 32.7554 73.2368 73.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 289.5 0.001024 1024 0.35 3240 10752 1.71382 1.04928 30.9343 32.8517 66.6658 66.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 289.5 0.001024 1024 0.35 3240 9856 1.65763 1.01581 24.972 31.702 59.4568 59.5681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 289.5 0.001024 1024 0.35 3240 10080 1.6897 1.03424 23.7532 32.1074 58.7002 58.8083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 289.5 0.001024 1024 0.35 3240 11264 1.6993 1.05062 55.9961 32.8892 91.7442 91.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 289.5 0.001024 1024 0.35 3240 10752 1.69645 1.04243 36.1588 32.6118 71.6235 71.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 289.5 0.001024 1024 0.35 3240 10752 1.67901 1.03427 31.003 32.3781 66.2089 66.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 289.5 0.001024 1024 0.35 3240 10240 1.68115 1.03014 25.6954 32.0886 60.611 60.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 289.5 0.001024 1024 0.35 3240 8960 1.66912 1.00918 21.354 31.5107 55.6575 55.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 289.5 0.001024 1024 0.35 3200 11648 1.68016 1.04938 49.8172 32.8475 85.5087 85.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 289.5 0.001024 1024 0.35 3200 11520 1.69389 1.05168 32.6953 32.8908 68.4481 68.5577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 289.5 0.001024 1024 0.35 3200 11520 1.67498 1.04445 27.5095 32.7373 63.0802 63.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 289.5 0.001024 1024 0.35 3200 11264 1.68451 1.04448 23.8202 32.6308 59.2939 59.4109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 289.5 0.001024 1024 0.35 3200 11680 1.69318 1.05472 66.0366 32.8561 101.757 101.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 289.5 0.001024 1024 0.35 3200 11520 1.68771 1.05472 40.9455 32.9157 76.7186 76.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 289.5 0.001024 1024 0.35 3200 11040 1.69085 1.04288 32.102 32.5005 67.4473 67.5533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 289.5 0.001024 1024 0.35 3200 10880 1.66163 1.03027 28.3228 32.1657 63.2954 63.4027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 289.5 0.001024 1024 0.35 3200 11200 1.69574 1.04758 26.0884 32.6103 61.5537 61.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 289.5 0.001024 1024 0.35 3200 11520 1.67174 1.04835 61.5877 32.6704 97.0927 97.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 289.5 0.001024 1024 0.35 3200 11520 1.6768 1.04458 39.5946 32.7538 75.1804 75.2875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 289.5 0.001024 1024 0.35 3200 11520 1.6848 1.05085 33.1232 32.8036 68.7754 68.8824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 289.5 0.001024 1024 0.35 3200 10752 1.68208 1.03648 27.3642 32.3511 62.5456 62.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 289.5 0.001024 1024 0.35 3200 10560 1.69677 1.04448 23.7038 32.7009 59.2571 59.3674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 289.5 0.001024 1024 0.35 3200 11424 1.68854 1.04448 56.891 32.7053 92.4432 92.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 289.5 0.001024 1024 0.35 3200 11200 1.68864 1.0432 37.1299 32.7548 72.7316 72.8378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 289.5 0.001024 1024 0.35 3200 11424 1.69923 1.05251 31.4905 32.8572 67.2164 67.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 289.5 0.001024 1024 0.35 3200 9856 1.65763 1.01603 24.1265 31.7056 58.6218 58.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 289.5 0.001024 1024 0.35 3200 10080 1.69315 1.03357 22.1422 32.0785 57.0622 57.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 289.5 0.001024 1024 0.35 3200 11520 1.69459 1.05245 55.6258 32.8928 91.3814 91.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 289.5 0.001024 1024 0.35 3200 11264 1.68538 1.04886 36.5067 32.6397 71.9961 72.1053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 289.5 0.001024 1024 0.35 3200 10752 1.68186 1.03741 29.4559 32.3519 64.6424 64.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 289.5 0.001024 1024 0.35 3200 10240 1.67731 1.02918 25.0567 32.1085 59.9882 60.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 289.5 0.001024 1024 0.35 3200 10240 1.64656 1.01376 22.9022 31.5209 57.1998 57.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 289.5 0.001024 1024 0.35 3200 9216 1.67069 1.01171 19.446 31.5778 53.8202 53.9272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 289.5 0.001024 1024 0.35 3200 10816 1.70435 1.0545 46.4939 32.916 82.2841 82.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 289.5 0.001024 1024 0.35 3200 10752 1.70262 1.05062 52.2657 32.8207 87.9528 88.0602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 289.5 0.001024 1024 0.35 3200 10752 1.70902 1.05267 34.7339 32.8921 70.5039 70.6103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 289.5 0.001024 1024 0.35 3200 10368 1.70605 1.04525 28.6002 32.7596 64.2264 64.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 289.5 0.001024 1024 0.35 3200 10240 1.70829 1.04448 25.0596 32.6106 60.5374 60.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 289.5 0.001024 1024 0.35 3200 9600 1.69187 1.0345 21.7024 32.1551 56.6991 56.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 289.5 0.001024 1024 0.35 3200 9984 1.69786 1.03706 21.7989 32.3729 57.0192 57.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 289.5 0.001024 1024 0.35 3200 8960 1.67117 1.01581 17.9548 31.7004 52.4561 52.5655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 289.5 0.001024 1024 0.35 3200 9216 1.69984 1.02864 18.3068 32.0964 53.2496 53.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 289.5 0.001024 1024 0.35 3240 9856 1.65664 1.01786 18.2747 31.7262 52.789 52.8968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 289.5 0.001024 1024 0.35 3200 9856 1.65325 1.01581 17.8788 32.0126 52.6727 52.7806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 289.5 0.001024 1024 0.35 3200 10080 1.69072 1.03219 18.7082 32.139 53.6826 53.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 289.5 0.001024 1024 0.35 3216 11200 1.66275 1.03104 20.5638 32.0995 55.4687 55.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 289.5 0.001024 1024 0.35 3200 11264 1.68518 1.04339 22.9444 32.6278 58.4137 58.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 289.5 0.001024 1024 0.35 3200 9600 1.66438 1.01562 28.6426 31.6987 63.1325 63.2436
