#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 28 14:21:07 2021
# Process ID: 32128
# Current directory: R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1
# Command line: vivado.exe -log FFTAudio_Block_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FFTAudio_Block_wrapper.tcl -notrace
# Log file: R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/FFTAudio_Block_wrapper.vdi
# Journal file: R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source FFTAudio_Block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'U:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top FFTAudio_Block_wrapper -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0.dcp' for cell 'FFTAudio_Block_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0.dcp' for cell 'FFTAudio_Block_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0.dcp' for cell 'FFTAudio_Block_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_iic_0_1/FFTAudio_Block_axi_iic_0_1.dcp' for cell 'FFTAudio_Block_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0.dcp' for cell 'FFTAudio_Block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0.dcp' for cell 'FFTAudio_Block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_mdm_1_1/FFTAudio_Block_mdm_1_1.dcp' for cell 'FFTAudio_Block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_1/FFTAudio_Block_microblaze_0_1.dcp' for cell 'FFTAudio_Block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0.dcp' for cell 'FFTAudio_Block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_reset_inv_0_2/FFTAudio_Block_reset_inv_0_2.dcp' for cell 'FFTAudio_Block_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0.dcp' for cell 'FFTAudio_Block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xadc_wiz_0_1/FFTAudio_Block_xadc_wiz_0_1.dcp' for cell 'FFTAudio_Block_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xbar_1/FFTAudio_Block_xbar_1.dcp' for cell 'FFTAudio_Block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_dlmb_bram_if_cntlr_1/FFTAudio_Block_dlmb_bram_if_cntlr_1.dcp' for cell 'FFTAudio_Block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_dlmb_v10_1/FFTAudio_Block_dlmb_v10_1.dcp' for cell 'FFTAudio_Block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_ilmb_bram_if_cntlr_1/FFTAudio_Block_ilmb_bram_if_cntlr_1.dcp' for cell 'FFTAudio_Block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_ilmb_v10_1/FFTAudio_Block_ilmb_v10_1.dcp' for cell 'FFTAudio_Block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_lmb_bram_1/FFTAudio_Block_lmb_bram_1.dcp' for cell 'FFTAudio_Block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1126.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_1/FFTAudio_Block_microblaze_0_1.xdc] for cell 'FFTAudio_Block_i/microblaze_0/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_1/FFTAudio_Block_microblaze_0_1.xdc] for cell 'FFTAudio_Block_i/microblaze_0/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0.xdc] for cell 'FFTAudio_Block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0.xdc] for cell 'FFTAudio_Block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_mdm_1_1/FFTAudio_Block_mdm_1_1.xdc] for cell 'FFTAudio_Block_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_mdm_1_1/FFTAudio_Block_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1591.859 ; gain = 465.742
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_mdm_1_1/FFTAudio_Block_mdm_1_1.xdc] for cell 'FFTAudio_Block_i/mdm_1/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0_board.xdc] for cell 'FFTAudio_Block_i/clk_wiz_1/inst'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0_board.xdc] for cell 'FFTAudio_Block_i/clk_wiz_1/inst'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0.xdc] for cell 'FFTAudio_Block_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_clk_wiz_1_0/FFTAudio_Block_clk_wiz_1_0.xdc] for cell 'FFTAudio_Block_i/clk_wiz_1/inst'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'FFTAudio_Block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'FFTAudio_Block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0.xdc] for cell 'FFTAudio_Block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_rst_clk_wiz_1_100M_0/FFTAudio_Block_rst_clk_wiz_1_100M_0.xdc] for cell 'FFTAudio_Block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0_board.xdc] for cell 'FFTAudio_Block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0_board.xdc] for cell 'FFTAudio_Block_i/axi_uartlite_0/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0.xdc] for cell 'FFTAudio_Block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_uartlite_0_0/FFTAudio_Block_axi_uartlite_0_0.xdc] for cell 'FFTAudio_Block_i/axi_uartlite_0/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_iic_0_1/FFTAudio_Block_axi_iic_0_1_board.xdc] for cell 'FFTAudio_Block_i/axi_iic_0/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_iic_0_1/FFTAudio_Block_axi_iic_0_1_board.xdc] for cell 'FFTAudio_Block_i/axi_iic_0/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0_board.xdc] for cell 'FFTAudio_Block_i/axi_gpio_0/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0_board.xdc] for cell 'FFTAudio_Block_i/axi_gpio_0/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0.xdc] for cell 'FFTAudio_Block_i/axi_gpio_0/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_0_0/FFTAudio_Block_axi_gpio_0_0.xdc] for cell 'FFTAudio_Block_i/axi_gpio_0/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xadc_wiz_0_1/FFTAudio_Block_xadc_wiz_0_1.xdc] for cell 'FFTAudio_Block_i/xadc_wiz_0/inst'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_xadc_wiz_0_1/FFTAudio_Block_xadc_wiz_0_1.xdc] for cell 'FFTAudio_Block_i/xadc_wiz_0/inst'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0_board.xdc] for cell 'FFTAudio_Block_i/axi_gpio_1/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0_board.xdc] for cell 'FFTAudio_Block_i/axi_gpio_1/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0.xdc] for cell 'FFTAudio_Block_i/axi_gpio_1/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_1_0/FFTAudio_Block_axi_gpio_1_0.xdc] for cell 'FFTAudio_Block_i/axi_gpio_1/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0_board.xdc] for cell 'FFTAudio_Block_i/axi_gpio_2/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0_board.xdc] for cell 'FFTAudio_Block_i/axi_gpio_2/U0'
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0.xdc] for cell 'FFTAudio_Block_i/axi_gpio_2/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_axi_gpio_2_0/FFTAudio_Block_axi_gpio_2_0.xdc] for cell 'FFTAudio_Block_i/axi_gpio_2/U0'
Parsing XDC File [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal usb_uart_rxd cannot be placed on R12 (IOB_X0Y0) because the pad is already occupied by terminal usb_uart_txd possibly due to user constraint [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc:79]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal usb_uart_txd cannot be placed on V12 (IOB_X0Y1) because the pad is already occupied by terminal usb_uart_rxd possibly due to user constraint [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc:80]
Finished Parsing XDC File [R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.srcs/constrs_1/new/Arty-S7-50-Master.xdc]
Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'FFTAudio_Block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_axi_intc_0/FFTAudio_Block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'FFTAudio_Block_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'FFTAudio_Block_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: r:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.gen/sources_1/bd/FFTAudio_Block/ip/FFTAudio_Block_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1591.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 146 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

31 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1591.859 ; gain = 465.742
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1591.859 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f43c349f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1611.871 ; gain = 20.012

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1323607b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 139 cells and removed 233 cells
INFO: [Opt 31-1021] In phase Retarget, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21c3e5cff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 153fc2373

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1820.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 93 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG FFTAudio_Block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net FFTAudio_Block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 21ec8b10b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1820.551 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21ec8b10b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1820.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21ec8b10b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1820.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             139  |             233  |                                             23  |
|  Constant propagation         |              11  |              48  |                                              1  |
|  Sweep                        |               0  |              93  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1820.551 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19517822f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1820.551 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 19517822f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1935.492 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19517822f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1935.492 ; gain = 114.941

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19517822f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.492 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1935.492 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19517822f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1935.492 ; gain = 343.633
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/FFTAudio_Block_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FFTAudio_Block_wrapper_drc_opted.rpt -pb FFTAudio_Block_wrapper_drc_opted.pb -rpx FFTAudio_Block_wrapper_drc_opted.rpx
Command: report_drc -file FFTAudio_Block_wrapper_drc_opted.rpt -pb FFTAudio_Block_wrapper_drc_opted.pb -rpx FFTAudio_Block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/FFTAudio_Block_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.492 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 98cb2ac7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1935.492 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147541e55

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f363c1c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f363c1c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f363c1c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1eeed5d3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 286c225bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 209 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 82 nets or cells. Created 0 new cell, deleted 82 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1935.492 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             82  |                    82  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             82  |                    82  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1699460f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1c19fcfef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c19fcfef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20f68b7cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 204ac5d78

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21561d526

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2396193d7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2163b0351

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e6f215e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 29848adc2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 29848adc2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fe10ecd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.299 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a18d3633

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25658a033

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fe10ecd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.299. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c0b851b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c0b851b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c0b851b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c0b851b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1935.492 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 222216f8a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000
Ending Placer Task | Checksum: 1bb75669f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.526 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/FFTAudio_Block_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file FFTAudio_Block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FFTAudio_Block_wrapper_utilization_placed.rpt -pb FFTAudio_Block_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FFTAudio_Block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1935.492 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1935.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/FFTAudio_Block_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: caa03002 ConstDB: 0 ShapeSum: f0d5369d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b14efb00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1972.797 ; gain = 37.305
Post Restoration Checksum: NetGraph: f5d2b7fe NumContArr: bb7c4302 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b14efb00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1972.797 ; gain = 37.305

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b14efb00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1978.816 ; gain = 43.324

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b14efb00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1978.816 ; gain = 43.324
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e85569c3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.867 ; gain = 51.375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.335  | TNS=0.000  | WHS=-0.239 | THS=-59.110|

Phase 2 Router Initialization | Checksum: 17f4886ab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1992.039 ; gain = 56.547

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4368
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4368
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17f4886ab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1995.336 ; gain = 59.844
Phase 3 Initial Routing | Checksum: 15185b493

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 529
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.059  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13975890b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.059  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 130e7341b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 2003.055 ; gain = 67.562
Phase 4 Rip-up And Reroute | Checksum: 130e7341b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 149d96a96

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2003.055 ; gain = 67.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.067  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 149d96a96

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 149d96a96

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2003.055 ; gain = 67.562
Phase 5 Delay and Skew Optimization | Checksum: 149d96a96

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cbebec49

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2003.055 ; gain = 67.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.067  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e36b5d01

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2003.055 ; gain = 67.562
Phase 6 Post Hold Fix | Checksum: 1e36b5d01

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.57147 %
  Global Horizontal Routing Utilization  = 2.04685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 144e2c438

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 144e2c438

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13db8dafa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2003.055 ; gain = 67.562

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.067  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13db8dafa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2003.055 ; gain = 67.562
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2003.055 ; gain = 67.562

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2003.055 ; gain = 67.562
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.723 . Memory (MB): peak = 2015.215 ; gain = 12.160
INFO: [Common 17-1381] The checkpoint 'R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/FFTAudio_Block_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FFTAudio_Block_wrapper_drc_routed.rpt -pb FFTAudio_Block_wrapper_drc_routed.pb -rpx FFTAudio_Block_wrapper_drc_routed.rpx
Command: report_drc -file FFTAudio_Block_wrapper_drc_routed.rpt -pb FFTAudio_Block_wrapper_drc_routed.pb -rpx FFTAudio_Block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/FFTAudio_Block_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FFTAudio_Block_wrapper_methodology_drc_routed.rpt -pb FFTAudio_Block_wrapper_methodology_drc_routed.pb -rpx FFTAudio_Block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file FFTAudio_Block_wrapper_methodology_drc_routed.rpt -pb FFTAudio_Block_wrapper_methodology_drc_routed.pb -rpx FFTAudio_Block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/FFTAudio_Block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file FFTAudio_Block_wrapper_power_routed.rpt -pb FFTAudio_Block_wrapper_power_summary_routed.pb -rpx FFTAudio_Block_wrapper_power_routed.rpx
Command: report_power -file FFTAudio_Block_wrapper_power_routed.rpt -pb FFTAudio_Block_wrapper_power_summary_routed.pb -rpx FFTAudio_Block_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
131 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FFTAudio_Block_wrapper_route_status.rpt -pb FFTAudio_Block_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file FFTAudio_Block_wrapper_timing_summary_routed.rpt -pb FFTAudio_Block_wrapper_timing_summary_routed.pb -rpx FFTAudio_Block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file FFTAudio_Block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FFTAudio_Block_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FFTAudio_Block_wrapper_bus_skew_routed.rpt -pb FFTAudio_Block_wrapper_bus_skew_routed.pb -rpx FFTAudio_Block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force FFTAudio_Block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./FFTAudio_Block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'R:/Users/Mitchell/Documents/GitHub/2021-Hardware/Audio_Spectrum_Analyzer/FPGA/Vivado-FFTAudio/FFTAudio.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jun 28 14:23:44 2021. For additional details about this file, please refer to the WebTalk help file at U:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2479.879 ; gain = 443.918
INFO: [Common 17-206] Exiting Vivado at Mon Jun 28 14:23:44 2021...
