set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {p1_mem_ram.vo p1_mem_ram_v.sdo}}
	{{"Fast Model"} {p1_mem_ram_fast.vo p1_mem_ram_v_fast.sdo}}
}
