Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Apr  1 14:17:33 2022
| Host         : federico-P65xHP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -rpx project_reti_logiche_timing_summary_routed.rpx
| Design       : project_reti_logiche
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.836        0.000                      0                   96        0.263        0.000                      0                   96       49.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              93.836        0.000                      0                   96        0.263        0.000                      0                   96       49.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       93.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.836ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 3.055ns (49.518%)  route 3.114ns (50.482%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 104.302 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    counter_reg[24]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 f  counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.966     8.734    next_state2[26]
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.303     9.037 r  curr_state[1]_i_6/O
                         net (fo=1, routed)           0.000     9.037    curr_state[1]_i_6_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 r  curr_state_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           1.118    10.705    next_state1
    SLICE_X2Y14          LUT5 (Prop_lut5_I1_O)        0.124    10.829 r  curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.829    p_0_out[0]
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.514   104.302    i_clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[0]/C
                         clock pessimism              0.322   104.624    
                         clock uncertainty           -0.035   104.588    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)        0.077   104.665    curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        104.665    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                 93.836    

Slack (MET) :             93.855ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 3.077ns (49.697%)  route 3.114ns (50.303%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 104.302 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    counter_reg[24]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 f  counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.966     8.734    next_state2[26]
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.303     9.037 r  curr_state[1]_i_6/O
                         net (fo=1, routed)           0.000     9.037    curr_state[1]_i_6_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.587 f  curr_state_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           1.118    10.705    next_state1
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.146    10.851 r  curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.851    p_0_out[1]
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.514   104.302    i_clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[1]/C
                         clock pessimism              0.322   104.624    
                         clock uncertainty           -0.035   104.588    
    SLICE_X2Y14          FDCE (Setup_fdce_C_D)        0.118   104.706    curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                        104.706    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                 93.855    

Slack (MET) :             95.350ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 2.379ns (50.920%)  route 2.293ns (49.080%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 104.301 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    counter_reg[24]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter_reg[28]_i_2_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  counter_reg[31]_i_3/O[0]
                         net (fo=2, routed)           1.263     9.033    next_state2[29]
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.299     9.332 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.332    counter[29]_i_1_n_0
    SLICE_X6Y12          FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513   104.301    i_clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.335   104.636    
                         clock uncertainty           -0.035   104.600    
    SLICE_X6Y12          FDCE (Setup_fdce_C_D)        0.081   104.681    counter_reg[29]
  -------------------------------------------------------------------
                         required time                        104.681    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 95.350    

Slack (MET) :             95.440ns  (required time - arrival time)
  Source:                 w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.850ns (20.116%)  route 3.376ns (79.884%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 104.301 - 100.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     4.665    i_clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.121 f  w_reg[6]/Q
                         net (fo=3, routed)           1.095     6.216    w[6]
    SLICE_X2Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.340 f  curr_state[2]_i_4/O
                         net (fo=1, routed)           0.670     7.010    curr_state[2]_i_4_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  curr_state[2]_i_3/O
                         net (fo=2, routed)           1.094     8.229    curr_state[2]_i_3_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.146     8.375 r  curr_state[2]_i_2/O
                         net (fo=1, routed)           0.516     8.890    p_0_out[2]
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513   104.301    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/C
                         clock pessimism              0.336   104.637    
                         clock uncertainty           -0.035   104.601    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)       -0.271   104.330    curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                        104.330    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                 95.440    

Slack (MET) :             95.515ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 2.363ns (52.480%)  route 2.140ns (47.520%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 104.301 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    counter_reg[24]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  counter_reg[28]_i_2/O[3]
                         net (fo=2, routed)           1.110     8.856    next_state2[28]
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.306     9.162 r  counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.162    counter[28]_i_1_n_0
    SLICE_X6Y12          FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513   104.301    i_clk_IBUF_BUFG
    SLICE_X6Y12          FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.335   104.636    
                         clock uncertainty           -0.035   104.600    
    SLICE_X6Y12          FDCE (Setup_fdce_C_D)        0.077   104.677    counter_reg[28]
  -------------------------------------------------------------------
                         required time                        104.677    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 95.515    

Slack (MET) :             95.617ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 2.495ns (57.337%)  route 1.856ns (42.663%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 104.298 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    counter_reg[24]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter_reg[28]_i_2_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.882 r  counter_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.826     8.708    next_state2[30]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.303     9.011 r  counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.011    counter[30]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.510   104.298    i_clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.335   104.633    
                         clock uncertainty           -0.035   104.597    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.031   104.628    counter_reg[30]
  -------------------------------------------------------------------
                         required time                        104.628    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                 95.617    

Slack (MET) :             95.719ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.399ns (56.453%)  route 1.851ns (43.547%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 104.298 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    counter_reg[24]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    counter_reg[28]_i_2_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.787 r  counter_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.820     8.607    next_state2[31]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.302     8.909 r  counter[31]_i_2/O
                         net (fo=1, routed)           0.000     8.909    counter[31]_i_2_n_0
    SLICE_X5Y16          FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.510   104.298    i_clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.335   104.633    
                         clock uncertainty           -0.035   104.597    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.031   104.628    counter_reg[31]
  -------------------------------------------------------------------
                         required time                        104.628    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 95.719    

Slack (MET) :             95.750ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 2.409ns (56.504%)  route 1.854ns (43.496%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 104.299 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    counter_reg[24]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  counter_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.824     8.592    next_state2[26]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.331     8.923 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.923    counter[26]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.511   104.299    i_clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.335   104.634    
                         clock uncertainty           -0.035   104.598    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)        0.075   104.673    counter_reg[26]
  -------------------------------------------------------------------
                         required time                        104.673    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                 95.750    

Slack (MET) :             95.770ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 2.291ns (53.438%)  route 1.996ns (46.562%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 104.300 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    counter_reg[24]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  counter_reg[28]_i_2/O[0]
                         net (fo=2, routed)           0.966     8.622    next_state2[25]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.325     8.947 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.947    counter[25]_i_1_n_0
    SLICE_X6Y14          FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.512   104.300    i_clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.335   104.635    
                         clock uncertainty           -0.035   104.599    
    SLICE_X6Y14          FDCE (Setup_fdce_C_D)        0.118   104.717    counter_reg[25]
  -------------------------------------------------------------------
                         required time                        104.717    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 95.770    

Slack (MET) :             95.774ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 2.295ns (53.265%)  route 2.014ns (46.735%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 104.300 - 100.000 ) 
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.933    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.630     4.660    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.518     5.178 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.030     6.208    counter[1]
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.864 r  o_address_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.864    o_address_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.978    counter_reg[8]_i_2_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[12]_i_2_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    counter_reg[16]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    counter_reg[20]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.654 r  counter_reg[24]_i_2/O[1]
                         net (fo=2, routed)           0.984     8.637    next_state2[22]
    SLICE_X6Y13          LUT2 (Prop_lut2_I1_O)        0.331     8.968 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.968    counter[22]_i_1_n_0
    SLICE_X6Y13          FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    N15                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   102.696    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.512   104.300    i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.360   104.660    
                         clock uncertainty           -0.035   104.624    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.118   104.742    counter_reg[22]
  -------------------------------------------------------------------
                         required time                        104.742    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                 95.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 prev_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prev_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  prev_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  prev_byte_reg[1]/Q
                         net (fo=3, routed)           0.168     1.751    p_1_in32_in[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.796 r  prev_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    prev_byte[1]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  prev_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.860     1.957    i_clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  prev_byte_reg[1]/C
                         clock pessimism             -0.515     1.441    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.091     1.532    prev_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.161%)  route 0.223ns (51.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.605 r  curr_state_reg[0]/Q
                         net (fo=28, routed)          0.223     1.828    curr_state[0]
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.043     1.871 r  curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    p_0_out[1]
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.958    i_clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[1]/C
                         clock pessimism             -0.516     1.441    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.131     1.572    curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prev_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.773%)  route 0.259ns (58.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  curr_state_reg[2]/Q
                         net (fo=61, routed)          0.259     1.842    curr_state[2]
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.887 r  prev_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    prev_byte[0]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  prev_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.860     1.957    i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  prev_byte_reg[0]/C
                         clock pessimism             -0.501     1.455    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.576    prev_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.605 f  curr_state_reg[0]/Q
                         net (fo=28, routed)          0.223     1.828    curr_state[0]
    SLICE_X2Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.873 r  curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    p_0_out[0]
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.861     1.958    i_clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  curr_state_reg[0]/C
                         clock pessimism             -0.516     1.441    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.120     1.561    curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.187ns (35.905%)  route 0.334ns (64.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  curr_state_reg[2]/Q
                         net (fo=61, routed)          0.334     1.916    curr_state[2]
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.046     1.962 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    counter[4]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.857     1.954    i_clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.480     1.473    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.107     1.580    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.185ns (34.721%)  route 0.348ns (65.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  curr_state_reg[2]/Q
                         net (fo=61, routed)          0.348     1.930    curr_state[2]
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.044     1.974 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.974    counter[6]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.858     1.955    i_clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.480     1.474    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.107     1.581    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.909%)  route 0.347ns (65.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  curr_state_reg[2]/Q
                         net (fo=61, routed)          0.347     1.929    curr_state[2]
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.974 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.974    counter[20]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.858     1.955    i_clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  counter_reg[20]/C
                         clock pessimism             -0.480     1.474    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.107     1.581    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.782%)  route 0.334ns (64.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  curr_state_reg[2]/Q
                         net (fo=61, routed)          0.334     1.916    curr_state[2]
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.961    counter[27]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.857     1.954    i_clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  counter_reg[27]/C
                         clock pessimism             -0.480     1.473    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.091     1.564    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.909%)  route 0.347ns (65.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  curr_state_reg[2]/Q
                         net (fo=61, routed)          0.347     1.929    curr_state[2]
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.974 r  counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.974    counter[17]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.858     1.955    i_clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  counter_reg[17]/C
                         clock pessimism             -0.480     1.474    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.092     1.566    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.844%)  route 0.348ns (65.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.591     1.441    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  curr_state_reg[2]/Q
                         net (fo=61, routed)          0.348     1.930    curr_state[2]
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.975 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.975    counter[23]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.858     1.955    i_clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.480     1.474    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.092     1.566    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y11    byte_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y11    byte_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y11    byte_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y11    byte_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y11    byte_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y11    byte_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y11    byte_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y11    byte_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y13    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y11    byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y11    byte_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y11    byte_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y11    byte_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y11    byte_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y11    byte_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y11    byte_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y13    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y13    counter_reg[0]/C



