Test Generation Using the W-method. V2.0. August 1, 2013

Enter filename: Task2Example.txt
FSM input from:  Task2Example.txt
States: 5
Edges 10
Input alphabet:
a
b

Output alphabet:
0
1

From 	 Input/Output 	 To
1	 b/0		 2
1	 a/0		 1
2	 b/0		 3
2	 a/0		 5
3	 b/0		 4
3	 a/0		 5
4	 a/1		 3
4	 b/0		 2
5	 a/0		 1
5	 b/0		 4

Transition cover set (P). 11 entries.
Empty a b ba baa bab bb bba bbb bbba bbbb 

W Set. 2 entries.
a ba 

Number of Test Cases :17
Test cases: [a, aa, aba, ba, baa, baaa, baaba, baba, babba, bba, bbaa, bbaba, bbba, bbbaa, bbbaba, bbbba, bbbbba]

FSM execution begins. Input: a Initial state: 1
Current state: 1
 Input: a Next state: 1 Output: 0

FSM execution completed. Final state: 1
Output pattern:0

FSM execution begins. Input: a a Initial state: 1
Current state: 1
 Input: a Next state: 1 Output: 0
Current state: 1
 Input: a Next state: 1 Output: 0

FSM execution completed. Final state: 1
Output pattern:00

FSM execution begins. Input: a b a Initial state: 1
Current state: 1
 Input: a Next state: 1 Output: 0
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:000

FSM execution begins. Input: b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:00

FSM execution begins. Input: b a a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0
Current state: 5
 Input: a Next state: 1 Output: 0

FSM execution completed. Final state: 1
Output pattern:000

FSM execution begins. Input: b a a a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0
Current state: 5
 Input: a Next state: 1 Output: 0
Current state: 1
 Input: a Next state: 1 Output: 0

FSM execution completed. Final state: 1
Output pattern:0000

FSM execution begins. Input: b a a b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0
Current state: 5
 Input: a Next state: 1 Output: 0
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:00000

FSM execution begins. Input: b a b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0
Current state: 5
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 3 Output: 1

FSM execution completed. Final state: 3
Output pattern:0001

FSM execution begins. Input: b a b b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0
Current state: 5
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:00000

FSM execution begins. Input: b b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: a Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:000

FSM execution begins. Input: b b a a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: a Next state: 5 Output: 0
Current state: 5
 Input: a Next state: 1 Output: 0

FSM execution completed. Final state: 1
Output pattern:0000

FSM execution begins. Input: b b a b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: a Next state: 5 Output: 0
Current state: 5
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 3 Output: 1

FSM execution completed. Final state: 3
Output pattern:00001

FSM execution begins. Input: b b b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 3 Output: 1

FSM execution completed. Final state: 3
Output pattern:0001

FSM execution begins. Input: b b b a a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 3 Output: 1
Current state: 3
 Input: a Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:00010

FSM execution begins. Input: b b b a b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 3 Output: 1
Current state: 3
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: a Next state: 3 Output: 1

FSM execution completed. Final state: 3
Output pattern:000101

FSM execution begins. Input: b b b b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: a Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:00000

FSM execution begins. Input: b b b b b a Initial state: 1
Current state: 1
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: b Next state: 4 Output: 0
Current state: 4
 Input: b Next state: 2 Output: 0
Current state: 2
 Input: b Next state: 3 Output: 0
Current state: 3
 Input: a Next state: 5 Output: 0

FSM execution completed. Final state: 5
Output pattern:000000
