// Seed: 2562766964
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3
);
  assign module_2.id_2 = 0;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    inout wire id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4
);
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = id_3;
  parameter id_6 = 1;
  parameter id_7 = id_6;
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri id_4,
    output wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input wand id_8
    , id_10
);
  logic id_11 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_5
  );
endmodule
