// Seed: 1909771288
module module_0 #(
    parameter id_1 = 32'd63,
    parameter id_2 = 32'd26
) (
    input  logic _id_1,
    output logic _id_2
);
  assign id_1 = 1;
  type_5(
      .id_0({id_1, ((id_1)) & id_1}), .id_1(1)
  ); type_6(
      .id_0(1)
  );
  assign id_1 = id_2;
  always id_2 <= (id_1);
  always id_1 = id_2;
  assign id_1[id_2 : id_1] = 1;
endmodule
