<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>MPAMCFG_CPBM&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMCFG_CPBM&lt;n&gt;, MPAM Cache Portion Bitmap Partition Configuration Register, n = 0 - 1023</h1><p>The MPAMCFG_CPBM&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>The MPAMCFG_CPBM&lt;n&gt; register array gives access to the cache portion bitmap.  Each register in the array is a read/write register that configures the cache portions numbered from &lt;n * 32&gt; to &lt;31 + (n * 32)&gt; that a PARTID is allowed to allocate.</p>

      
        <p>After setting <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> with a PARTID, software writes to the MPAMCFG_CPBM&lt;n&gt; register to configure which cache portions the PARTID is allowed to allocate.</p>

      
        <p>The MPAMCFG_CPBM&lt;n&gt; register that contains the bitmap bit corresponding to cache portion p has n equal to p[15:5]. The field, P&lt;x&gt;, of that MPAMCFG_CPBM&lt;n&gt; register that contains the bitmap bit corresponding to cache portion p has x equal to p[4:0].</p>

      
        <p>MPAMCFG_CPBM&lt;n&gt;_s controls cache portions for the Secure PARTID selected by the Secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.
MPAMCFG_CPBM&lt;n&gt;_ns controls the cache portions for the Non-secure PARTID selected by the Non-secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.
MPAMCFG_CPBM&lt;n&gt;_rt controls cache portions for the Root PARTID selected by the Root instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.
MPAMCFG_CPBM&lt;n&gt;_rl controls the cache portions for the Realm PARTID selected by the Non-secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.</p>

      
        <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, the control settings accessed are those of the resource instance currently selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS and the PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.PARTID_SEL.</p>
      <h2>Configuration</h2><p>The power domain of MPAMCFG_CPBM&lt;n&gt; is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when FEAT_MPAM is implemented and MPAMF_IDR.HAS_CPOR_PART == 1. Otherwise, direct accesses to MPAMCFG_CPBM&lt;n&gt; are <span class="arm-defined-word">RES0</span>.</p>
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MPAMCFG_CPBM&lt;n&gt; is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P0</a></td></tr></tbody></table><h4 id="fieldset_0-31_0">P&lt;x&gt;, bit [x], for x = 31 to 0</h4><div class="field">
      <p>Portion allocation control bit. Each cache portion allocation control bit, MPAMCFG_CPBM&lt;n&gt;.P&lt;x&gt;, grants permission to the PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> to allocate cache lines within cache portion &lt;n*32&gt; + x.</p>
    <table class="valuetable"><tr><th>P&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The PARTID is not permitted to allocate into cache portion &lt;n * 32&gt; + x.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The PARTID is permitted to allocate within cache portion &lt;n * 32&gt; + x.</p>
        </td></tr></table>
      <p>The number of bits in the cache portion partitioning bit map of this component is given in <a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a>.CPBM_WD. <a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a>.CPBM_WD contains a value from 1 to 2<sup>15</sup>, inclusive. Values of <a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a>.CPBM_WD greater than 32 require an array of 32-bit <a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n&gt;</a> registers to access the cache portion bitmap, up to 1024 registers.</p>
    <p>When (n * 32) + x &gt; UInt(MPAMF_CPOR_IDR.CPBM_WD), access to this field is <span class="access_level">RES0</span>.</p></div><h2>Accessing MPAMCFG_CPBM&lt;n&gt;</h2>
        <p>This register is within the MPAM feature page memory frames.</p>

      
        <p>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:</p>

      
        <ul>
<li>MPAMCFG_CPBM&lt;n&gt;_s must only be accessible from the Secure MPAM feature page.
</li><li>MPAMCFG_CPBM&lt;n&gt;_ns must only be accessible from the Non-secure MPAM feature page.
</li><li>MPAMCFG_CPBM&lt;n&gt;_rt must only be accessible from the Root MPAM feature page.
</li><li>MPAMCFG_CPBM&lt;n&gt;_rl must only be accessible from the Realm MPAM feature page.
</li></ul>

      
        <p>MPAMCFG_CPBM&lt;n&gt;_s, MPAMCFG_CPBM&lt;n&gt;_ns, MPAMCFG_CPBM&lt;n&gt;_rt, and MPAMCFG_CPBM&lt;n&gt;_rl must be separate registers:</p>

      
        <ul>
<li>The Secure instance (MPAMCFG_CPBM&lt;n&gt;_s) accesses the cache portion bitmap used for Secure PARTIDs.
</li><li>The Non-secure instance (MPAMCFG_CPBM&lt;n&gt;_ns) accesses the cache portion bitmap used for Non-secure PARTIDs.
</li><li>The Root instance (MPAMCFG_CPBM&lt;n&gt;_rt) accesses the cache portion bitmap used for Root PARTIDs.
</li><li>The Realm instance (MPAMCFG_CPBM&lt;n&gt;_rl) accesses the cache portion bitmap used for Realm PARTIDs.
</li></ul>

      
        <p>When RIS is implemented, loads and stores to MPAMCFG_CPBM&lt;n&gt; access the cache portion bitmap configuration settings for the cache resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS and the PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.PARTID_SEL.</p>

      
        <p>When RIS is not implemented, loads and stores to MPAMCFG_CPBM&lt;n&gt; access the cache portion bitmap configuration settings for the PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.PARTID_SEL.</p>

      
        <p>When PARTID narrowing is implemented, loads and stores to MPAMCFG_CPBM&lt;n&gt; access the cache portion bitmap configuration settings for the internal PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.PARTID_SEL, and <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.INTERNAL must be 1.</p>

      
        <p>When PARTID narrowing is not implemented, loads and stores to MPAMCFG_CPBM&lt;n&gt; access the cache portion bitmap configuration settings for the request PARTID selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.PARTID_SEL, and <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.INTERNAL must be 0.</p>
      <h4>MPAMCFG_CPBM&lt;n&gt; can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x1000</span> + (4 * n)</td><td>MPAMCFG_CPBM&lt;n&gt;_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x1000</span> + (4 * n)</td><td>MPAMCFG_CPBM&lt;n&gt;_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x1000</span> + (4 * n)</td><td>MPAMCFG_CPBM&lt;n&gt;_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x1000</span> + (4 * n)</td><td>MPAMCFG_CPBM&lt;n&gt;_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
