

================================================================
== Vitis HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Sun Nov  3 13:43:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67  |AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77  |AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    125|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      72|   6610|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     438|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     510|   6954|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+----+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP| FF |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+------+-----+
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77  |AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1  |        0|   0|  36|   179|    0|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67  |AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2  |        0|   0|  36|   179|    0|
    |mul_32s_32s_32_1_1_U403                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U404                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U405                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U406                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U407                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    |mul_32s_32s_32_1_1_U408                            |mul_32s_32s_32_1_1                       |        0|   0|   0|  1042|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+------+-----+
    |Total                                              |                                         |        0|   0|  72|  6610|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub56_fu_149_p2                                                      |         +|   0|  0|  39|          32|           2|
    |sub_fu_163_p2                                                        |         +|   0|  0|  39|          32|           2|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_92_p2                                                   |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                                                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                                                      |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                |          |   0|  0| 125|         100|           9|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  93|         19|    1|         19|
    |ap_done                         |   9|          2|    1|          2|
    |connect_8_blk_n                 |   9|          2|    1|          2|
    |connect_8_read                  |  20|          4|    1|          4|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |out_stream_TDATA_int_regslice   |  59|         11|   64|        704|
    |out_stream_TVALID_int_regslice  |  20|          4|    1|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 219|         44|   70|        737|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |KER_bound_reg_256                                               |  32|   0|   32|          0|
    |KER_size_0_reg_241                                              |  32|   0|   32|          0|
    |KER_size_1_reg_251                                              |  32|   0|   32|          0|
    |OFM_bound_reg_272                                               |  32|   0|   32|          0|
    |OFM_size_0_reg_246                                              |  32|   0|   32|          0|
    |OFM_size_1_reg_267                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                       |  18|   0|   18|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77_ap_start_reg  |   1|   0|    1|          0|
    |grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln50_reg_174                                               |   1|   0|    1|          0|
    |sub56_reg_262                                                   |  32|   0|   32|          0|
    |sub_reg_278                                                     |  32|   0|   32|          0|
    |valIn_35_reg_178                                                |  32|   0|   32|          0|
    |valIn_36_reg_188                                                |  32|   0|   32|          0|
    |valIn_37_reg_199                                                |  32|   0|   32|          0|
    |valIn_39_reg_214                                                |  32|   0|   32|          0|
    |valIn_40_reg_225                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 438|   0|  438|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXI_DMA_MASTER|  return value|
|connect_8_dout            |   in|   32|     ap_fifo|       connect_8|       pointer|
|connect_8_num_data_valid  |   in|    7|     ap_fifo|       connect_8|       pointer|
|connect_8_fifo_cap        |   in|    7|     ap_fifo|       connect_8|       pointer|
|connect_8_empty_n         |   in|    1|     ap_fifo|       connect_8|       pointer|
|connect_8_read            |  out|    1|     ap_fifo|       connect_8|       pointer|
|out_stream_TDATA          |  out|   64|        axis|      out_stream|       pointer|
|out_stream_TVALID         |  out|    1|        axis|      out_stream|       pointer|
|out_stream_TREADY         |   in|    1|        axis|      out_stream|       pointer|
+--------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 18 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.13>
ST_1 : Operation 19 [1/1] (3.58ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:10]   --->   Operation 19 'read' 'valIn' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i32 %valIn" [./../hw_library/axi_dma_master.h:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln13" [./../hw_library/axi_dma_master.h:13]   --->   Operation 21 'write' 'write_ln13' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln50 = icmp_eq  i32 %valIn, i32 0" [./../hw_library/axi_dma_master.h:50]   --->   Operation 22 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 23 [1/2] (1.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln13" [./../hw_library/axi_dma_master.h:13]   --->   Operation 23 'write' 'write_ln13' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (3.58ns)   --->   "%valIn_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:15]   --->   Operation 24 'read' 'valIn_35' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %valIn_35" [./../hw_library/axi_dma_master.h:18]   --->   Operation 25 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln18" [./../hw_library/axi_dma_master.h:18]   --->   Operation 26 'write' 'write_ln18' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 4.58>
ST_3 : Operation 27 [1/2] (1.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln18" [./../hw_library/axi_dma_master.h:18]   --->   Operation 27 'write' 'write_ln18' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (3.58ns)   --->   "%valIn_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:20]   --->   Operation 28 'read' 'valIn_36' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %valIn_36" [./../hw_library/axi_dma_master.h:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln23" [./../hw_library/axi_dma_master.h:23]   --->   Operation 30 'write' 'write_ln23' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 4.58>
ST_4 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln23" [./../hw_library/axi_dma_master.h:23]   --->   Operation 31 'write' 'write_ln23' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 32 [1/1] (3.58ns)   --->   "%valIn_37 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:25]   --->   Operation 32 'read' 'valIn_37' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i32 %valIn_37" [./../hw_library/axi_dma_master.h:28]   --->   Operation 33 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln28" [./../hw_library/axi_dma_master.h:28]   --->   Operation 34 'write' 'write_ln28' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 4.58>
ST_5 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln28" [./../hw_library/axi_dma_master.h:28]   --->   Operation 35 'write' 'write_ln28' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 36 [1/1] (3.58ns)   --->   "%valIn_38 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:30]   --->   Operation 36 'read' 'valIn_38' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %valIn_38" [./../hw_library/axi_dma_master.h:33]   --->   Operation 37 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (1.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln33" [./../hw_library/axi_dma_master.h:33]   --->   Operation 38 'write' 'write_ln33' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 4.58>
ST_6 : Operation 39 [1/2] (1.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln33" [./../hw_library/axi_dma_master.h:33]   --->   Operation 39 'write' 'write_ln33' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 40 [1/1] (3.58ns)   --->   "%valIn_39 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:35]   --->   Operation 40 'read' 'valIn_39' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i32 %valIn_39" [./../hw_library/axi_dma_master.h:38]   --->   Operation 41 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [2/2] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln38" [./../hw_library/axi_dma_master.h:38]   --->   Operation 42 'write' 'write_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 4.58>
ST_7 : Operation 43 [1/2] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln38" [./../hw_library/axi_dma_master.h:38]   --->   Operation 43 'write' 'write_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 44 [1/1] (3.58ns)   --->   "%valIn_40 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:40]   --->   Operation 44 'read' 'valIn_40' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %valIn_40" [./../hw_library/axi_dma_master.h:43]   --->   Operation 45 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (1.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln43" [./../hw_library/axi_dma_master.h:43]   --->   Operation 46 'write' 'write_ln43' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 4.58>
ST_8 : Operation 47 [1/2] (1.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln43" [./../hw_library/axi_dma_master.h:43]   --->   Operation 47 'write' 'write_ln43' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 48 [1/1] (3.58ns)   --->   "%valIn_41 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_8" [./../hw_library/axi_dma_master.h:45]   --->   Operation 48 'read' 'valIn_41' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i32 %valIn_41" [./../hw_library/axi_dma_master.h:48]   --->   Operation 49 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [2/2] (1.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln48" [./../hw_library/axi_dma_master.h:48]   --->   Operation 50 'write' 'write_ln48' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/2] (1.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln48" [./../hw_library/axi_dma_master.h:48]   --->   Operation 53 'write' 'write_ln48' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %fpga_resource_hint.if.else45.8, void %fpga_resource_hint.if.then.11" [./../hw_library/axi_dma_master.h:50]   --->   Operation 54 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_39, i32 %valIn_36" [./../hw_library/axi_dma_master.h:67]   --->   Operation 55 'mul' 'KER_size_0' <Predicate = (!icmp_ln50)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:70]   --->   Operation 56 'specfucore' 'specfucore_ln70' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_207 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_207' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (12.5ns)   --->   "%OFM_size_0 = mul i32 %valIn_40, i32 %valIn_39" [./../hw_library/axi_dma_master.h:51]   --->   Operation 58 'mul' 'OFM_size_0' <Predicate = (icmp_ln50)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i32 %OFM_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:54]   --->   Operation 59 'specfucore' 'specfucore_ln54' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 61 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_36, i32 %KER_size_0" [./../hw_library/axi_dma_master.h:68]   --->   Operation 61 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specfucore_ln71 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:71]   --->   Operation 62 'specfucore' 'specfucore_ln71' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 12.5>
ST_11 : Operation 63 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_37, i32 %KER_size_1" [./../hw_library/axi_dma_master.h:69]   --->   Operation 63 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%specfucore_ln72 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:72]   --->   Operation 64 'specfucore' 'specfucore_ln72' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.69>
ST_12 : Operation 65 [1/1] (2.55ns)   --->   "%sub56 = add i32 %KER_bound, i32 4294967295" [./../hw_library/axi_dma_master.h:69]   --->   Operation 65 'add' 'sub56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [2/2] (4.14ns)   --->   "%call_ln69 = call void @AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2, i32 %KER_bound, i32 %connect_8, i32 %sub56, i64 %out_stream" [./../hw_library/axi_dma_master.h:69]   --->   Operation 66 'call' 'call_ln69' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.58>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [./../hw_library/axi_dma_master.h:67]   --->   Operation 67 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin8" [./../hw_library/axi_dma_master.h:67]   --->   Operation 68 'specregionend' 'rend9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [./../hw_library/axi_dma_master.h:68]   --->   Operation 69 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin6" [./../hw_library/axi_dma_master.h:68]   --->   Operation 70 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [./../hw_library/axi_dma_master.h:69]   --->   Operation 71 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin" [./../hw_library/axi_dma_master.h:69]   --->   Operation 72 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/2] (4.58ns)   --->   "%call_ln69 = call void @AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2, i32 %KER_bound, i32 %connect_8, i32 %sub56, i64 %out_stream" [./../hw_library/axi_dma_master.h:69]   --->   Operation 73 'call' 'call_ln69' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end66"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 12.5>
ST_14 : Operation 75 [1/1] (12.5ns)   --->   "%OFM_size_1 = mul i32 %valIn_40, i32 %OFM_size_0" [./../hw_library/axi_dma_master.h:52]   --->   Operation 75 'mul' 'OFM_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specfucore_ln55 = specfucore void @_ssdm_op_SpecFUCore, i32 %OFM_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:55]   --->   Operation 76 'specfucore' 'specfucore_ln55' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 12.5>
ST_15 : Operation 77 [1/1] (12.5ns)   --->   "%OFM_bound = mul i32 %valIn_35, i32 %OFM_size_1" [./../hw_library/axi_dma_master.h:53]   --->   Operation 77 'mul' 'OFM_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln56 = specfucore void @_ssdm_op_SpecFUCore, i32 %OFM_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/axi_dma_master.h:56]   --->   Operation 78 'specfucore' 'specfucore_ln56' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 6.69>
ST_16 : Operation 79 [1/1] (2.55ns)   --->   "%sub = add i32 %OFM_bound, i32 4294967295" [./../hw_library/axi_dma_master.h:53]   --->   Operation 79 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [2/2] (4.14ns)   --->   "%call_ln53 = call void @AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1, i32 %OFM_bound, i32 %connect_8, i32 %sub, i64 %out_stream" [./../hw_library/axi_dma_master.h:53]   --->   Operation 80 'call' 'call_ln53' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 4.58>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [./../hw_library/axi_dma_master.h:51]   --->   Operation 81 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin2" [./../hw_library/axi_dma_master.h:51]   --->   Operation 82 'specregionend' 'rend13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [./../hw_library/axi_dma_master.h:52]   --->   Operation 83 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin3" [./../hw_library/axi_dma_master.h:52]   --->   Operation 84 'specregionend' 'rend11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [./../hw_library/axi_dma_master.h:53]   --->   Operation 85 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin4" [./../hw_library/axi_dma_master.h:53]   --->   Operation 86 'specregionend' 'rend15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/2] (4.58ns)   --->   "%call_ln53 = call void @AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1, i32 %OFM_bound, i32 %connect_8, i32 %sub, i64 %out_stream" [./../hw_library/axi_dma_master.h:53]   --->   Operation 87 'call' 'call_ln53' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end66"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 13> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [./../hw_library/axi_dma_master.h:85]   --->   Operation 89 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
valIn             (read           ) [ 0000000000000000000]
zext_ln13         (zext           ) [ 0010000000000000000]
icmp_ln50         (icmp           ) [ 0011111111000000000]
write_ln13        (write          ) [ 0000000000000000000]
valIn_35          (read           ) [ 0001111111000011000]
zext_ln18         (zext           ) [ 0001000000000000000]
write_ln18        (write          ) [ 0000000000000000000]
valIn_36          (read           ) [ 0000111111100000000]
zext_ln23         (zext           ) [ 0000100000000000000]
write_ln23        (write          ) [ 0000000000000000000]
valIn_37          (read           ) [ 0000011111110000000]
zext_ln28         (zext           ) [ 0000010000000000000]
write_ln28        (write          ) [ 0000000000000000000]
valIn_38          (read           ) [ 0000000000000000000]
zext_ln33         (zext           ) [ 0000001000000000000]
write_ln33        (write          ) [ 0000000000000000000]
valIn_39          (read           ) [ 0000000111000000000]
zext_ln38         (zext           ) [ 0000000100000000000]
write_ln38        (write          ) [ 0000000000000000000]
valIn_40          (read           ) [ 0000000011000010000]
zext_ln43         (zext           ) [ 0000000010000000000]
write_ln43        (write          ) [ 0000000000000000000]
valIn_41          (read           ) [ 0000000000000000000]
zext_ln48         (zext           ) [ 0000000001000000000]
specinterface_ln0 (specinterface  ) [ 0000000000000000000]
specinterface_ln0 (specinterface  ) [ 0000000000000000000]
write_ln48        (write          ) [ 0000000000000000000]
br_ln50           (br             ) [ 0000000000000000000]
KER_size_0        (mul            ) [ 0000000000100000000]
specfucore_ln70   (specfucore     ) [ 0000000000000000000]
empty_207         (wait           ) [ 0000000000000000000]
OFM_size_0        (mul            ) [ 0000000000000010000]
specfucore_ln54   (specfucore     ) [ 0000000000000000000]
empty             (wait           ) [ 0000000000000000000]
KER_size_1        (mul            ) [ 0000000000010000000]
specfucore_ln71   (specfucore     ) [ 0000000000000000000]
KER_bound         (mul            ) [ 0000000000001100000]
specfucore_ln72   (specfucore     ) [ 0000000000000000000]
sub56             (add            ) [ 0000000000000100000]
rbegin8           (specregionbegin) [ 0000000000000000000]
rend9             (specregionend  ) [ 0000000000000000000]
rbegin6           (specregionbegin) [ 0000000000000000000]
rend7             (specregionend  ) [ 0000000000000000000]
rbegin            (specregionbegin) [ 0000000000000000000]
rend              (specregionend  ) [ 0000000000000000000]
call_ln69         (call           ) [ 0000000000000000000]
br_ln0            (br             ) [ 0000000000000000000]
OFM_size_1        (mul            ) [ 0000000000000001000]
specfucore_ln55   (specfucore     ) [ 0000000000000000000]
OFM_bound         (mul            ) [ 0000000000000000110]
specfucore_ln56   (specfucore     ) [ 0000000000000000000]
sub               (add            ) [ 0000000000000000010]
rbegin2           (specregionbegin) [ 0000000000000000000]
rend13            (specregionend  ) [ 0000000000000000000]
rbegin3           (specregionbegin) [ 0000000000000000000]
rend11            (specregionend  ) [ 0000000000000000000]
rbegin4           (specregionbegin) [ 0000000000000000000]
rend15            (specregionend  ) [ 0000000000000000000]
call_ln53         (call           ) [ 0000000000000000000]
br_ln0            (br             ) [ 0000000000000000000]
ret_ln85          (ret            ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn/1 valIn_35/2 valIn_36/3 valIn_37/4 valIn_38/5 valIn_39/6 valIn_40/7 valIn_41/8 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln13/1 write_ln18/2 write_ln23/3 write_ln28/4 write_ln33/5 write_ln38/6 write_ln43/7 write_ln48/8 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="1"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="0" index="3" bw="32" slack="0"/>
<pin id="72" dir="0" index="4" bw="64" slack="0"/>
<pin id="73" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/12 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="0" index="3" bw="32" slack="0"/>
<pin id="82" dir="0" index="4" bw="64" slack="0"/>
<pin id="83" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/16 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln13_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln50_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln18_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln23_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln28_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln33_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln38_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln43_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln48_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="KER_size_0_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="3"/>
<pin id="135" dir="0" index="1" bw="32" slack="6"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="OFM_size_0_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2"/>
<pin id="139" dir="0" index="1" bw="32" slack="3"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_size_0/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="KER_size_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="7"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="KER_bound_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="7"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sub56_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub56/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="OFM_size_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="3"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_size_1/14 "/>
</bind>
</comp>

<comp id="159" class="1004" name="OFM_bound_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="9"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_bound/15 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sub_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/16 "/>
</bind>
</comp>

<comp id="169" class="1005" name="zext_ln13_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="174" class="1005" name="icmp_ln50_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="8"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="178" class="1005" name="valIn_35_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="9"/>
<pin id="180" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="valIn_35 "/>
</bind>
</comp>

<comp id="183" class="1005" name="zext_ln18_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="188" class="1005" name="valIn_36_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="6"/>
<pin id="190" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="valIn_36 "/>
</bind>
</comp>

<comp id="194" class="1005" name="zext_ln23_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="199" class="1005" name="valIn_37_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="7"/>
<pin id="201" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="valIn_37 "/>
</bind>
</comp>

<comp id="204" class="1005" name="zext_ln28_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="209" class="1005" name="zext_ln33_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="214" class="1005" name="valIn_39_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="3"/>
<pin id="216" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="valIn_39 "/>
</bind>
</comp>

<comp id="220" class="1005" name="zext_ln38_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="225" class="1005" name="valIn_40_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2"/>
<pin id="227" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_40 "/>
</bind>
</comp>

<comp id="231" class="1005" name="zext_ln43_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="236" class="1005" name="zext_ln48_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="241" class="1005" name="KER_size_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="246" class="1005" name="OFM_size_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_size_0 "/>
</bind>
</comp>

<comp id="251" class="1005" name="KER_size_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="KER_bound_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="262" class="1005" name="sub56_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub56 "/>
</bind>
</comp>

<comp id="267" class="1005" name="OFM_size_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_size_1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="OFM_bound_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_bound "/>
</bind>
</comp>

<comp id="278" class="1005" name="sub_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="67" pin=4"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="77" pin=4"/></net>

<net id="90"><net_src comp="54" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="96"><net_src comp="54" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="54" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="106"><net_src comp="54" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="111"><net_src comp="54" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="116"><net_src comp="54" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="121"><net_src comp="54" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="126"><net_src comp="54" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="131"><net_src comp="54" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="154"><net_src comp="149" pin="2"/><net_sink comp="67" pin=3"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="168"><net_src comp="163" pin="2"/><net_sink comp="77" pin=3"/></net>

<net id="172"><net_src comp="87" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="177"><net_src comp="92" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="54" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="186"><net_src comp="98" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="191"><net_src comp="54" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="197"><net_src comp="103" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="202"><net_src comp="54" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="207"><net_src comp="108" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="212"><net_src comp="113" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="217"><net_src comp="54" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="223"><net_src comp="118" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="228"><net_src comp="54" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="234"><net_src comp="123" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="239"><net_src comp="128" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="244"><net_src comp="133" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="249"><net_src comp="137" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="254"><net_src comp="141" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="259"><net_src comp="145" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="265"><net_src comp="149" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="67" pin=3"/></net>

<net id="270"><net_src comp="155" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="275"><net_src comp="159" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="281"><net_src comp="163" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="77" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 3 4 5 6 7 8 9 12 13 16 17 }
 - Input state : 
	Port: AXI_DMA_MASTER : connect_8 | {1 2 3 4 5 6 7 8 12 13 16 17 }
	Port: AXI_DMA_MASTER : out_stream | {}
  - Chain level:
	State 1
		write_ln13 : 1
	State 2
		write_ln18 : 1
	State 3
		write_ln23 : 1
	State 4
		write_ln28 : 1
	State 5
		write_ln33 : 1
	State 6
		write_ln38 : 1
	State 7
		write_ln43 : 1
	State 8
		write_ln48 : 1
	State 9
		specfucore_ln70 : 1
		specfucore_ln54 : 1
	State 10
		specfucore_ln71 : 1
	State 11
		specfucore_ln72 : 1
	State 12
		call_ln69 : 1
	State 13
		rend9 : 1
		rend7 : 1
		rend : 1
	State 14
		specfucore_ln55 : 1
	State 15
		specfucore_ln56 : 1
	State 16
		call_ln53 : 1
	State 17
		rend13 : 1
		rend11 : 1
		rend15 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 KER_size_0_fu_133                 |    0    |    0    |   1042  |
|          |                 OFM_size_0_fu_137                 |    0    |    0    |   1042  |
|    mul   |                 KER_size_1_fu_141                 |    0    |    0    |   1042  |
|          |                  KER_bound_fu_145                 |    0    |    0    |   1042  |
|          |                 OFM_size_1_fu_155                 |    0    |    0    |   1042  |
|          |                  OFM_bound_fu_159                 |    0    |    0    |   1042  |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67 |    0    |    33   |   117   |
|          | grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77 |    0    |    33   |   117   |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                    sub56_fu_149                   |    0    |    0    |    39   |
|          |                     sub_fu_163                    |    0    |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln50_fu_92                  |    0    |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |                   grp_read_fu_54                  |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |                  grp_write_fu_60                  |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  zext_ln13_fu_87                  |    0    |    0    |    0    |
|          |                  zext_ln18_fu_98                  |    0    |    0    |    0    |
|          |                  zext_ln23_fu_103                 |    0    |    0    |    0    |
|   zext   |                  zext_ln28_fu_108                 |    0    |    0    |    0    |
|          |                  zext_ln33_fu_113                 |    0    |    0    |    0    |
|          |                  zext_ln38_fu_118                 |    0    |    0    |    0    |
|          |                  zext_ln43_fu_123                 |    0    |    0    |    0    |
|          |                  zext_ln48_fu_128                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |    0    |    66   |   6603  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| KER_bound_reg_256|   32   |
|KER_size_0_reg_241|   32   |
|KER_size_1_reg_251|   32   |
| OFM_bound_reg_272|   32   |
|OFM_size_0_reg_246|   32   |
|OFM_size_1_reg_267|   32   |
| icmp_ln50_reg_174|    1   |
|   sub56_reg_262  |   32   |
|    sub_reg_278   |   32   |
| valIn_35_reg_178 |   32   |
| valIn_36_reg_188 |   32   |
| valIn_37_reg_199 |   32   |
| valIn_39_reg_214 |   32   |
| valIn_40_reg_225 |   32   |
| zext_ln13_reg_169|   64   |
| zext_ln18_reg_183|   64   |
| zext_ln23_reg_194|   64   |
| zext_ln28_reg_204|   64   |
| zext_ln33_reg_209|   64   |
| zext_ln38_reg_220|   64   |
| zext_ln43_reg_231|   64   |
| zext_ln48_reg_236|   64   |
+------------------+--------+
|       Total      |   929  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_write_fu_60                  |  p2  |  16  |  32  |   512  ||    65   |
| grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67 |  p3  |   2  |  32  |   64   ||    9    |
| grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77 |  p3  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   640  ||   5.24  ||    83   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |  6603  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   83   |
|  Register |    -   |    -   |   929  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   995  |  6686  |
+-----------+--------+--------+--------+--------+
