read_verilog ../top.v
prep -nokeepdc
synth -top top

