// Seed: 1982216437
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_1 = -1;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output tri0  id_2,
    inout  tri0  id_3,
    input  logic id_4,
    input  tri0  id_5
);
  assign id_0 = id_4;
  wand id_7 = -1;
  tri  id_8 = 1'd0, id_9;
  wire id_10;
  wire id_11, id_12;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8,
      id_12,
      id_11,
      id_11
  );
  always id_0 <= -1'b0;
endmodule
