blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_mem_gen_read.v,verilog,xil_defaultlib,../../../../../NDVI_test/NDVI_test.srcs/sources_1/ip/blk_mem_gen_read/sim/blk_mem_gen_read.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
