
---------- Begin Simulation Statistics ----------
host_inst_rate                                 387890                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402616                       # Number of bytes of host memory used
host_seconds                                    51.56                       # Real time elapsed on the host
host_tick_rate                              336350210                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017343                       # Number of seconds simulated
sim_ticks                                 17342665500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3297180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 22949.660929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 20069.828686                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3239670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1319835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1880                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1116464500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55629                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 18574.981017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 15420.625495                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      48926500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     38952500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2526                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54166.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 107.200687                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       487500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6269579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 22758.072293                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 19867.887542                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6209435                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1368761500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009593                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 60144                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1155417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.975141                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.544200                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6269579                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 22758.072293                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 19867.887542                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6209435                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1368761500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009593                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                60144                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1988                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1155417000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56902                       # number of replacements
system.cpu.dcache.sampled_refs                  57926                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.544200                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6209707                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503783200000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2466                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11920811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48769.230769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57437.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11920798                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         634000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       459500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1324533.111111                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11920811                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48769.230769                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57437.500000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11920798                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          634000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       459500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012847                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.577611                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11920811                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48769.230769                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57437.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11920798                       # number of overall hits
system.cpu.icache.overall_miss_latency         634000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       459500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.577611                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11920798                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 52168.922914                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3038683253                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 58247                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            56500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2293                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               169500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.001307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          3                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.001307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     3                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       60950.390190                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  45131.437551                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          45772                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              601397500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.177340                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         9867                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         445176500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.177286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    9864                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57410.869565                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41395.652174                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            13204500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       230                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9521000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  230                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2466                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2466                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.703525                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57935                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        60949.037487                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   45129.877369                       # average overall mshr miss latency
system.l2.demand_hits                           48065                       # number of demand (read+write) hits
system.l2.demand_miss_latency               601567000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.170363                       # miss rate for demand accesses
system.l2.demand_misses                          9870                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          445296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.170312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     9867                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.830132                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.020270                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  13600.884160                       # Average occupied blocks per context
system.l2.occ_blocks::1                    332.102797                       # Average occupied blocks per context
system.l2.overall_accesses                      57935                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       60949.037487                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  51149.246161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          48065                       # number of overall hits
system.l2.overall_miss_latency              601567000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.170363                       # miss rate for overall accesses
system.l2.overall_misses                         9870                       # number of overall misses
system.l2.overall_mshr_hits                         1                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        3483979753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.175697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   68114                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.142514                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          8301                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          158                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        58409                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            58247                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          52065                       # number of replacements
system.l2.sampled_refs                          68026                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13932.986957                       # Cycle average of tags in use
system.l2.total_refs                            47858                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1761                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27461017                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1677751                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1684392                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        77391                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1976871                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1987792                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        67404                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6863836                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.479520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.792995                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2347618     34.20%     34.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2880104     41.96%     76.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        86031      1.25%     77.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        57761      0.84%     78.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       740782     10.79%     89.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       679129      9.89%     98.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         3319      0.05%     98.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1688      0.02%     99.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        67404      0.98%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6863836                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        77387                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2130375                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.722431                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.722431                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        66538                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           16                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10742                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13208441                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3820543                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2973906                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       329393                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            9                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         2848                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3580781                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3561686                       # DTB hits
system.switch_cpus_1.dtb.data_misses            19095                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1850531                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1832295                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            18236                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1730250                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1729391                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             859                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1987792                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1911555                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4911476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        30703                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13343024                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         93872                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.275153                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1911555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1677751                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.846961                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7193229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.854942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.782462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4193308     58.30%     58.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         890982     12.39%     70.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          61679      0.86%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          41748      0.58%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         373132      5.19%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         609828      8.48%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          24132      0.34%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         470380      6.54%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         528040      7.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7193229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 31084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1745814                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              398663                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.606698                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3580781                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1730250                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9268354                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11543756                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.743159                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6887858                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.597904                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11566834                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        80345                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          1600                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1929003                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       146190                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1810997                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12617340                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1850531                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       140444                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11607287                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           33                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       329393                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           75                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        83093                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         3600                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         6383                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       356914                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       313763                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6383                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        70630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.384215                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.384215                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8123059     69.15%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1866178     15.89%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1758495     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11747732                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        10722                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000913                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        10722    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7193229                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.633165                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.290854                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1263158     17.56%     17.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2494638     34.68%     52.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2306811     32.07%     84.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        82627      1.15%     85.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       880858     12.25%     97.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       130681      1.82%     99.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        27017      0.38%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6860      0.10%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          579      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7193229                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.626138                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12218677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11747732                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2092942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2090                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       866609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1911556                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1911555                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       721611                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       667655                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1929003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1810997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7224313                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        45999                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          190                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3862320                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        18722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         2501                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18395233                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13069834                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8849220                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2934545                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       329393                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        20971                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1887313                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        39376                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  1085                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
