/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire [34:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _02_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= { in_data[24:19], celloutsig_0_3z };
  assign { _00_[7:2], _00_[0] } = _02_;
  assign celloutsig_1_19z = ~celloutsig_1_10z[10];
  assign celloutsig_0_0z = ~((in_data[20] | in_data[72]) & in_data[34]);
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_9z[3]) & celloutsig_0_7z);
  assign celloutsig_0_4z = in_data[53] ^ celloutsig_0_1z[1];
  assign celloutsig_1_0z = in_data[110] ^ in_data[117];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= { in_data[116:114], celloutsig_1_5z };
  assign celloutsig_0_14z = in_data[61:54] / { 1'h1, celloutsig_0_10z[18:12] };
  assign celloutsig_0_20z = { celloutsig_0_1z[4:1], celloutsig_0_11z } === { _00_[5:2], 1'h0 };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_4z, 1'h0, celloutsig_0_4z } >= in_data[35:32];
  assign celloutsig_1_2z = in_data[149:146] >= { in_data[165:163], celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[117:105], celloutsig_1_1z, celloutsig_1_0z } <= in_data[183:169];
  assign celloutsig_0_3z = in_data[54] & ~(in_data[86]);
  assign celloutsig_1_10z = { in_data[127:114], celloutsig_1_2z } % { 1'h1, _01_[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, _01_, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_10z[13:12] !== celloutsig_0_1z[2:1];
  assign celloutsig_0_21z = ~ { celloutsig_0_4z, celloutsig_0_18z[1], celloutsig_0_7z };
  assign celloutsig_0_9z = { _00_[6:5], celloutsig_0_0z, celloutsig_0_3z } | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_10z[24:6] | { celloutsig_0_10z[15:7], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_13z = | { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_5z = | { in_data[182:179], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = | { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, _01_ };
  assign celloutsig_0_8z = celloutsig_0_4z & celloutsig_0_7z;
  assign celloutsig_1_1z = in_data[100] & celloutsig_1_0z;
  assign celloutsig_1_3z = ~^ { in_data[150:137], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = ^ in_data[31:14];
  assign celloutsig_1_4z = ^ { in_data[123:121], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[63:50], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z } ~^ { in_data[87:69], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[83:68] ~^ { in_data[46:33], celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_18z[8:3], celloutsig_0_18z[0], celloutsig_0_18z[1] } = { celloutsig_0_15z[13:8], celloutsig_0_0z, celloutsig_0_0z } | { celloutsig_0_9z[3:2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z };
  assign _00_[1] = 1'h0;
  assign celloutsig_0_18z[2] = celloutsig_0_4z;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
