



## ğŸ“… Week 0 â€” Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**](images/README_Day0.md) | ğŸ› ï¸ [Tools Installation](images/README_Day0.md) â€” Installed **Iverilog**, **Yosys**, and **gtkWave** | âœ… Done |

### ğŸŒŸ Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.
