

================================================================
== Vivado HLS Report for 'backward_1'
================================================================
* Date:           Fri Oct 23 11:08:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        kerneldl
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.342|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  324792021|  324792021|  324792021|  324792021|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |  324480006|  324480006|        17|         10|          1|  32448000|    yes   |
        |- Loop 2  |     312011|     312011|        13|          1|          1|    312000|    yes   |
        +----------+-----------+-----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 17
  * Pipeline-1: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 2
  Pipeline-0 : II = 10, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-1 : II = 1, D = 13, States = { 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 19 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 
20 --> 33 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 20 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i25 [ 0, %0 ], [ %add_ln402, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 35 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %0 ], [ %select_ln405_2, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 36 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i18 [ 0, %0 ], [ %select_ln407_4, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 37 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_0 = phi i3 [ 0, %0 ], [ %select_ln407_1, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 38 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %select_ln410_3, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%s_0 = phi i5 [ 0, %0 ], [ %select_ln410_2, %.preheader5.reset32 ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 40 'phi' 's_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %.preheader5.reset32 ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i9 %j_0 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404]   --->   Operation 42 'zext' 'zext_ln404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.46ns)   --->   "%mul_ln404 = mul i16 %zext_ln404, 104" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404]   --->   Operation 43 'mul' 'mul_ln404' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.77ns)   --->   "%icmp_ln402 = icmp eq i25 %indvar_flatten63, -1106432" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 44 'icmp' 'icmp_ln402' <Predicate = true> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.69ns)   --->   "%icmp_ln407 = icmp eq i18 %indvar_flatten25, 101400" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 45 'icmp' 'icmp_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln405 = select i1 %icmp_ln407, i3 0, i3 %t_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 46 'select' 'select_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.51ns)   --->   "%add_ln402_1 = add i9 %j_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 47 'add' 'add_ln402_1' <Predicate = (!icmp_ln402)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.30ns)   --->   "%select_ln405_2 = select i1 %icmp_ln407, i9 %add_ln402_1, i9 %j_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 48 'select' 'select_ln405_2' <Predicate = (!icmp_ln402)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i9 %select_ln405_2 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 49 'zext' 'zext_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node add_ln414_4)   --->   "%mul_ln405 = mul i19 %zext_ln405, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 50 'mul' 'mul_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%xor_ln405 = xor i1 %icmp_ln407, true" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 51 'xor' 'xor_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.60ns)   --->   "%icmp_ln412 = icmp eq i10 %i_0, -49" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:412]   --->   Operation 52 'icmp' 'icmp_ln412' <Predicate = (!icmp_ln402)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%and_ln405 = and i1 %icmp_ln412, %xor_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 53 'and' 'and_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.66ns)   --->   "%icmp_ln410 = icmp eq i15 %indvar_flatten, -7418" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 54 'icmp' 'icmp_ln410' <Predicate = (!icmp_ln402)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln405_1 = and i1 %icmp_ln410, %xor_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 55 'and' 'and_ln405_1' <Predicate = (!icmp_ln402)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns)   --->   "%or_ln407 = or i1 %and_ln405_1, %icmp_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 56 'or' 'or_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln407 = select i1 %or_ln407, i5 0, i5 %s_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 57 'select' 'select_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%xor_ln407 = xor i1 %icmp_ln410, true" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 58 'xor' 'xor_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln407)   --->   "%or_ln407_1 = or i1 %icmp_ln407, %xor_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 59 'or' 'or_ln407_1' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln407 = and i1 %and_ln405, %or_ln407_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 60 'and' 'and_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.34ns)   --->   "%s = add i5 %select_ln407, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 61 'add' 's' <Predicate = (!icmp_ln402)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln410)   --->   "%or_ln410 = or i1 %and_ln407, %and_ln405_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 62 'or' 'or_ln410' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln410)   --->   "%or_ln410_1 = or i1 %or_ln410, %icmp_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 63 'or' 'or_ln410_1' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln410 = select i1 %or_ln410_1, i10 0, i10 %i_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 64 'select' 'select_ln410' <Predicate = (!icmp_ln402)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.27ns)   --->   "%select_ln410_2 = select i1 %and_ln407, i5 %s, i5 %select_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 65 'select' 'select_ln410_2' <Predicate = (!icmp_ln402)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%add_ln407_1 = add i18 %indvar_flatten25, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 66 'add' 'add_ln407_1' <Predicate = (!icmp_ln402)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i3 %t_0 to i7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409]   --->   Operation 67 'zext' 'zext_ln409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "%mul_ln409 = mul i7 %zext_ln409, 26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409]   --->   Operation 68 'mul' 'mul_ln409' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i5 %s_0 to i7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 69 'zext' 'zext_ln410' <Predicate = (!icmp_ln407 & !and_ln405_1 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.40ns)   --->   "%add_ln414 = add i7 %zext_ln410, %mul_ln409" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 70 'add' 'add_ln414' <Predicate = (!icmp_ln407 & !and_ln405_1 & !and_ln407)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i7 %add_ln414 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 71 'zext' 'zext_ln414' <Predicate = (!icmp_ln407 & !and_ln405_1 & !and_ln407)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.60ns)   --->   "%add_ln414_1 = add i16 %mul_ln404, %zext_ln414" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 72 'add' 'add_ln414_1' <Predicate = (!icmp_ln407 & !and_ln405_1 & !and_ln407)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49)"   --->   Operation 73 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.62ns)   --->   "%add_ln402 = add i25 %indvar_flatten63, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 74 'add' 'add_ln402' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln402, label %.preheader4.preheader.preheader, label %.preheader5.reset32" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:402]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/3] (0.99ns) (grouped into DSP with root node add_ln414_4)   --->   "%mul_ln405 = mul i19 %zext_ln405, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 76 'mul' 'mul_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.26ns)   --->   "%t = add i3 %select_ln405, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 77 'add' 't' <Predicate = (!icmp_ln402)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.27ns)   --->   "%select_ln407_1 = select i1 %and_ln405_1, i3 %t, i3 %select_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 78 'select' 'select_ln407_1' <Predicate = (!icmp_ln402)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i3 %select_ln407_1 to i12" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 79 'zext' 'zext_ln407' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln410_3 = zext i5 %select_ln410_2 to i10" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 80 'zext' 'zext_ln410_3' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.54ns)   --->   "%add_ln414_2 = add i10 %zext_ln410_3, %select_ln410" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 81 'add' 'add_ln414_2' <Predicate = (!icmp_ln402)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln414_2, i2 0)" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 82 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.52ns)   --->   "%add_ln414_3 = add i12 %shl_ln, %zext_ln407" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 83 'add' 'add_ln414_3' <Predicate = (!icmp_ln402)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i12 %add_ln414_3 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 84 'zext' 'zext_ln414_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv1d_actc_addr = getelementptr [4000 x float]* %conv1d_actc, i64 0, i64 %zext_ln414_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 85 'getelementptr' 'conv1d_actc_addr' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.15ns)   --->   "%conv1d_actc_load = load float* %conv1d_actc_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 86 'load' 'conv1d_actc_load' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_3 : Operation 87 [1/1] (0.54ns)   --->   "%i = add i10 %select_ln410, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:412]   --->   Operation 87 'add' 'i' <Predicate = (!icmp_ln402)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.58ns)   --->   "%add_ln410_1 = add i15 %indvar_flatten, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 88 'add' 'add_ln410_1' <Predicate = (!icmp_ln402 & !or_ln407)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.46>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln404_1 = zext i9 %add_ln402_1 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404]   --->   Operation 89 'zext' 'zext_ln404_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.46ns)   --->   "%mul_ln404_1 = mul i16 %zext_ln404_1, 104" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:404]   --->   Operation 90 'mul' 'mul_ln404_1' <Predicate = (!icmp_ln402)> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln414_4)   --->   "%mul_ln405 = mul i19 %zext_ln405, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 91 'mul' 'mul_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i_0_cast2 = zext i10 %select_ln410 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 92 'zext' 'i_0_cast2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (1.15ns)   --->   "%conv1d_actc_load = load float* %conv1d_actc_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 93 'load' 'conv1d_actc_load' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_4 : Operation 94 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln414_4 = add i19 %i_0_cast2, %mul_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 94 'add' 'add_ln414_4' <Predicate = (!icmp_ln402)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 95 [1/1] (0.24ns)   --->   "%select_ln405_1 = select i1 %icmp_ln407, i16 %mul_ln404_1, i16 %mul_ln404" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 95 'select' 'select_ln405_1' <Predicate = (!icmp_ln402)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln414_6)   --->   "%select_ln405_3 = select i1 %icmp_ln407, i7 0, i7 %mul_ln409" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 96 'select' 'select_ln405_3' <Predicate = (!icmp_ln402 & !and_ln405_1 & and_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln405_4 = select i1 %icmp_ln407, i16 %mul_ln404_1, i16 %add_ln414_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:405]   --->   Operation 97 'select' 'select_ln405_4' <Predicate = (!icmp_ln402 & !and_ln405_1 & !and_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln409_1 = zext i3 %t to i7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409]   --->   Operation 98 'zext' 'zext_ln409_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.23ns)   --->   "%mul_ln409_1 = mul i7 %zext_ln409_1, 26" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:409]   --->   Operation 99 'mul' 'mul_ln409_1' <Predicate = (!icmp_ln402)> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln414_6)   --->   "%select_ln407_2 = select i1 %and_ln405_1, i7 %mul_ln409_1, i7 %select_ln405_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 100 'select' 'select_ln407_2' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i7 %mul_ln409_1 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 101 'zext' 'zext_ln414_1' <Predicate = (!icmp_ln402 & and_ln405_1 & !and_ln407)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.60ns)   --->   "%add_ln414_5 = add i16 %zext_ln414_1, %select_ln405_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 102 'add' 'add_ln414_5' <Predicate = (!icmp_ln402 & and_ln405_1 & !and_ln407)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %and_ln405_1, i16 %add_ln414_5, i16 %select_ln405_4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 103 'select' 'select_ln407_3' <Predicate = (!icmp_ln402 & !and_ln407)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln414_6)   --->   "%zext_ln410_1 = zext i5 %s to i7" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 104 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.40ns) (out node of the LUT)   --->   "%add_ln414_6 = add i7 %select_ln407_2, %zext_ln410_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 105 'add' 'add_ln414_6' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln414_4 = zext i7 %add_ln414_6 to i16" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 106 'zext' 'zext_ln414_4' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.60ns)   --->   "%add_ln414_7 = add i16 %zext_ln414_4, %select_ln405_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 107 'add' 'add_ln414_7' <Predicate = (!icmp_ln402 & and_ln407)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln414_4 = add i19 %i_0_cast2, %mul_ln405" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 108 'add' 'add_ln414_4' <Predicate = (!icmp_ln402)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i19 %add_ln414_4 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 109 'zext' 'zext_ln414_3' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr [24000 x float]* %dout, i64 0, i64 %zext_ln414_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 110 'getelementptr' 'dout_addr_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_5 : Operation 111 [2/2] (1.15ns)   --->   "%dout_load_1 = load float* %dout_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 111 'load' 'dout_load_1' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 112 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln410_1 = select i1 %and_ln407, i16 %add_ln414_7, i16 %select_ln407_3" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 112 'select' 'select_ln410_1' <Predicate = (!icmp_ln402)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/2] (1.15ns)   --->   "%dout_load_1 = load float* %dout_addr_1, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 113 'load' 'dout_load_1' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 114 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %conv1d_actc_load, %dout_load_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 114 'fmul' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 115 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %conv1d_actc_load, %dout_load_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 115 'fmul' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln410_2 = zext i16 %select_ln410_1 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 116 'zext' 'zext_ln410_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_9 : Operation 117 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %conv1d_actc_load, %dout_load_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 117 'fmul' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%gradsw1_addr = getelementptr [33280 x float]* %gradsw1, i64 0, i64 %zext_ln410_2" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 118 'getelementptr' 'gradsw1_addr' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (1.15ns)   --->   "%gradsw1_load = load float* %gradsw1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 119 'load' 'gradsw1_load' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 120 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %conv1d_actc_load, %dout_load_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 120 'fmul' 'tmp_s' <Predicate = (!icmp_ln402)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/2] (1.15ns)   --->   "%gradsw1_load = load float* %gradsw1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 121 'load' 'gradsw1_load' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 122 [7/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 122 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.29ns)   --->   "%select_ln410_3 = select i1 %or_ln407, i15 1, i15 %add_ln410_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:410]   --->   Operation 123 'select' 'select_ln410_3' <Predicate = (!icmp_ln402)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.29ns)   --->   "%select_ln407_4 = select i1 %icmp_ln407, i18 1, i18 %add_ln407_1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:407]   --->   Operation 124 'select' 'select_ln407_4' <Predicate = (!icmp_ln402)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 125 [6/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 125 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 126 [5/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 126 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 127 [4/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 127 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 128 [3/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 128 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 129 [2/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 129 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 130 [1/7] (2.34ns)   --->   "%tmp_2 = fadd float %gradsw1_load, %tmp_s" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 130 'fadd' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.15>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32448000, i64 32448000, i64 32448000)"   --->   Operation 131 'speclooptripcount' 'empty' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49)"   --->   Operation 132 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49)"   --->   Operation 133 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49)"   --->   Operation 134 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (1.15ns)   --->   "store float %tmp_2, float* %gradsw1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:414]   --->   Operation 135 'store' <Predicate = (!icmp_ln402)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader5" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:412]   --->   Operation 136 'br' <Predicate = (!icmp_ln402)> <Delay = 0.00>

State 19 <SV = 3> <Delay = 0.60>
ST_19 : Operation 137 [1/1] (0.60ns)   --->   "br label %.preheader4.preheader"   --->   Operation 137 'br' <Predicate = true> <Delay = 0.60>

State 20 <SV = 4> <Delay = 1.90>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%indvar_flatten70 = phi i19 [ %add_ln429, %.preheader4 ], [ 0, %.preheader4.preheader.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 138 'phi' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%j1_0 = phi i9 [ %select_ln431_1, %.preheader4 ], [ 0, %.preheader4.preheader.preheader ]" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 139 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%o_0 = phi i10 [ %o, %.preheader4 ], [ 0, %.preheader4.preheader.preheader ]"   --->   Operation 140 'phi' 'o_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str50)"   --->   Operation 141 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.71ns)   --->   "%icmp_ln429 = icmp eq i19 %indvar_flatten70, -212288" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 142 'icmp' 'icmp_ln429' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.56ns)   --->   "%add_ln429 = add i19 %indvar_flatten70, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 143 'add' 'add_ln429' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln429, label %.preheader3.preheader, label %.preheader4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.60ns)   --->   "%icmp_ln432 = icmp eq i10 %o_0, -49" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:432]   --->   Operation 145 'icmp' 'icmp_ln432' <Predicate = (!icmp_ln429)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.30ns)   --->   "%select_ln431 = select i1 %icmp_ln432, i10 0, i10 %o_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 146 'select' 'select_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.51ns)   --->   "%add_ln429_1 = add i9 %j1_0, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:429]   --->   Operation 147 'add' 'add_ln429_1' <Predicate = (!icmp_ln429)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.30ns)   --->   "%select_ln431_1 = select i1 %icmp_ln432, i9 %add_ln429_1, i9 %j1_0" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 148 'select' 'select_ln431_1' <Predicate = (!icmp_ln429)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln431 = zext i9 %select_ln431_1 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 149 'zext' 'zext_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_20 : Operation 150 [3/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln431 = mul i19 %zext_ln431, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 150 'mul' 'mul_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 151 [1/1] (0.54ns)   --->   "%o = add i10 %select_ln431, 1" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:432]   --->   Operation 151 'add' 'o' <Predicate = (!icmp_ln429)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 0.99>
ST_21 : Operation 152 [2/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln431 = mul i19 %zext_ln431, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 152 'mul' 'mul_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 6> <Delay = 0.64>
ST_22 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln431 = mul i19 %zext_ln431, 975" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 153 'mul' 'mul_ln431' <Predicate = (!icmp_ln429)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%o_0_cast = zext i10 %select_ln431 to i19" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:431]   --->   Operation 154 'zext' 'o_0_cast' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_22 : Operation 155 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i19 %mul_ln431, %o_0_cast" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 155 'add' 'add_ln434' <Predicate = (!icmp_ln429)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 7> <Delay = 1.80>
ST_23 : Operation 156 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i19 %mul_ln431, %o_0_cast" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 156 'add' 'add_ln434' <Predicate = (!icmp_ln429)> <Delay = 0.64> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i19 %add_ln434 to i64" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 157 'zext' 'zext_ln434' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr [24000 x float]* %dout, i64 0, i64 %zext_ln434" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 158 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_23 : Operation 159 [2/2] (1.15ns)   --->   "%dout_load = load float* %dout_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 159 'load' 'dout_load' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%gradsb1_addr = getelementptr [312000 x float]* %gradsb1, i64 0, i64 %zext_ln434" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 160 'getelementptr' 'gradsb1_addr' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_23 : Operation 161 [2/2] (1.15ns)   --->   "%gradsb1_load = load float* %gradsb1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 161 'load' 'gradsb1_load' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 24 <SV = 8> <Delay = 1.15>
ST_24 : Operation 162 [1/2] (1.15ns)   --->   "%dout_load = load float* %dout_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 162 'load' 'dout_load' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_24 : Operation 163 [1/2] (1.15ns)   --->   "%gradsb1_load = load float* %gradsb1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 163 'load' 'gradsb1_load' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>

State 25 <SV = 9> <Delay = 2.34>
ST_25 : Operation 164 [7/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 164 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 2.34>
ST_26 : Operation 165 [6/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 165 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 2.34>
ST_27 : Operation 166 [5/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 166 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 2.34>
ST_28 : Operation 167 [4/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 167 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 2.34>
ST_29 : Operation 168 [3/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 168 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 2.34>
ST_30 : Operation 169 [2/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 169 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 2.34>
ST_31 : Operation 170 [1/7] (2.34ns)   --->   "%tmp = fadd float %gradsb1_load, %dout_load" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 170 'fadd' 'tmp' <Predicate = (!icmp_ln429)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 1.15>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 312000, i64 312000, i64 312000)"   --->   Operation 171 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str50)"   --->   Operation 172 'specpipeline' <Predicate = (!icmp_ln429)> <Delay = 0.00>
ST_32 : Operation 173 [1/1] (1.15ns)   --->   "store float %tmp, float* %gradsb1_addr, align 4" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:434]   --->   Operation 173 'store' <Predicate = (!icmp_ln429)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312000> <RAM>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader4.preheader" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:432]   --->   Operation 174 'br' <Predicate = (!icmp_ln429)> <Delay = 0.00>

State 33 <SV = 5> <Delay = 0.00>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "ret void" [/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h:481]   --->   Operation 175 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1d_actc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gradsw1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ gradsb1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln402         (br               ) [ 0111111111111111111000000000000000]
indvar_flatten63 (phi              ) [ 0011000000000000000000000000000000]
j_0              (phi              ) [ 0010000000000000000000000000000000]
indvar_flatten25 (phi              ) [ 0010000000000000000000000000000000]
t_0              (phi              ) [ 0011000000000000000000000000000000]
indvar_flatten   (phi              ) [ 0011000000000000000000000000000000]
s_0              (phi              ) [ 0011000000000000000000000000000000]
i_0              (phi              ) [ 0010000000000000000000000000000000]
zext_ln404       (zext             ) [ 0000000000000000000000000000000000]
mul_ln404        (mul              ) [ 0001110000000000000000000000000000]
icmp_ln402       (icmp             ) [ 0011111111111111111000000000000000]
icmp_ln407       (icmp             ) [ 0001111111110000000000000000000000]
select_ln405     (select           ) [ 0001000000000000000000000000000000]
add_ln402_1      (add              ) [ 0001100000000000000000000000000000]
select_ln405_2   (select           ) [ 0111111111111111111000000000000000]
zext_ln405       (zext             ) [ 0001100000000000000000000000000000]
xor_ln405        (xor              ) [ 0000000000000000000000000000000000]
icmp_ln412       (icmp             ) [ 0000000000000000000000000000000000]
and_ln405        (and              ) [ 0000000000000000000000000000000000]
icmp_ln410       (icmp             ) [ 0000000000000000000000000000000000]
and_ln405_1      (and              ) [ 0001110000000000000000000000000000]
or_ln407         (or               ) [ 0001111111110000000000000000000000]
select_ln407     (select           ) [ 0000000000000000000000000000000000]
xor_ln407        (xor              ) [ 0000000000000000000000000000000000]
or_ln407_1       (or               ) [ 0000000000000000000000000000000000]
and_ln407        (and              ) [ 0001111000000000000000000000000000]
s                (add              ) [ 0001110000000000000000000000000000]
or_ln410         (or               ) [ 0000000000000000000000000000000000]
or_ln410_1       (or               ) [ 0000000000000000000000000000000000]
select_ln410     (select           ) [ 0001100000000000000000000000000000]
select_ln410_2   (select           ) [ 0111111111111111111000000000000000]
add_ln407_1      (add              ) [ 0001111111110000000000000000000000]
zext_ln409       (zext             ) [ 0000000000000000000000000000000000]
mul_ln409        (mul              ) [ 0000110000000000000000000000000000]
zext_ln410       (zext             ) [ 0000000000000000000000000000000000]
add_ln414        (add              ) [ 0000000000000000000000000000000000]
zext_ln414       (zext             ) [ 0000000000000000000000000000000000]
add_ln414_1      (add              ) [ 0000110000000000000000000000000000]
specpipeline_ln0 (specpipeline     ) [ 0000000000000000000000000000000000]
add_ln402        (add              ) [ 0111111111111111111000000000000000]
br_ln402         (br               ) [ 0000000000000000000000000000000000]
t                (add              ) [ 0000110000000000000000000000000000]
select_ln407_1   (select           ) [ 0111111111111111111000000000000000]
zext_ln407       (zext             ) [ 0000000000000000000000000000000000]
zext_ln410_3     (zext             ) [ 0000000000000000000000000000000000]
add_ln414_2      (add              ) [ 0000000000000000000000000000000000]
shl_ln           (bitconcatenate   ) [ 0000000000000000000000000000000000]
add_ln414_3      (add              ) [ 0000000000000000000000000000000000]
zext_ln414_2     (zext             ) [ 0000000000000000000000000000000000]
conv1d_actc_addr (getelementptr    ) [ 0000100000000000000000000000000000]
i                (add              ) [ 0111111111111111111000000000000000]
add_ln410_1      (add              ) [ 0000111111110000000000000000000000]
zext_ln404_1     (zext             ) [ 0000000000000000000000000000000000]
mul_ln404_1      (mul              ) [ 0000010000000000000000000000000000]
mul_ln405        (mul              ) [ 0000010000000000000000000000000000]
i_0_cast2        (zext             ) [ 0000010000000000000000000000000000]
conv1d_actc_load (load             ) [ 0000011111100000000000000000000000]
select_ln405_1   (select           ) [ 0000000000000000000000000000000000]
select_ln405_3   (select           ) [ 0000000000000000000000000000000000]
select_ln405_4   (select           ) [ 0000000000000000000000000000000000]
zext_ln409_1     (zext             ) [ 0000000000000000000000000000000000]
mul_ln409_1      (mul              ) [ 0000000000000000000000000000000000]
select_ln407_2   (select           ) [ 0000000000000000000000000000000000]
zext_ln414_1     (zext             ) [ 0000000000000000000000000000000000]
add_ln414_5      (add              ) [ 0000000000000000000000000000000000]
select_ln407_3   (select           ) [ 0000001000000000000000000000000000]
zext_ln410_1     (zext             ) [ 0000000000000000000000000000000000]
add_ln414_6      (add              ) [ 0000000000000000000000000000000000]
zext_ln414_4     (zext             ) [ 0000000000000000000000000000000000]
add_ln414_7      (add              ) [ 0000001000000000000000000000000000]
add_ln414_4      (add              ) [ 0000000000000000000000000000000000]
zext_ln414_3     (zext             ) [ 0000000000000000000000000000000000]
dout_addr_1      (getelementptr    ) [ 0000001000000000000000000000000000]
select_ln410_1   (select           ) [ 0000000111000000000000000000000000]
dout_load_1      (load             ) [ 0000000111100000000000000000000000]
zext_ln410_2     (zext             ) [ 0000000000000000000000000000000000]
gradsw1_addr     (getelementptr    ) [ 0011111110111111111000000000000000]
tmp_s            (fmul             ) [ 0011111100011111110000000000000000]
gradsw1_load     (load             ) [ 0011111100011111110000000000000000]
select_ln410_3   (select           ) [ 0111111110001111111000000000000000]
select_ln407_4   (select           ) [ 0111111110001111111000000000000000]
tmp_2            (fadd             ) [ 0000000010000000001000000000000000]
empty            (speclooptripcount) [ 0000000000000000000000000000000000]
specpipeline_ln0 (specpipeline     ) [ 0000000000000000000000000000000000]
specpipeline_ln0 (specpipeline     ) [ 0000000000000000000000000000000000]
specpipeline_ln0 (specpipeline     ) [ 0000000000000000000000000000000000]
store_ln414      (store            ) [ 0000000000000000000000000000000000]
br_ln412         (br               ) [ 0111111111111111111000000000000000]
br_ln0           (br               ) [ 0000000000000000000111111111111110]
indvar_flatten70 (phi              ) [ 0000000000000000000010000000000000]
j1_0             (phi              ) [ 0000000000000000000010000000000000]
o_0              (phi              ) [ 0000000000000000000010000000000000]
specpipeline_ln0 (specpipeline     ) [ 0000000000000000000000000000000000]
icmp_ln429       (icmp             ) [ 0000000000000000000011111111111110]
add_ln429        (add              ) [ 0000000000000000000111111111111110]
br_ln429         (br               ) [ 0000000000000000000000000000000000]
icmp_ln432       (icmp             ) [ 0000000000000000000000000000000000]
select_ln431     (select           ) [ 0000000000000000000011100000000000]
add_ln429_1      (add              ) [ 0000000000000000000000000000000000]
select_ln431_1   (select           ) [ 0000000000000000000111111111111110]
zext_ln431       (zext             ) [ 0000000000000000000011100000000000]
o                (add              ) [ 0000000000000000000111111111111110]
mul_ln431        (mul              ) [ 0000000000000000000010010000000000]
o_0_cast         (zext             ) [ 0000000000000000000010010000000000]
add_ln434        (add              ) [ 0000000000000000000000000000000000]
zext_ln434       (zext             ) [ 0000000000000000000000000000000000]
dout_addr        (getelementptr    ) [ 0000000000000000000010001000000000]
gradsb1_addr     (getelementptr    ) [ 0000000000000000000010001111111110]
dout_load        (load             ) [ 0000000000000000000010000111111100]
gradsb1_load     (load             ) [ 0000000000000000000010000111111100]
tmp              (fadd             ) [ 0000000000000000000010000000000010]
empty_42         (speclooptripcount) [ 0000000000000000000000000000000000]
specpipeline_ln0 (specpipeline     ) [ 0000000000000000000000000000000000]
store_ln434      (store            ) [ 0000000000000000000000000000000000]
br_ln432         (br               ) [ 0000000000000000000111111111111110]
ret_ln481        (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1d_actc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_actc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gradsw1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradsw1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gradsb1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradsb1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="conv1d_actc_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="12" slack="0"/>
<pin id="88" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_actc_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_actc_load/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="dout_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="19" slack="0"/>
<pin id="101" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dout_addr_1/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dout_load_1/5 dout_load/23 "/>
</bind>
</comp>

<comp id="110" class="1004" name="gradsw1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradsw1_addr/9 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gradsw1_load/9 store_ln414/18 "/>
</bind>
</comp>

<comp id="123" class="1004" name="dout_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="19" slack="0"/>
<pin id="127" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dout_addr/23 "/>
</bind>
</comp>

<comp id="131" class="1004" name="gradsb1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="19" slack="0"/>
<pin id="135" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradsb1_addr/23 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="19" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="9"/>
<pin id="144" dir="0" index="4" bw="19" slack="1"/>
<pin id="145" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
<pin id="147" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="gradsb1_load/23 store_ln434/32 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten63_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="25" slack="1"/>
<pin id="150" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten63 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten63_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="25" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten63/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="indvar_flatten25_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="18" slack="1"/>
<pin id="173" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten25 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten25_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="18" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten25/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="t_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="1"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="t_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="3" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="1"/>
<pin id="196" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="15" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="s_0_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="1"/>
<pin id="208" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_0 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="s_0_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_0/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="1"/>
<pin id="220" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_0_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="10" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="indvar_flatten70_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="19" slack="1"/>
<pin id="231" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten70 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="indvar_flatten70_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="19" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten70/20 "/>
</bind>
</comp>

<comp id="240" class="1005" name="j1_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="1"/>
<pin id="242" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="j1_0_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/20 "/>
</bind>
</comp>

<comp id="251" class="1005" name="o_0_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_0 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="o_0_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_0/20 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/11 tmp/25 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="3"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="270" class="1005" name="reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dout_load_1 dout_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln404_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln404/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mul_ln404_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln404/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln402_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="25" slack="0"/>
<pin id="294" dir="0" index="1" bw="22" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln402/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln407_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="18" slack="0"/>
<pin id="300" dir="0" index="1" bw="18" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln405_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln405/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln402_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln405_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="0" index="2" bw="9" slack="0"/>
<pin id="322" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln405_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln405_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln405/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="xor_ln405_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln405/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln412_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln412/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln405_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln405/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln410_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="0"/>
<pin id="350" dir="0" index="1" bw="14" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln410/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln405_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln405_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln407_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln407_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln407_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln407_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="and_ln407_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln410_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln410/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln410_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln410_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln410_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="10" slack="0"/>
<pin id="414" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln410/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln410_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln410_2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln407_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="18" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="18" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln407_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln409_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="1"/>
<pin id="434" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln409/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mul_ln409_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln409/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln410_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="1"/>
<pin id="444" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln414_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="7" slack="0"/>
<pin id="449" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln414_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln414_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="0" index="1" bw="7" slack="0"/>
<pin id="459" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_1/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln402_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="25" slack="1"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="t_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="1"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln407_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="1"/>
<pin id="476" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln407_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln407/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln410_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="1"/>
<pin id="484" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_3/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln414_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="10" slack="1"/>
<pin id="488" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_2/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shl_ln_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln414_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="0" index="1" bw="3" slack="0"/>
<pin id="501" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_3/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln414_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="1"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln410_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="15" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_1/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln404_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="2"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln404_1/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="mul_ln404_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln404_1/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="i_0_cast2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="2"/>
<pin id="531" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_cast2/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln405_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="3"/>
<pin id="534" dir="0" index="1" bw="16" slack="1"/>
<pin id="535" dir="0" index="2" bw="16" slack="3"/>
<pin id="536" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln405_1/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln405_3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="3"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="7" slack="2"/>
<pin id="541" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln405_3/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln405_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="3"/>
<pin id="545" dir="0" index="1" bw="16" slack="1"/>
<pin id="546" dir="0" index="2" bw="16" slack="2"/>
<pin id="547" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln405_4/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln409_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="2"/>
<pin id="550" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln409_1/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="mul_ln409_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="0" index="1" bw="6" slack="0"/>
<pin id="554" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln409_1/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln407_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="3"/>
<pin id="559" dir="0" index="1" bw="7" slack="0"/>
<pin id="560" dir="0" index="2" bw="7" slack="0"/>
<pin id="561" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln414_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="0"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln414_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_5/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln407_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="3"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="0" index="2" bw="16" slack="0"/>
<pin id="578" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln410_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="3"/>
<pin id="583" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_1/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln414_6_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="0"/>
<pin id="586" dir="0" index="1" bw="5" slack="0"/>
<pin id="587" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_6/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln414_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="0"/>
<pin id="592" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_4/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln414_7_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_7/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln414_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="19" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln410_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="4"/>
<pin id="606" dir="0" index="1" bw="16" slack="1"/>
<pin id="607" dir="0" index="2" bw="16" slack="1"/>
<pin id="608" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln410_1/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln410_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="3"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_2/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln410_3_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="9"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="0" index="2" bw="15" slack="8"/>
<pin id="617" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln410_3/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln407_4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="9"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="18" slack="9"/>
<pin id="623" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_4/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln429_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="19" slack="0"/>
<pin id="627" dir="0" index="1" bw="19" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln429/20 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln429_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="19" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln429/20 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln432_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="0"/>
<pin id="639" dir="0" index="1" bw="7" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln432/20 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln431_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="10" slack="0"/>
<pin id="647" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln431/20 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln429_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="9" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln429_1/20 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln431_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="9" slack="0"/>
<pin id="660" dir="0" index="2" bw="9" slack="0"/>
<pin id="661" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln431_1/20 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln431_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="9" slack="0"/>
<pin id="667" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln431/20 "/>
</bind>
</comp>

<comp id="669" class="1004" name="o_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/20 "/>
</bind>
</comp>

<comp id="675" class="1004" name="o_0_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="2"/>
<pin id="677" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_0_cast/22 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln434_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="19" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln434/23 "/>
</bind>
</comp>

<comp id="683" class="1007" name="grp_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="9" slack="0"/>
<pin id="685" dir="0" index="1" bw="19" slack="0"/>
<pin id="686" dir="0" index="2" bw="10" slack="0"/>
<pin id="687" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln405/2 add_ln414_4/4 "/>
</bind>
</comp>

<comp id="692" class="1007" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="0" index="1" bw="19" slack="0"/>
<pin id="695" dir="0" index="2" bw="10" slack="0"/>
<pin id="696" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln431/20 add_ln434/22 "/>
</bind>
</comp>

<comp id="701" class="1005" name="mul_ln404_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="1"/>
<pin id="703" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln404 "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln402_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln402 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln407_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln407 "/>
</bind>
</comp>

<comp id="719" class="1005" name="select_ln405_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="1"/>
<pin id="721" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln405 "/>
</bind>
</comp>

<comp id="725" class="1005" name="add_ln402_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="2"/>
<pin id="727" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln402_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="select_ln405_2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln405_2 "/>
</bind>
</comp>

<comp id="735" class="1005" name="zext_ln405_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="19" slack="1"/>
<pin id="737" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln405 "/>
</bind>
</comp>

<comp id="740" class="1005" name="and_ln405_1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln405_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="or_ln407_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln407 "/>
</bind>
</comp>

<comp id="752" class="1005" name="and_ln407_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln407 "/>
</bind>
</comp>

<comp id="757" class="1005" name="s_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="3"/>
<pin id="759" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="762" class="1005" name="select_ln410_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="10" slack="1"/>
<pin id="764" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln410 "/>
</bind>
</comp>

<comp id="769" class="1005" name="select_ln410_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="0"/>
<pin id="771" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln410_2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="add_ln407_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="18" slack="9"/>
<pin id="777" dir="1" index="1" bw="18" slack="9"/>
</pin_list>
<bind>
<opset="add_ln407_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="mul_ln409_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="2"/>
<pin id="782" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln409 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln414_1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="2"/>
<pin id="787" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln414_1 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln402_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="25" slack="1"/>
<pin id="792" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="add_ln402 "/>
</bind>
</comp>

<comp id="795" class="1005" name="t_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="2"/>
<pin id="797" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="800" class="1005" name="select_ln407_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="3" slack="1"/>
<pin id="802" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln407_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="conv1d_actc_addr_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="1"/>
<pin id="807" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_actc_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="i_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="10" slack="1"/>
<pin id="812" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="815" class="1005" name="add_ln410_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="15" slack="8"/>
<pin id="817" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="add_ln410_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="mul_ln404_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln404_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="i_0_cast2_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="19" slack="1"/>
<pin id="828" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i_0_cast2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="conv1d_actc_load_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="3"/>
<pin id="833" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv1d_actc_load "/>
</bind>
</comp>

<comp id="836" class="1005" name="select_ln407_3_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln407_3 "/>
</bind>
</comp>

<comp id="841" class="1005" name="add_ln414_7_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="1"/>
<pin id="843" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln414_7 "/>
</bind>
</comp>

<comp id="846" class="1005" name="dout_addr_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="15" slack="1"/>
<pin id="848" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dout_addr_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="select_ln410_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="3"/>
<pin id="853" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="select_ln410_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="gradsw1_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gradsw1_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_s_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="866" class="1005" name="gradsw1_load_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gradsw1_load "/>
</bind>
</comp>

<comp id="871" class="1005" name="select_ln410_3_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="15" slack="1"/>
<pin id="873" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln410_3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="select_ln407_4_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="18" slack="1"/>
<pin id="878" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln407_4 "/>
</bind>
</comp>

<comp id="881" class="1005" name="icmp_ln429_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln429 "/>
</bind>
</comp>

<comp id="885" class="1005" name="add_ln429_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="19" slack="0"/>
<pin id="887" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln429 "/>
</bind>
</comp>

<comp id="890" class="1005" name="select_ln431_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="2"/>
<pin id="892" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="select_ln431 "/>
</bind>
</comp>

<comp id="895" class="1005" name="select_ln431_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="9" slack="0"/>
<pin id="897" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln431_1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="zext_ln431_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="19" slack="1"/>
<pin id="902" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln431 "/>
</bind>
</comp>

<comp id="905" class="1005" name="o_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="10" slack="0"/>
<pin id="907" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="910" class="1005" name="o_0_cast_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="19" slack="1"/>
<pin id="912" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="o_0_cast "/>
</bind>
</comp>

<comp id="915" class="1005" name="dout_addr_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="15" slack="1"/>
<pin id="917" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dout_addr "/>
</bind>
</comp>

<comp id="920" class="1005" name="gradsb1_addr_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="19" slack="1"/>
<pin id="922" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="gradsb1_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="gradsb1_load_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gradsb1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="62" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="273"><net_src comp="104" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="279"><net_src comp="262" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="285"><net_src comp="164" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="152" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="175" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="14" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="186" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="164" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="298" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="164" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="298" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="222" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="330" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="198" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="330" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="298" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="18" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="210" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="348" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="298" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="342" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="366" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="386" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="354" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="298" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="222" pin="4"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="386" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="392" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="366" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="175" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="40" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="182" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="206" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="436" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="148" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="54" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="478" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="513"><net_src comp="64" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="194" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="22" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="542"><net_src comp="68" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="42" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="537" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="567"><net_src comp="551" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="532" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="543" pin="3"/><net_sink comp="574" pin=2"/></net>

<net id="588"><net_src comp="557" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="532" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="612"><net_src comp="609" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="618"><net_src comp="66" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="40" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="233" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="78" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="233" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="80" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="255" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="34" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="20" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="255" pin="4"/><net_sink comp="643" pin=2"/></net>

<net id="655"><net_src comp="244" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="28" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="637" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="244" pin="4"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="643" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="64" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="688"><net_src comp="326" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="30" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="529" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="691"><net_src comp="683" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="697"><net_src comp="665" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="30" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="675" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="700"><net_src comp="692" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="704"><net_src comp="286" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="710"><net_src comp="292" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="298" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="722"><net_src comp="304" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="728"><net_src comp="312" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="733"><net_src comp="318" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="738"><net_src comp="326" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="743"><net_src comp="354" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="750"><net_src comp="360" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="755"><net_src comp="386" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="760"><net_src comp="392" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="765"><net_src comp="410" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="772"><net_src comp="418" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="778"><net_src comp="426" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="783"><net_src comp="436" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="788"><net_src comp="456" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="793"><net_src comp="461" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="798"><net_src comp="467" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="803"><net_src comp="472" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="808"><net_src comp="84" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="813"><net_src comp="509" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="818"><net_src comp="514" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="823"><net_src comp="523" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="829"><net_src comp="529" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="834"><net_src comp="91" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="839"><net_src comp="574" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="844"><net_src comp="594" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="849"><net_src comp="97" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="854"><net_src comp="604" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="859"><net_src comp="110" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="864"><net_src comp="266" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="869"><net_src comp="117" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="874"><net_src comp="613" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="879"><net_src comp="619" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="884"><net_src comp="625" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="631" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="893"><net_src comp="643" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="898"><net_src comp="657" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="903"><net_src comp="665" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="908"><net_src comp="669" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="913"><net_src comp="675" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="918"><net_src comp="123" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="923"><net_src comp="131" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="929"><net_src comp="138" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gradsw1 | {18 }
	Port: gradsb1 | {32 }
 - Input state : 
	Port: backward.1 : conv1d_actc | {3 4 }
	Port: backward.1 : dout | {5 6 23 24 }
	Port: backward.1 : gradsw1 | {9 10 }
	Port: backward.1 : gradsb1 | {23 24 }
  - Chain level:
	State 1
	State 2
		zext_ln404 : 1
		mul_ln404 : 2
		icmp_ln402 : 1
		icmp_ln407 : 1
		select_ln405 : 2
		add_ln402_1 : 1
		select_ln405_2 : 2
		zext_ln405 : 3
		mul_ln405 : 4
		xor_ln405 : 2
		icmp_ln412 : 1
		and_ln405 : 2
		icmp_ln410 : 1
		and_ln405_1 : 2
		or_ln407 : 2
		select_ln407 : 2
		xor_ln407 : 2
		or_ln407_1 : 2
		and_ln407 : 2
		s : 3
		or_ln410 : 2
		or_ln410_1 : 2
		select_ln410 : 2
		select_ln410_2 : 4
		add_ln407_1 : 1
	State 3
		mul_ln409 : 1
		add_ln414 : 2
		zext_ln414 : 3
		add_ln414_1 : 4
		select_ln407_1 : 1
		zext_ln407 : 2
		add_ln414_2 : 1
		shl_ln : 2
		add_ln414_3 : 3
		zext_ln414_2 : 4
		conv1d_actc_addr : 5
		conv1d_actc_load : 6
	State 4
		mul_ln404_1 : 1
		add_ln414_4 : 1
	State 5
		mul_ln409_1 : 1
		select_ln407_2 : 2
		zext_ln414_1 : 2
		add_ln414_5 : 3
		select_ln407_3 : 4
		add_ln414_6 : 3
		zext_ln414_4 : 4
		add_ln414_7 : 5
		zext_ln414_3 : 1
		dout_addr_1 : 2
		dout_load_1 : 3
	State 6
	State 7
	State 8
	State 9
		gradsw1_addr : 1
		gradsw1_load : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		icmp_ln429 : 1
		add_ln429 : 1
		br_ln429 : 2
		icmp_ln432 : 1
		select_ln431 : 2
		add_ln429_1 : 1
		select_ln431_1 : 2
		zext_ln431 : 3
		mul_ln431 : 4
		o : 3
	State 21
	State 22
		add_ln434 : 1
	State 23
		zext_ln434 : 1
		dout_addr : 2
		dout_load : 3
		gradsb1_addr : 2
		gradsb1_load : 3
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_262      |    2    |   318   |   198   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_266      |    3    |   143   |    78   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln402_1_fu_312  |    0    |    0    |    9    |
|          |        s_fu_392       |    0    |    0    |    6    |
|          |   add_ln407_1_fu_426  |    0    |    0    |    18   |
|          |    add_ln414_fu_446   |    0    |    0    |    7    |
|          |   add_ln414_1_fu_456  |    0    |    0    |    16   |
|          |    add_ln402_fu_461   |    0    |    0    |    25   |
|          |        t_fu_467       |    0    |    0    |    4    |
|          |   add_ln414_2_fu_485  |    0    |    0    |    10   |
|    add   |   add_ln414_3_fu_498  |    0    |    0    |    12   |
|          |        i_fu_509       |    0    |    0    |    10   |
|          |   add_ln410_1_fu_514  |    0    |    0    |    15   |
|          |   add_ln414_5_fu_568  |    0    |    0    |    16   |
|          |   add_ln414_6_fu_584  |    0    |    0    |    7    |
|          |   add_ln414_7_fu_594  |    0    |    0    |    16   |
|          |    add_ln429_fu_631   |    0    |    0    |    19   |
|          |   add_ln429_1_fu_651  |    0    |    0    |    9    |
|          |        o_fu_669       |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln405_fu_304  |    0    |    0    |    3    |
|          | select_ln405_2_fu_318 |    0    |    0    |    9    |
|          |  select_ln407_fu_366  |    0    |    0    |    5    |
|          |  select_ln410_fu_410  |    0    |    0    |    10   |
|          | select_ln410_2_fu_418 |    0    |    0    |    5    |
|          | select_ln407_1_fu_472 |    0    |    0    |    3    |
|          | select_ln405_1_fu_532 |    0    |    0    |    16   |
|  select  | select_ln405_3_fu_537 |    0    |    0    |    7    |
|          | select_ln405_4_fu_543 |    0    |    0    |    16   |
|          | select_ln407_2_fu_557 |    0    |    0    |    7    |
|          | select_ln407_3_fu_574 |    0    |    0    |    16   |
|          | select_ln410_1_fu_604 |    0    |    0    |    16   |
|          | select_ln410_3_fu_613 |    0    |    0    |    15   |
|          | select_ln407_4_fu_619 |    0    |    0    |    18   |
|          |  select_ln431_fu_643  |    0    |    0    |    10   |
|          | select_ln431_1_fu_657 |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |    mul_ln404_fu_286   |    0    |    0    |    49   |
|    mul   |    mul_ln409_fu_436   |    0    |    0    |    23   |
|          |   mul_ln404_1_fu_523  |    0    |    0    |    49   |
|          |   mul_ln409_1_fu_551  |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln402_fu_292   |    0    |    0    |    20   |
|          |   icmp_ln407_fu_298   |    0    |    0    |    20   |
|   icmp   |   icmp_ln412_fu_336   |    0    |    0    |    13   |
|          |   icmp_ln410_fu_348   |    0    |    0    |    13   |
|          |   icmp_ln429_fu_625   |    0    |    0    |    20   |
|          |   icmp_ln432_fu_637   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln407_fu_360    |    0    |    0    |    2    |
|    or    |   or_ln407_1_fu_380   |    0    |    0    |    2    |
|          |    or_ln410_fu_398    |    0    |    0    |    2    |
|          |   or_ln410_1_fu_404   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln405_fu_342   |    0    |    0    |    2    |
|    and   |   and_ln405_1_fu_354  |    0    |    0    |    2    |
|          |    and_ln407_fu_386   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln405_fu_330   |    0    |    0    |    2    |
|          |    xor_ln407_fu_374   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_683      |    1    |    0    |    0    |
|          |       grp_fu_692      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln404_fu_282   |    0    |    0    |    0    |
|          |   zext_ln405_fu_326   |    0    |    0    |    0    |
|          |   zext_ln409_fu_432   |    0    |    0    |    0    |
|          |   zext_ln410_fu_442   |    0    |    0    |    0    |
|          |   zext_ln414_fu_452   |    0    |    0    |    0    |
|          |   zext_ln407_fu_478   |    0    |    0    |    0    |
|          |  zext_ln410_3_fu_482  |    0    |    0    |    0    |
|          |  zext_ln414_2_fu_504  |    0    |    0    |    0    |
|          |  zext_ln404_1_fu_520  |    0    |    0    |    0    |
|   zext   |    i_0_cast2_fu_529   |    0    |    0    |    0    |
|          |  zext_ln409_1_fu_548  |    0    |    0    |    0    |
|          |  zext_ln414_1_fu_564  |    0    |    0    |    0    |
|          |  zext_ln410_1_fu_581  |    0    |    0    |    0    |
|          |  zext_ln414_4_fu_590  |    0    |    0    |    0    |
|          |  zext_ln414_3_fu_600  |    0    |    0    |    0    |
|          |  zext_ln410_2_fu_609  |    0    |    0    |    0    |
|          |   zext_ln431_fu_665   |    0    |    0    |    0    |
|          |    o_0_cast_fu_675    |    0    |    0    |    0    |
|          |   zext_ln434_fu_678   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_490     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    7    |   461   |   911   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln402_1_reg_725  |    9   |
|    add_ln402_reg_790   |   25   |
|   add_ln407_1_reg_775  |   18   |
|   add_ln410_1_reg_815  |   15   |
|   add_ln414_1_reg_785  |   16   |
|   add_ln414_7_reg_841  |   16   |
|    add_ln429_reg_885   |   19   |
|   and_ln405_1_reg_740  |    1   |
|    and_ln407_reg_752   |    1   |
|conv1d_actc_addr_reg_805|   12   |
|conv1d_actc_load_reg_831|   32   |
|   dout_addr_1_reg_846  |   15   |
|    dout_addr_reg_915   |   15   |
|  gradsb1_addr_reg_920  |   19   |
|  gradsb1_load_reg_926  |   32   |
|  gradsw1_addr_reg_856  |   16   |
|  gradsw1_load_reg_866  |   32   |
|    i_0_cast2_reg_826   |   19   |
|       i_0_reg_218      |   10   |
|        i_reg_810       |   10   |
|   icmp_ln402_reg_707   |    1   |
|   icmp_ln407_reg_711   |    1   |
|   icmp_ln429_reg_881   |    1   |
|indvar_flatten25_reg_171|   18   |
|indvar_flatten63_reg_148|   25   |
|indvar_flatten70_reg_229|   19   |
| indvar_flatten_reg_194 |   15   |
|      j1_0_reg_240      |    9   |
|       j_0_reg_160      |    9   |
|   mul_ln404_1_reg_820  |   16   |
|    mul_ln404_reg_701   |   16   |
|    mul_ln409_reg_780   |    7   |
|    o_0_cast_reg_910    |   19   |
|       o_0_reg_251      |   10   |
|        o_reg_905       |   10   |
|    or_ln407_reg_747    |    1   |
|         reg_270        |   32   |
|         reg_276        |   32   |
|       s_0_reg_206      |    5   |
|        s_reg_757       |    5   |
| select_ln405_2_reg_730 |    9   |
|  select_ln405_reg_719  |    3   |
| select_ln407_1_reg_800 |    3   |
| select_ln407_3_reg_836 |   16   |
| select_ln407_4_reg_876 |   18   |
| select_ln410_1_reg_851 |   16   |
| select_ln410_2_reg_769 |    5   |
| select_ln410_3_reg_871 |   15   |
|  select_ln410_reg_762  |   10   |
| select_ln431_1_reg_895 |    9   |
|  select_ln431_reg_890  |   10   |
|       t_0_reg_182      |    3   |
|        t_reg_795       |    3   |
|      tmp_s_reg_861     |   32   |
|   zext_ln405_reg_735   |   19   |
|   zext_ln431_reg_900   |   19   |
+------------------------+--------+
|          Total         |   773  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_91     |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_104    |  p0  |   4  |  15  |   60   ||    21   |
|     grp_access_fu_117    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_access_fu_138    |  p0  |   2  |  19  |   38   ||    9    |
| indvar_flatten63_reg_148 |  p0  |   2  |  25  |   50   ||    9    |
|        t_0_reg_182       |  p0  |   2  |   3  |    6   ||    9    |
|  indvar_flatten_reg_194  |  p0  |   2  |  15  |   30   ||    9    |
|        s_0_reg_206       |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_262        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_262        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_683        |  p0  |   3  |   9  |   27   ||    15   |
|        grp_fu_692        |  p0  |   2  |   9  |   18   ||    9    |
|        grp_fu_692        |  p1  |   2  |  19  |   38   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   461  || 7.88175 ||   135   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   461  |   911  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   135  |
|  Register |    -   |    -   |   773  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    7   |  1234  |  1046  |
+-----------+--------+--------+--------+--------+
