module segOut(clk, data, seg, sel);
input clk;
input [31:0] data;
output reg [7:0] seg;
output reg [4:0] sel;

reg [15:0] count = 16'b1;

always @ (posedge clk)
	begin
		count = count + 1;
		if (!count)
			begin
				sel = sel + 1;
			end
	end

endmodule;