

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_72_2'
================================================================
* Date:           Sun Jun 16 06:02:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.732 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  60.000 ns|  60.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_label = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 5 'alloca' 'max_label' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_vote_1 = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:64->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 6 'alloca' 'max_vote_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln72 = store i4 0, i4 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 8 'store' 'store_ln72' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln64 = store i32 0, i32 %max_vote_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:64->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 9 'store' 'store_ln64' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln65 = store i8 0, i8 %max_label" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 10 'store' 'store_ln65' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.80ns)   --->   "%icmp_ln72 = icmp_eq  i4 %i_1, i4 10" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 13 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.80ns)   --->   "%i_2 = add i4 %i_1, i4 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.body8.i.split, void %_Z8knn_votePi.exit.exitStub" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 15 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %i_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 16 'zext' 'zext_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%votes_addr = getelementptr i32 %votes, i64 0, i64 %zext_ln72" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 17 'getelementptr' 'votes_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%votes_load = load i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 18 'load' 'votes_load' <Predicate = (!icmp_ln72)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln72 = store i4 %i_2, i4 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 19 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%max_label_load = load i8 %max_label"   --->   Operation 33 'load' 'max_label_load' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %max_label_out, i8 %max_label_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%max_label_load_1 = load i8 %max_label" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 20 'load' 'max_label_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%max_vote_1_load = load i32 %max_vote_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 21 'load' 'max_vote_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 22 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 24 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.73ns)   --->   "%votes_load = load i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 25 'load' 'votes_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (1.14ns)   --->   "%icmp_ln74 = icmp_sgt  i32 %votes_load, i32 %max_vote_1_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 26 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %i_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:77->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 27 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.40ns)   --->   "%max_label_1 = select i1 %icmp_ln74, i8 %zext_ln77, i8 %max_label_load_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 28 'select' 'max_label_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.28ns)   --->   "%max_vote = select i1 %icmp_ln74, i32 %votes_load, i32 %max_vote_1_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 29 'select' 'max_vote' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln64 = store i32 %max_vote, i32 %max_vote_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:64->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 30 'store' 'store_ln64' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln65 = store i8 %max_label_1, i8 %max_label" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 31 'store' 'store_ln65' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.body8.i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 32 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.729ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln72', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) of constant 0 on local variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 [6]  (0.460 ns)
	'load' operation 4 bit ('i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) on local variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 [11]  (0.000 ns)
	'add' operation 4 bit ('i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) [13]  (0.809 ns)
	'store' operation 0 bit ('store_ln72', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) of variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 on local variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:72->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 [28]  (0.460 ns)

 <State 2>: 2.732ns
The critical path consists of the following:
	'load' operation 32 bit ('votes_load', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) on array 'votes' [23]  (0.730 ns)
	'icmp' operation 1 bit ('icmp_ln74', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) [24]  (1.142 ns)
	'select' operation 8 bit ('max_label', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) [26]  (0.400 ns)
	'store' operation 0 bit ('store_ln65', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) of variable 'max_label', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:74->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 on local variable 'max_label', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:65->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 [30]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
