# Dual-Clock-Asynchronous-FIFO
Verilog Code of the FIFO based on the work of Clifford Cummings and its simulation specification.

# ASYNCH FIFO TOP LEVEL DESIGN
![alt text](https://github.com/siddhant23tomar/Dual-Clock-Asynchronous-FIFO/blob/main/FIFO_TOP_LEVEL.png?raw=true)
# Short Description of files 
