#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec 30 21:39:32 2019
# Process ID: 10161
# Current directory: /home/shts/DeepCAEonFPGA/pynq
# Command line: vivado
# Log file: /home/shts/DeepCAEonFPGA/pynq/vivado.log
# Journal file: /home/shts/DeepCAEonFPGA/pynq/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/shts/DeepCAEonFPGA/HLx/HLx.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/shts/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:network:1.0 [get_ips  design_1_network_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_network_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
generate_target all [get_files  /home/shts/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_network_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/shts/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/shts/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_network_0_0_synth_1}
export_simulation -of_objects [get_files /home/shts/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/shts/DeepCAEonFPGA/HLx/HLx.ip_user_files/sim_scripts -ip_user_files_dir /home/shts/DeepCAEonFPGA/HLx/HLx.ip_user_files -ipstatic_source_dir /home/shts/DeepCAEonFPGA/HLx/HLx.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/shts/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/modelsim} {questa=/home/shts/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/questa} {ies=/home/shts/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/ies} {xcelium=/home/shts/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/xcelium} {vcs=/home/shts/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/vcs} {riviera=/home/shts/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/shts/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force /home/shts/DeepCAEonFPGA/HLx/HLx.runs/impl_1/design_1_wrapper.sysdef /home/shts/DeepCAEonFPGA/HLx/HLx.sdk/design_1_wrapper.hdf

