{
  "id": "yosys",
  "name": "Yosys",
  "category": "hardware_verification",
  "subcategory": "synthesis",

  "description": "Open source synthesis suite for Verilog",
  "long_description": "Yosys is a framework for RTL synthesis. It converts Verilog to netlists and supports formal verification through integration with SymbiYosys.",

  "capabilities": ["synthesis", "formal_verification", "verilog_parsing"],
  "property_types": ["rtl"],
  "input_languages": ["verilog", "systemverilog"],
  "output_formats": ["netlist", "smt2", "btor"],

  "installation": {
    "methods": [{"type": "apt", "command": "apt install yosys"}, {"type": "brew", "command": "brew install yosys"}],
    "dependencies": [],
    "platforms": ["linux", "macos", "windows"]
  },

  "documentation": {
    "official": "https://yosyshq.net/yosys/",
    "tutorial": "https://yosyshq.net/yosys/documentation.html",
    "api_reference": "https://yosyshq.readthedocs.io/",
    "examples": "https://github.com/YosysHQ/yosys/tree/master/examples"
  },

  "tactics": [{"name": "synth", "description": "Synthesize design", "syntax": "synth command", "when_to_use": "For synthesis", "examples": []}],

  "error_patterns": [],

  "integration": {"dashprove_backend": true, "usl_property_types": ["hardware"], "cli_command": "dashprove verify --backend yosys"},

  "performance": {"typical_runtime": "seconds to minutes", "scalability": "Good", "memory_usage": "Moderate"},

  "comparisons": {"similar_tools": ["vivado", "quartus"], "advantages": ["Open source", "SymbiYosys"], "disadvantages": ["Less optimization"]},

  "metadata": {"version": "0.37", "last_updated": "2025-12-22", "maintainer": "YosysHQ", "license": "ISC"}
}
