{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507573586191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507573586195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 11:26:26 2017 " "Processing started: Mon Oct 09 11:26:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507573586195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573586195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BitcoinFPGA -c BitcoinFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off BitcoinFPGA -c BitcoinFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573586195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507573586585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507573586585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_block " "Found entity 1: write_block" {  } { { "write_block.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/write_block.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_shp.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_shp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_super_hash_processor " "Found entity 1: tb_super_hash_processor" {  } { { "tb_final_shp.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/tb_final_shp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 super_hash_processor " "Found entity 1: super_hash_processor" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_new_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256_new_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_new_block " "Found entity 1: sha256_new_block" {  } { { "sha256_new_block.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/sha256_new_block.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_hash_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256_hash_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_hash_function " "Found entity 1: sha256_hash_function" {  } { { "sha256_hash_function.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/sha256_hash_function.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_new_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_new_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_new_block " "Found entity 1: sha1_new_block" {  } { { "sha1_new_block.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/sha1_new_block.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_hash_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_hash_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_hash_function " "Found entity 1: sha1_hash_function" {  } { { "sha1_hash_function.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/sha1_hash_function.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_k_chooser.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_k_chooser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_k_chooser " "Found entity 1: memory_k_chooser" {  } { { "memory_k_chooser.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/memory_k_chooser.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_block.sv(100) " "Verilog HDL information at memory_block.sv(100): always construct contains both blocking and non-blocking assignments" {  } { { "memory_block.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/memory_block.sv" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1507573595200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/memory_block.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5_hash_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file md5_hash_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 md5_hash_function " "Found entity 1: md5_hash_function" {  } { { "md5_hash_function.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/md5_hash_function.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hash_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file hash_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_block " "Found entity 1: hash_block" {  } { { "hash_block.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/hash_block.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file delay_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay_block " "Found entity 1: delay_block" {  } { { "delay_block.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/delay_block.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/definitions.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_write_end.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_write_end.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_write_end " "Found entity 1: control_write_end" {  } { { "control_write_end.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_write_end.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_round " "Found entity 1: control_round" {  } { { "control_round.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_round.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_read_assign.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_read_assign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_read_assign " "Found entity 1: control_read_assign" {  } { { "control_read_assign.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_read_assign.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_hash_quad.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_hash_quad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_hash_quad " "Found entity 1: control_hash_quad" {  } { { "control_hash_quad.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_hash_quad.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_block.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_block.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc_num_blocks.sv 1 1 " "Found 1 design units, including 1 entities, in source file calc_num_blocks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc_num_blocks " "Found entity 1: calc_num_blocks" {  } { { "calc_num_blocks.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/calc_num_blocks.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507573595211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573595211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "super_hash_processor " "Elaborating entity \"super_hash_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507573595250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_memory_1 super_hash_processor.sv(24) " "Verilog HDL or VHDL warning at super_hash_processor.sv(24): object \"c_memory_1\" assigned a value but never read" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507573595251 "|super_hash_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_num_blocks calc_num_blocks:cnb1 " "Elaborating entity \"calc_num_blocks\" for hierarchy \"calc_num_blocks:cnb1\"" {  } { { "super_hash_processor.sv" "cnb1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:cb1 " "Elaborating entity \"control_block\" for hierarchy \"control_block:cb1\"" {  } { { "super_hash_processor.sv" "cb1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_read_assign control_block:cb1\|control_read_assign:cra1 " "Elaborating entity \"control_read_assign\" for hierarchy \"control_block:cb1\|control_read_assign:cra1\"" {  } { { "control_block.sv" "cra1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_block.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_read_assign.sv(11) " "Verilog HDL assignment warning at control_read_assign.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "control_read_assign.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_read_assign.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507573595407 "|super_hash_processor|control_block:cb1|control_read_assign:cra1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_hash_quad control_block:cb1\|control_hash_quad:chq1 " "Elaborating entity \"control_hash_quad\" for hierarchy \"control_block:cb1\|control_hash_quad:chq1\"" {  } { { "control_block.sv" "chq1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_block.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_round control_block:cb1\|control_round:cr1 " "Elaborating entity \"control_round\" for hierarchy \"control_block:cb1\|control_round:cr1\"" {  } { { "control_block.sv" "cr1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_block.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_write_end control_block:cb1\|control_write_end:cwe1 " "Elaborating entity \"control_write_end\" for hierarchy \"control_block:cb1\|control_write_end:cwe1\"" {  } { { "control_block.sv" "cwe1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/control_block.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:mb1 " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:mb1\"" {  } { { "super_hash_processor.sv" "mb1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_new_block memory_block:mb1\|sha1_new_block:snb1 " "Elaborating entity \"sha1_new_block\" for hierarchy \"memory_block:mb1\|sha1_new_block:snb1\"" {  } { { "memory_block.sv" "snb1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/memory_block.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_new_block memory_block:mb1\|sha256_new_block:s256nb1 " "Elaborating entity \"sha256_new_block\" for hierarchy \"memory_block:mb1\|sha256_new_block:s256nb1\"" {  } { { "memory_block.sv" "s256nb1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/memory_block.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_k_chooser memory_block:mb1\|memory_k_chooser:mkc1 " "Elaborating entity \"memory_k_chooser\" for hierarchy \"memory_block:mb1\|memory_k_chooser:mkc1\"" {  } { { "memory_block.sv" "mkc1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/memory_block.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_block delay_block:db1 " "Elaborating entity \"delay_block\" for hierarchy \"delay_block:db1\"" {  } { { "super_hash_processor.sv" "db1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash_block hash_block:hb1 " "Elaborating entity \"hash_block\" for hierarchy \"hash_block:hb1\"" {  } { { "super_hash_processor.sv" "hb1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_hash_function hash_block:hb1\|sha1_hash_function:s1hf1 " "Elaborating entity \"sha1_hash_function\" for hierarchy \"hash_block:hb1\|sha1_hash_function:s1hf1\"" {  } { { "hash_block.sv" "s1hf1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/hash_block.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "md5_hash_function hash_block:hb1\|md5_hash_function:md5hf1 " "Elaborating entity \"md5_hash_function\" for hierarchy \"hash_block:hb1\|md5_hash_function:md5hf1\"" {  } { { "hash_block.sv" "md5hf1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/hash_block.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_hash_function hash_block:hb1\|sha256_hash_function:s256hf1 " "Elaborating entity \"sha256_hash_function\" for hierarchy \"hash_block:hb1\|sha256_hash_function:s256hf1\"" {  } { { "hash_block.sv" "s256hf1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/hash_block.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_block write_block:wb1 " "Elaborating entity \"write_block\" for hierarchy \"write_block:wb1\"" {  } { { "super_hash_processor.sv" "wb1" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573595820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507573596967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Workspace/Bitcoin FPGA/output_files/BitcoinFPGA.map.smsg " "Generated suppressed messages file C:/Users/chris/Workspace/Bitcoin FPGA/output_files/BitcoinFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573601006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507573601234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507573601234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[29\] " "No output dependent on input pin \"size\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|size[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[30\] " "No output dependent on input pin \"size\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|size[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[31\] " "No output dependent on input pin \"size\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|size[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[16\] " "No output dependent on input pin \"output_addr\[16\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[17\] " "No output dependent on input pin \"output_addr\[17\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[18\] " "No output dependent on input pin \"output_addr\[18\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[19\] " "No output dependent on input pin \"output_addr\[19\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[20\] " "No output dependent on input pin \"output_addr\[20\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[21\] " "No output dependent on input pin \"output_addr\[21\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[22\] " "No output dependent on input pin \"output_addr\[22\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[23\] " "No output dependent on input pin \"output_addr\[23\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[24\] " "No output dependent on input pin \"output_addr\[24\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[25\] " "No output dependent on input pin \"output_addr\[25\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[26\] " "No output dependent on input pin \"output_addr\[26\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[27\] " "No output dependent on input pin \"output_addr\[27\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[28\] " "No output dependent on input pin \"output_addr\[28\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[29\] " "No output dependent on input pin \"output_addr\[29\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[30\] " "No output dependent on input pin \"output_addr\[30\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[31\] " "No output dependent on input pin \"output_addr\[31\]\"" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/chris/Workspace/Bitcoin FPGA/super_hash_processor.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507573601454 "|super_hash_processor|output_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507573601454 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2907 " "Implemented 2907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Implemented 133 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507573601465 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507573601465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2723 " "Implemented 2723 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507573601465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507573601465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507573601501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 11:26:41 2017 " "Processing ended: Mon Oct 09 11:26:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507573601501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507573601501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507573601501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507573601501 ""}
