<stg><name>extendedKalmanFilter</name>


<trans_list>

<trans id="1204" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="15" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="17" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="47" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="48" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="49" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="50" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="51" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="81" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="82" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="83" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="84" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="84" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="85" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="86" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="87" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="117" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="118" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="119" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="120" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="149" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="150" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="150" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="151" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="151" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="152" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="152" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="182" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="183" to="246">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="183" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="184" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="245" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="258" to="259">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="258" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="301" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="302" to="303">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="302" to="335">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="303" to="304">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="303" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="304" to="305">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="304" to="334">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="333" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="334" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="335" to="336">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="336" to="337">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="336" to="335">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="352" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
entry:10 %tempP = alloca i64 1

]]></Node>
<StgValue><ssdm name="tempP"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
entry:11 %temp = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
entry:12 %K = alloca i64 1

]]></Node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %temp1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
entry:14 %temp2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
entry:15 %x_0_load = load i64 %x_0

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
entry:16 %x_2_load = load i64 %x_2

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
entry:19 %x_1_load = load i64 %x_1

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
entry:20 %x_3_load = load i64 %x_3

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %gps_measurement_data_0_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %gps_measurement_data_0

]]></Node>
<StgValue><ssdm name="gps_measurement_data_0_read"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
entry:24 %bitcast_ln27 = bitcast i64 %gps_measurement_data_0_read

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:27 %gps_measurement_data_1_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %gps_measurement_data_1

]]></Node>
<StgValue><ssdm name="gps_measurement_data_1_read"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
entry:28 %bitcast_ln28 = bitcast i64 %gps_measurement_data_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:31 %store_ln55 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="372" st_id="2" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="376" st_id="3" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="380" st_id="4" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="384" st_id="5" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="388" st_id="6" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="392" st_id="7" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="396" st_id="8" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="400" st_id="9" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="404" st_id="10" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="408" st_id="11" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="412" st_id="12" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="416" st_id="13" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %z_pred = dadd i64 %x_0_load, i64 %x_2_load

]]></Node>
<StgValue><ssdm name="z_pred"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %z_pred_1 = dadd i64 %x_1_load, i64 %x_3_load

]]></Node>
<StgValue><ssdm name="z_pred_1"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %add2_i = dadd i64 %x_2_load, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %add4_i = dadd i64 %x_3_load, i64 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="add4_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln39 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22

]]></Node>
<StgValue><ssdm name="spectopmodule_ln39"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gps_measurement_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gps_measurement_data_0, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gps_measurement_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gps_measurement_data_1, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_predict_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_predict_data_0, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_predict_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_predict_data_1, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:18 %store_ln25 = store i64 %z_pred, i64 %x_0

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:22 %store_ln26 = store i64 %z_pred_1, i64 %x_1

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:26 %store_ln27 = store i64 %add2_i, i64 %x_2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:30 %store_ln28 = store i64 %add4_i, i64 %x_3

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
entry:32 %br_ln55 = br void %VITIS_LOOP_56_2

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_56_2:0 %i_10 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_56_2:1 %trunc_ln55 = trunc i3 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_56_2:2 %icmp_ln55 = icmp_eq  i3 %i_10, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_56_2:3 %add_ln55 = add i3 %i_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_56_2:4 %br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_56_2.split, void %VITIS_LOOP_64_4.preheader

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_56_2.split:0 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln55, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_56_2.split:1 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_56_2.split:2 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_56_2.split:3 %br_ln56 = br void %VITIS_LOOP_58_3

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_64_4.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_64_4.preheader:1 %store_ln63 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_64_4.preheader:2 %br_ln63 = br void %VITIS_LOOP_64_4

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_58_3:0 %j = phi i3 %add_ln56, void %for.inc44, i3 0, void %VITIS_LOOP_56_2.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_58_3:1 %icmp_ln56 = icmp_eq  i3 %j, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_58_3:2 %add_ln56 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_58_3:3 %br_ln56 = br i1 %icmp_ln56, void %VITIS_LOOP_58_3.split, void %for.inc47

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_58_3.split:0 %zext_ln57 = zext i3 %j

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_58_3.split:1 %add_ln57 = add i4 %tmp, i4 %zext_ln57

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_58_3.split:2 %zext_ln57_1 = zext i4 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_58_3.split:3 %tempP_addr = getelementptr i64 %tempP, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="tempP_addr"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_58_3.split:4 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_58_3.split:5 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_58_3.split:6 %br_ln58 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc47:0 %store_ln55 = store i3 %add_ln55, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc47:1 %br_ln55 = br void %VITIS_LOOP_56_2

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="459" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc41:0 %k = phi i3 %add_ln58, void %for.inc41.split, i3 0, void %VITIS_LOOP_58_3.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc41:1 %empty = phi i64 %add, void %for.inc41.split, i64 0, void %VITIS_LOOP_58_3.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="3">
<![CDATA[
for.inc41:2 %trunc_ln58 = trunc i3 %k

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc41:3 %icmp_ln58 = icmp_eq  i3 %k, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc41:4 %add_ln58 = add i3 %k, i3 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc41:5 %br_ln58 = br i1 %icmp_ln58, void %for.inc41.split, void %for.inc44

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="3">
<![CDATA[
for.inc41.split:0 %zext_ln59 = zext i3 %k

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc41.split:1 %add_ln59 = add i4 %tmp, i4 %zext_ln59

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc41.split:4 %tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln58, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc41.split:5 %add_ln59_1 = add i4 %tmp_3, i4 %zext_ln57

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="4">
<![CDATA[
for.inc41.split:2 %zext_ln59_1 = zext i4 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:3 %A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4">
<![CDATA[
for.inc41.split:6 %zext_ln59_2 = zext i4 %add_ln59_1

]]></Node>
<StgValue><ssdm name="zext_ln59_2"/></StgValue>
</operation>

<operation id="472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:7 %P_addr_1 = getelementptr i64 %P, i64 0, i64 %zext_ln59_2

]]></Node>
<StgValue><ssdm name="P_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
for.inc41.split:10 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="4">
<![CDATA[
for.inc41.split:11 %P_load = load i4 %P_addr_1

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="475" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
for.inc41.split:10 %A_load = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="4">
<![CDATA[
for.inc41.split:11 %P_load = load i4 %P_addr_1

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="477" st_id="20" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="478" st_id="21" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="479" st_id="22" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="480" st_id="23" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="481" st_id="24" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="482" st_id="25" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="483" st_id="26" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="484" st_id="27" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="485" st_id="28" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="486" st_id="29" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="487" st_id="30" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="488" st_id="31" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="489" st_id="32" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="490" st_id="33" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="491" st_id="34" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:12 %mul = dmul i64 %A_load, i64 %P_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="492" st_id="35" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="493" st_id="36" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="494" st_id="37" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="495" st_id="38" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="496" st_id="39" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="497" st_id="40" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="498" st_id="41" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="499" st_id="42" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="500" st_id="43" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="501" st_id="44" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="502" st_id="45" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="503" st_id="46" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="504" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc41.split:8 %speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln58"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc41.split:9 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc41.split:13 %add = dadd i64 %empty, i64 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
for.inc41.split:14 %br_ln58 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="508" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc44:0 %store_ln59 = store i64 %empty, i4 %tempP_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
for.inc44:1 %br_ln56 = br void %VITIS_LOOP_58_3

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="510" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_64_4:0 %i_11 = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="511" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_64_4:1 %trunc_ln63 = trunc i3 %i_11

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="512" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_64_4:2 %icmp_ln63 = icmp_eq  i3 %i_11, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="513" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_64_4:3 %add_ln63 = add i3 %i_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="514" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_64_4:4 %br_ln63 = br i1 %icmp_ln63, void %VITIS_LOOP_64_4.split, void %for.end91

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="515" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_64_4.split:0 %tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln63, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="516" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_64_4.split:1 %speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln63"/></StgValue>
</operation>

<operation id="517" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_64_4.split:2 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="518" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_64_4.split:3 %br_ln64 = br void %VITIS_LOOP_66_5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="519" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="32">
<![CDATA[
for.end91:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="520" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
for.end91:1 %S_0_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="S_0_0_0"/></StgValue>
</operation>

<operation id="521" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
for.end91:2 %S_1_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="S_1_1_0"/></StgValue>
</operation>

<operation id="522" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
for.end91:3 %bitcast_ln34 = bitcast i64 %z_pred

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="523" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end91:4 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %output_predict_data_0, i64 %bitcast_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="524" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
for.end91:5 %bitcast_ln35 = bitcast i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="525" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end91:6 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %output_predict_data_1, i64 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="526" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end91:7 %store_ln88 = store i2 0, i2 %i_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="527" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.end91:8 %br_ln88 = br void %VITIS_LOOP_89_7

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="528" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_66_5:0 %j_1 = phi i3 %add_ln64, void %for.inc86, i3 0, void %VITIS_LOOP_64_4.split

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="529" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_66_5:1 %trunc_ln64 = trunc i3 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="530" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_66_5:2 %icmp_ln64 = icmp_eq  i3 %j_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="531" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_66_5:3 %add_ln64 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="532" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_66_5:4 %br_ln64 = br i1 %icmp_ln64, void %VITIS_LOOP_66_5.split, void %for.inc89

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="533" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_66_5.split:0 %zext_ln67 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="534" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_66_5.split:1 %tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln64, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="535" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_66_5.split:2 %add_ln65 = add i4 %tmp_1, i4 %zext_ln67

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="536" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_66_5.split:3 %zext_ln65 = zext i4 %add_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="537" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_66_5.split:4 %P_addr = getelementptr i64 %P, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="P_addr"/></StgValue>
</operation>

<operation id="538" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_66_5.split:5 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="539" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_66_5.split:6 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="540" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_66_5.split:7 %br_ln66 = br void %for.inc83

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="541" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc89:0 %store_ln63 = store i3 %add_ln63, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="542" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
for.inc89:1 %br_ln63 = br void %VITIS_LOOP_64_4

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="543" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc83:0 %k_1 = phi i3 %add_ln66, void %for.inc83.split, i3 0, void %VITIS_LOOP_66_5.split

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="544" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc83:1 %empty_30 = phi i64 %add1, void %for.inc83.split, i64 0, void %VITIS_LOOP_66_5.split

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="545" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc83:2 %icmp_ln66 = icmp_eq  i3 %k_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="546" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc83:3 %add_ln66 = add i3 %k_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="547" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc83:4 %br_ln66 = br i1 %icmp_ln66, void %for.inc83.split, void %for.inc86

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="548" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="3">
<![CDATA[
for.inc83.split:0 %zext_ln67_1 = zext i3 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="549" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc83.split:1 %add_ln67 = add i4 %tmp_2, i4 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="550" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc83.split:4 %add_ln67_1 = add i4 %tmp_1, i4 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="551" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="4">
<![CDATA[
for.inc83.split:2 %zext_ln67_2 = zext i4 %add_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="552" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83.split:3 %A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="553" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
for.inc83.split:5 %zext_ln67_3 = zext i4 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67_3"/></StgValue>
</operation>

<operation id="554" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83.split:6 %tempP_addr_1 = getelementptr i64 %tempP, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="tempP_addr_1"/></StgValue>
</operation>

<operation id="555" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="4">
<![CDATA[
for.inc83.split:9 %tempP_load = load i4 %tempP_addr_1

]]></Node>
<StgValue><ssdm name="tempP_load"/></StgValue>
</operation>

<operation id="556" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="4">
<![CDATA[
for.inc83.split:10 %A_load_1 = load i4 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="557" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="4">
<![CDATA[
for.inc83.split:9 %tempP_load = load i4 %tempP_addr_1

]]></Node>
<StgValue><ssdm name="tempP_load"/></StgValue>
</operation>

<operation id="558" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="4">
<![CDATA[
for.inc83.split:10 %A_load_1 = load i4 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="559" st_id="54" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="560" st_id="55" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="561" st_id="56" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="562" st_id="57" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="563" st_id="58" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="564" st_id="59" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="565" st_id="60" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="566" st_id="61" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="567" st_id="62" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="568" st_id="63" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="569" st_id="64" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="570" st_id="65" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="571" st_id="66" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="572" st_id="67" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="573" st_id="68" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:11 %mul1 = dmul i64 %tempP_load, i64 %A_load_1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="574" st_id="69" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="575" st_id="70" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="576" st_id="71" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="577" st_id="72" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="578" st_id="73" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="579" st_id="74" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="580" st_id="75" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="581" st_id="76" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="582" st_id="77" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="583" st_id="78" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="584" st_id="79" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="585" st_id="80" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="586" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc83.split:7 %speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln66"/></StgValue>
</operation>

<operation id="587" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83.split:8 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="588" st_id="81" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.split:12 %add1 = dadd i64 %empty_30, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="589" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
for.inc83.split:13 %br_ln66 = br void %for.inc83

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="590" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc86:0 %store_ln67 = store i64 %empty_30, i4 %P_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="591" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.inc86:1 %br_ln64 = br void %VITIS_LOOP_66_5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="592" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_89_7:0 %i_12 = load i2 %i_2

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="593" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_89_7:1 %S_0_0_0_load = load i64 %S_0_0_0

]]></Node>
<StgValue><ssdm name="S_0_0_0_load"/></StgValue>
</operation>

<operation id="594" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_89_7:2 %S_1_1_0_load = load i64 %S_1_1_0

]]></Node>
<StgValue><ssdm name="S_1_1_0_load"/></StgValue>
</operation>

<operation id="595" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_89_7:3 %icmp_ln88 = icmp_eq  i2 %i_12, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="596" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_89_7:4 %add_ln88 = add i2 %i_12, i2 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="597" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_89_7:5 %br_ln88 = br i1 %icmp_ln88, void %VITIS_LOOP_89_7.split, void %VITIS_LOOP_95_8.preheader

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="598" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_89_7.split:0 %speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln88"/></StgValue>
</operation>

<operation id="599" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_89_7.split:1 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="600" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_89_7.split:2 %trunc_ln90 = trunc i2 %i_12

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="601" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_89_7.split:3 %br_ln89 = br void %for.inc141

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="602" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_95_8.preheader:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="603" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_95_8.preheader:1 %store_ln94 = store i2 0, i2 %i_3

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="604" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_95_8.preheader:2 %br_ln94 = br void %VITIS_LOOP_95_8

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="605" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc141:0 %j_2 = phi i2 0, void %VITIS_LOOP_89_7.split, i2 %add_ln89, void %for.inc141.split_ifconv

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="606" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc141:1 %icmp_ln89 = icmp_eq  i2 %j_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="607" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc141:2 %add_ln89 = add i2 %j_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="608" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc141:3 %br_ln89 = br i1 %icmp_ln89, void %for.inc141.split_ifconv, void %for.inc144

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="609" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64">
<![CDATA[
for.inc141.split_ifconv:0 %S_0_0_0_load_1 = load i64 %S_0_0_0

]]></Node>
<StgValue><ssdm name="S_0_0_0_load_1"/></StgValue>
</operation>

<operation id="610" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64">
<![CDATA[
for.inc141.split_ifconv:1 %S_1_1_0_load_1 = load i64 %S_1_1_0

]]></Node>
<StgValue><ssdm name="S_1_1_0_load_1"/></StgValue>
</operation>

<operation id="611" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc141.split_ifconv:2 %speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln89"/></StgValue>
</operation>

<operation id="612" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc141.split_ifconv:3 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="613" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc141.split_ifconv:4 %icmp_ln90 = icmp_eq  i2 %i_12, i2 %j_2

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="614" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141.split_ifconv:5 %S_1_1 = select i1 %icmp_ln90, i64 1, i64 0

]]></Node>
<StgValue><ssdm name="S_1_1"/></StgValue>
</operation>

<operation id="615" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="2">
<![CDATA[
for.inc141.split_ifconv:6 %trunc_ln90_1 = trunc i2 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln90_1"/></StgValue>
</operation>

<operation id="616" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="trunc_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141.split_ifconv:7 %select_ln90_1 = select i1 %trunc_ln90_1, i64 %S_1_1, i64 %S_1_1_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln90_1"/></StgValue>
</operation>

<operation id="617" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
<literal name="trunc_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141.split_ifconv:8 %select_ln90 = select i1 %trunc_ln90_1, i64 %S_0_0_0_load_1, i64 %S_1_1

]]></Node>
<StgValue><ssdm name="select_ln90"/></StgValue>
</operation>

<operation id="618" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141.split_ifconv:9 %select_ln90_3 = select i1 %trunc_ln90, i64 %select_ln90_1, i64 %S_1_1_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln90_3"/></StgValue>
</operation>

<operation id="619" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc141.split_ifconv:10 %select_ln90_4 = select i1 %trunc_ln90, i64 %S_0_0_0_load_1, i64 %select_ln90

]]></Node>
<StgValue><ssdm name="select_ln90_4"/></StgValue>
</operation>

<operation id="620" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc141.split_ifconv:11 %store_ln90 = store i64 %select_ln90_3, i64 %S_1_1_0

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="621" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc141.split_ifconv:12 %store_ln90 = store i64 %select_ln90_4, i64 %S_0_0_0

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="622" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
for.inc141.split_ifconv:13 %br_ln89 = br void %for.inc141

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="623" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc144:0 %store_ln88 = store i2 %add_ln88, i2 %i_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="624" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
for.inc144:1 %br_ln88 = br void %VITIS_LOOP_89_7

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="625" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_95_8:0 %i_13 = load i2 %i_3

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="626" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_95_8:1 %trunc_ln94 = trunc i2 %i_13

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="627" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_95_8:2 %icmp_ln94 = icmp_eq  i2 %i_13, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="628" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_95_8:3 %add_ln94 = add i2 %i_13, i2 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="629" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_95_8:4 %br_ln94 = br i1 %icmp_ln94, void %VITIS_LOOP_95_8.split, void %VITIS_LOOP_103_10.preheader

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="630" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_8.split:0 %tmp_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln94, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="631" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_95_8.split:1 %speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln94"/></StgValue>
</operation>

<operation id="632" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_95_8.split:2 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="633" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_95_8.split:3 %br_ln95 = br void %VITIS_LOOP_97_9

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="634" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_10.preheader:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="635" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_10.preheader:1 %S_0_0_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="S_0_0_3"/></StgValue>
</operation>

<operation id="636" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_10.preheader:2 %S_1_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="S_1_1_3"/></StgValue>
</operation>

<operation id="637" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_10.preheader:3 %store_ln0 = store i64 %S_1_1_0_load, i64 %S_1_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="638" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_10.preheader:4 %store_ln0 = store i64 %S_0_0_0_load, i64 %S_0_0_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="639" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_103_10.preheader:5 %store_ln102 = store i2 0, i2 %i_4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="640" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_103_10.preheader:6 %br_ln102 = br void %VITIS_LOOP_103_10

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="641" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_97_9:0 %j_3 = phi i3 %add_ln95, void %for.inc183, i3 0, void %VITIS_LOOP_95_8.split

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="642" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_97_9:1 %icmp_ln95 = icmp_eq  i3 %j_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="643" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_97_9:2 %add_ln95 = add i3 %j_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="644" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_97_9:3 %br_ln95 = br i1 %icmp_ln95, void %VITIS_LOOP_97_9.split, void %for.inc186

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="645" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_97_9.split:0 %zext_ln96 = zext i3 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="646" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_97_9.split:1 %add_ln96 = add i3 %tmp_4, i3 %j_3

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="647" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_97_9.split:2 %zext_ln96_1 = zext i3 %add_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="648" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_97_9.split:3 %temp_addr = getelementptr i64 %temp, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="649" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_97_9.split:4 %speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln95"/></StgValue>
</operation>

<operation id="650" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_97_9.split:5 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="651" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_97_9.split:6 %br_ln97 = br void %for.inc180

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="652" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc186:0 %store_ln94 = store i2 %add_ln94, i2 %i_3

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="653" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
for.inc186:1 %br_ln94 = br void %VITIS_LOOP_95_8

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="654" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc180:0 %k_2 = phi i3 %add_ln97, void %for.inc180.split, i3 0, void %VITIS_LOOP_97_9.split

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="655" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc180:1 %empty_31 = phi i64 %add2, void %for.inc180.split, i64 0, void %VITIS_LOOP_97_9.split

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="656" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="3">
<![CDATA[
for.inc180:2 %trunc_ln97 = trunc i3 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="657" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc180:3 %icmp_ln97 = icmp_eq  i3 %k_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="658" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc180:4 %add_ln97 = add i3 %k_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="659" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc180:5 %br_ln97 = br i1 %icmp_ln97, void %for.inc180.split, void %for.inc183

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="660" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc180.split:0 %add_ln98 = add i3 %tmp_4, i3 %k_2

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="661" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc180.split:3 %tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln97, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="662" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc180.split:4 %add_ln98_1 = add i4 %tmp_9, i4 %zext_ln96

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="663" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc183:0 %store_ln98 = store i64 %empty_31, i3 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="664" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
for.inc183:1 %br_ln95 = br void %VITIS_LOOP_97_9

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="665" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="3">
<![CDATA[
for.inc180.split:1 %zext_ln98 = zext i3 %add_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="666" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc180.split:2 %H_addr = getelementptr i64 %H, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="H_addr"/></StgValue>
</operation>

<operation id="667" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="4">
<![CDATA[
for.inc180.split:5 %zext_ln98_1 = zext i4 %add_ln98_1

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="668" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc180.split:6 %P_addr_2 = getelementptr i64 %P, i64 0, i64 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="P_addr_2"/></StgValue>
</operation>

<operation id="669" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="3">
<![CDATA[
for.inc180.split:9 %H_load = load i3 %H_addr

]]></Node>
<StgValue><ssdm name="H_load"/></StgValue>
</operation>

<operation id="670" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="4">
<![CDATA[
for.inc180.split:10 %P_load_1 = load i4 %P_addr_2

]]></Node>
<StgValue><ssdm name="P_load_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="671" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="3">
<![CDATA[
for.inc180.split:9 %H_load = load i3 %H_addr

]]></Node>
<StgValue><ssdm name="H_load"/></StgValue>
</operation>

<operation id="672" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="4">
<![CDATA[
for.inc180.split:10 %P_load_1 = load i4 %P_addr_2

]]></Node>
<StgValue><ssdm name="P_load_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="673" st_id="90" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="674" st_id="91" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="675" st_id="92" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="676" st_id="93" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="677" st_id="94" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="678" st_id="95" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="679" st_id="96" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="680" st_id="97" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="681" st_id="98" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="682" st_id="99" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="683" st_id="100" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="684" st_id="101" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="685" st_id="102" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="686" st_id="103" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="687" st_id="104" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:11 %mul2 = dmul i64 %H_load, i64 %P_load_1

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="688" st_id="105" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="689" st_id="106" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="690" st_id="107" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="691" st_id="108" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="692" st_id="109" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="693" st_id="110" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="694" st_id="111" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="695" st_id="112" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="696" st_id="113" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="697" st_id="114" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="698" st_id="115" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="699" st_id="116" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="700" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc180.split:7 %speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln97"/></StgValue>
</operation>

<operation id="701" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc180.split:8 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="702" st_id="117" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc180.split:12 %add2 = dadd i64 %empty_31, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="703" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
for.inc180.split:13 %br_ln97 = br void %for.inc180

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="704" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_10:0 %i_14 = load i2 %i_4

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="705" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_103_10:1 %trunc_ln102 = trunc i2 %i_14

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="706" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_103_10:2 %icmp_ln102 = icmp_eq  i2 %i_14, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="707" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_103_10:3 %add_ln102 = add i2 %i_14, i2 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="708" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_103_10:4 %br_ln102 = br i1 %icmp_ln102, void %VITIS_LOOP_103_10.split, void %VITIS_LOOP_113_12.preheader

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="709" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_103_10.split:0 %tmp_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln102, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="710" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_103_10.split:1 %speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln102"/></StgValue>
</operation>

<operation id="711" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_10.split:2 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="712" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_103_10.split:3 %br_ln103 = br void %VITIS_LOOP_105_11

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="713" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_113_12.preheader:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="714" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_113_12.preheader:1 %store_ln112 = store i3 0, i3 %i_5

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="715" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_113_12.preheader:2 %br_ln112 = br void %VITIS_LOOP_113_12

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="716" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
VITIS_LOOP_105_11:0 %j_4 = phi i2 0, void %VITIS_LOOP_103_10.split, i2 %add_ln103, void %for.inc225_ifconv

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="717" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_105_11:1 %trunc_ln103 = trunc i2 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="718" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_105_11:2 %icmp_ln103 = icmp_eq  i2 %j_4, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="719" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_105_11:3 %add_ln103 = add i2 %j_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="720" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_105_11:4 %br_ln103 = br i1 %icmp_ln103, void %VITIS_LOOP_105_11.split, void %for.inc228

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="721" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_105_11.split:0 %tmp_8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln103, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="722" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_105_11.split:1 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="723" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_11.split:2 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="724" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_105_11.split:3 %br_ln105 = br void %for.inc222

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="725" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc228:0 %store_ln102 = store i2 %add_ln102, i2 %i_4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="726" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
for.inc228:1 %br_ln102 = br void %VITIS_LOOP_103_10

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="727" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc222:0 %k_3 = phi i3 %add_ln105, void %for.inc222.split, i3 0, void %VITIS_LOOP_105_11.split

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="728" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc222:1 %S_1_1_1 = phi i64 %add3, void %for.inc222.split, i64 0, void %VITIS_LOOP_105_11.split

]]></Node>
<StgValue><ssdm name="S_1_1_1"/></StgValue>
</operation>

<operation id="729" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc222:2 %icmp_ln105 = icmp_eq  i3 %k_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="730" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc222:3 %add_ln105 = add i3 %k_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="731" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc222:4 %br_ln105 = br i1 %icmp_ln105, void %for.inc222.split, void %for.inc225_ifconv

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="732" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc222.split:0 %add_ln106 = add i3 %tmp_8, i3 %k_3

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="733" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="3">
<![CDATA[
for.inc222.split:1 %zext_ln106 = zext i3 %add_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="734" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc222.split:2 %H_addr_1 = getelementptr i64 %H, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="H_addr_1"/></StgValue>
</operation>

<operation id="735" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc222.split:3 %add_ln106_1 = add i3 %tmp_5, i3 %k_3

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="736" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="3">
<![CDATA[
for.inc222.split:4 %zext_ln106_1 = zext i3 %add_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="737" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc222.split:5 %temp_addr_1 = getelementptr i64 %temp, i64 0, i64 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="738" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="3">
<![CDATA[
for.inc222.split:8 %temp_load = load i3 %temp_addr_1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="739" st_id="120" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="3">
<![CDATA[
for.inc222.split:9 %H_load_1 = load i3 %H_addr_1

]]></Node>
<StgValue><ssdm name="H_load_1"/></StgValue>
</operation>

<operation id="740" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc225_ifconv:0 %S_0_0_3_load_1 = load i64 %S_0_0_3

]]></Node>
<StgValue><ssdm name="S_0_0_3_load_1"/></StgValue>
</operation>

<operation id="741" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc225_ifconv:1 %S_1_1_3_load_1 = load i64 %S_1_1_3

]]></Node>
<StgValue><ssdm name="S_1_1_3_load_1"/></StgValue>
</operation>

<operation id="742" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="trunc_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc225_ifconv:2 %select_ln106_1 = select i1 %trunc_ln103, i64 %S_1_1_1, i64 %S_1_1_3_load_1

]]></Node>
<StgValue><ssdm name="select_ln106_1"/></StgValue>
</operation>

<operation id="743" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="trunc_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc225_ifconv:3 %select_ln106 = select i1 %trunc_ln103, i64 %S_0_0_3_load_1, i64 %S_1_1_1

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="744" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc225_ifconv:4 %select_ln104 = select i1 %trunc_ln102, i64 %select_ln106_1, i64 %S_1_1_3_load_1

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="745" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc225_ifconv:5 %select_ln104_1 = select i1 %trunc_ln102, i64 %S_0_0_3_load_1, i64 %select_ln106

]]></Node>
<StgValue><ssdm name="select_ln104_1"/></StgValue>
</operation>

<operation id="746" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc225_ifconv:6 %store_ln104 = store i64 %select_ln104, i64 %S_1_1_3

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="747" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc225_ifconv:7 %store_ln104 = store i64 %select_ln104_1, i64 %S_0_0_3

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="748" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
for.inc225_ifconv:8 %br_ln103 = br void %VITIS_LOOP_105_11

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="749" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="3">
<![CDATA[
for.inc222.split:8 %temp_load = load i3 %temp_addr_1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="750" st_id="121" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="3">
<![CDATA[
for.inc222.split:9 %H_load_1 = load i3 %H_addr_1

]]></Node>
<StgValue><ssdm name="H_load_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="751" st_id="122" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="752" st_id="123" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="753" st_id="124" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="754" st_id="125" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="755" st_id="126" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="756" st_id="127" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="757" st_id="128" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="758" st_id="129" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="759" st_id="130" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="760" st_id="131" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="761" st_id="132" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="762" st_id="133" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="763" st_id="134" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="764" st_id="135" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="765" st_id="136" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:10 %mul3 = dmul i64 %temp_load, i64 %H_load_1

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="766" st_id="137" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="767" st_id="138" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="768" st_id="139" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="769" st_id="140" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="770" st_id="141" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="771" st_id="142" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="772" st_id="143" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="773" st_id="144" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="774" st_id="145" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="775" st_id="146" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="776" st_id="147" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="777" st_id="148" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="778" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc222.split:6 %speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln105"/></StgValue>
</operation>

<operation id="779" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc222.split:7 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="780" st_id="149" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc222.split:11 %add3 = dadd i64 %S_1_1_1, i64 %mul3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="781" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
for.inc222.split:12 %br_ln105 = br void %for.inc222

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="782" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_113_12:0 %i_15 = load i3 %i_5

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="783" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_113_12:1 %trunc_ln112 = trunc i3 %i_15

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="784" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_113_12:2 %icmp_ln112 = icmp_eq  i3 %i_15, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="785" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_113_12:3 %add_ln112 = add i3 %i_15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="786" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_113_12:4 %br_ln112 = br i1 %icmp_ln112, void %VITIS_LOOP_113_12.split, void %VITIS_LOOP_121_14.preheader

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="787" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_113_12.split:0 %tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln112, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="788" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_113_12.split:1 %shl_ln114 = shl i3 %i_15, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln114"/></StgValue>
</operation>

<operation id="789" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_113_12.split:2 %speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln112"/></StgValue>
</operation>

<operation id="790" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_113_12.split:3 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="791" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_113_12.split:4 %br_ln113 = br void %VITIS_LOOP_115_13

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="792" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_121_14.preheader:0 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="793" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_121_14.preheader:1 %store_ln120 = store i3 0, i3 %i_6

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="794" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_121_14.preheader:2 %br_ln120 = br void %VITIS_LOOP_121_14

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="795" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
VITIS_LOOP_115_13:0 %j_5 = phi i2 %add_ln113, void %for.inc267, i2 0, void %VITIS_LOOP_113_12.split

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="796" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="2">
<![CDATA[
VITIS_LOOP_115_13:1 %trunc_ln113 = trunc i2 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="797" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_115_13:2 %icmp_ln113 = icmp_eq  i2 %j_5, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="798" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_115_13:3 %add_ln113 = add i2 %j_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="799" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_115_13:4 %br_ln113 = br i1 %icmp_ln113, void %VITIS_LOOP_115_13.split, void %for.inc270

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="800" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="2">
<![CDATA[
VITIS_LOOP_115_13.split:0 %zext_ln116 = zext i2 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="801" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_115_13.split:1 %tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln113, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="802" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_115_13.split:2 %add_ln114 = add i3 %shl_ln114, i3 %zext_ln116

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="803" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_115_13.split:3 %zext_ln114 = zext i3 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="804" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_13.split:4 %temp1_addr = getelementptr i64 %temp1, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="temp1_addr"/></StgValue>
</operation>

<operation id="805" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_115_13.split:5 %speclooptripcount_ln113 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln113"/></StgValue>
</operation>

<operation id="806" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_115_13.split:6 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="807" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_115_13.split:7 %br_ln115 = br void %for.inc264

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="808" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc270:0 %store_ln112 = store i3 %add_ln112, i3 %i_5

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="809" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
for.inc270:1 %br_ln112 = br void %VITIS_LOOP_113_12

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="810" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc264:0 %k_4 = phi i3 %add_ln115, void %for.inc264.split, i3 0, void %VITIS_LOOP_115_13.split

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="811" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc264:1 %empty_32 = phi i64 %add6, void %for.inc264.split, i64 0, void %VITIS_LOOP_115_13.split

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="812" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc264:2 %icmp_ln115 = icmp_eq  i3 %k_4, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="813" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc264:3 %add_ln115 = add i3 %k_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="814" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc264:4 %br_ln115 = br i1 %icmp_ln115, void %for.inc264.split, void %for.inc267

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="815" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="3">
<![CDATA[
for.inc264.split:0 %zext_ln116_1 = zext i3 %k_4

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="816" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc264.split:1 %add_ln116 = add i3 %tmp_s, i3 %k_4

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="817" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc264.split:4 %add_ln116_1 = add i4 %tmp_6, i4 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="818" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc267:0 %store_ln116 = store i64 %empty_32, i3 %temp1_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="819" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
for.inc267:1 %br_ln113 = br void %VITIS_LOOP_115_13

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="820" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="3">
<![CDATA[
for.inc264.split:2 %zext_ln116_2 = zext i3 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="821" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc264.split:3 %H_addr_2 = getelementptr i64 %H, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="H_addr_2"/></StgValue>
</operation>

<operation id="822" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="4">
<![CDATA[
for.inc264.split:5 %zext_ln116_3 = zext i4 %add_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="823" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc264.split:6 %P_addr_3 = getelementptr i64 %P, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="P_addr_3"/></StgValue>
</operation>

<operation id="824" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="4">
<![CDATA[
for.inc264.split:9 %P_load_2 = load i4 %P_addr_3

]]></Node>
<StgValue><ssdm name="P_load_2"/></StgValue>
</operation>

<operation id="825" st_id="153" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="3">
<![CDATA[
for.inc264.split:10 %H_load_2 = load i3 %H_addr_2

]]></Node>
<StgValue><ssdm name="H_load_2"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="826" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="4">
<![CDATA[
for.inc264.split:9 %P_load_2 = load i4 %P_addr_3

]]></Node>
<StgValue><ssdm name="P_load_2"/></StgValue>
</operation>

<operation id="827" st_id="154" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="3">
<![CDATA[
for.inc264.split:10 %H_load_2 = load i3 %H_addr_2

]]></Node>
<StgValue><ssdm name="H_load_2"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="828" st_id="155" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="829" st_id="156" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="830" st_id="157" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="831" st_id="158" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="832" st_id="159" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="833" st_id="160" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="834" st_id="161" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="835" st_id="162" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="836" st_id="163" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="837" st_id="164" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="838" st_id="165" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="839" st_id="166" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="840" st_id="167" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="841" st_id="168" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="842" st_id="169" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:11 %mul6 = dmul i64 %P_load_2, i64 %H_load_2

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="843" st_id="170" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="844" st_id="171" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="845" st_id="172" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="846" st_id="173" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="847" st_id="174" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="848" st_id="175" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="849" st_id="176" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="850" st_id="177" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="851" st_id="178" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="852" st_id="179" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="853" st_id="180" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="854" st_id="181" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="855" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc264.split:7 %speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln115"/></StgValue>
</operation>

<operation id="856" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc264.split:8 %specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="857" st_id="182" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc264.split:12 %add6 = dadd i64 %empty_32, i64 %mul6

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="858" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
for.inc264.split:13 %br_ln115 = br void %for.inc264

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="859" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_121_14:0 %i_16 = load i3 %i_6

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="860" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_121_14:1 %icmp_ln120 = icmp_eq  i3 %i_16, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="861" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_121_14:2 %add_ln120 = add i3 %i_16, i3 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="862" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_121_14:3 %br_ln120 = br i1 %icmp_ln120, void %VITIS_LOOP_121_14.split, void %unroll_line126

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="863" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_121_14.split:0 %shl_ln122 = shl i3 %i_16, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln122"/></StgValue>
</operation>

<operation id="864" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_121_14.split:1 %speclooptripcount_ln120 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln120"/></StgValue>
</operation>

<operation id="865" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_121_14.split:2 %specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="866" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_121_14.split:3 %br_ln121 = br void %for.inc295

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="867" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="32">
<![CDATA[
unroll_line126:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="868" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="32">
<![CDATA[
unroll_line126:1 %x_3_load_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_3_load_1"/></StgValue>
</operation>

<operation id="869" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="32">
<![CDATA[
unroll_line126:2 %x_0_load_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_0_load_1"/></StgValue>
</operation>

<operation id="870" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="32">
<![CDATA[
unroll_line126:3 %x_1_load_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_1_load_1"/></StgValue>
</operation>

<operation id="871" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="32">
<![CDATA[
unroll_line126:4 %x_2_load_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_2_load_1"/></StgValue>
</operation>

<operation id="872" st_id="183" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="873" st_id="183" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="874" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:7 %store_ln27 = store i64 %add2_i, i64 %x_2_load_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="875" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:8 %store_ln26 = store i64 %z_pred_1, i64 %x_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="876" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:9 %store_ln25 = store i64 %z_pred, i64 %x_0_load_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="877" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:10 %store_ln28 = store i64 %add4_i, i64 %x_3_load_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="878" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
unroll_line126:11 %store_ln126 = store i3 0, i3 %i_7

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="879" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc295:0 %j_6 = phi i2 %add_ln121, void %for.inc295.split, i2 0, void %VITIS_LOOP_121_14.split

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="880" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc295:1 %icmp_ln121 = icmp_eq  i2 %j_6, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="881" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc295:2 %add_ln121 = add i2 %j_6, i2 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="882" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc295:3 %br_ln121 = br i1 %icmp_ln121, void %for.inc295.split, void %for.inc298

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="883" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="2">
<![CDATA[
for.inc295.split:2 %zext_ln122 = zext i2 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="884" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc295.split:3 %add_ln122 = add i3 %shl_ln122, i3 %zext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="885" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="3">
<![CDATA[
for.inc295.split:4 %zext_ln122_1 = zext i3 %add_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="886" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295.split:6 %temp1_addr_1 = getelementptr i64 %temp1, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="temp1_addr_1"/></StgValue>
</operation>

<operation id="887" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="3">
<![CDATA[
for.inc295.split:9 %temp1_load = load i3 %temp1_addr_1

]]></Node>
<StgValue><ssdm name="temp1_load"/></StgValue>
</operation>

<operation id="888" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="2">
<![CDATA[
for.inc295.split:10 %trunc_ln122 = trunc i2 %j_6

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="889" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc298:0 %store_ln120 = store i3 %add_ln120, i3 %i_6

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="890" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
for.inc298:1 %br_ln120 = br void %VITIS_LOOP_121_14

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="891" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc295.split:0 %S_0_0_3_load = load i64 %S_0_0_3

]]></Node>
<StgValue><ssdm name="S_0_0_3_load"/></StgValue>
</operation>

<operation id="892" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc295.split:1 %S_1_1_3_load = load i64 %S_1_1_3

]]></Node>
<StgValue><ssdm name="S_1_1_3_load"/></StgValue>
</operation>

<operation id="893" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="3">
<![CDATA[
for.inc295.split:9 %temp1_load = load i3 %temp1_addr_1

]]></Node>
<StgValue><ssdm name="temp1_load"/></StgValue>
</operation>

<operation id="894" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295.split:11 %select_ln122 = select i1 %trunc_ln122, i64 %S_1_1_3_load, i64 %S_0_0_3_load

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="895" st_id="186" stage="59" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="896" st_id="187" stage="58" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="897" st_id="188" stage="57" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="898" st_id="189" stage="56" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="899" st_id="190" stage="55" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="900" st_id="191" stage="54" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="901" st_id="192" stage="53" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="902" st_id="193" stage="52" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="903" st_id="194" stage="51" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="904" st_id="195" stage="50" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="905" st_id="196" stage="49" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="906" st_id="197" stage="48" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="907" st_id="198" stage="47" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="908" st_id="199" stage="46" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="909" st_id="200" stage="45" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="910" st_id="201" stage="44" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="911" st_id="202" stage="43" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="912" st_id="203" stage="42" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="913" st_id="204" stage="41" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="914" st_id="205" stage="40" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="915" st_id="206" stage="39" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="916" st_id="207" stage="38" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="917" st_id="208" stage="37" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="918" st_id="209" stage="36" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="919" st_id="210" stage="35" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="920" st_id="211" stage="34" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="921" st_id="212" stage="33" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="922" st_id="213" stage="32" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="923" st_id="214" stage="31" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="924" st_id="215" stage="30" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="925" st_id="216" stage="29" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="926" st_id="217" stage="28" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="927" st_id="218" stage="27" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="928" st_id="219" stage="26" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="929" st_id="220" stage="25" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="930" st_id="221" stage="24" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="931" st_id="222" stage="23" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="932" st_id="223" stage="22" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="933" st_id="224" stage="21" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="934" st_id="225" stage="20" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="935" st_id="226" stage="19" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="936" st_id="227" stage="18" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="937" st_id="228" stage="17" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="938" st_id="229" stage="16" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="939" st_id="230" stage="15" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="940" st_id="231" stage="14" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="941" st_id="232" stage="13" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="942" st_id="233" stage="12" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="943" st_id="234" stage="11" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="944" st_id="235" stage="10" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="945" st_id="236" stage="9" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="946" st_id="237" stage="8" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="947" st_id="238" stage="7" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="948" st_id="239" stage="6" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="949" st_id="240" stage="5" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="950" st_id="241" stage="4" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="951" st_id="242" stage="3" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="952" st_id="243" stage="2" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="953" st_id="244" stage="1" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc295.split:12 %div = ddiv i64 %temp1_load, i64 %select_ln122

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="954" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc295.split:5 %K_addr_2 = getelementptr i64 %K, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="K_addr_2"/></StgValue>
</operation>

<operation id="955" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc295.split:7 %speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln121"/></StgValue>
</operation>

<operation id="956" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc295.split:8 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="957" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc295.split:13 %store_ln122 = store i64 %div, i3 %K_addr_2

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="958" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
for.inc295.split:14 %br_ln121 = br void %for.inc295

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="959" st_id="246" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="960" st_id="246" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="961" st_id="247" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="962" st_id="247" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="963" st_id="248" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="964" st_id="248" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="965" st_id="249" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="966" st_id="249" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="967" st_id="250" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="968" st_id="250" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="969" st_id="251" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="970" st_id="251" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="971" st_id="252" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="972" st_id="252" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="973" st_id="253" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="974" st_id="253" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="975" st_id="254" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="976" st_id="254" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="977" st_id="255" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="978" st_id="255" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="979" st_id="256" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="980" st_id="256" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="981" st_id="257" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:5 %y = dsub i64 %bitcast_ln27, i64 %z_pred

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="982" st_id="257" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
unroll_line126:6 %y_1 = dsub i64 %bitcast_ln28, i64 %z_pred_1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="983" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
unroll_line126:12 %br_ln126 = br void %for.inc322

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="984" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc322:0 %i_17 = load i3 %i_7

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="985" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="3">
<![CDATA[
for.inc322:1 %trunc_ln126 = trunc i3 %i_17

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="986" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc322:2 %icmp_ln126 = icmp_eq  i3 %i_17, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="987" st_id="258" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc322:3 %add_ln126 = add i3 %i_17, i3 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="988" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc322:4 %br_ln126 = br i1 %icmp_ln126, void %for.inc322.split, void %VITIS_LOOP_132_15.preheader

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="989" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc322.split:4 %shl_ln127 = shl i3 %i_17, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln127"/></StgValue>
</operation>

<operation id="990" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="3">
<![CDATA[
for.inc322.split:5 %zext_ln127 = zext i3 %shl_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="991" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc322.split:6 %K_addr = getelementptr i64 %K, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="K_addr"/></StgValue>
</operation>

<operation id="992" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc322.split:7 %or_ln127 = or i3 %shl_ln127, i3 1

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="993" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="3">
<![CDATA[
for.inc322.split:8 %zext_ln127_1 = zext i3 %or_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="994" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc322.split:9 %K_addr_1 = getelementptr i64 %K, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="K_addr_1"/></StgValue>
</operation>

<operation id="995" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="3">
<![CDATA[
for.inc322.split:18 %K_load = load i3 %K_addr

]]></Node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>

<operation id="996" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="3">
<![CDATA[
for.inc322.split:21 %K_load_1 = load i3 %K_addr_1

]]></Node>
<StgValue><ssdm name="K_load_1"/></StgValue>
</operation>

<operation id="997" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_132_15.preheader:0 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="998" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_132_15.preheader:1 %store_ln131 = store i3 0, i3 %i_8

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="999" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_15.preheader:2 %br_ln131 = br void %VITIS_LOOP_132_15

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1000" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="3">
<![CDATA[
for.inc322.split:18 %K_load = load i3 %K_addr

]]></Node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>

<operation id="1001" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="3">
<![CDATA[
for.inc322.split:21 %K_load_1 = load i3 %K_addr_1

]]></Node>
<StgValue><ssdm name="K_load_1"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1002" st_id="260" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1003" st_id="260" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1004" st_id="261" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1005" st_id="261" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1006" st_id="262" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1007" st_id="262" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1008" st_id="263" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1009" st_id="263" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1010" st_id="264" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1011" st_id="264" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1012" st_id="265" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1013" st_id="265" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1014" st_id="266" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1015" st_id="266" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1016" st_id="267" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1017" st_id="267" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1018" st_id="268" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1019" st_id="268" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1020" st_id="269" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1021" st_id="269" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1022" st_id="270" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1023" st_id="270" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1024" st_id="271" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1025" st_id="271" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1026" st_id="272" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1027" st_id="272" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1028" st_id="273" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1029" st_id="273" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1030" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc322.split:0 %x_3_load_2 = load i64 %x_3_load_1

]]></Node>
<StgValue><ssdm name="x_3_load_2"/></StgValue>
</operation>

<operation id="1031" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc322.split:1 %x_0_load_2 = load i64 %x_0_load_1

]]></Node>
<StgValue><ssdm name="x_0_load_2"/></StgValue>
</operation>

<operation id="1032" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc322.split:2 %x_1_load_2 = load i64 %x_1_load_1

]]></Node>
<StgValue><ssdm name="x_1_load_2"/></StgValue>
</operation>

<operation id="1033" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc322.split:3 %x_2_load_2 = load i64 %x_2_load_1

]]></Node>
<StgValue><ssdm name="x_2_load_2"/></StgValue>
</operation>

<operation id="1034" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc322.split:12 %icmp_ln9 = icmp_eq  i2 %trunc_ln126, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="1035" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc322.split:13 %select_ln9 = select i1 %icmp_ln9, i64 %x_0_load_2, i64 %x_3_load_2

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="1036" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc322.split:14 %icmp_ln9_1 = icmp_eq  i2 %trunc_ln126, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="1037" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc322.split:15 %select_ln9_1 = select i1 %icmp_ln9_1, i64 %x_1_load_2, i64 %select_ln9

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="1038" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc322.split:16 %icmp_ln9_2 = icmp_eq  i2 %trunc_ln126, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="1039" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc322.split:17 %select_ln9_2 = select i1 %icmp_ln9_2, i64 %x_2_load_2, i64 %select_ln9_1

]]></Node>
<StgValue><ssdm name="select_ln9_2"/></StgValue>
</operation>

<operation id="1040" st_id="274" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:19 %mul4 = dmul i64 %K_load, i64 %y

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1041" st_id="274" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:22 %mul5 = dmul i64 %K_load_1, i64 %y_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1042" st_id="275" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1043" st_id="276" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1044" st_id="277" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1045" st_id="278" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1046" st_id="279" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1047" st_id="280" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1048" st_id="281" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1049" st_id="282" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1050" st_id="283" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1051" st_id="284" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1052" st_id="285" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1053" st_id="286" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1054" st_id="287" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:20 %add4 = dadd i64 %select_ln9_2, i64 %mul4

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1055" st_id="288" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1056" st_id="289" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1057" st_id="290" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1058" st_id="291" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1059" st_id="292" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1060" st_id="293" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1061" st_id="294" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1062" st_id="295" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1063" st_id="296" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1064" st_id="297" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1065" st_id="298" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1066" st_id="299" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1067" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc322.split:10 %speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="1068" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc322.split:11 %specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="1069" st_id="300" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc322.split:23 %add5 = dadd i64 %add4, i64 %mul5

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="1070" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc322.split:24 %switch_ln127 = switch i2 %trunc_ln126, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln127"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1071" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2:0 %store_ln127 = store i64 %add5, i64 %x_2

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1072" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2:1 %store_ln127 = store i64 %add5, i64 %x_2_load_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1073" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch2:2 %br_ln127 = br void %for.inc322.split29

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1074" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1:0 %store_ln127 = store i64 %add5, i64 %x_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1075" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1:1 %store_ln127 = store i64 %add5, i64 %x_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1076" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch1:2 %br_ln127 = br void %for.inc322.split29

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1077" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0:0 %store_ln127 = store i64 %add5, i64 %x_0

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1078" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0:1 %store_ln127 = store i64 %add5, i64 %x_0_load_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1079" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch0:2 %br_ln127 = br void %for.inc322.split29

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1080" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3:0 %store_ln127 = store i64 %add5, i64 %x_3

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1081" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3:1 %store_ln127 = store i64 %add5, i64 %x_3_load_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1082" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln127 = br void %for.inc322.split29

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="1083" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc322.split29:0 %store_ln126 = store i3 %add_ln126, i3 %i_7

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1084" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
for.inc322.split29:1 %br_ln126 = br void %for.inc322

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1085" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_15:0 %i_18 = load i3 %i_8

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="1086" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_132_15:1 %trunc_ln131 = trunc i3 %i_18

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="1087" st_id="302" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_132_15:2 %icmp_ln131 = icmp_eq  i3 %i_18, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="1088" st_id="302" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_132_15:3 %add_ln131 = add i3 %i_18, i3 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="1089" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_132_15:4 %br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_132_15.split, void %VITIS_LOOP_140_17.preheader

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="1090" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_132_15.split:0 %shl_ln135 = shl i3 %i_18, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln135"/></StgValue>
</operation>

<operation id="1091" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_132_15.split:1 %tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln131, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1092" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_132_15.split:2 %speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln131"/></StgValue>
</operation>

<operation id="1093" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_15.split:3 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="1094" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_15.split:4 %br_ln132 = br void %VITIS_LOOP_134_16

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="1095" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="32">
<![CDATA[
VITIS_LOOP_140_17.preheader:0 %i_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="1096" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_140_17.preheader:1 %store_ln139 = store i3 0, i3 %i_9

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1097" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_140_17.preheader:2 %br_ln139 = br void %VITIS_LOOP_140_17

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1098" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
VITIS_LOOP_134_16:0 %j_7 = phi i3 %add_ln132, void %for.inc361, i3 0, void %VITIS_LOOP_132_15.split

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="1099" st_id="303" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_134_16:1 %icmp_ln132 = icmp_eq  i3 %j_7, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="1100" st_id="303" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_134_16:2 %add_ln132 = add i3 %j_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="1101" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_134_16:3 %br_ln132 = br i1 %icmp_ln132, void %VITIS_LOOP_134_16.split, void %for.inc364

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="1102" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_134_16.split:0 %zext_ln133 = zext i3 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="1103" st_id="303" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_134_16.split:1 %add_ln133 = add i4 %tmp_7, i4 %zext_ln133

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="1104" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_134_16.split:2 %zext_ln133_1 = zext i4 %add_ln133

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="1105" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_134_16.split:3 %temp2_addr = getelementptr i64 %temp2, i64 0, i64 %zext_ln133_1

]]></Node>
<StgValue><ssdm name="temp2_addr"/></StgValue>
</operation>

<operation id="1106" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_134_16.split:4 %speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln132"/></StgValue>
</operation>

<operation id="1107" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_134_16.split:5 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="1108" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_134_16.split:6 %br_ln134 = br void %for.inc358

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1109" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc364:0 %store_ln131 = store i3 %add_ln131, i3 %i_8

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="1110" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
for.inc364:1 %br_ln131 = br void %VITIS_LOOP_132_15

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1111" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc358:0 %k_5 = phi i2 %add_ln134, void %for.inc358.split, i2 0, void %VITIS_LOOP_134_16.split

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="1112" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc358:1 %empty_33 = phi i64 %add7, void %for.inc358.split, i64 0, void %VITIS_LOOP_134_16.split

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1113" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="2">
<![CDATA[
for.inc358:2 %trunc_ln134 = trunc i2 %k_5

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="1114" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc358:3 %icmp_ln134 = icmp_eq  i2 %k_5, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="1115" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc358:4 %add_ln134 = add i2 %k_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="1116" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc358:5 %br_ln134 = br i1 %icmp_ln134, void %for.inc358.split, void %for.inc361

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1117" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="2">
<![CDATA[
for.inc358.split:0 %zext_ln135 = zext i2 %k_5

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="1118" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc358.split:1 %tmp_11 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln134, i2 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1119" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc358.split:2 %add_ln135 = add i3 %tmp_11, i3 %j_7

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="1120" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="3">
<![CDATA[
for.inc358.split:3 %zext_ln135_1 = zext i3 %add_ln135

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="1121" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc358.split:4 %H_addr_3 = getelementptr i64 %H, i64 0, i64 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="H_addr_3"/></StgValue>
</operation>

<operation id="1122" st_id="304" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc358.split:5 %add_ln135_1 = add i3 %shl_ln135, i3 %zext_ln135

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="1123" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="3">
<![CDATA[
for.inc358.split:6 %zext_ln135_2 = zext i3 %add_ln135_1

]]></Node>
<StgValue><ssdm name="zext_ln135_2"/></StgValue>
</operation>

<operation id="1124" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc358.split:7 %K_addr_3 = getelementptr i64 %K, i64 0, i64 %zext_ln135_2

]]></Node>
<StgValue><ssdm name="K_addr_3"/></StgValue>
</operation>

<operation id="1125" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="3">
<![CDATA[
for.inc358.split:10 %K_load_2 = load i3 %K_addr_3

]]></Node>
<StgValue><ssdm name="K_load_2"/></StgValue>
</operation>

<operation id="1126" st_id="304" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="3">
<![CDATA[
for.inc358.split:11 %H_load_3 = load i3 %H_addr_3

]]></Node>
<StgValue><ssdm name="H_load_3"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1127" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="3">
<![CDATA[
for.inc358.split:10 %K_load_2 = load i3 %K_addr_3

]]></Node>
<StgValue><ssdm name="K_load_2"/></StgValue>
</operation>

<operation id="1128" st_id="305" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="3">
<![CDATA[
for.inc358.split:11 %H_load_3 = load i3 %H_addr_3

]]></Node>
<StgValue><ssdm name="H_load_3"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1129" st_id="306" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1130" st_id="307" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1131" st_id="308" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1132" st_id="309" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1133" st_id="310" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1134" st_id="311" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1135" st_id="312" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1136" st_id="313" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1137" st_id="314" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1138" st_id="315" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1139" st_id="316" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1140" st_id="317" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1141" st_id="318" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1142" st_id="319" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1143" st_id="320" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:12 %mul7 = dmul i64 %K_load_2, i64 %H_load_3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1144" st_id="321" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1145" st_id="322" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1146" st_id="323" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1147" st_id="324" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1148" st_id="325" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1149" st_id="326" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1150" st_id="327" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1151" st_id="328" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1152" st_id="329" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1153" st_id="330" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1154" st_id="331" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1155" st_id="332" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1156" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc358.split:8 %speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln134"/></StgValue>
</operation>

<operation id="1157" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc358.split:9 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="1158" st_id="333" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc358.split:13 %add7 = dadd i64 %empty_33, i64 %mul7

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="1159" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
for.inc358.split:14 %br_ln134 = br void %for.inc358

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1160" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc361:0 %store_ln135 = store i64 %empty_33, i4 %temp2_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="1161" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
for.inc361:1 %br_ln132 = br void %VITIS_LOOP_134_16

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1162" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_140_17:0 %i_19 = load i3 %i_9

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="1163" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_140_17:1 %trunc_ln139 = trunc i3 %i_19

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="1164" st_id="335" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_140_17:2 %icmp_ln139 = icmp_eq  i3 %i_19, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="1165" st_id="335" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_140_17:3 %add_ln139 = add i3 %i_19, i3 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="1166" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_17:4 %br_ln139 = br i1 %icmp_ln139, void %VITIS_LOOP_140_17.split, void %for.end395

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="1167" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_140_17.split:0 %tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln139, i2 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1168" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_140_17.split:1 %speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln139"/></StgValue>
</operation>

<operation id="1169" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_140_17.split:2 %specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="1170" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_140_17.split:3 %br_ln140 = br void %for.inc390

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="1171" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0">
<![CDATA[
for.end395:0 %ret_ln144 = ret

]]></Node>
<StgValue><ssdm name="ret_ln144"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1172" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc390:0 %j_8 = phi i3 %add_ln140, void %for.inc390.split, i3 0, void %VITIS_LOOP_140_17.split

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="1173" st_id="336" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc390:1 %icmp_ln140 = icmp_eq  i3 %j_8, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="1174" st_id="336" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc390:2 %add_ln140 = add i3 %j_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="1175" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc390:3 %br_ln140 = br i1 %icmp_ln140, void %for.inc390.split, void %for.inc393

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="1176" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="3">
<![CDATA[
for.inc390.split:0 %zext_ln141 = zext i3 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="1177" st_id="336" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc390.split:1 %add_ln141 = add i4 %tmp_10, i4 %zext_ln141

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="1178" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc393:0 %store_ln139 = store i3 %add_ln139, i3 %i_9

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1179" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
for.inc393:1 %br_ln139 = br void %VITIS_LOOP_140_17

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1180" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="4">
<![CDATA[
for.inc390.split:2 %zext_ln141_1 = zext i4 %add_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="1181" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc390.split:3 %P_addr_4 = getelementptr i64 %P, i64 0, i64 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="P_addr_4"/></StgValue>
</operation>

<operation id="1182" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc390.split:4 %temp2_addr_1 = getelementptr i64 %temp2, i64 0, i64 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="temp2_addr_1"/></StgValue>
</operation>

<operation id="1183" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="4">
<![CDATA[
for.inc390.split:7 %P_load_3 = load i4 %P_addr_4

]]></Node>
<StgValue><ssdm name="P_load_3"/></StgValue>
</operation>

<operation id="1184" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="4">
<![CDATA[
for.inc390.split:8 %temp2_load = load i4 %temp2_addr_1

]]></Node>
<StgValue><ssdm name="temp2_load"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1185" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="4">
<![CDATA[
for.inc390.split:7 %P_load_3 = load i4 %P_addr_4

]]></Node>
<StgValue><ssdm name="P_load_3"/></StgValue>
</operation>

<operation id="1186" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="4">
<![CDATA[
for.inc390.split:8 %temp2_load = load i4 %temp2_addr_1

]]></Node>
<StgValue><ssdm name="temp2_load"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1187" st_id="339" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1188" st_id="340" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1189" st_id="341" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1190" st_id="342" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1191" st_id="343" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1192" st_id="344" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1193" st_id="345" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1194" st_id="346" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1195" st_id="347" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1196" st_id="348" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1197" st_id="349" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1198" st_id="350" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1199" st_id="351" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc390.split:9 %sub = dsub i64 %P_load_3, i64 %temp2_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1200" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc390.split:5 %speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln140"/></StgValue>
</operation>

<operation id="1201" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc390.split:6 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="1202" st_id="352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc390.split:10 %store_ln141 = store i64 %sub, i4 %P_addr_4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="1203" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
for.inc390.split:11 %br_ln140 = br void %for.inc390

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
