vendor_name = ModelSim
source_file = 1, C:/Users/sabup/Desktop/EE214_Exam_Material/MidSem_Work/VHDL/MajorityCircuit.vhdl
source_file = 1, C:/Users/sabup/Desktop/EE214_Exam_Material/MidSem_Work/VHDL/DUT.vhdl
source_file = 1, C:/Users/sabup/Desktop/EE214_Exam_Material/MidSem_Work/VHDL/Gates.vhdl
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/sabup/Desktop/EE214_Exam_Material/MidSem_Work/VHDL/db/MajorityCircuit.cbx.xml
design_name = DUT
instance = comp, \input_vector[4]~I\, input_vector[4], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \add_instance|orN|Y~0\, add_instance|orN|Y~0, DUT, 1
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \input_vector[3]~I\, input_vector[3], DUT, 1
instance = comp, \add_instance|orN|Y~1\, add_instance|orN|Y~1, DUT, 1
instance = comp, \add_instance|orN|Y~2\, add_instance|orN|Y~2, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
