{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606776070291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606776070292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 19:41:10 2020 " "Processing started: Mon Nov 30 19:41:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606776070292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776070292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RVSP -c RVSP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RVSP -c RVSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776070292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606776070529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606776070529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visualiza.bdf 1 1 " "Found 1 design units, including 1 entities, in source file visualiza.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 visualiza " "Found entity 1: visualiza" {  } { { "visualiza.bdf" "" { Schematic "/home/fpelogia/Documentos/2020.2/LABES/RVSP/visualiza.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/banco_regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unid_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unid_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unid_controle " "Found entity 1: unid_controle" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testa_unid_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file testa_unid_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 testa_unid_controle " "Found entity 1: testa_unid_controle" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testa_integr.v 1 1 " "Found 1 design units, including 1 entities, in source file testa_integr.v" { { "Info" "ISGN_ENTITY_NAME" "1 testa_integr " "Found entity 1: testa_integr" {  } { { "testa_integr.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_integr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitbits.v 1 1 " "Found 1 design units, including 1 entities, in source file splitbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitbits " "Found entity 1: splitbits" {  } { { "splitbits.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/splitbits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC3_Final.v 1 1 " "Found 1 design units, including 1 entities, in source file PC3_Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC3_Final " "Found entity 1: PC3_Final" {  } { { "PC3_Final.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/PC3_Final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ula " "Found entity 1: mux_ula" {  } { { "mux_ula.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mux_ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_memreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memreg " "Found entity 1: mux_memreg" {  } { { "mux_memreg.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mux_memreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gimm.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_gimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gimm " "Found entity 1: mux_gimm" {  } { { "mux_gimm.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mux_gimm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_breg_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_breg_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_breg_slt " "Found entity 1: mux_breg_slt" {  } { { "mux_breg_slt.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mux_breg_slt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_branch_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_branch_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_branch_adder " "Found entity 1: mux_branch_adder" {  } { { "mux_branch_adder.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mux_branch_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_inst " "Found entity 1: mem_inst" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerencia_PC.v 1 1 " "Found 1 design units, including 1 entities, in source file gerencia_PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerencia_PC " "Found entity 1: gerencia_PC" {  } { { "gerencia_PC.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/gerencia_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_imediato.v 1 1 " "Found 1 design units, including 1 entities, in source file gera_imediato.v" { { "Info" "ISGN_ENTITY_NAME" "1 gera_imediato " "Found entity 1: gera_imediato" {  } { { "gera_imediato.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/gera_imediato.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODIFICADOR_BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file DECODIFICADOR_BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODIFICADOR_BCD " "Found entity 1: DECODIFICADOR_BCD" {  } { { "DECODIFICADOR_BCD.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/DECODIFICADOR_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem_ram " "Found entity 1: data_mem_ram" {  } { { "data_mem_ram.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/data_mem_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contr_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file contr_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_ula " "Found entity 1: contr_ula" {  } { { "contr_ula.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/contr_ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776079859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079859 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "testa_unid_controle.v(24) " "Verilog HDL Instantiation warning at testa_unid_controle.v(24): instance has no name" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606776079864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "testa_unid_controle.v(31) " "Verilog HDL Instantiation warning at testa_unid_controle.v(31): instance has no name" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606776079865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "testa_integr.v(37) " "Verilog HDL Instantiation warning at testa_integr.v(37): instance has no name" {  } { { "testa_integr.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_integr.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606776079866 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC3_Final.v(26) " "Verilog HDL Instantiation warning at PC3_Final.v(26): instance has no name" {  } { { "PC3_Final.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/PC3_Final.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606776079867 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC3_Final.v(33) " "Verilog HDL Instantiation warning at PC3_Final.v(33): instance has no name" {  } { { "PC3_Final.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/PC3_Final.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606776079867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testa_unid_controle " "Elaborating entity \"testa_unid_controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606776079937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerencia_PC gerencia_PC:gpc " "Elaborating entity \"gerencia_PC\" for hierarchy \"gerencia_PC:gpc\"" {  } { { "testa_unid_controle.v" "gpc" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_inst mem_inst:mi " "Elaborating entity \"mem_inst\" for hierarchy \"mem_inst:mi\"" {  } { { "testa_unid_controle.v" "mi" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079954 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 63 mem_inst.v(19) " "Verilog HDL warning at mem_inst.v(19): number of words (10) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1606776079955 "|testa_unid_controle|mem_inst:mi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 mem_inst.v(14) " "Net \"rom.data_a\" at mem_inst.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606776079956 "|testa_unid_controle|mem_inst:mi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 mem_inst.v(14) " "Net \"rom.waddr_a\" at mem_inst.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606776079956 "|testa_unid_controle|mem_inst:mi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 mem_inst.v(14) " "Net \"rom.we_a\" at mem_inst.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606776079956 "|testa_unid_controle|mem_inst:mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unid_controle unid_controle:uc " "Elaborating entity \"unid_controle\" for hierarchy \"unid_controle:uc\"" {  } { { "testa_unid_controle.v" "uc" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079956 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unid_controle.v(110) " "Verilog HDL Case Statement warning at unid_controle.v(110): incomplete case statement has no default case item" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606776079962 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unid_controle.v(151) " "Verilog HDL Case Statement warning at unid_controle.v(151): incomplete case statement has no default case item" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 151 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606776079962 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite unid_controle.v(10) " "Verilog HDL Always Construct warning at unid_controle.v(10): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc unid_controle.v(10) " "Verilog HDL Always Construct warning at unid_controle.v(10): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SeltipoSouB unid_controle.v(10) " "Verilog HDL Always Construct warning at unid_controle.v(10): inferring latch(es) for variable \"SeltipoSouB\", which holds its previous value in one or more paths through the always construct" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg unid_controle.v(10) " "Verilog HDL Always Construct warning at unid_controle.v(10): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite unid_controle.v(10) " "Verilog HDL Always Construct warning at unid_controle.v(10): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc unid_controle.v(10) " "Verilog HDL Always Construct warning at unid_controle.v(10): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp unid_controle.v(10) " "Verilog HDL Always Construct warning at unid_controle.v(10): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 unid_controle.v(241) " "Verilog HDL assignment warning at unid_controle.v(241): truncated value with size 32 to match size of target (3)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unid_controle.v(242) " "Verilog HDL assignment warning at unid_controle.v(242): truncated value with size 32 to match size of target (1)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] unid_controle.v(10) " "Inferred latch for \"ALUOp\[0\]\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] unid_controle.v(10) " "Inferred latch for \"ALUOp\[1\]\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] unid_controle.v(10) " "Inferred latch for \"ALUOp\[2\]\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] unid_controle.v(10) " "Inferred latch for \"ALUOp\[3\]\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc unid_controle.v(10) " "Inferred latch for \"PCSrc\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite unid_controle.v(10) " "Inferred latch for \"MemWrite\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg unid_controle.v(10) " "Inferred latch for \"MemToReg\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SeltipoSouB unid_controle.v(10) " "Inferred latch for \"SeltipoSouB\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc unid_controle.v(10) " "Inferred latch for \"ALUSrc\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite unid_controle.v(10) " "Inferred latch for \"regWrite\" at unid_controle.v(10)" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 "|testa_unid_controle|unid_controle:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_breg_slt mux_breg_slt:comb_18 " "Elaborating entity \"mux_breg_slt\" for hierarchy \"mux_breg_slt:comb_18\"" {  } { { "testa_unid_controle.v" "comb_18" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs banco_regs:br " "Elaborating entity \"banco_regs\" for hierarchy \"banco_regs:br\"" {  } { { "testa_unid_controle.v" "br" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gimm mux_gimm:mgi " "Elaborating entity \"mux_gimm\" for hierarchy \"mux_gimm:mgi\"" {  } { { "testa_unid_controle.v" "mgi" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_imediato gera_imediato:gi " "Elaborating entity \"gera_imediato\" for hierarchy \"gera_imediato:gi\"" {  } { { "testa_unid_controle.v" "gi" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ula mux_ula:comb_19 " "Elaborating entity \"mux_ula\" for hierarchy \"mux_ula:comb_19\"" {  } { { "testa_unid_controle.v" "comb_19" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:unid_log_arit " "Elaborating entity \"ULA\" for hierarchy \"ULA:unid_log_arit\"" {  } { { "testa_unid_controle.v" "unid_log_arit" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem_ram data_mem_ram:md " "Elaborating entity \"data_mem_ram\" for hierarchy \"data_mem_ram:md\"" {  } { { "testa_unid_controle.v" "md" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memreg mux_memreg:mmr " "Elaborating entity \"mux_memreg\" for hierarchy \"mux_memreg:mmr\"" {  } { { "testa_unid_controle.v" "mmr" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_branch_adder mux_branch_adder:mba " "Elaborating entity \"mux_branch_adder\" for hierarchy \"mux_branch_adder:mba\"" {  } { { "testa_unid_controle.v" "mba" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776079979 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[31\] " "Net \"imed_p2muxed\[31\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[31\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[30\] " "Net \"imed_p2muxed\[30\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[30\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[29\] " "Net \"imed_p2muxed\[29\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[29\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[28\] " "Net \"imed_p2muxed\[28\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[28\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[27\] " "Net \"imed_p2muxed\[27\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[27\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[26\] " "Net \"imed_p2muxed\[26\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[26\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[25\] " "Net \"imed_p2muxed\[25\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[25\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[24\] " "Net \"imed_p2muxed\[24\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[24\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[23\] " "Net \"imed_p2muxed\[23\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[23\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[22\] " "Net \"imed_p2muxed\[22\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[22\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[21\] " "Net \"imed_p2muxed\[21\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[21\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[20\] " "Net \"imed_p2muxed\[20\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[20\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[19\] " "Net \"imed_p2muxed\[19\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[19\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[18\] " "Net \"imed_p2muxed\[18\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[18\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[17\] " "Net \"imed_p2muxed\[17\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[17\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[16\] " "Net \"imed_p2muxed\[16\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[16\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[15\] " "Net \"imed_p2muxed\[15\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[15\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[14\] " "Net \"imed_p2muxed\[14\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[14\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[13\] " "Net \"imed_p2muxed\[13\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[13\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[12\] " "Net \"imed_p2muxed\[12\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[12\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[11\] " "Net \"imed_p2muxed\[11\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[11\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[10\] " "Net \"imed_p2muxed\[10\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[10\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[9\] " "Net \"imed_p2muxed\[9\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[9\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[8\] " "Net \"imed_p2muxed\[8\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[8\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[7\] " "Net \"imed_p2muxed\[7\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[7\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[6\] " "Net \"imed_p2muxed\[6\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[6\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[5\] " "Net \"imed_p2muxed\[5\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[5\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080037 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1606776080037 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[31\] " "Net \"imed_p2muxed\[31\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[31\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[30\] " "Net \"imed_p2muxed\[30\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[30\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[29\] " "Net \"imed_p2muxed\[29\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[29\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[28\] " "Net \"imed_p2muxed\[28\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[28\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[27\] " "Net \"imed_p2muxed\[27\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[27\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[26\] " "Net \"imed_p2muxed\[26\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[26\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[25\] " "Net \"imed_p2muxed\[25\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[25\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[24\] " "Net \"imed_p2muxed\[24\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[24\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[23\] " "Net \"imed_p2muxed\[23\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[23\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[22\] " "Net \"imed_p2muxed\[22\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[22\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[21\] " "Net \"imed_p2muxed\[21\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[21\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[20\] " "Net \"imed_p2muxed\[20\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[20\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[19\] " "Net \"imed_p2muxed\[19\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[19\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[18\] " "Net \"imed_p2muxed\[18\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[18\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[17\] " "Net \"imed_p2muxed\[17\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[17\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[16\] " "Net \"imed_p2muxed\[16\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[16\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[15\] " "Net \"imed_p2muxed\[15\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[15\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[14\] " "Net \"imed_p2muxed\[14\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[14\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[13\] " "Net \"imed_p2muxed\[13\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[13\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[12\] " "Net \"imed_p2muxed\[12\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[12\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[11\] " "Net \"imed_p2muxed\[11\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[11\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[10\] " "Net \"imed_p2muxed\[10\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[10\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[9\] " "Net \"imed_p2muxed\[9\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[9\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[8\] " "Net \"imed_p2muxed\[8\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[8\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[7\] " "Net \"imed_p2muxed\[7\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[7\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[6\] " "Net \"imed_p2muxed\[6\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[6\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[5\] " "Net \"imed_p2muxed\[5\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[5\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080038 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1606776080038 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[31\] " "Net \"imed_p2muxed\[31\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[31\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[30\] " "Net \"imed_p2muxed\[30\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[30\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[29\] " "Net \"imed_p2muxed\[29\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[29\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[28\] " "Net \"imed_p2muxed\[28\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[28\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[27\] " "Net \"imed_p2muxed\[27\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[27\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[26\] " "Net \"imed_p2muxed\[26\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[26\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[25\] " "Net \"imed_p2muxed\[25\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[25\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[24\] " "Net \"imed_p2muxed\[24\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[24\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[23\] " "Net \"imed_p2muxed\[23\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[23\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[22\] " "Net \"imed_p2muxed\[22\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[22\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[21\] " "Net \"imed_p2muxed\[21\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[21\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[20\] " "Net \"imed_p2muxed\[20\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[20\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[19\] " "Net \"imed_p2muxed\[19\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[19\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[18\] " "Net \"imed_p2muxed\[18\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[18\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[17\] " "Net \"imed_p2muxed\[17\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[17\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[16\] " "Net \"imed_p2muxed\[16\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[16\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[15\] " "Net \"imed_p2muxed\[15\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[15\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[14\] " "Net \"imed_p2muxed\[14\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[14\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[13\] " "Net \"imed_p2muxed\[13\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[13\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[12\] " "Net \"imed_p2muxed\[12\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[12\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[11\] " "Net \"imed_p2muxed\[11\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[11\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[10\] " "Net \"imed_p2muxed\[10\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[10\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[9\] " "Net \"imed_p2muxed\[9\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[9\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[8\] " "Net \"imed_p2muxed\[8\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[8\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[7\] " "Net \"imed_p2muxed\[7\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[7\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[6\] " "Net \"imed_p2muxed\[6\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[6\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[5\] " "Net \"imed_p2muxed\[5\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[5\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080039 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1606776080039 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[31\] " "Net \"imed_p2muxed\[31\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[31\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[30\] " "Net \"imed_p2muxed\[30\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[30\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[29\] " "Net \"imed_p2muxed\[29\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[29\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[28\] " "Net \"imed_p2muxed\[28\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[28\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[27\] " "Net \"imed_p2muxed\[27\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[27\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[26\] " "Net \"imed_p2muxed\[26\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[26\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[25\] " "Net \"imed_p2muxed\[25\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[25\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[24\] " "Net \"imed_p2muxed\[24\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[24\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[23\] " "Net \"imed_p2muxed\[23\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[23\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[22\] " "Net \"imed_p2muxed\[22\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[22\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[21\] " "Net \"imed_p2muxed\[21\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[21\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[20\] " "Net \"imed_p2muxed\[20\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[20\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[19\] " "Net \"imed_p2muxed\[19\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[19\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[18\] " "Net \"imed_p2muxed\[18\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[18\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[17\] " "Net \"imed_p2muxed\[17\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[17\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[16\] " "Net \"imed_p2muxed\[16\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[16\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[15\] " "Net \"imed_p2muxed\[15\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[15\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[14\] " "Net \"imed_p2muxed\[14\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[14\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[13\] " "Net \"imed_p2muxed\[13\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[13\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[12\] " "Net \"imed_p2muxed\[12\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[12\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[11\] " "Net \"imed_p2muxed\[11\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[11\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[10\] " "Net \"imed_p2muxed\[10\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[10\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[9\] " "Net \"imed_p2muxed\[9\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[9\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[8\] " "Net \"imed_p2muxed\[8\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[8\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[7\] " "Net \"imed_p2muxed\[7\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[7\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[6\] " "Net \"imed_p2muxed\[6\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[6\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[5\] " "Net \"imed_p2muxed\[5\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[5\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080040 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1606776080040 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[31\] " "Net \"imed_p2muxed\[31\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[31\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[30\] " "Net \"imed_p2muxed\[30\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[30\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[29\] " "Net \"imed_p2muxed\[29\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[29\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[28\] " "Net \"imed_p2muxed\[28\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[28\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[27\] " "Net \"imed_p2muxed\[27\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[27\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[26\] " "Net \"imed_p2muxed\[26\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[26\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[25\] " "Net \"imed_p2muxed\[25\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[25\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[24\] " "Net \"imed_p2muxed\[24\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[24\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[23\] " "Net \"imed_p2muxed\[23\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[23\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[22\] " "Net \"imed_p2muxed\[22\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[22\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[21\] " "Net \"imed_p2muxed\[21\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[21\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[20\] " "Net \"imed_p2muxed\[20\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[20\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[19\] " "Net \"imed_p2muxed\[19\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[19\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[18\] " "Net \"imed_p2muxed\[18\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[18\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[17\] " "Net \"imed_p2muxed\[17\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[17\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[16\] " "Net \"imed_p2muxed\[16\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[16\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[15\] " "Net \"imed_p2muxed\[15\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[15\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[14\] " "Net \"imed_p2muxed\[14\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[14\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[13\] " "Net \"imed_p2muxed\[13\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[13\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[12\] " "Net \"imed_p2muxed\[12\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[12\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[11\] " "Net \"imed_p2muxed\[11\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[11\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[10\] " "Net \"imed_p2muxed\[10\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[10\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[9\] " "Net \"imed_p2muxed\[9\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[9\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[8\] " "Net \"imed_p2muxed\[8\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[8\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[7\] " "Net \"imed_p2muxed\[7\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[7\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[6\] " "Net \"imed_p2muxed\[6\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[6\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[5\] " "Net \"imed_p2muxed\[5\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[5\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080042 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1606776080042 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[31\] " "Net \"imed_p2muxed\[31\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[31\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[30\] " "Net \"imed_p2muxed\[30\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[30\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[29\] " "Net \"imed_p2muxed\[29\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[29\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[28\] " "Net \"imed_p2muxed\[28\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[28\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[27\] " "Net \"imed_p2muxed\[27\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[27\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[26\] " "Net \"imed_p2muxed\[26\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[26\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[25\] " "Net \"imed_p2muxed\[25\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[25\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[24\] " "Net \"imed_p2muxed\[24\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[24\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[23\] " "Net \"imed_p2muxed\[23\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[23\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[22\] " "Net \"imed_p2muxed\[22\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[22\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[21\] " "Net \"imed_p2muxed\[21\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[21\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[20\] " "Net \"imed_p2muxed\[20\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[20\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[19\] " "Net \"imed_p2muxed\[19\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[19\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[18\] " "Net \"imed_p2muxed\[18\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[18\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[17\] " "Net \"imed_p2muxed\[17\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[17\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[16\] " "Net \"imed_p2muxed\[16\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[16\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[15\] " "Net \"imed_p2muxed\[15\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[15\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[14\] " "Net \"imed_p2muxed\[14\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[14\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[13\] " "Net \"imed_p2muxed\[13\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[13\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[12\] " "Net \"imed_p2muxed\[12\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[12\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[11\] " "Net \"imed_p2muxed\[11\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[11\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[10\] " "Net \"imed_p2muxed\[10\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[10\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[9\] " "Net \"imed_p2muxed\[9\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[9\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[8\] " "Net \"imed_p2muxed\[8\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[8\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[7\] " "Net \"imed_p2muxed\[7\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[7\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[6\] " "Net \"imed_p2muxed\[6\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[6\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imed_p2muxed\[5\] " "Net \"imed_p2muxed\[5\]\" is missing source, defaulting to GND" {  } { { "testa_unid_controle.v" "imed_p2muxed\[5\]" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1606776080043 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1606776080043 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "banco_regs:br\|x_rtl_0 " "Inferred RAM node \"banco_regs:br\|x_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1606776080416 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "banco_regs:br\|x_rtl_1 " "Inferred RAM node \"banco_regs:br\|x_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1606776080417 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem_inst:mi\|rom " "RAM logic \"mem_inst:mi\|rom\" is uninferred due to asynchronous read logic" {  } { { "mem_inst.v" "rom" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606776080418 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606776080418 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/fpelogia/Documentos/2020.2/LABES/RVSP/db/RVSP.ram0_mem_inst_5eb8bb2f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/fpelogia/Documentos/2020.2/LABES/RVSP/db/RVSP.ram0_mem_inst_5eb8bb2f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606776080421 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "banco_regs:br\|x_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"banco_regs:br\|x_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "banco_regs:br\|x_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"banco_regs:br\|x_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_ram:md\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_ram:md\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RVSP.ram0_data_mem_ram_f5304155.hdl.mif " "Parameter INIT_FILE set to db/RVSP.ram0_data_mem_ram_f5304155.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606776080638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606776080638 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606776080638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "banco_regs:br\|altsyncram:x_rtl_0 " "Elaborated megafunction instantiation \"banco_regs:br\|altsyncram:x_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776080737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "banco_regs:br\|altsyncram:x_rtl_0 " "Instantiated megafunction \"banco_regs:br\|altsyncram:x_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080737 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606776080737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcc1 " "Found entity 1: altsyncram_kcc1" {  } { { "db/altsyncram_kcc1.tdf" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/db/altsyncram_kcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776080783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776080783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "banco_regs:br\|altsyncram:x_rtl_1 " "Elaborated megafunction instantiation \"banco_regs:br\|altsyncram:x_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776080790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "banco_regs:br\|altsyncram:x_rtl_1 " "Instantiated megafunction \"banco_regs:br\|altsyncram:x_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080790 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606776080790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem_ram:md\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"data_mem_ram:md\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776080797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem_ram:md\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"data_mem_ram:md\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RVSP.ram0_data_mem_ram_f5304155.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RVSP.ram0_data_mem_ram_f5304155.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776080798 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606776080798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eec1 " "Found entity 1: altsyncram_eec1" {  } { { "db/altsyncram_eec1.tdf" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/db/altsyncram_eec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606776080838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776080838 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606776081166 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "unid_controle:uc\|PCSrc unid_controle:uc\|SeltipoSouB " "Duplicate LATCH primitive \"unid_controle:uc\|PCSrc\" merged with LATCH primitive \"unid_controle:uc\|SeltipoSouB\"" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606776081177 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606776081177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unid_controle:uc\|ALUOp\[0\] " "Latch unid_controle:uc\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_inst:mi\|saida\[9\] " "Ports D and ENA on the latch are fed by the same signal mem_inst:mi\|saida\[9\]" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606776081178 ""}  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606776081178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unid_controle:uc\|ALUSrc " "Latch unid_controle:uc\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_inst:mi\|saida\[9\] " "Ports D and ENA on the latch are fed by the same signal mem_inst:mi\|saida\[9\]" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606776081178 ""}  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606776081178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unid_controle:uc\|SeltipoSouB " "Latch unid_controle:uc\|SeltipoSouB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_inst:mi\|saida\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_inst:mi\|saida\[0\]" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606776081178 ""}  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606776081178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unid_controle:uc\|MemToReg " "Latch unid_controle:uc\|MemToReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_inst:mi\|saida\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_inst:mi\|saida\[0\]" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606776081178 ""}  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606776081178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unid_controle:uc\|regWrite " "Latch unid_controle:uc\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_inst:mi\|saida\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_inst:mi\|saida\[0\]" {  } { { "mem_inst.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/mem_inst.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606776081178 ""}  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606776081178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "unid_controle:uc\|ALUOp\[0\] " "LATCH primitive \"unid_controle:uc\|ALUOp\[0\]\" is permanently enabled" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606776081183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "unid_controle:uc\|ALUSrc " "LATCH primitive \"unid_controle:uc\|ALUSrc\" is permanently enabled" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606776081183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "unid_controle:uc\|SeltipoSouB " "LATCH primitive \"unid_controle:uc\|SeltipoSouB\" is permanently enabled" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606776081183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "unid_controle:uc\|MemToReg " "LATCH primitive \"unid_controle:uc\|MemToReg\" is permanently enabled" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606776081183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "unid_controle:uc\|regWrite " "LATCH primitive \"unid_controle:uc\|regWrite\" is permanently enabled" {  } { { "unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/unid_controle.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606776081183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUOp\[1\] GND " "Pin \"ALUOp\[1\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|ALUOp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUOp\[2\] GND " "Pin \"ALUOp\[2\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|ALUOp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUOp\[3\] GND " "Pin \"ALUOp\[3\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|ALUOp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|MemWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "Tipo_Branch\[2\] GND " "Pin \"Tipo_Branch\[2\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|Tipo_Branch[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rl1\[4\] GND " "Pin \"rl1\[4\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|rl1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rl2\[3\] GND " "Pin \"rl2\[3\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|rl2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rl2\[4\] GND " "Pin \"rl2\[4\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|rl2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[2\] GND " "Pin \"inst\[2\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|inst[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[3\] GND " "Pin \"inst\[3\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|inst[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[13\] GND " "Pin \"inst\[13\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|inst[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[14\] GND " "Pin \"inst\[14\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|inst[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[19\] GND " "Pin \"inst\[19\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|inst[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[23\] GND " "Pin \"inst\[23\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|inst[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[24\] GND " "Pin \"inst\[24\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|inst[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[5\] GND " "Pin \"imed_p2muxed\[5\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[6\] GND " "Pin \"imed_p2muxed\[6\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[7\] GND " "Pin \"imed_p2muxed\[7\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[8\] GND " "Pin \"imed_p2muxed\[8\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[9\] GND " "Pin \"imed_p2muxed\[9\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[10\] GND " "Pin \"imed_p2muxed\[10\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[11\] GND " "Pin \"imed_p2muxed\[11\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[12\] GND " "Pin \"imed_p2muxed\[12\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[13\] GND " "Pin \"imed_p2muxed\[13\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[14\] GND " "Pin \"imed_p2muxed\[14\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[15\] GND " "Pin \"imed_p2muxed\[15\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[16\] GND " "Pin \"imed_p2muxed\[16\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[17\] GND " "Pin \"imed_p2muxed\[17\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[18\] GND " "Pin \"imed_p2muxed\[18\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[19\] GND " "Pin \"imed_p2muxed\[19\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[20\] GND " "Pin \"imed_p2muxed\[20\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[21\] GND " "Pin \"imed_p2muxed\[21\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[22\] GND " "Pin \"imed_p2muxed\[22\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[23\] GND " "Pin \"imed_p2muxed\[23\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[24\] GND " "Pin \"imed_p2muxed\[24\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[25\] GND " "Pin \"imed_p2muxed\[25\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[26\] GND " "Pin \"imed_p2muxed\[26\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[27\] GND " "Pin \"imed_p2muxed\[27\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[28\] GND " "Pin \"imed_p2muxed\[28\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[29\] GND " "Pin \"imed_p2muxed\[29\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[30\] GND " "Pin \"imed_p2muxed\[30\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imed_p2muxed\[31\] GND " "Pin \"imed_p2muxed\[31\]\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|imed_p2muxed[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selSLT GND " "Pin \"selSLT\" is stuck at GND" {  } { { "testa_unid_controle.v" "" { Text "/home/fpelogia/Documentos/2020.2/LABES/RVSP/testa_unid_controle.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606776081356 "|testa_unid_controle|selSLT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606776081356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606776081468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606776082307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606776082307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "977 " "Implemented 977 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606776082492 ""} { "Info" "ICUT_CUT_TM_OPINS" "415 " "Implemented 415 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606776082492 ""} { "Info" "ICUT_CUT_TM_LCELLS" "465 " "Implemented 465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606776082492 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606776082492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606776082492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 252 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606776082513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 19:41:22 2020 " "Processing ended: Mon Nov 30 19:41:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606776082513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606776082513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606776082513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606776082513 ""}
