{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 17:26:34 2022 " "Info: Processing started: Tue Nov 08 17:26:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel_i\[1\] S3_o\[4\] 20.280 ns Longest " "Info: Longest tpd from source pin \"sel_i\[1\]\" to destination pin \"S3_o\[4\]\" is 20.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns sel_i\[1\] 1 PIN PIN_U4 17 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 17; PIN Node = 'sel_i\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_i[1] } "NODE_NAME" } } { "ALU4B_ON_HARDWARE.vhd" "" { Text "M:/Lab2/ALU4B_ON_HARDWARE.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.659 ns) + CELL(0.242 ns) 6.733 ns Generic_ALU:AL\|Add0~2 2 COMB LCCOMB_X9_Y17_N28 2 " "Info: 2: + IC(5.659 ns) + CELL(0.242 ns) = 6.733 ns; Loc. = LCCOMB_X9_Y17_N28; Fanout = 2; COMB Node = 'Generic_ALU:AL\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.901 ns" { sel_i[1] Generic_ALU:AL|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.414 ns) 7.820 ns Generic_ALU:AL\|Add0~4 3 COMB LCCOMB_X8_Y17_N8 2 " "Info: 3: + IC(0.673 ns) + CELL(0.414 ns) = 7.820 ns; Loc. = LCCOMB_X8_Y17_N8; Fanout = 2; COMB Node = 'Generic_ALU:AL\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.087 ns" { Generic_ALU:AL|Add0~2 Generic_ALU:AL|Add0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.891 ns Generic_ALU:AL\|Add0~8 4 COMB LCCOMB_X8_Y17_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.891 ns; Loc. = LCCOMB_X8_Y17_N10; Fanout = 2; COMB Node = 'Generic_ALU:AL\|Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Generic_ALU:AL|Add0~4 Generic_ALU:AL|Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.962 ns Generic_ALU:AL\|Add0~11 5 COMB LCCOMB_X8_Y17_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.962 ns; Loc. = LCCOMB_X8_Y17_N12; Fanout = 2; COMB Node = 'Generic_ALU:AL\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Generic_ALU:AL|Add0~8 Generic_ALU:AL|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.121 ns Generic_ALU:AL\|Add0~14 6 COMB LCCOMB_X8_Y17_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 8.121 ns; Loc. = LCCOMB_X8_Y17_N14; Fanout = 2; COMB Node = 'Generic_ALU:AL\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Generic_ALU:AL|Add0~11 Generic_ALU:AL|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.192 ns Generic_ALU:AL\|Add0~17 7 COMB LCCOMB_X8_Y17_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.192 ns; Loc. = LCCOMB_X8_Y17_N16; Fanout = 2; COMB Node = 'Generic_ALU:AL\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Generic_ALU:AL|Add0~14 Generic_ALU:AL|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.263 ns Generic_ALU:AL\|Add0~20 8 COMB LCCOMB_X8_Y17_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.263 ns; Loc. = LCCOMB_X8_Y17_N18; Fanout = 2; COMB Node = 'Generic_ALU:AL\|Add0~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Generic_ALU:AL|Add0~17 Generic_ALU:AL|Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.673 ns Generic_ALU:AL\|Add0~22 9 COMB LCCOMB_X8_Y17_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.673 ns; Loc. = LCCOMB_X8_Y17_N20; Fanout = 1; COMB Node = 'Generic_ALU:AL\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Generic_ALU:AL|Add0~20 Generic_ALU:AL|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.420 ns) 10.038 ns Generic_ALU:AL\|Mux1~1 10 COMB LCCOMB_X8_Y19_N28 1 " "Info: 10: + IC(0.945 ns) + CELL(0.420 ns) = 10.038 ns; Loc. = LCCOMB_X8_Y19_N28; Fanout = 1; COMB Node = 'Generic_ALU:AL\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.365 ns" { Generic_ALU:AL|Add0~22 Generic_ALU:AL|Mux1~1 } "NODE_NAME" } } { "Generic_ALU.vhd" "" { Text "M:/Lab2/Generic_ALU.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.271 ns) 10.933 ns Generic_ALU:AL\|Mux1~5 11 COMB LCCOMB_X7_Y19_N24 2 " "Info: 11: + IC(0.624 ns) + CELL(0.271 ns) = 10.933 ns; Loc. = LCCOMB_X7_Y19_N24; Fanout = 2; COMB Node = 'Generic_ALU:AL\|Mux1~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.895 ns" { Generic_ALU:AL|Mux1~1 Generic_ALU:AL|Mux1~5 } "NODE_NAME" } } { "Generic_ALU.vhd" "" { Text "M:/Lab2/Generic_ALU.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.416 ns) 12.318 ns Generic_ALU:AL\|Mux1~6 12 COMB LCCOMB_X11_Y18_N16 8 " "Info: 12: + IC(0.969 ns) + CELL(0.416 ns) = 12.318 ns; Loc. = LCCOMB_X11_Y18_N16; Fanout = 8; COMB Node = 'Generic_ALU:AL\|Mux1~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.385 ns" { Generic_ALU:AL|Mux1~5 Generic_ALU:AL|Mux1~6 } "NODE_NAME" } } { "Generic_ALU.vhd" "" { Text "M:/Lab2/Generic_ALU.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.141 ns) + CELL(0.438 ns) 16.897 ns Decoder_7_Segment:H3\|Mux2~0 13 COMB LCCOMB_X64_Y9_N16 1 " "Info: 13: + IC(4.141 ns) + CELL(0.438 ns) = 16.897 ns; Loc. = LCCOMB_X64_Y9_N16; Fanout = 1; COMB Node = 'Decoder_7_Segment:H3\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.579 ns" { Generic_ALU:AL|Mux1~6 Decoder_7_Segment:H3|Mux2~0 } "NODE_NAME" } } { "../Lab1/Decoder_7_Segment.vhd" "" { Text "M:/Lab1/Decoder_7_Segment.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(2.652 ns) 20.280 ns S3_o\[4\] 14 PIN PIN_Y25 0 " "Info: 14: + IC(0.731 ns) + CELL(2.652 ns) = 20.280 ns; Loc. = PIN_Y25; Fanout = 0; PIN Node = 'S3_o\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.383 ns" { Decoder_7_Segment:H3|Mux2~0 S3_o[4] } "NODE_NAME" } } { "ALU4B_ON_HARDWARE.vhd" "" { Text "M:/Lab2/ALU4B_ON_HARDWARE.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.538 ns ( 32.24 % ) " "Info: Total cell delay = 6.538 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.742 ns ( 67.76 % ) " "Info: Total interconnect delay = 13.742 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "20.280 ns" { sel_i[1] Generic_ALU:AL|Add0~2 Generic_ALU:AL|Add0~4 Generic_ALU:AL|Add0~8 Generic_ALU:AL|Add0~11 Generic_ALU:AL|Add0~14 Generic_ALU:AL|Add0~17 Generic_ALU:AL|Add0~20 Generic_ALU:AL|Add0~22 Generic_ALU:AL|Mux1~1 Generic_ALU:AL|Mux1~5 Generic_ALU:AL|Mux1~6 Decoder_7_Segment:H3|Mux2~0 S3_o[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "20.280 ns" { sel_i[1] {} sel_i[1]~combout {} Generic_ALU:AL|Add0~2 {} Generic_ALU:AL|Add0~4 {} Generic_ALU:AL|Add0~8 {} Generic_ALU:AL|Add0~11 {} Generic_ALU:AL|Add0~14 {} Generic_ALU:AL|Add0~17 {} Generic_ALU:AL|Add0~20 {} Generic_ALU:AL|Add0~22 {} Generic_ALU:AL|Mux1~1 {} Generic_ALU:AL|Mux1~5 {} Generic_ALU:AL|Mux1~6 {} Decoder_7_Segment:H3|Mux2~0 {} S3_o[4] {} } { 0.000ns 0.000ns 5.659ns 0.673ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.945ns 0.624ns 0.969ns 4.141ns 0.731ns } { 0.000ns 0.832ns 0.242ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.420ns 0.271ns 0.416ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4356 " "Info: Peak virtual memory: 4356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 17:26:35 2022 " "Info: Processing ended: Tue Nov 08 17:26:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
