<h1 align="center">Hi ğŸ‘‹, I'm Nathan Teshome</h1>
<h3 align="center">Computer Architecture, Accelerators & Systems @ MIT (Sophomore)</h3>

---

### ğŸ›  Iâ€™m currently working on  
- **[FlashFlow](https://github.com/nnt-git13/flashflow)** â€” GPU-optimized Transformer inference runtime (CUDA + Triton)
- **[riscv_quant.accel](https://github.com/nnt-git13/riscv_quant.accel)** â€” RISC-V Vector CPU + Monte-Carlo Quant Finance Accelerator (FPGA)

### ğŸŒ± Iâ€™m currently learning  
SystemVerilog Â· AXI4 Â· BRAM/URAM Â· CUDA kernels Â· Triton scheduling Â· compiler IR Â· PyTorch FX lowering Â· quant finance modeling

### ğŸ’¬ Ask me about  
GPU kernel fusion Â· memory tiling Â· attention kernels Â· RISC-V ISA extensions Â· RTL pipelines Â· MC engines Â· Verilator/Vivado Â· FX â†’ fused kernels

### ğŸ“« Contact  
**nnt@mit.edu**

---

## ğŸŒ Connect with me  
<p align="left">
  <a href="https://linkedin.com/in/nathan-teshome-84b675325" target="_blank">
    <img src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" height="35" width="45"/>
  </a>
</p>

---

## ğŸ›  Languages & Tools



### Core Languages
<p>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" width="50"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" width="50"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" width="50"/>
</p>

### GPU / ML / Systems
<p>
  <!-- CUDA Server Icon (100% safe) -->
  <img src="https://raw.githubusercontent.com/bigdata-mindstorms/visualization-icons/master/img/cuda.png" width="55"/>

  <!-- PyTorch -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/pytorch/pytorch-original.svg" width="50"/>

  <!-- Triton -->
  <img src="https://raw.githubusercontent.com/openai/triton/main/python/triton/logo.png" width="55"/>

  <!-- LLVM -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/llvm/llvm-original.svg" width="55"/>
</p>

### Hardware / RTL / FPGA
<p>
  <!-- Xilinx -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/xilinx/xilinx-original.svg" width="55"/>

  <!-- SystemVerilog (using Verilog icon from devicon, always works) -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/verilog/verilog-original.svg" width="55"/>

  <!-- RISC-V (from official RISC-V GitHub repo; does NOT break on GitHub) -->
  <img src="https://raw.githubusercontent.com/riscv/riscv-logo/master/SVG/RISCV-Logo.svg" width="65"/>

  <!-- KiCad -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/kicad/kicad-original.svg" width="55"/>

  <!-- Bash -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/bash/bash-original.svg" width="55"/>
</p>

### Backend / Data / Infra
<p>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/postgresql/postgresql-original.svg" width="50"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/pandas/pandas-original.svg" width="50"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/numpy/numpy-original.svg" width="50"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/git/git-original.svg" width="50"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" width="50"/>
</p>


---

# ğŸ“Š GitHub Stats  
<p>
  <img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=nnt-git13&show_icons=true&layout=compact&theme=vision-friendly-dark"/>
</p>

<br/><br/><br/>

<p>
  <img align="center" src="https://github-readme-stats.vercel.app/api?username=nnt-git13&show_icons=true&theme=vision-friendly-dark"/>
</p>

<p>
  <img align="center" src="https://github-readme-streak-stats.herokuapp.com/?user=nnt-git13&theme=vision-friendly-dark"/>
</p>
