- 18th IEEE International Symposium on High Performance Computer Architecture, HPCA 2012, New Orleans, LA, USA, 25-29 February, 2012.IEEE Computer Society 2012, ISBN 978-1-4673-0827-4

## Reliability

- [Jinho Suh](http://dblp2.uni-trier.de/pers/hd/s/Suh:Jinho), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali), [Michel Dubois](http://dblp2.uni-trier.de/pers/hd/d/Dubois:Michel):
  MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets. 3-14

- [Manu Awasthi](http://dblp2.uni-trier.de/pers/hd/a/Awasthi:Manu), [Manjunath Shevgoor](http://dblp2.uni-trier.de/pers/hd/s/Shevgoor:Manjunath), [Kshitij Sudan](http://dblp2.uni-trier.de/pers/hd/s/Sudan:Kshitij), [Bipin Rajendran](http://dblp2.uni-trier.de/pers/hd/r/Rajendran:Bipin), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Viji Srinivasan](http://dblp2.uni-trier.de/pers/hd/s/Srinivasan:Viji):
  **Efficient scrub mechanisms for error-prone emerging memories**. 15-26

- [Timothy N. Miller](http://dblp2.uni-trier.de/pers/hd/m/Miller:Timothy_N=), [Xiang Pan](http://dblp2.uni-trier.de/pers/hd/p/Pan:Xiang), [Renji Thomas](http://dblp2.uni-trier.de/pers/hd/t/Thomas:Renji), [Naser Sedaghati](http://dblp2.uni-trier.de/pers/hd/s/Sedaghati:Naser), [Radu Teodorescu](http://dblp2.uni-trier.de/pers/hd/t/Teodorescu:Radu):
  Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips. 27-38

## Memory Systems I

- [Niladrish Chatterjee](http://dblp2.uni-trier.de/pers/hd/c/Chatterjee:Niladrish), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  **Staged Reads: Mitigating the impact of DRAM writes on DRAM reads**. 41-52

- [Min Kyu Jeong](http://dblp2.uni-trier.de/pers/hd/j/Jeong:Min_Kyu), [Doe Hyun Yoon](http://dblp2.uni-trier.de/pers/hd/y/Yoon:Doe_Hyun), [Dam Sunwoo](http://dblp2.uni-trier.de/pers/hd/s/Sunwoo:Dam), [Mike Sullivan](http://dblp2.uni-trier.de/pers/hd/s/Sullivan:Mike), [Ikhwan Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Ikhwan), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  **Balancing DRAM locality and parallelism in shared memory CMP systems**. 53-64

- [Janani Mukundan](http://dblp2.uni-trier.de/pers/hd/m/Mukundan:Janani), [José F. Martínez](http://dblp2.uni-trier.de/pers/hd/m/Mart=iacute=nez:Jos=eacute=_F=):
  MORSE: Multi-objective reconfigurable self-optimizing memory scheduler. 65-76

## Heterogenous Architectures

- [Jacob Adriaens](http://dblp2.uni-trier.de/pers/hd/a/Adriaens:Jacob), [Katherine Compton](http://dblp2.uni-trier.de/pers/hd/c/Compton:Katherine), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung), [Michael J. Schulte](http://dblp2.uni-trier.de/pers/hd/s/Schulte:Michael_J=):
  The case for GPGPU spatial multitasking. 79-90

- [Jaekyu Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jaekyu), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon):
  **TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture**. 91-102

- [Yi Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Yi), [Ping Xiang](http://dblp2.uni-trier.de/pers/hd/x/Xiang:Ping), [Mike Mantor](http://dblp2.uni-trier.de/pers/hd/m/Mantor:Mike), [Huiyang Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Huiyang):
  CPU-assisted GPGPU on fused CPU-GPU architectures. 103-114

- [Jesse Benson](http://dblp2.uni-trier.de/pers/hd/b/Benson:Jesse), [Ryan Cofell](http://dblp2.uni-trier.de/pers/hd/c/Cofell:Ryan), [Chris Frericks](http://dblp2.uni-trier.de/pers/hd/f/Frericks:Chris), [Chen-Han Ho](http://dblp2.uni-trier.de/pers/hd/h/Ho:Chen=Han), [Venkatraman Govindaraju](http://dblp2.uni-trier.de/pers/hd/g/Govindaraju:Venkatraman), [Tony Nowatzki](http://dblp2.uni-trier.de/pers/hd/n/Nowatzki:Tony), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  Design, integration and implementation of the DySER hardware accelerator into OpenSPARC. 115-126

## Parallel Architectures

- [Daniel Sanchez](http://dblp2.uni-trier.de/pers/hd/s/Sanchez:Daniel), [Christos Kozyrakis](http://dblp2.uni-trier.de/pers/hd/k/Kozyrakis:Christos):
  **SCD: A scalable coherence directory with flexible sharer set encoding**. 129-140

- [Anurag Negi](http://dblp2.uni-trier.de/pers/hd/n/Negi:Anurag), [J. Rubén Titos Gil](http://dblp2.uni-trier.de/pers/hd/g/Gil:J=_Rub=eacute=n_Titos), [Manuel E. Acacio](http://dblp2.uni-trier.de/pers/hd/a/Acacio:Manuel_E=), [José M. García](http://dblp2.uni-trier.de/pers/hd/g/Garc=iacute=a_0001:Jos=eacute=_M=), [Per Stenström](http://dblp2.uni-trier.de/pers/hd/s/Stenstr=ouml=m:Per):
  π-TM: Pessimistic invalidation for scalable lazy hardware transactional memory. 141-152

- [Xuehai Qian](http://dblp2.uni-trier.de/pers/hd/q/Qian:Xuehai), [Benjamin Sahelices](http://dblp2.uni-trier.de/pers/hd/s/Sahelices:Benjamin), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  BulkSMT: Designing SMT processors for atomic-block execution. 153-164

- [Sheng Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Sheng), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Zhiying Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhiying):
  Supporting efficient collective communication in NoCs. 165-176

## Memory Systems and I/O

- [Yangyang Pan](http://dblp2.uni-trier.de/pers/hd/p/Pan:Yangyang), [Guiqiang Dong](http://dblp2.uni-trier.de/pers/hd/d/Dong:Guiqiang), [Qi Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Qi), [Tong Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang_0002:Tong):
  **Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications**. 179-188

- [Kevin T. Lim](http://dblp2.uni-trier.de/pers/hd/l/Lim:Kevin_T=), [Yoshio Turner](http://dblp2.uni-trier.de/pers/hd/t/Turner:Yoshio), [Jose Renato Santos](http://dblp2.uni-trier.de/pers/hd/s/Santos:Jose_Renato), [Alvin AuYoung](http://dblp2.uni-trier.de/pers/hd/a/AuYoung:Alvin), [Jichuan Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Jichuan), [Parthasarathy Ranganathan](http://dblp2.uni-trier.de/pers/hd/r/Ranganathan:Parthasarathy), [Thomas F. Wenisch](http://dblp2.uni-trier.de/pers/hd/w/Wenisch:Thomas_F=):
  System-level implications of disaggregated memory. 189-200

- [Lei Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Lei), [Bo Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Bo), [Youtao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Youtao), [Jun Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang_0002:Jun), [Bruce R. Childers](http://dblp2.uni-trier.de/pers/hd/c/Childers:Bruce_R=):
  **Improving write operations in MLC phase change memory**. 201-210

## Caches

- [Dyer Rolán](http://dblp2.uni-trier.de/pers/hd/r/Rol=aacute=n:Dyer), [Basilio B. Fraguela](http://dblp2.uni-trier.de/pers/hd/f/Fraguela:Basilio_B=), [Ramon Doallo](http://dblp2.uni-trier.de/pers/hd/d/Doallo:Ramon):
  **Adaptive Set-Granular Cooperative Caching**. 213-224

- [David Daly](http://dblp2.uni-trier.de/pers/hd/d/Daly:David), [Harold W. Cain](http://dblp2.uni-trier.de/pers/hd/c/Cain:Harold_W=):
  **Cache restoration for highly partitioned virtualized systems**. 225-234

- [Samira Manabi Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Samira_Manabi), [Zhe Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhe), [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=):
  **Decoupled dynamic cache segmentation**. 235-246

## Best Paper Session

- [Arun Raghavan](http://dblp2.uni-trier.de/pers/hd/r/Raghavan:Arun), [Yixin Luo](http://dblp2.uni-trier.de/pers/hd/l/Luo:Yixin), [Anuj Chandawalla](http://dblp2.uni-trier.de/pers/hd/c/Chandawalla:Anuj), [Marios C. Papaefthymiou](http://dblp2.uni-trier.de/pers/hd/p/Papaefthymiou:Marios_C=), [Kevin P. Pipe](http://dblp2.uni-trier.de/pers/hd/p/Pipe:Kevin_P=), [Thomas F. Wenisch](http://dblp2.uni-trier.de/pers/hd/w/Wenisch:Thomas_F=), [Milo M. K. Martin](http://dblp2.uni-trier.de/pers/hd/m/Martin:Milo_M=_K=):
  Computational sprinting. 249-260

- [John Sartori](http://dblp2.uni-trier.de/pers/hd/s/Sartori:John), [Ben Ahrens](http://dblp2.uni-trier.de/pers/hd/a/Ahrens:Ben), [Rakesh Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar_0002:Rakesh):
  Power balanced pipelines. 261-272

- [Steven J. Battle](http://dblp2.uni-trier.de/pers/hd/b/Battle:Steven_J=), [Andrew D. Hilton](http://dblp2.uni-trier.de/pers/hd/h/Hilton:Andrew_D=), [Mark Hempstead](http://dblp2.uni-trier.de/pers/hd/h/Hempstead:Mark), [Amir Roth](http://dblp2.uni-trier.de/pers/hd/r/Roth:Amir):
  Flexible register management using reference counting. 273-284

## Power and Energy

- [Guihai Yan](http://dblp2.uni-trier.de/pers/hd/y/Yan:Guihai), [Yingmin Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Yingmin), [Yinhe Han](http://dblp2.uni-trier.de/pers/hd/h/Han:Yinhe), [Xiaowei Li](http://dblp2.uni-trier.de/pers/hd/l/Li_0001:Xiaowei), [Minyi Guo](http://dblp2.uni-trier.de/pers/hd/g/Guo:Minyi), [Xiaoyao Liang](http://dblp2.uni-trier.de/pers/hd/l/Liang:Xiaoyao):
  AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture. 287-298

- [Raid Zuhair Ayoub](http://dblp2.uni-trier.de/pers/hd/a/Ayoub:Raid_Zuhair), [Rajib Nath](http://dblp2.uni-trier.de/pers/hd/n/Nath:Rajib), [Tajana Rosing](http://dblp2.uni-trier.de/pers/hd/r/Rosing:Tajana):
  JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers. 299-310

- [Karthik T. Sundararajan](http://dblp2.uni-trier.de/pers/hd/s/Sundararajan:Karthik_T=), [Vasileios Porpodas](http://dblp2.uni-trier.de/pers/hd/p/Porpodas:Vasileios), [Timothy M. Jones](http://dblp2.uni-trier.de/pers/hd/j/Jones:Timothy_M=), [Nigel P. Topham](http://dblp2.uni-trier.de/pers/hd/t/Topham:Nigel_P=), [Björn Franke](http://dblp2.uni-trier.de/pers/hd/f/Franke:Bj=ouml=rn):
  **Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs**. 311-322

- [Houman Homayoun](http://dblp2.uni-trier.de/pers/hd/h/Homayoun:Houman), [Vasileios Kontorinis](http://dblp2.uni-trier.de/pers/hd/k/Kontorinis:Vasileios), [Amirali Shayan](http://dblp2.uni-trier.de/pers/hd/s/Shayan:Amirali), [Ta-Wei Lin](http://dblp2.uni-trier.de/pers/hd/l/Lin:Ta=Wei), [Dean M. Tullsen](http://dblp2.uni-trier.de/pers/hd/t/Tullsen:Dean_M=):
  Dynamically heterogeneous cores through 3D resource pooling. 323-334

## Parallel Programming and Architectures

- [Cedomir Segulja](http://dblp2.uni-trier.de/pers/hd/s/Segulja:Cedomir), [Tarek S. Abdelrahman](http://dblp2.uni-trier.de/pers/hd/a/Abdelrahman:Tarek_S=):
  Architectural support for synchronization-free deterministic parallel programming. 337-348

- [Shanxiang Qi](http://dblp2.uni-trier.de/pers/hd/q/Qi:Shanxiang), [Norimasa Otsuki](http://dblp2.uni-trier.de/pers/hd/o/Otsuki:Norimasa), [Lois Orosa Nogueira](http://dblp2.uni-trier.de/pers/hd/n/Nogueira:Lois_Orosa), [Abdullah Muzahid](http://dblp2.uni-trier.de/pers/hd/m/Muzahid:Abdullah), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  Pacman: Tolerating asymmetric data races with unintrusive hardware. 349-360

- [Yuelu Duan](http://dblp2.uni-trier.de/pers/hd/d/Duan:Yuelu), [Xing Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Xing), [Wonsun Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Wonsun), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks. 361-372

- [Dan Lin](http://dblp2.uni-trier.de/pers/hd/l/Lin_0003:Dan), [Nigel Medforth](http://dblp2.uni-trier.de/pers/hd/m/Medforth:Nigel), [Kenneth S. Herdy](http://dblp2.uni-trier.de/pers/hd/h/Herdy:Kenneth_S=), [Arrvindh Shriraman](http://dblp2.uni-trier.de/pers/hd/s/Shriraman:Arrvindh), [Robert D. Cameron](http://dblp2.uni-trier.de/pers/hd/c/Cameron:Robert_D=):
  Parabix: Boosting the efficiency of text processing on commodity processors. 373-384

## Performance Modeling

- [Ganesh Balakrishnan](http://dblp2.uni-trier.de/pers/hd/b/Balakrishnan:Ganesh), [Yan Solihin](http://dblp2.uni-trier.de/pers/hd/s/Solihin:Yan):
  WEST: Cloning data cache behavior using Stochastic Traces. 387-398

- [Tianshi Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Tianshi), [Yunji Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yunji), [Qi Guo](http://dblp2.uni-trier.de/pers/hd/g/Guo:Qi), [Olivier Temam](http://dblp2.uni-trier.de/pers/hd/t/Temam:Olivier), [Yue Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Yue), [Weiwu Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Weiwu):
  Statistical performance comparisons of computers. 399-410

## Industrial Track

- [Valentina Salapura](http://dblp2.uni-trier.de/pers/hd/s/Salapura:Valentina), [Tejas Karkhanis](http://dblp2.uni-trier.de/pers/hd/k/Karkhanis:Tejas), [Priya Nagpurkar](http://dblp2.uni-trier.de/pers/hd/n/Nagpurkar:Priya), [José E. Moreira](http://dblp2.uni-trier.de/pers/hd/m/Moreira:Jos=eacute=_E=):
  Accelerating business analytics applications. 413-422
- [Augusto Vega](http://dblp2.uni-trier.de/pers/hd/v/Vega:Augusto), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Jeff H. Derby](http://dblp2.uni-trier.de/pers/hd/d/Derby:Jeff_H=), [Michele Franceschini](http://dblp2.uni-trier.de/pers/hd/f/Franceschini:Michele), [Charles Johnson](http://dblp2.uni-trier.de/pers/hd/j/Johnson:Charles), [Robert K. Montoye](http://dblp2.uni-trier.de/pers/hd/m/Montoye:Robert_K=):
  Architectural perspectives of future wireless base stations based on the IBM PowerEN processor. 423-432

## NoC

- [Nan Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Nan), [Daniel U. Becker](http://dblp2.uni-trier.de/pers/hd/b/Becker:Daniel_U=), [George Michelogiannakis](http://dblp2.uni-trier.de/pers/hd/m/Michelogiannakis:George), [William J. Dally](http://dblp2.uni-trier.de/pers/hd/d/Dally:William_J=):
  Network congestion avoidance through Speculative Reservation. 443-454

- [Jung Ho Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jung_Ho), [Sungwoo Choo](http://dblp2.uni-trier.de/pers/hd/c/Choo:Sungwoo), [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John):
  Network within a network approach to create a scalable high-radix router microarchitecture. 455-466

- [Sheng Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Sheng), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Zhiying Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhiying):
  Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip. 467-478