cocci_test_suite() {
	const struct dce120_hw_seq_reg_offsets cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 53 */[];
	struct dce120_hw_seq_reg_offsets {
		uint32_t crtc;
	} cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 49 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 262 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 255 */;
	struct dchub_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 198 */;
	struct dce_hwseq *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 197 */;
	enum pipe_gating_control cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 154 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 153 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 152 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 151 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c 150 */;
}
