
20220430_All_Sensors_Test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009aa4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a8  08009bb8  08009bb8  00019bb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a260  0800a260  000201f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a260  0800a260  000201f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a260  0800a260  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a260  0800a260  0001a260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a264  0800a264  0001a264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800a268  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  200001f8  0800a460  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200005c4  0800a460  000205c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fb1  00000000  00000000  00020221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002df5  00000000  00000000  000341d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  00036fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fb0  00000000  00000000  00038088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2b8  00000000  00000000  00039038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001466b  00000000  00000000  000532f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f8a0  00000000  00000000  0006795b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f71fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c24  00000000  00000000  000f7250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009b9c 	.word	0x08009b9c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	08009b9c 	.word	0x08009b9c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001b2:	2afd      	cmp	r2, #253	; 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	; 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	; 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_d2iz>:
 8000b74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b7c:	d215      	bcs.n	8000baa <__aeabi_d2iz+0x36>
 8000b7e:	d511      	bpl.n	8000ba4 <__aeabi_d2iz+0x30>
 8000b80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b88:	d912      	bls.n	8000bb0 <__aeabi_d2iz+0x3c>
 8000b8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9e:	bf18      	it	ne
 8000ba0:	4240      	negne	r0, r0
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d105      	bne.n	8000bbc <__aeabi_d2iz+0x48>
 8000bb0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb4:	bf08      	it	eq
 8000bb6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_d2uiz>:
 8000bc4:	004a      	lsls	r2, r1, #1
 8000bc6:	d211      	bcs.n	8000bec <__aeabi_d2uiz+0x28>
 8000bc8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bcc:	d211      	bcs.n	8000bf2 <__aeabi_d2uiz+0x2e>
 8000bce:	d50d      	bpl.n	8000bec <__aeabi_d2uiz+0x28>
 8000bd0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd8:	d40e      	bmi.n	8000bf8 <__aeabi_d2uiz+0x34>
 8000bda:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bea:	4770      	bx	lr
 8000bec:	f04f 0000 	mov.w	r0, #0
 8000bf0:	4770      	bx	lr
 8000bf2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf6:	d102      	bne.n	8000bfe <__aeabi_d2uiz+0x3a>
 8000bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bfc:	4770      	bx	lr
 8000bfe:	f04f 0000 	mov.w	r0, #0
 8000c02:	4770      	bx	lr

08000c04 <__aeabi_d2f>:
 8000c04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c0c:	bf24      	itt	cs
 8000c0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c16:	d90d      	bls.n	8000c34 <__aeabi_d2f+0x30>
 8000c18:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c2c:	bf08      	it	eq
 8000c2e:	f020 0001 	biceq.w	r0, r0, #1
 8000c32:	4770      	bx	lr
 8000c34:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c38:	d121      	bne.n	8000c7e <__aeabi_d2f+0x7a>
 8000c3a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3e:	bfbc      	itt	lt
 8000c40:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c44:	4770      	bxlt	lr
 8000c46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4e:	f1c2 0218 	rsb	r2, r2, #24
 8000c52:	f1c2 0c20 	rsb	ip, r2, #32
 8000c56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5e:	bf18      	it	ne
 8000c60:	f040 0001 	orrne.w	r0, r0, #1
 8000c64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c70:	ea40 000c 	orr.w	r0, r0, ip
 8000c74:	fa23 f302 	lsr.w	r3, r3, r2
 8000c78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c7c:	e7cc      	b.n	8000c18 <__aeabi_d2f+0x14>
 8000c7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c82:	d107      	bne.n	8000c94 <__aeabi_d2f+0x90>
 8000c84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c88:	bf1e      	ittt	ne
 8000c8a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c92:	4770      	bxne	lr
 8000c94:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_frsub>:
 8000ca4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ca8:	e002      	b.n	8000cb0 <__addsf3>
 8000caa:	bf00      	nop

08000cac <__aeabi_fsub>:
 8000cac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cb0 <__addsf3>:
 8000cb0:	0042      	lsls	r2, r0, #1
 8000cb2:	bf1f      	itttt	ne
 8000cb4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cb8:	ea92 0f03 	teqne	r2, r3
 8000cbc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cc0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc4:	d06a      	beq.n	8000d9c <__addsf3+0xec>
 8000cc6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cce:	bfc1      	itttt	gt
 8000cd0:	18d2      	addgt	r2, r2, r3
 8000cd2:	4041      	eorgt	r1, r0
 8000cd4:	4048      	eorgt	r0, r1
 8000cd6:	4041      	eorgt	r1, r0
 8000cd8:	bfb8      	it	lt
 8000cda:	425b      	neglt	r3, r3
 8000cdc:	2b19      	cmp	r3, #25
 8000cde:	bf88      	it	hi
 8000ce0:	4770      	bxhi	lr
 8000ce2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cee:	bf18      	it	ne
 8000cf0:	4240      	negne	r0, r0
 8000cf2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cf6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cfa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cfe:	bf18      	it	ne
 8000d00:	4249      	negne	r1, r1
 8000d02:	ea92 0f03 	teq	r2, r3
 8000d06:	d03f      	beq.n	8000d88 <__addsf3+0xd8>
 8000d08:	f1a2 0201 	sub.w	r2, r2, #1
 8000d0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000d10:	eb10 000c 	adds.w	r0, r0, ip
 8000d14:	f1c3 0320 	rsb	r3, r3, #32
 8000d18:	fa01 f103 	lsl.w	r1, r1, r3
 8000d1c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d20:	d502      	bpl.n	8000d28 <__addsf3+0x78>
 8000d22:	4249      	negs	r1, r1
 8000d24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d28:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d2c:	d313      	bcc.n	8000d56 <__addsf3+0xa6>
 8000d2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d32:	d306      	bcc.n	8000d42 <__addsf3+0x92>
 8000d34:	0840      	lsrs	r0, r0, #1
 8000d36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d3a:	f102 0201 	add.w	r2, r2, #1
 8000d3e:	2afe      	cmp	r2, #254	; 0xfe
 8000d40:	d251      	bcs.n	8000de6 <__addsf3+0x136>
 8000d42:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d4a:	bf08      	it	eq
 8000d4c:	f020 0001 	biceq.w	r0, r0, #1
 8000d50:	ea40 0003 	orr.w	r0, r0, r3
 8000d54:	4770      	bx	lr
 8000d56:	0049      	lsls	r1, r1, #1
 8000d58:	eb40 0000 	adc.w	r0, r0, r0
 8000d5c:	3a01      	subs	r2, #1
 8000d5e:	bf28      	it	cs
 8000d60:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d64:	d2ed      	bcs.n	8000d42 <__addsf3+0x92>
 8000d66:	fab0 fc80 	clz	ip, r0
 8000d6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d76:	bfaa      	itet	ge
 8000d78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d7c:	4252      	neglt	r2, r2
 8000d7e:	4318      	orrge	r0, r3
 8000d80:	bfbc      	itt	lt
 8000d82:	40d0      	lsrlt	r0, r2
 8000d84:	4318      	orrlt	r0, r3
 8000d86:	4770      	bx	lr
 8000d88:	f092 0f00 	teq	r2, #0
 8000d8c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d90:	bf06      	itte	eq
 8000d92:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d96:	3201      	addeq	r2, #1
 8000d98:	3b01      	subne	r3, #1
 8000d9a:	e7b5      	b.n	8000d08 <__addsf3+0x58>
 8000d9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da4:	bf18      	it	ne
 8000da6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000daa:	d021      	beq.n	8000df0 <__addsf3+0x140>
 8000dac:	ea92 0f03 	teq	r2, r3
 8000db0:	d004      	beq.n	8000dbc <__addsf3+0x10c>
 8000db2:	f092 0f00 	teq	r2, #0
 8000db6:	bf08      	it	eq
 8000db8:	4608      	moveq	r0, r1
 8000dba:	4770      	bx	lr
 8000dbc:	ea90 0f01 	teq	r0, r1
 8000dc0:	bf1c      	itt	ne
 8000dc2:	2000      	movne	r0, #0
 8000dc4:	4770      	bxne	lr
 8000dc6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dca:	d104      	bne.n	8000dd6 <__addsf3+0x126>
 8000dcc:	0040      	lsls	r0, r0, #1
 8000dce:	bf28      	it	cs
 8000dd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dda:	bf3c      	itt	cc
 8000ddc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000de0:	4770      	bxcc	lr
 8000de2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000de6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dee:	4770      	bx	lr
 8000df0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df4:	bf16      	itet	ne
 8000df6:	4608      	movne	r0, r1
 8000df8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dfc:	4601      	movne	r1, r0
 8000dfe:	0242      	lsls	r2, r0, #9
 8000e00:	bf06      	itte	eq
 8000e02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e06:	ea90 0f01 	teqeq	r0, r1
 8000e0a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e0e:	4770      	bx	lr

08000e10 <__aeabi_ui2f>:
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e004      	b.n	8000e20 <__aeabi_i2f+0x8>
 8000e16:	bf00      	nop

08000e18 <__aeabi_i2f>:
 8000e18:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e1c:	bf48      	it	mi
 8000e1e:	4240      	negmi	r0, r0
 8000e20:	ea5f 0c00 	movs.w	ip, r0
 8000e24:	bf08      	it	eq
 8000e26:	4770      	bxeq	lr
 8000e28:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e2c:	4601      	mov	r1, r0
 8000e2e:	f04f 0000 	mov.w	r0, #0
 8000e32:	e01c      	b.n	8000e6e <__aeabi_l2f+0x2a>

08000e34 <__aeabi_ul2f>:
 8000e34:	ea50 0201 	orrs.w	r2, r0, r1
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	e00a      	b.n	8000e58 <__aeabi_l2f+0x14>
 8000e42:	bf00      	nop

08000e44 <__aeabi_l2f>:
 8000e44:	ea50 0201 	orrs.w	r2, r0, r1
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e50:	d502      	bpl.n	8000e58 <__aeabi_l2f+0x14>
 8000e52:	4240      	negs	r0, r0
 8000e54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e58:	ea5f 0c01 	movs.w	ip, r1
 8000e5c:	bf02      	ittt	eq
 8000e5e:	4684      	moveq	ip, r0
 8000e60:	4601      	moveq	r1, r0
 8000e62:	2000      	moveq	r0, #0
 8000e64:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e68:	bf08      	it	eq
 8000e6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e6e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e72:	fabc f28c 	clz	r2, ip
 8000e76:	3a08      	subs	r2, #8
 8000e78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e7c:	db10      	blt.n	8000ea0 <__aeabi_l2f+0x5c>
 8000e7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e82:	4463      	add	r3, ip
 8000e84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e88:	f1c2 0220 	rsb	r2, r2, #32
 8000e8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e90:	fa20 f202 	lsr.w	r2, r0, r2
 8000e94:	eb43 0002 	adc.w	r0, r3, r2
 8000e98:	bf08      	it	eq
 8000e9a:	f020 0001 	biceq.w	r0, r0, #1
 8000e9e:	4770      	bx	lr
 8000ea0:	f102 0220 	add.w	r2, r2, #32
 8000ea4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea8:	f1c2 0220 	rsb	r2, r2, #32
 8000eac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb4:	eb43 0002 	adc.w	r0, r3, r2
 8000eb8:	bf08      	it	eq
 8000eba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ebe:	4770      	bx	lr

08000ec0 <__gesf2>:
 8000ec0:	f04f 3cff 	mov.w	ip, #4294967295
 8000ec4:	e006      	b.n	8000ed4 <__cmpsf2+0x4>
 8000ec6:	bf00      	nop

08000ec8 <__lesf2>:
 8000ec8:	f04f 0c01 	mov.w	ip, #1
 8000ecc:	e002      	b.n	8000ed4 <__cmpsf2+0x4>
 8000ece:	bf00      	nop

08000ed0 <__cmpsf2>:
 8000ed0:	f04f 0c01 	mov.w	ip, #1
 8000ed4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ed8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000edc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ee0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ee4:	bf18      	it	ne
 8000ee6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eea:	d011      	beq.n	8000f10 <__cmpsf2+0x40>
 8000eec:	b001      	add	sp, #4
 8000eee:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ef2:	bf18      	it	ne
 8000ef4:	ea90 0f01 	teqne	r0, r1
 8000ef8:	bf58      	it	pl
 8000efa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000efe:	bf88      	it	hi
 8000f00:	17c8      	asrhi	r0, r1, #31
 8000f02:	bf38      	it	cc
 8000f04:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f08:	bf18      	it	ne
 8000f0a:	f040 0001 	orrne.w	r0, r0, #1
 8000f0e:	4770      	bx	lr
 8000f10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f14:	d102      	bne.n	8000f1c <__cmpsf2+0x4c>
 8000f16:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f1a:	d105      	bne.n	8000f28 <__cmpsf2+0x58>
 8000f1c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f20:	d1e4      	bne.n	8000eec <__cmpsf2+0x1c>
 8000f22:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f26:	d0e1      	beq.n	8000eec <__cmpsf2+0x1c>
 8000f28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <__aeabi_cfrcmple>:
 8000f30:	4684      	mov	ip, r0
 8000f32:	4608      	mov	r0, r1
 8000f34:	4661      	mov	r1, ip
 8000f36:	e7ff      	b.n	8000f38 <__aeabi_cfcmpeq>

08000f38 <__aeabi_cfcmpeq>:
 8000f38:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f3a:	f7ff ffc9 	bl	8000ed0 <__cmpsf2>
 8000f3e:	2800      	cmp	r0, #0
 8000f40:	bf48      	it	mi
 8000f42:	f110 0f00 	cmnmi.w	r0, #0
 8000f46:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f48 <__aeabi_fcmpeq>:
 8000f48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f4c:	f7ff fff4 	bl	8000f38 <__aeabi_cfcmpeq>
 8000f50:	bf0c      	ite	eq
 8000f52:	2001      	moveq	r0, #1
 8000f54:	2000      	movne	r0, #0
 8000f56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5a:	bf00      	nop

08000f5c <__aeabi_fcmplt>:
 8000f5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f60:	f7ff ffea 	bl	8000f38 <__aeabi_cfcmpeq>
 8000f64:	bf34      	ite	cc
 8000f66:	2001      	movcc	r0, #1
 8000f68:	2000      	movcs	r0, #0
 8000f6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f6e:	bf00      	nop

08000f70 <__aeabi_fcmple>:
 8000f70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f74:	f7ff ffe0 	bl	8000f38 <__aeabi_cfcmpeq>
 8000f78:	bf94      	ite	ls
 8000f7a:	2001      	movls	r0, #1
 8000f7c:	2000      	movhi	r0, #0
 8000f7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f82:	bf00      	nop

08000f84 <__aeabi_fcmpge>:
 8000f84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f88:	f7ff ffd2 	bl	8000f30 <__aeabi_cfrcmple>
 8000f8c:	bf94      	ite	ls
 8000f8e:	2001      	movls	r0, #1
 8000f90:	2000      	movhi	r0, #0
 8000f92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f96:	bf00      	nop

08000f98 <__aeabi_fcmpgt>:
 8000f98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f9c:	f7ff ffc8 	bl	8000f30 <__aeabi_cfrcmple>
 8000fa0:	bf34      	ite	cc
 8000fa2:	2001      	movcc	r0, #1
 8000fa4:	2000      	movcs	r0, #0
 8000fa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000faa:	bf00      	nop

08000fac <__aeabi_d2lz>:
 8000fac:	b538      	push	{r3, r4, r5, lr}
 8000fae:	460c      	mov	r4, r1
 8000fb0:	4605      	mov	r5, r0
 8000fb2:	4621      	mov	r1, r4
 8000fb4:	4628      	mov	r0, r5
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f7ff fdb3 	bl	8000b24 <__aeabi_dcmplt>
 8000fbe:	b928      	cbnz	r0, 8000fcc <__aeabi_d2lz+0x20>
 8000fc0:	4628      	mov	r0, r5
 8000fc2:	4621      	mov	r1, r4
 8000fc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fc8:	f000 b80a 	b.w	8000fe0 <__aeabi_d2ulz>
 8000fcc:	4628      	mov	r0, r5
 8000fce:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000fd2:	f000 f805 	bl	8000fe0 <__aeabi_d2ulz>
 8000fd6:	4240      	negs	r0, r0
 8000fd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fdc:	bd38      	pop	{r3, r4, r5, pc}
 8000fde:	bf00      	nop

08000fe0 <__aeabi_d2ulz>:
 8000fe0:	b5d0      	push	{r4, r6, r7, lr}
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	4b0b      	ldr	r3, [pc, #44]	; (8001014 <__aeabi_d2ulz+0x34>)
 8000fe6:	4606      	mov	r6, r0
 8000fe8:	460f      	mov	r7, r1
 8000fea:	f7ff fb29 	bl	8000640 <__aeabi_dmul>
 8000fee:	f7ff fde9 	bl	8000bc4 <__aeabi_d2uiz>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	f7ff faaa 	bl	800054c <__aeabi_ui2d>
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	4b07      	ldr	r3, [pc, #28]	; (8001018 <__aeabi_d2ulz+0x38>)
 8000ffc:	f7ff fb20 	bl	8000640 <__aeabi_dmul>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	4630      	mov	r0, r6
 8001006:	4639      	mov	r1, r7
 8001008:	f7ff f962 	bl	80002d0 <__aeabi_dsub>
 800100c:	f7ff fdda 	bl	8000bc4 <__aeabi_d2uiz>
 8001010:	4621      	mov	r1, r4
 8001012:	bdd0      	pop	{r4, r6, r7, pc}
 8001014:	3df00000 	.word	0x3df00000
 8001018:	41f00000 	.word	0x41f00000

0800101c <resetBuffersIndexes>:
float yDiff = 0;



void resetBuffersIndexes(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
	indexBufferTX = 0;
 8001020:	4b04      	ldr	r3, [pc, #16]	; (8001034 <resetBuffersIndexes+0x18>)
 8001022:	2200      	movs	r2, #0
 8001024:	801a      	strh	r2, [r3, #0]
	indexBufferRX = 0;
 8001026:	4b04      	ldr	r3, [pc, #16]	; (8001038 <resetBuffersIndexes+0x1c>)
 8001028:	2200      	movs	r2, #0
 800102a:	801a      	strh	r2, [r3, #0]
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	20000216 	.word	0x20000216
 8001038:	20000214 	.word	0x20000214

0800103c <splitData>:

float splitData(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	indexTempArray = 0;
 8001040:	4b30      	ldr	r3, [pc, #192]	; (8001104 <splitData+0xc8>)
 8001042:	2200      	movs	r2, #0
 8001044:	801a      	strh	r2, [r3, #0]
	while(bufferRX[indexBufferRX] != ',' && bufferRX[indexBufferRX] != '!')
 8001046:	e01f      	b.n	8001088 <splitData+0x4c>
	{
		tempArray[indexTempArray] = bufferRX[indexBufferRX];
 8001048:	4b2f      	ldr	r3, [pc, #188]	; (8001108 <splitData+0xcc>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	4619      	mov	r1, r3
 800104e:	4b2d      	ldr	r3, [pc, #180]	; (8001104 <splitData+0xc8>)
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	461a      	mov	r2, r3
 8001054:	4b2d      	ldr	r3, [pc, #180]	; (800110c <splitData+0xd0>)
 8001056:	5c59      	ldrb	r1, [r3, r1]
 8001058:	4b2d      	ldr	r3, [pc, #180]	; (8001110 <splitData+0xd4>)
 800105a:	5499      	strb	r1, [r3, r2]
		if(bufferRX[indexBufferRX] == '.')
 800105c:	4b2a      	ldr	r3, [pc, #168]	; (8001108 <splitData+0xcc>)
 800105e:	881b      	ldrh	r3, [r3, #0]
 8001060:	461a      	mov	r2, r3
 8001062:	4b2a      	ldr	r3, [pc, #168]	; (800110c <splitData+0xd0>)
 8001064:	5c9b      	ldrb	r3, [r3, r2]
 8001066:	2b2e      	cmp	r3, #46	; 0x2e
 8001068:	d102      	bne.n	8001070 <splitData+0x34>
			checkInt = 0;
 800106a:	4b2a      	ldr	r3, [pc, #168]	; (8001114 <splitData+0xd8>)
 800106c:	2200      	movs	r2, #0
 800106e:	701a      	strb	r2, [r3, #0]
		indexTempArray++;
 8001070:	4b24      	ldr	r3, [pc, #144]	; (8001104 <splitData+0xc8>)
 8001072:	881b      	ldrh	r3, [r3, #0]
 8001074:	3301      	adds	r3, #1
 8001076:	b29a      	uxth	r2, r3
 8001078:	4b22      	ldr	r3, [pc, #136]	; (8001104 <splitData+0xc8>)
 800107a:	801a      	strh	r2, [r3, #0]
		indexBufferRX++;
 800107c:	4b22      	ldr	r3, [pc, #136]	; (8001108 <splitData+0xcc>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	b29a      	uxth	r2, r3
 8001084:	4b20      	ldr	r3, [pc, #128]	; (8001108 <splitData+0xcc>)
 8001086:	801a      	strh	r2, [r3, #0]
	while(bufferRX[indexBufferRX] != ',' && bufferRX[indexBufferRX] != '!')
 8001088:	4b1f      	ldr	r3, [pc, #124]	; (8001108 <splitData+0xcc>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	461a      	mov	r2, r3
 800108e:	4b1f      	ldr	r3, [pc, #124]	; (800110c <splitData+0xd0>)
 8001090:	5c9b      	ldrb	r3, [r3, r2]
 8001092:	2b2c      	cmp	r3, #44	; 0x2c
 8001094:	d006      	beq.n	80010a4 <splitData+0x68>
 8001096:	4b1c      	ldr	r3, [pc, #112]	; (8001108 <splitData+0xcc>)
 8001098:	881b      	ldrh	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	4b1b      	ldr	r3, [pc, #108]	; (800110c <splitData+0xd0>)
 800109e:	5c9b      	ldrb	r3, [r3, r2]
 80010a0:	2b21      	cmp	r3, #33	; 0x21
 80010a2:	d1d1      	bne.n	8001048 <splitData+0xc>
	}
	if(checkInt == 1) tempArray[indexTempArray] = '.';
 80010a4:	4b1b      	ldr	r3, [pc, #108]	; (8001114 <splitData+0xd8>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d105      	bne.n	80010b8 <splitData+0x7c>
 80010ac:	4b15      	ldr	r3, [pc, #84]	; (8001104 <splitData+0xc8>)
 80010ae:	881b      	ldrh	r3, [r3, #0]
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b17      	ldr	r3, [pc, #92]	; (8001110 <splitData+0xd4>)
 80010b4:	212e      	movs	r1, #46	; 0x2e
 80010b6:	5499      	strb	r1, [r3, r2]
	checkInt = 1;
 80010b8:	4b16      	ldr	r3, [pc, #88]	; (8001114 <splitData+0xd8>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	701a      	strb	r2, [r3, #0]
	splitValue = atof(tempArray);
 80010be:	4814      	ldr	r0, [pc, #80]	; (8001110 <splitData+0xd4>)
 80010c0:	f003 fe94 	bl	8004dec <atof>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4610      	mov	r0, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	f7ff fd9a 	bl	8000c04 <__aeabi_d2f>
 80010d0:	4603      	mov	r3, r0
 80010d2:	4a11      	ldr	r2, [pc, #68]	; (8001118 <splitData+0xdc>)
 80010d4:	6013      	str	r3, [r2, #0]
	for(globalIndex = 0; globalIndex < 20; globalIndex++)
 80010d6:	4b11      	ldr	r3, [pc, #68]	; (800111c <splitData+0xe0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	e009      	b.n	80010f2 <splitData+0xb6>
		tempArray[globalIndex] = '0';
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <splitData+0xe0>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a0b      	ldr	r2, [pc, #44]	; (8001110 <splitData+0xd4>)
 80010e4:	2130      	movs	r1, #48	; 0x30
 80010e6:	54d1      	strb	r1, [r2, r3]
	for(globalIndex = 0; globalIndex < 20; globalIndex++)
 80010e8:	4b0c      	ldr	r3, [pc, #48]	; (800111c <splitData+0xe0>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	3301      	adds	r3, #1
 80010ee:	4a0b      	ldr	r2, [pc, #44]	; (800111c <splitData+0xe0>)
 80010f0:	6013      	str	r3, [r2, #0]
 80010f2:	4b0a      	ldr	r3, [pc, #40]	; (800111c <splitData+0xe0>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2b13      	cmp	r3, #19
 80010f8:	ddf1      	ble.n	80010de <splitData+0xa2>
	return splitValue;
 80010fa:	4b07      	ldr	r3, [pc, #28]	; (8001118 <splitData+0xdc>)
 80010fc:	681b      	ldr	r3, [r3, #0]
}
 80010fe:	4618      	mov	r0, r3
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000218 	.word	0x20000218
 8001108:	20000214 	.word	0x20000214
 800110c:	2000029c 	.word	0x2000029c
 8001110:	20000000 	.word	0x20000000
 8001114:	20000014 	.word	0x20000014
 8001118:	20000264 	.word	0x20000264
 800111c:	20000298 	.word	0x20000298

08001120 <getNeighborData>:

void getNeighborData(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	// Get longitude
	neighbor.longitude = splitData();
 8001124:	f7ff ff8a 	bl	800103c <splitData>
 8001128:	4603      	mov	r3, r0
 800112a:	4a28      	ldr	r2, [pc, #160]	; (80011cc <getNeighborData+0xac>)
 800112c:	6013      	str	r3, [r2, #0]

	// Get latitude
	indexBufferRX++;
 800112e:	4b28      	ldr	r3, [pc, #160]	; (80011d0 <getNeighborData+0xb0>)
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	3301      	adds	r3, #1
 8001134:	b29a      	uxth	r2, r3
 8001136:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <getNeighborData+0xb0>)
 8001138:	801a      	strh	r2, [r3, #0]
	neighbor.latitude = splitData();
 800113a:	f7ff ff7f 	bl	800103c <splitData>
 800113e:	4603      	mov	r3, r0
 8001140:	4a22      	ldr	r2, [pc, #136]	; (80011cc <getNeighborData+0xac>)
 8001142:	6053      	str	r3, [r2, #4]

	// Get speed
	indexBufferRX++;
 8001144:	4b22      	ldr	r3, [pc, #136]	; (80011d0 <getNeighborData+0xb0>)
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	3301      	adds	r3, #1
 800114a:	b29a      	uxth	r2, r3
 800114c:	4b20      	ldr	r3, [pc, #128]	; (80011d0 <getNeighborData+0xb0>)
 800114e:	801a      	strh	r2, [r3, #0]
	neighbor.speed = splitData();
 8001150:	f7ff ff74 	bl	800103c <splitData>
 8001154:	4603      	mov	r3, r0
 8001156:	4a1d      	ldr	r2, [pc, #116]	; (80011cc <getNeighborData+0xac>)
 8001158:	6093      	str	r3, [r2, #8]

	// Get Ax
	indexBufferRX++;
 800115a:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <getNeighborData+0xb0>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	3301      	adds	r3, #1
 8001160:	b29a      	uxth	r2, r3
 8001162:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <getNeighborData+0xb0>)
 8001164:	801a      	strh	r2, [r3, #0]
	neighbor.Ax = splitData();
 8001166:	f7ff ff69 	bl	800103c <splitData>
 800116a:	4603      	mov	r3, r0
 800116c:	4a17      	ldr	r2, [pc, #92]	; (80011cc <getNeighborData+0xac>)
 800116e:	60d3      	str	r3, [r2, #12]

	// Get Ay
	indexBufferRX++;
 8001170:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <getNeighborData+0xb0>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	3301      	adds	r3, #1
 8001176:	b29a      	uxth	r2, r3
 8001178:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <getNeighborData+0xb0>)
 800117a:	801a      	strh	r2, [r3, #0]
	neighbor.Ay = splitData();
 800117c:	f7ff ff5e 	bl	800103c <splitData>
 8001180:	4603      	mov	r3, r0
 8001182:	4a12      	ldr	r2, [pc, #72]	; (80011cc <getNeighborData+0xac>)
 8001184:	6113      	str	r3, [r2, #16]

	// Get Angle
	indexBufferRX++;
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <getNeighborData+0xb0>)
 8001188:	881b      	ldrh	r3, [r3, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	b29a      	uxth	r2, r3
 800118e:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <getNeighborData+0xb0>)
 8001190:	801a      	strh	r2, [r3, #0]
	neighbor.angle = splitData();
 8001192:	f7ff ff53 	bl	800103c <splitData>
 8001196:	4603      	mov	r3, r0
 8001198:	4a0c      	ldr	r2, [pc, #48]	; (80011cc <getNeighborData+0xac>)
 800119a:	6153      	str	r3, [r2, #20]

	// Get Vx
	indexBufferRX++;
 800119c:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <getNeighborData+0xb0>)
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	b29a      	uxth	r2, r3
 80011a4:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <getNeighborData+0xb0>)
 80011a6:	801a      	strh	r2, [r3, #0]
	neighbor.Vx = splitData();
 80011a8:	f7ff ff48 	bl	800103c <splitData>
 80011ac:	4603      	mov	r3, r0
 80011ae:	4a07      	ldr	r2, [pc, #28]	; (80011cc <getNeighborData+0xac>)
 80011b0:	6193      	str	r3, [r2, #24]

	// Get Vy
	indexBufferRX++;
 80011b2:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <getNeighborData+0xb0>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	3301      	adds	r3, #1
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <getNeighborData+0xb0>)
 80011bc:	801a      	strh	r2, [r3, #0]
	neighbor.Vy = splitData();
 80011be:	f7ff ff3d 	bl	800103c <splitData>
 80011c2:	4603      	mov	r3, r0
 80011c4:	4a01      	ldr	r2, [pc, #4]	; (80011cc <getNeighborData+0xac>)
 80011c6:	61d3      	str	r3, [r2, #28]
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000268 	.word	0x20000268
 80011d0:	20000214 	.word	0x20000214
 80011d4:	00000000 	.word	0x00000000

080011d8 <getCarData>:

// ToDo: Linking these variables with sensors
void getCarData(void)
{
 80011d8:	b5b0      	push	{r4, r5, r7, lr}
 80011da:	af00      	add	r7, sp, #0
	car.longitude = 29.543256;
 80011dc:	4b46      	ldr	r3, [pc, #280]	; (80012f8 <getCarData+0x120>)
 80011de:	4a47      	ldr	r2, [pc, #284]	; (80012fc <getCarData+0x124>)
 80011e0:	601a      	str	r2, [r3, #0]
	car.latitude  = 30.002323;
 80011e2:	4b45      	ldr	r3, [pc, #276]	; (80012f8 <getCarData+0x120>)
 80011e4:	4a46      	ldr	r2, [pc, #280]	; (8001300 <getCarData+0x128>)
 80011e6:	605a      	str	r2, [r3, #4]
	if(hrotary.RPM <= 300)
 80011e8:	4b46      	ldr	r3, [pc, #280]	; (8001304 <getCarData+0x12c>)
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80011f0:	d807      	bhi.n	8001202 <getCarData+0x2a>
		car.speed     = (float) hrotary.RPM;
 80011f2:	4b44      	ldr	r3, [pc, #272]	; (8001304 <getCarData+0x12c>)
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fe0a 	bl	8000e10 <__aeabi_ui2f>
 80011fc:	4603      	mov	r3, r0
 80011fe:	4a3e      	ldr	r2, [pc, #248]	; (80012f8 <getCarData+0x120>)
 8001200:	6093      	str	r3, [r2, #8]
	car.Ax        = (float) himu.Ax;
 8001202:	4b41      	ldr	r3, [pc, #260]	; (8001308 <getCarData+0x130>)
 8001204:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f7ff fcfa 	bl	8000c04 <__aeabi_d2f>
 8001210:	4603      	mov	r3, r0
 8001212:	4a39      	ldr	r2, [pc, #228]	; (80012f8 <getCarData+0x120>)
 8001214:	60d3      	str	r3, [r2, #12]
	car.Ay        = (float) himu.Ay;
 8001216:	4b3c      	ldr	r3, [pc, #240]	; (8001308 <getCarData+0x130>)
 8001218:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800121c:	4610      	mov	r0, r2
 800121e:	4619      	mov	r1, r3
 8001220:	f7ff fcf0 	bl	8000c04 <__aeabi_d2f>
 8001224:	4603      	mov	r3, r0
 8001226:	4a34      	ldr	r2, [pc, #208]	; (80012f8 <getCarData+0x120>)
 8001228:	6113      	str	r3, [r2, #16]
	car.angle     = 30.001001;
 800122a:	4b33      	ldr	r3, [pc, #204]	; (80012f8 <getCarData+0x120>)
 800122c:	4a37      	ldr	r2, [pc, #220]	; (800130c <getCarData+0x134>)
 800122e:	615a      	str	r2, [r3, #20]
	car.Vx        = car.speed * (sin((car.angle *PI)/180));
 8001230:	4b31      	ldr	r3, [pc, #196]	; (80012f8 <getCarData+0x120>)
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f9ab 	bl	8000590 <__aeabi_f2d>
 800123a:	4604      	mov	r4, r0
 800123c:	460d      	mov	r5, r1
 800123e:	4b2e      	ldr	r3, [pc, #184]	; (80012f8 <getCarData+0x120>)
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f9a4 	bl	8000590 <__aeabi_f2d>
 8001248:	a329      	add	r3, pc, #164	; (adr r3, 80012f0 <getCarData+0x118>)
 800124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124e:	f7ff f9f7 	bl	8000640 <__aeabi_dmul>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	4610      	mov	r0, r2
 8001258:	4619      	mov	r1, r3
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	4b2c      	ldr	r3, [pc, #176]	; (8001310 <getCarData+0x138>)
 8001260:	f7ff fb18 	bl	8000894 <__aeabi_ddiv>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4610      	mov	r0, r2
 800126a:	4619      	mov	r1, r3
 800126c:	f007 fc94 	bl	8008b98 <sin>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	4620      	mov	r0, r4
 8001276:	4629      	mov	r1, r5
 8001278:	f7ff f9e2 	bl	8000640 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fcbe 	bl	8000c04 <__aeabi_d2f>
 8001288:	4603      	mov	r3, r0
 800128a:	4a1b      	ldr	r2, [pc, #108]	; (80012f8 <getCarData+0x120>)
 800128c:	6193      	str	r3, [r2, #24]
	car.Vy        = car.speed * (cos((car.angle *PI)/180));
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <getCarData+0x120>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff f97c 	bl	8000590 <__aeabi_f2d>
 8001298:	4604      	mov	r4, r0
 800129a:	460d      	mov	r5, r1
 800129c:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <getCarData+0x120>)
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff f975 	bl	8000590 <__aeabi_f2d>
 80012a6:	a312      	add	r3, pc, #72	; (adr r3, 80012f0 <getCarData+0x118>)
 80012a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ac:	f7ff f9c8 	bl	8000640 <__aeabi_dmul>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4610      	mov	r0, r2
 80012b6:	4619      	mov	r1, r3
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	4b14      	ldr	r3, [pc, #80]	; (8001310 <getCarData+0x138>)
 80012be:	f7ff fae9 	bl	8000894 <__aeabi_ddiv>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	f007 fc23 	bl	8008b14 <cos>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	4620      	mov	r0, r4
 80012d4:	4629      	mov	r1, r5
 80012d6:	f7ff f9b3 	bl	8000640 <__aeabi_dmul>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4610      	mov	r0, r2
 80012e0:	4619      	mov	r1, r3
 80012e2:	f7ff fc8f 	bl	8000c04 <__aeabi_d2f>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4a03      	ldr	r2, [pc, #12]	; (80012f8 <getCarData+0x120>)
 80012ea:	61d3      	str	r3, [r2, #28]
}
 80012ec:	bf00      	nop
 80012ee:	bdb0      	pop	{r4, r5, r7, pc}
 80012f0:	53c8d4f1 	.word	0x53c8d4f1
 80012f4:	400921fb 	.word	0x400921fb
 80012f8:	20000234 	.word	0x20000234
 80012fc:	41ec5897 	.word	0x41ec5897
 8001300:	41f004c2 	.word	0x41f004c2
 8001304:	20000490 	.word	0x20000490
 8001308:	200003b8 	.word	0x200003b8
 800130c:	41f0020d 	.word	0x41f0020d
 8001310:	40668000 	.word	0x40668000

08001314 <getAbsolute>:

float getAbsolute(float val)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	if(val < 0) val *= -1;
 800131c:	f04f 0100 	mov.w	r1, #0
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff fe1b 	bl	8000f5c <__aeabi_fcmplt>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <getAbsolute+0x20>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001332:	607b      	str	r3, [r7, #4]
	return val;
 8001334:	687b      	ldr	r3, [r7, #4]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <sendWarning>:

void sendWarning(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
	bufferTX[indexBufferTX++] = 'M';
 8001344:	4b33      	ldr	r3, [pc, #204]	; (8001414 <sendWarning+0xd4>)
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	1c5a      	adds	r2, r3, #1
 800134a:	b291      	uxth	r1, r2
 800134c:	4a31      	ldr	r2, [pc, #196]	; (8001414 <sendWarning+0xd4>)
 800134e:	8011      	strh	r1, [r2, #0]
 8001350:	461a      	mov	r2, r3
 8001352:	4b31      	ldr	r3, [pc, #196]	; (8001418 <sendWarning+0xd8>)
 8001354:	214d      	movs	r1, #77	; 0x4d
 8001356:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = ':';
 8001358:	4b2e      	ldr	r3, [pc, #184]	; (8001414 <sendWarning+0xd4>)
 800135a:	881b      	ldrh	r3, [r3, #0]
 800135c:	1c5a      	adds	r2, r3, #1
 800135e:	b291      	uxth	r1, r2
 8001360:	4a2c      	ldr	r2, [pc, #176]	; (8001414 <sendWarning+0xd4>)
 8001362:	8011      	strh	r1, [r2, #0]
 8001364:	461a      	mov	r2, r3
 8001366:	4b2c      	ldr	r3, [pc, #176]	; (8001418 <sendWarning+0xd8>)
 8001368:	213a      	movs	r1, #58	; 0x3a
 800136a:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = 'W';
 800136c:	4b29      	ldr	r3, [pc, #164]	; (8001414 <sendWarning+0xd4>)
 800136e:	881b      	ldrh	r3, [r3, #0]
 8001370:	1c5a      	adds	r2, r3, #1
 8001372:	b291      	uxth	r1, r2
 8001374:	4a27      	ldr	r2, [pc, #156]	; (8001414 <sendWarning+0xd4>)
 8001376:	8011      	strh	r1, [r2, #0]
 8001378:	461a      	mov	r2, r3
 800137a:	4b27      	ldr	r3, [pc, #156]	; (8001418 <sendWarning+0xd8>)
 800137c:	2157      	movs	r1, #87	; 0x57
 800137e:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = 'a';
 8001380:	4b24      	ldr	r3, [pc, #144]	; (8001414 <sendWarning+0xd4>)
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	1c5a      	adds	r2, r3, #1
 8001386:	b291      	uxth	r1, r2
 8001388:	4a22      	ldr	r2, [pc, #136]	; (8001414 <sendWarning+0xd4>)
 800138a:	8011      	strh	r1, [r2, #0]
 800138c:	461a      	mov	r2, r3
 800138e:	4b22      	ldr	r3, [pc, #136]	; (8001418 <sendWarning+0xd8>)
 8001390:	2161      	movs	r1, #97	; 0x61
 8001392:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = 'r';
 8001394:	4b1f      	ldr	r3, [pc, #124]	; (8001414 <sendWarning+0xd4>)
 8001396:	881b      	ldrh	r3, [r3, #0]
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	b291      	uxth	r1, r2
 800139c:	4a1d      	ldr	r2, [pc, #116]	; (8001414 <sendWarning+0xd4>)
 800139e:	8011      	strh	r1, [r2, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <sendWarning+0xd8>)
 80013a4:	2172      	movs	r1, #114	; 0x72
 80013a6:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = 'n';
 80013a8:	4b1a      	ldr	r3, [pc, #104]	; (8001414 <sendWarning+0xd4>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	1c5a      	adds	r2, r3, #1
 80013ae:	b291      	uxth	r1, r2
 80013b0:	4a18      	ldr	r2, [pc, #96]	; (8001414 <sendWarning+0xd4>)
 80013b2:	8011      	strh	r1, [r2, #0]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b18      	ldr	r3, [pc, #96]	; (8001418 <sendWarning+0xd8>)
 80013b8:	216e      	movs	r1, #110	; 0x6e
 80013ba:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = 'i';
 80013bc:	4b15      	ldr	r3, [pc, #84]	; (8001414 <sendWarning+0xd4>)
 80013be:	881b      	ldrh	r3, [r3, #0]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	b291      	uxth	r1, r2
 80013c4:	4a13      	ldr	r2, [pc, #76]	; (8001414 <sendWarning+0xd4>)
 80013c6:	8011      	strh	r1, [r2, #0]
 80013c8:	461a      	mov	r2, r3
 80013ca:	4b13      	ldr	r3, [pc, #76]	; (8001418 <sendWarning+0xd8>)
 80013cc:	2169      	movs	r1, #105	; 0x69
 80013ce:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = 'n';
 80013d0:	4b10      	ldr	r3, [pc, #64]	; (8001414 <sendWarning+0xd4>)
 80013d2:	881b      	ldrh	r3, [r3, #0]
 80013d4:	1c5a      	adds	r2, r3, #1
 80013d6:	b291      	uxth	r1, r2
 80013d8:	4a0e      	ldr	r2, [pc, #56]	; (8001414 <sendWarning+0xd4>)
 80013da:	8011      	strh	r1, [r2, #0]
 80013dc:	461a      	mov	r2, r3
 80013de:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <sendWarning+0xd8>)
 80013e0:	216e      	movs	r1, #110	; 0x6e
 80013e2:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = 'g';
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <sendWarning+0xd4>)
 80013e6:	881b      	ldrh	r3, [r3, #0]
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	b291      	uxth	r1, r2
 80013ec:	4a09      	ldr	r2, [pc, #36]	; (8001414 <sendWarning+0xd4>)
 80013ee:	8011      	strh	r1, [r2, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <sendWarning+0xd8>)
 80013f4:	2167      	movs	r1, #103	; 0x67
 80013f6:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = '?';
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <sendWarning+0xd4>)
 80013fa:	881b      	ldrh	r3, [r3, #0]
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	b291      	uxth	r1, r2
 8001400:	4a04      	ldr	r2, [pc, #16]	; (8001414 <sendWarning+0xd4>)
 8001402:	8011      	strh	r1, [r2, #0]
 8001404:	461a      	mov	r2, r3
 8001406:	4b04      	ldr	r3, [pc, #16]	; (8001418 <sendWarning+0xd8>)
 8001408:	213f      	movs	r1, #63	; 0x3f
 800140a:	5499      	strb	r1, [r3, r2]
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	20000216 	.word	0x20000216
 8001418:	20000300 	.word	0x20000300

0800141c <analysis>:

void analysis(void)
{
 800141c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001420:	af00      	add	r7, sp, #0
	for(t = 0; t < 10; t++)
 8001422:	4b02      	ldr	r3, [pc, #8]	; (800142c <analysis+0x10>)
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]
 8001428:	e19f      	b.n	800176a <analysis+0x34e>
 800142a:	bf00      	nop
 800142c:	2000021a 	.word	0x2000021a
	{
		// Car analysis
		car.dx = car.Vx * t + .5 * car.Ax * t * t;
 8001430:	4bb7      	ldr	r3, [pc, #732]	; (8001710 <analysis+0x2f4>)
 8001432:	699c      	ldr	r4, [r3, #24]
 8001434:	4bb7      	ldr	r3, [pc, #732]	; (8001714 <analysis+0x2f8>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff fced 	bl	8000e18 <__aeabi_i2f>
 800143e:	4603      	mov	r3, r0
 8001440:	4619      	mov	r1, r3
 8001442:	4620      	mov	r0, r4
 8001444:	f7fe fe8c 	bl	8000160 <__aeabi_fmul>
 8001448:	4603      	mov	r3, r0
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff f8a0 	bl	8000590 <__aeabi_f2d>
 8001450:	4604      	mov	r4, r0
 8001452:	460d      	mov	r5, r1
 8001454:	4bae      	ldr	r3, [pc, #696]	; (8001710 <analysis+0x2f4>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f899 	bl	8000590 <__aeabi_f2d>
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	4bad      	ldr	r3, [pc, #692]	; (8001718 <analysis+0x2fc>)
 8001464:	f7ff f8ec 	bl	8000640 <__aeabi_dmul>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	4690      	mov	r8, r2
 800146e:	4699      	mov	r9, r3
 8001470:	4ba8      	ldr	r3, [pc, #672]	; (8001714 <analysis+0x2f8>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff f879 	bl	800056c <__aeabi_i2d>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	4640      	mov	r0, r8
 8001480:	4649      	mov	r1, r9
 8001482:	f7ff f8dd 	bl	8000640 <__aeabi_dmul>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4690      	mov	r8, r2
 800148c:	4699      	mov	r9, r3
 800148e:	4ba1      	ldr	r3, [pc, #644]	; (8001714 <analysis+0x2f8>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff f86a 	bl	800056c <__aeabi_i2d>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	4640      	mov	r0, r8
 800149e:	4649      	mov	r1, r9
 80014a0:	f7ff f8ce 	bl	8000640 <__aeabi_dmul>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4620      	mov	r0, r4
 80014aa:	4629      	mov	r1, r5
 80014ac:	f7fe ff12 	bl	80002d4 <__adddf3>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4610      	mov	r0, r2
 80014b6:	4619      	mov	r1, r3
 80014b8:	f7ff fba4 	bl	8000c04 <__aeabi_d2f>
 80014bc:	4603      	mov	r3, r0
 80014be:	4a94      	ldr	r2, [pc, #592]	; (8001710 <analysis+0x2f4>)
 80014c0:	6213      	str	r3, [r2, #32]
		car.dy = car.Vy * t + .5 * car.Ay * t * t;
 80014c2:	4b93      	ldr	r3, [pc, #588]	; (8001710 <analysis+0x2f4>)
 80014c4:	69dc      	ldr	r4, [r3, #28]
 80014c6:	4b93      	ldr	r3, [pc, #588]	; (8001714 <analysis+0x2f8>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff fca4 	bl	8000e18 <__aeabi_i2f>
 80014d0:	4603      	mov	r3, r0
 80014d2:	4619      	mov	r1, r3
 80014d4:	4620      	mov	r0, r4
 80014d6:	f7fe fe43 	bl	8000160 <__aeabi_fmul>
 80014da:	4603      	mov	r3, r0
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f857 	bl	8000590 <__aeabi_f2d>
 80014e2:	4604      	mov	r4, r0
 80014e4:	460d      	mov	r5, r1
 80014e6:	4b8a      	ldr	r3, [pc, #552]	; (8001710 <analysis+0x2f4>)
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff f850 	bl	8000590 <__aeabi_f2d>
 80014f0:	f04f 0200 	mov.w	r2, #0
 80014f4:	4b88      	ldr	r3, [pc, #544]	; (8001718 <analysis+0x2fc>)
 80014f6:	f7ff f8a3 	bl	8000640 <__aeabi_dmul>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4690      	mov	r8, r2
 8001500:	4699      	mov	r9, r3
 8001502:	4b84      	ldr	r3, [pc, #528]	; (8001714 <analysis+0x2f8>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f830 	bl	800056c <__aeabi_i2d>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4640      	mov	r0, r8
 8001512:	4649      	mov	r1, r9
 8001514:	f7ff f894 	bl	8000640 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4690      	mov	r8, r2
 800151e:	4699      	mov	r9, r3
 8001520:	4b7c      	ldr	r3, [pc, #496]	; (8001714 <analysis+0x2f8>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff f821 	bl	800056c <__aeabi_i2d>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4640      	mov	r0, r8
 8001530:	4649      	mov	r1, r9
 8001532:	f7ff f885 	bl	8000640 <__aeabi_dmul>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4620      	mov	r0, r4
 800153c:	4629      	mov	r1, r5
 800153e:	f7fe fec9 	bl	80002d4 <__adddf3>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4610      	mov	r0, r2
 8001548:	4619      	mov	r1, r3
 800154a:	f7ff fb5b 	bl	8000c04 <__aeabi_d2f>
 800154e:	4603      	mov	r3, r0
 8001550:	4a6f      	ldr	r2, [pc, #444]	; (8001710 <analysis+0x2f4>)
 8001552:	6253      	str	r3, [r2, #36]	; 0x24

		// Neighbor analysis
		neighbor.dx = neighbor.Vx * t + .5 * neighbor.Ax * t * t;
 8001554:	4b71      	ldr	r3, [pc, #452]	; (800171c <analysis+0x300>)
 8001556:	699c      	ldr	r4, [r3, #24]
 8001558:	4b6e      	ldr	r3, [pc, #440]	; (8001714 <analysis+0x2f8>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fc5b 	bl	8000e18 <__aeabi_i2f>
 8001562:	4603      	mov	r3, r0
 8001564:	4619      	mov	r1, r3
 8001566:	4620      	mov	r0, r4
 8001568:	f7fe fdfa 	bl	8000160 <__aeabi_fmul>
 800156c:	4603      	mov	r3, r0
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff f80e 	bl	8000590 <__aeabi_f2d>
 8001574:	4604      	mov	r4, r0
 8001576:	460d      	mov	r5, r1
 8001578:	4b68      	ldr	r3, [pc, #416]	; (800171c <analysis+0x300>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff f807 	bl	8000590 <__aeabi_f2d>
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	4b64      	ldr	r3, [pc, #400]	; (8001718 <analysis+0x2fc>)
 8001588:	f7ff f85a 	bl	8000640 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4690      	mov	r8, r2
 8001592:	4699      	mov	r9, r3
 8001594:	4b5f      	ldr	r3, [pc, #380]	; (8001714 <analysis+0x2f8>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f7fe ffe7 	bl	800056c <__aeabi_i2d>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	4640      	mov	r0, r8
 80015a4:	4649      	mov	r1, r9
 80015a6:	f7ff f84b 	bl	8000640 <__aeabi_dmul>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4690      	mov	r8, r2
 80015b0:	4699      	mov	r9, r3
 80015b2:	4b58      	ldr	r3, [pc, #352]	; (8001714 <analysis+0x2f8>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ffd8 	bl	800056c <__aeabi_i2d>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4640      	mov	r0, r8
 80015c2:	4649      	mov	r1, r9
 80015c4:	f7ff f83c 	bl	8000640 <__aeabi_dmul>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4620      	mov	r0, r4
 80015ce:	4629      	mov	r1, r5
 80015d0:	f7fe fe80 	bl	80002d4 <__adddf3>
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4610      	mov	r0, r2
 80015da:	4619      	mov	r1, r3
 80015dc:	f7ff fb12 	bl	8000c04 <__aeabi_d2f>
 80015e0:	4603      	mov	r3, r0
 80015e2:	4a4e      	ldr	r2, [pc, #312]	; (800171c <analysis+0x300>)
 80015e4:	6213      	str	r3, [r2, #32]
		neighbor.dy = neighbor.Vy * t + .5 * neighbor.Ay * t * t;
 80015e6:	4b4d      	ldr	r3, [pc, #308]	; (800171c <analysis+0x300>)
 80015e8:	69dc      	ldr	r4, [r3, #28]
 80015ea:	4b4a      	ldr	r3, [pc, #296]	; (8001714 <analysis+0x2f8>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fc12 	bl	8000e18 <__aeabi_i2f>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4619      	mov	r1, r3
 80015f8:	4620      	mov	r0, r4
 80015fa:	f7fe fdb1 	bl	8000160 <__aeabi_fmul>
 80015fe:	4603      	mov	r3, r0
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ffc5 	bl	8000590 <__aeabi_f2d>
 8001606:	4604      	mov	r4, r0
 8001608:	460d      	mov	r5, r1
 800160a:	4b44      	ldr	r3, [pc, #272]	; (800171c <analysis+0x300>)
 800160c:	691b      	ldr	r3, [r3, #16]
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ffbe 	bl	8000590 <__aeabi_f2d>
 8001614:	f04f 0200 	mov.w	r2, #0
 8001618:	4b3f      	ldr	r3, [pc, #252]	; (8001718 <analysis+0x2fc>)
 800161a:	f7ff f811 	bl	8000640 <__aeabi_dmul>
 800161e:	4602      	mov	r2, r0
 8001620:	460b      	mov	r3, r1
 8001622:	4690      	mov	r8, r2
 8001624:	4699      	mov	r9, r3
 8001626:	4b3b      	ldr	r3, [pc, #236]	; (8001714 <analysis+0x2f8>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f7fe ff9e 	bl	800056c <__aeabi_i2d>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4640      	mov	r0, r8
 8001636:	4649      	mov	r1, r9
 8001638:	f7ff f802 	bl	8000640 <__aeabi_dmul>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	4690      	mov	r8, r2
 8001642:	4699      	mov	r9, r3
 8001644:	4b33      	ldr	r3, [pc, #204]	; (8001714 <analysis+0x2f8>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff8f 	bl	800056c <__aeabi_i2d>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4640      	mov	r0, r8
 8001654:	4649      	mov	r1, r9
 8001656:	f7fe fff3 	bl	8000640 <__aeabi_dmul>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	4620      	mov	r0, r4
 8001660:	4629      	mov	r1, r5
 8001662:	f7fe fe37 	bl	80002d4 <__adddf3>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f7ff fac9 	bl	8000c04 <__aeabi_d2f>
 8001672:	4603      	mov	r3, r0
 8001674:	4a29      	ldr	r2, [pc, #164]	; (800171c <analysis+0x300>)
 8001676:	6253      	str	r3, [r2, #36]	; 0x24

		// New Cartesian points for this car
		car.x2 = car.dx + car.longitude;
 8001678:	4b25      	ldr	r3, [pc, #148]	; (8001710 <analysis+0x2f4>)
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	4a24      	ldr	r2, [pc, #144]	; (8001710 <analysis+0x2f4>)
 800167e:	6812      	ldr	r2, [r2, #0]
 8001680:	4611      	mov	r1, r2
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fb14 	bl	8000cb0 <__addsf3>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	4b20      	ldr	r3, [pc, #128]	; (8001710 <analysis+0x2f4>)
 800168e:	629a      	str	r2, [r3, #40]	; 0x28
		car.y2 = car.dy + car.latitude;
 8001690:	4b1f      	ldr	r3, [pc, #124]	; (8001710 <analysis+0x2f4>)
 8001692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001694:	4a1e      	ldr	r2, [pc, #120]	; (8001710 <analysis+0x2f4>)
 8001696:	6852      	ldr	r2, [r2, #4]
 8001698:	4611      	mov	r1, r2
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fb08 	bl	8000cb0 <__addsf3>
 80016a0:	4603      	mov	r3, r0
 80016a2:	461a      	mov	r2, r3
 80016a4:	4b1a      	ldr	r3, [pc, #104]	; (8001710 <analysis+0x2f4>)
 80016a6:	62da      	str	r2, [r3, #44]	; 0x2c

		// New Cartesian points for neighbor car
		neighbor.x2 = neighbor.dx + neighbor.longitude;
 80016a8:	4b1c      	ldr	r3, [pc, #112]	; (800171c <analysis+0x300>)
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	4a1b      	ldr	r2, [pc, #108]	; (800171c <analysis+0x300>)
 80016ae:	6812      	ldr	r2, [r2, #0]
 80016b0:	4611      	mov	r1, r2
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fafc 	bl	8000cb0 <__addsf3>
 80016b8:	4603      	mov	r3, r0
 80016ba:	461a      	mov	r2, r3
 80016bc:	4b17      	ldr	r3, [pc, #92]	; (800171c <analysis+0x300>)
 80016be:	629a      	str	r2, [r3, #40]	; 0x28
		neighbor.y2 = neighbor.dy + neighbor.latitude;
 80016c0:	4b16      	ldr	r3, [pc, #88]	; (800171c <analysis+0x300>)
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	4a15      	ldr	r2, [pc, #84]	; (800171c <analysis+0x300>)
 80016c6:	6852      	ldr	r2, [r2, #4]
 80016c8:	4611      	mov	r1, r2
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff faf0 	bl	8000cb0 <__addsf3>
 80016d0:	4603      	mov	r3, r0
 80016d2:	461a      	mov	r2, r3
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <analysis+0x300>)
 80016d6:	62da      	str	r2, [r3, #44]	; 0x2c

		xDiff = neighbor.x2 - car.x2;
 80016d8:	4b10      	ldr	r3, [pc, #64]	; (800171c <analysis+0x300>)
 80016da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016dc:	4a0c      	ldr	r2, [pc, #48]	; (8001710 <analysis+0x2f4>)
 80016de:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80016e0:	4611      	mov	r1, r2
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fae2 	bl	8000cac <__aeabi_fsub>
 80016e8:	4603      	mov	r3, r0
 80016ea:	461a      	mov	r2, r3
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <analysis+0x304>)
 80016ee:	601a      	str	r2, [r3, #0]
		yDiff = neighbor.y2 - car.y2;
 80016f0:	4b0a      	ldr	r3, [pc, #40]	; (800171c <analysis+0x300>)
 80016f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f4:	4a06      	ldr	r2, [pc, #24]	; (8001710 <analysis+0x2f4>)
 80016f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80016f8:	4611      	mov	r1, r2
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff fad6 	bl	8000cac <__aeabi_fsub>
 8001700:	4603      	mov	r3, r0
 8001702:	461a      	mov	r2, r3
 8001704:	4b07      	ldr	r3, [pc, #28]	; (8001724 <analysis+0x308>)
 8001706:	601a      	str	r2, [r3, #0]
		if((getAbsolute(xDiff) <= DX_MIN)  || (getAbsolute(yDiff) <= DY_MIN))
 8001708:	4b05      	ldr	r3, [pc, #20]	; (8001720 <analysis+0x304>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	e00c      	b.n	8001728 <analysis+0x30c>
 800170e:	bf00      	nop
 8001710:	20000234 	.word	0x20000234
 8001714:	2000021a 	.word	0x2000021a
 8001718:	3fe00000 	.word	0x3fe00000
 800171c:	20000268 	.word	0x20000268
 8001720:	2000021c 	.word	0x2000021c
 8001724:	20000220 	.word	0x20000220
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff fdf3 	bl	8001314 <getAbsolute>
 800172e:	4603      	mov	r3, r0
 8001730:	4912      	ldr	r1, [pc, #72]	; (800177c <analysis+0x360>)
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fc1c 	bl	8000f70 <__aeabi_fcmple>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d10c      	bne.n	8001758 <analysis+0x33c>
 800173e:	4b10      	ldr	r3, [pc, #64]	; (8001780 <analysis+0x364>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fde6 	bl	8001314 <getAbsolute>
 8001748:	4603      	mov	r3, r0
 800174a:	490c      	ldr	r1, [pc, #48]	; (800177c <analysis+0x360>)
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fc0f 	bl	8000f70 <__aeabi_fcmple>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d002      	beq.n	800175e <analysis+0x342>
		{
			sendWarning();
 8001758:	f7ff fdf2 	bl	8001340 <sendWarning>
			break;
 800175c:	e00b      	b.n	8001776 <analysis+0x35a>
	for(t = 0; t < 10; t++)
 800175e:	4b09      	ldr	r3, [pc, #36]	; (8001784 <analysis+0x368>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	3301      	adds	r3, #1
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4b07      	ldr	r3, [pc, #28]	; (8001784 <analysis+0x368>)
 8001768:	701a      	strb	r2, [r3, #0]
 800176a:	4b06      	ldr	r3, [pc, #24]	; (8001784 <analysis+0x368>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b09      	cmp	r3, #9
 8001770:	f67f ae5e 	bls.w	8001430 <analysis+0x14>
		}

	}
}
 8001774:	bf00      	nop
 8001776:	bf00      	nop
 8001778:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800177c:	40400000 	.word	0x40400000
 8001780:	20000220 	.word	0x20000220
 8001784:	2000021a 	.word	0x2000021a

08001788 <mergeData>:

void mergeData(float value)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]

	gcvt(value, TEMP_ARR_SIZE, tempArray);
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7fe fefd 	bl	8000590 <__aeabi_f2d>
 8001796:	4b26      	ldr	r3, [pc, #152]	; (8001830 <mergeData+0xa8>)
 8001798:	2214      	movs	r2, #20
 800179a:	f003 fb2b 	bl	8004df4 <gcvt>


	for(indexTempArray = 0; indexTempArray < MAX_FLOAT_DIGITS; indexTempArray++)
 800179e:	4b25      	ldr	r3, [pc, #148]	; (8001834 <mergeData+0xac>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	801a      	strh	r2, [r3, #0]
 80017a4:	e01c      	b.n	80017e0 <mergeData+0x58>
	{
		if(tempArray[indexTempArray] == '\0') break;
 80017a6:	4b23      	ldr	r3, [pc, #140]	; (8001834 <mergeData+0xac>)
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b20      	ldr	r3, [pc, #128]	; (8001830 <mergeData+0xa8>)
 80017ae:	5c9b      	ldrb	r3, [r3, r2]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d01a      	beq.n	80017ea <mergeData+0x62>
		bufferTX[indexBufferTX] = tempArray[indexTempArray];
 80017b4:	4b1f      	ldr	r3, [pc, #124]	; (8001834 <mergeData+0xac>)
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	4619      	mov	r1, r3
 80017ba:	4b1f      	ldr	r3, [pc, #124]	; (8001838 <mergeData+0xb0>)
 80017bc:	881b      	ldrh	r3, [r3, #0]
 80017be:	461a      	mov	r2, r3
 80017c0:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <mergeData+0xa8>)
 80017c2:	5c59      	ldrb	r1, [r3, r1]
 80017c4:	4b1d      	ldr	r3, [pc, #116]	; (800183c <mergeData+0xb4>)
 80017c6:	5499      	strb	r1, [r3, r2]
		indexBufferTX++;
 80017c8:	4b1b      	ldr	r3, [pc, #108]	; (8001838 <mergeData+0xb0>)
 80017ca:	881b      	ldrh	r3, [r3, #0]
 80017cc:	3301      	adds	r3, #1
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	4b19      	ldr	r3, [pc, #100]	; (8001838 <mergeData+0xb0>)
 80017d2:	801a      	strh	r2, [r3, #0]
	for(indexTempArray = 0; indexTempArray < MAX_FLOAT_DIGITS; indexTempArray++)
 80017d4:	4b17      	ldr	r3, [pc, #92]	; (8001834 <mergeData+0xac>)
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	3301      	adds	r3, #1
 80017da:	b29a      	uxth	r2, r3
 80017dc:	4b15      	ldr	r3, [pc, #84]	; (8001834 <mergeData+0xac>)
 80017de:	801a      	strh	r2, [r3, #0]
 80017e0:	4b14      	ldr	r3, [pc, #80]	; (8001834 <mergeData+0xac>)
 80017e2:	881b      	ldrh	r3, [r3, #0]
 80017e4:	2b08      	cmp	r3, #8
 80017e6:	d9de      	bls.n	80017a6 <mergeData+0x1e>
 80017e8:	e000      	b.n	80017ec <mergeData+0x64>
		if(tempArray[indexTempArray] == '\0') break;
 80017ea:	bf00      	nop
	}
	bufferTX[indexBufferTX++] = ',';
 80017ec:	4b12      	ldr	r3, [pc, #72]	; (8001838 <mergeData+0xb0>)
 80017ee:	881b      	ldrh	r3, [r3, #0]
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	b291      	uxth	r1, r2
 80017f4:	4a10      	ldr	r2, [pc, #64]	; (8001838 <mergeData+0xb0>)
 80017f6:	8011      	strh	r1, [r2, #0]
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <mergeData+0xb4>)
 80017fc:	212c      	movs	r1, #44	; 0x2c
 80017fe:	5499      	strb	r1, [r3, r2]


	for(globalIndex = 0; globalIndex < TEMP_ARR_SIZE; globalIndex++)
 8001800:	4b0f      	ldr	r3, [pc, #60]	; (8001840 <mergeData+0xb8>)
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	e009      	b.n	800181c <mergeData+0x94>
		tempArray[globalIndex] = '0';
 8001808:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <mergeData+0xb8>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a08      	ldr	r2, [pc, #32]	; (8001830 <mergeData+0xa8>)
 800180e:	2130      	movs	r1, #48	; 0x30
 8001810:	54d1      	strb	r1, [r2, r3]
	for(globalIndex = 0; globalIndex < TEMP_ARR_SIZE; globalIndex++)
 8001812:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <mergeData+0xb8>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	3301      	adds	r3, #1
 8001818:	4a09      	ldr	r2, [pc, #36]	; (8001840 <mergeData+0xb8>)
 800181a:	6013      	str	r3, [r2, #0]
 800181c:	4b08      	ldr	r3, [pc, #32]	; (8001840 <mergeData+0xb8>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b13      	cmp	r3, #19
 8001822:	ddf1      	ble.n	8001808 <mergeData+0x80>
}
 8001824:	bf00      	nop
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000000 	.word	0x20000000
 8001834:	20000218 	.word	0x20000218
 8001838:	20000216 	.word	0x20000216
 800183c:	20000300 	.word	0x20000300
 8001840:	20000298 	.word	0x20000298

08001844 <generateTransmitBuffer>:

void generateTransmitBuffer(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
	bufferTX[indexBufferTX++] = 'D';
 8001848:	4b2c      	ldr	r3, [pc, #176]	; (80018fc <generateTransmitBuffer+0xb8>)
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	1c5a      	adds	r2, r3, #1
 800184e:	b291      	uxth	r1, r2
 8001850:	4a2a      	ldr	r2, [pc, #168]	; (80018fc <generateTransmitBuffer+0xb8>)
 8001852:	8011      	strh	r1, [r2, #0]
 8001854:	461a      	mov	r2, r3
 8001856:	4b2a      	ldr	r3, [pc, #168]	; (8001900 <generateTransmitBuffer+0xbc>)
 8001858:	2144      	movs	r1, #68	; 0x44
 800185a:	5499      	strb	r1, [r3, r2]
	bufferTX[indexBufferTX++] = ':';
 800185c:	4b27      	ldr	r3, [pc, #156]	; (80018fc <generateTransmitBuffer+0xb8>)
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	1c5a      	adds	r2, r3, #1
 8001862:	b291      	uxth	r1, r2
 8001864:	4a25      	ldr	r2, [pc, #148]	; (80018fc <generateTransmitBuffer+0xb8>)
 8001866:	8011      	strh	r1, [r2, #0]
 8001868:	461a      	mov	r2, r3
 800186a:	4b25      	ldr	r3, [pc, #148]	; (8001900 <generateTransmitBuffer+0xbc>)
 800186c:	213a      	movs	r1, #58	; 0x3a
 800186e:	5499      	strb	r1, [r3, r2]

	mergeData(car.longitude);
 8001870:	4b24      	ldr	r3, [pc, #144]	; (8001904 <generateTransmitBuffer+0xc0>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff ff87 	bl	8001788 <mergeData>
	mergeData(car.latitude);
 800187a:	4b22      	ldr	r3, [pc, #136]	; (8001904 <generateTransmitBuffer+0xc0>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff ff82 	bl	8001788 <mergeData>
	mergeData(car.speed);
 8001884:	4b1f      	ldr	r3, [pc, #124]	; (8001904 <generateTransmitBuffer+0xc0>)
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ff7d 	bl	8001788 <mergeData>
	mergeData(car.Ax);
 800188e:	4b1d      	ldr	r3, [pc, #116]	; (8001904 <generateTransmitBuffer+0xc0>)
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff ff78 	bl	8001788 <mergeData>
	mergeData(car.Ay);
 8001898:	4b1a      	ldr	r3, [pc, #104]	; (8001904 <generateTransmitBuffer+0xc0>)
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ff73 	bl	8001788 <mergeData>
	mergeData(car.angle);
 80018a2:	4b18      	ldr	r3, [pc, #96]	; (8001904 <generateTransmitBuffer+0xc0>)
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff ff6e 	bl	8001788 <mergeData>
	mergeData(car.Vx);
 80018ac:	4b15      	ldr	r3, [pc, #84]	; (8001904 <generateTransmitBuffer+0xc0>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff69 	bl	8001788 <mergeData>
	mergeData(car.Vy);
 80018b6:	4b13      	ldr	r3, [pc, #76]	; (8001904 <generateTransmitBuffer+0xc0>)
 80018b8:	69db      	ldr	r3, [r3, #28]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff ff64 	bl	8001788 <mergeData>
	bufferTX[indexBufferTX++] = '?';
 80018c0:	4b0e      	ldr	r3, [pc, #56]	; (80018fc <generateTransmitBuffer+0xb8>)
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	1c5a      	adds	r2, r3, #1
 80018c6:	b291      	uxth	r1, r2
 80018c8:	4a0c      	ldr	r2, [pc, #48]	; (80018fc <generateTransmitBuffer+0xb8>)
 80018ca:	8011      	strh	r1, [r2, #0]
 80018cc:	461a      	mov	r2, r3
 80018ce:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <generateTransmitBuffer+0xbc>)
 80018d0:	213f      	movs	r1, #63	; 0x3f
 80018d2:	5499      	strb	r1, [r3, r2]

	for(; indexBufferTX < TX_SIZE; indexBufferTX++)
 80018d4:	e00b      	b.n	80018ee <generateTransmitBuffer+0xaa>
	{
		bufferTX[indexBufferTX] = '!';
 80018d6:	4b09      	ldr	r3, [pc, #36]	; (80018fc <generateTransmitBuffer+0xb8>)
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	4b08      	ldr	r3, [pc, #32]	; (8001900 <generateTransmitBuffer+0xbc>)
 80018de:	2121      	movs	r1, #33	; 0x21
 80018e0:	5499      	strb	r1, [r3, r2]
	for(; indexBufferTX < TX_SIZE; indexBufferTX++)
 80018e2:	4b06      	ldr	r3, [pc, #24]	; (80018fc <generateTransmitBuffer+0xb8>)
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	3301      	adds	r3, #1
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <generateTransmitBuffer+0xb8>)
 80018ec:	801a      	strh	r2, [r3, #0]
 80018ee:	4b03      	ldr	r3, [pc, #12]	; (80018fc <generateTransmitBuffer+0xb8>)
 80018f0:	881b      	ldrh	r3, [r3, #0]
 80018f2:	2b63      	cmp	r3, #99	; 0x63
 80018f4:	d9ef      	bls.n	80018d6 <generateTransmitBuffer+0x92>
	}
}
 80018f6:	bf00      	nop
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000216 	.word	0x20000216
 8001900:	20000300 	.word	0x20000300
 8001904:	20000234 	.word	0x20000234

08001908 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]


}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr
	...

0800191c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8001924:	2104      	movs	r1, #4
 8001926:	4803      	ldr	r0, [pc, #12]	; (8001934 <HAL_UART_RxCpltCallback+0x18>)
 8001928:	f001 f96c 	bl	8002c04 <HAL_GPIO_TogglePin>

}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40010800 	.word	0x40010800

08001938 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193e:	f107 0310 	add.w	r3, r7, #16
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194c:	4b24      	ldr	r3, [pc, #144]	; (80019e0 <MX_GPIO_Init+0xa8>)
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	4a23      	ldr	r2, [pc, #140]	; (80019e0 <MX_GPIO_Init+0xa8>)
 8001952:	f043 0310 	orr.w	r3, r3, #16
 8001956:	6193      	str	r3, [r2, #24]
 8001958:	4b21      	ldr	r3, [pc, #132]	; (80019e0 <MX_GPIO_Init+0xa8>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	f003 0310 	and.w	r3, r3, #16
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001964:	4b1e      	ldr	r3, [pc, #120]	; (80019e0 <MX_GPIO_Init+0xa8>)
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	4a1d      	ldr	r2, [pc, #116]	; (80019e0 <MX_GPIO_Init+0xa8>)
 800196a:	f043 0320 	orr.w	r3, r3, #32
 800196e:	6193      	str	r3, [r2, #24]
 8001970:	4b1b      	ldr	r3, [pc, #108]	; (80019e0 <MX_GPIO_Init+0xa8>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	f003 0320 	and.w	r3, r3, #32
 8001978:	60bb      	str	r3, [r7, #8]
 800197a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800197c:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <MX_GPIO_Init+0xa8>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	4a17      	ldr	r2, [pc, #92]	; (80019e0 <MX_GPIO_Init+0xa8>)
 8001982:	f043 0304 	orr.w	r3, r3, #4
 8001986:	6193      	str	r3, [r2, #24]
 8001988:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <MX_GPIO_Init+0xa8>)
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	f003 0304 	and.w	r3, r3, #4
 8001990:	607b      	str	r3, [r7, #4]
 8001992:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <MX_GPIO_Init+0xa8>)
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	4a11      	ldr	r2, [pc, #68]	; (80019e0 <MX_GPIO_Init+0xa8>)
 800199a:	f043 0308 	orr.w	r3, r3, #8
 800199e:	6193      	str	r3, [r2, #24]
 80019a0:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <MX_GPIO_Init+0xa8>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	f003 0308 	and.w	r3, r3, #8
 80019a8:	603b      	str	r3, [r7, #0]
 80019aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019ac:	2200      	movs	r2, #0
 80019ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b2:	480c      	ldr	r0, [pc, #48]	; (80019e4 <MX_GPIO_Init+0xac>)
 80019b4:	f001 f90e 	bl	8002bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019be:	2301      	movs	r3, #1
 80019c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c6:	2302      	movs	r3, #2
 80019c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ca:	f107 0310 	add.w	r3, r7, #16
 80019ce:	4619      	mov	r1, r3
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <MX_GPIO_Init+0xac>)
 80019d2:	f000 ff7b 	bl	80028cc <HAL_GPIO_Init>

}
 80019d6:	bf00      	nop
 80019d8:	3720      	adds	r7, #32
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40011000 	.word	0x40011000

080019e8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019ec:	4b12      	ldr	r3, [pc, #72]	; (8001a38 <MX_I2C1_Init+0x50>)
 80019ee:	4a13      	ldr	r2, [pc, #76]	; (8001a3c <MX_I2C1_Init+0x54>)
 80019f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019f2:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <MX_I2C1_Init+0x50>)
 80019f4:	4a12      	ldr	r2, [pc, #72]	; (8001a40 <MX_I2C1_Init+0x58>)
 80019f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <MX_I2C1_Init+0x50>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <MX_I2C1_Init+0x50>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <MX_I2C1_Init+0x50>)
 8001a06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a0a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a0c:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <MX_I2C1_Init+0x50>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_I2C1_Init+0x50>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a18:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <MX_I2C1_Init+0x50>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a1e:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_I2C1_Init+0x50>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a24:	4804      	ldr	r0, [pc, #16]	; (8001a38 <MX_I2C1_Init+0x50>)
 8001a26:	f001 f907 	bl	8002c38 <HAL_I2C_Init>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a30:	f000 f8cc 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a34:	bf00      	nop
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20000364 	.word	0x20000364
 8001a3c:	40005400 	.word	0x40005400
 8001a40:	000186a0 	.word	0x000186a0

08001a44 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	; 0x28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a1d      	ldr	r2, [pc, #116]	; (8001ad4 <HAL_I2C_MspInit+0x90>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d132      	bne.n	8001aca <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a64:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <HAL_I2C_MspInit+0x94>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	4a1b      	ldr	r2, [pc, #108]	; (8001ad8 <HAL_I2C_MspInit+0x94>)
 8001a6a:	f043 0308 	orr.w	r3, r3, #8
 8001a6e:	6193      	str	r3, [r2, #24]
 8001a70:	4b19      	ldr	r3, [pc, #100]	; (8001ad8 <HAL_I2C_MspInit+0x94>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a7c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a82:	2312      	movs	r3, #18
 8001a84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a86:	2303      	movs	r3, #3
 8001a88:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4812      	ldr	r0, [pc, #72]	; (8001adc <HAL_I2C_MspInit+0x98>)
 8001a92:	f000 ff1b 	bl	80028cc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001a96:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <HAL_I2C_MspInit+0x9c>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	f043 0302 	orr.w	r3, r3, #2
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
 8001aac:	4a0c      	ldr	r2, [pc, #48]	; (8001ae0 <HAL_I2C_MspInit+0x9c>)
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ab2:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <HAL_I2C_MspInit+0x94>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	4a08      	ldr	r2, [pc, #32]	; (8001ad8 <HAL_I2C_MspInit+0x94>)
 8001ab8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001abc:	61d3      	str	r3, [r2, #28]
 8001abe:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <HAL_I2C_MspInit+0x94>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001aca:	bf00      	nop
 8001acc:	3728      	adds	r7, #40	; 0x28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40005400 	.word	0x40005400
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40010c00 	.word	0x40010c00
 8001ae0:	40010000 	.word	0x40010000

08001ae4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ae8:	f000 fcd0 	bl	800248c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aec:	f000 f834 	bl	8001b58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001af0:	f7ff ff22 	bl	8001938 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001af4:	f7ff ff78 	bl	80019e8 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001af8:	f000 faa0 	bl	800203c <MX_TIM1_Init>
  MX_TIM3_Init();
 8001afc:	f000 faf6 	bl	80020ec <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001b00:	f000 fba8 	bl	8002254 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001b04:	f000 fbd0 	bl	80022a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ROTARY_Start(&htim1, &htim3, 8000);
 8001b08:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001b0c:	490d      	ldr	r1, [pc, #52]	; (8001b44 <main+0x60>)
 8001b0e:	480e      	ldr	r0, [pc, #56]	; (8001b48 <main+0x64>)
 8001b10:	f000 f86a 	bl	8001be8 <HAL_ROTARY_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  HAL_IMU_Read(&hi2c1, &himu);
		 // ToDo: will be moved into CallRX
	HAL_UART_Receive(&huart2, bufferRX, sizeof(bufferRX), 0xFF);
 8001b14:	23ff      	movs	r3, #255	; 0xff
 8001b16:	2264      	movs	r2, #100	; 0x64
 8001b18:	490c      	ldr	r1, [pc, #48]	; (8001b4c <main+0x68>)
 8001b1a:	480d      	ldr	r0, [pc, #52]	; (8001b50 <main+0x6c>)
 8001b1c:	f002 fcdd 	bl	80044da <HAL_UART_Receive>
	  resetBuffersIndexes();
 8001b20:	f7ff fa7c 	bl	800101c <resetBuffersIndexes>
	  getNeighborData();
 8001b24:	f7ff fafc 	bl	8001120 <getNeighborData>
		 getCarData();
 8001b28:	f7ff fb56 	bl	80011d8 <getCarData>
		 analysis();
 8001b2c:	f7ff fc76 	bl	800141c <analysis>
		 generateTransmitBuffer();
 8001b30:	f7ff fe88 	bl	8001844 <generateTransmitBuffer>
		 HAL_UART_Transmit(&huart2, bufferTX, sizeof(bufferTX), 0xFF);
 8001b34:	23ff      	movs	r3, #255	; 0xff
 8001b36:	2264      	movs	r2, #100	; 0x64
 8001b38:	4906      	ldr	r1, [pc, #24]	; (8001b54 <main+0x70>)
 8001b3a:	4805      	ldr	r0, [pc, #20]	; (8001b50 <main+0x6c>)
 8001b3c:	f002 fc3b 	bl	80043b6 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart2, bufferRX, sizeof(bufferRX), 0xFF);
 8001b40:	e7e8      	b.n	8001b14 <main+0x30>
 8001b42:	bf00      	nop
 8001b44:	20000498 	.word	0x20000498
 8001b48:	200004e0 	.word	0x200004e0
 8001b4c:	2000029c 	.word	0x2000029c
 8001b50:	2000056c 	.word	0x2000056c
 8001b54:	20000300 	.word	0x20000300

08001b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b090      	sub	sp, #64	; 0x40
 8001b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b5e:	f107 0318 	add.w	r3, r7, #24
 8001b62:	2228      	movs	r2, #40	; 0x28
 8001b64:	2100      	movs	r1, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	f003 f9a0 	bl	8004eac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	60da      	str	r2, [r3, #12]
 8001b78:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b88:	f107 0318 	add.w	r3, r7, #24
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f001 f997 	bl	8002ec0 <HAL_RCC_OscConfig>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <SystemClock_Config+0x44>
  {
    Error_Handler();
 8001b98:	f000 f818 	bl	8001bcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b9c:	230f      	movs	r3, #15
 8001b9e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f001 fc03 	bl	80033c0 <HAL_RCC_ClockConfig>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001bc0:	f000 f804 	bl	8001bcc <Error_Handler>
  }
}
 8001bc4:	bf00      	nop
 8001bc6:	3740      	adds	r7, #64	; 0x40
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd0:	b672      	cpsid	i
}
 8001bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bda:	4802      	ldr	r0, [pc, #8]	; (8001be4 <Error_Handler+0x18>)
 8001bdc:	f000 fffa 	bl	8002bd4 <HAL_GPIO_WritePin>
 8001be0:	e7f8      	b.n	8001bd4 <Error_Handler+0x8>
 8001be2:	bf00      	nop
 8001be4:	40011000 	.word	0x40011000

08001be8 <HAL_ROTARY_Start>:
/*Functions*/

/*This function is to start encoder and update data continuously.*/
/*APB_Timer_Clock is in kHz*/
void HAL_ROTARY_Start(TIM_HandleTypeDef* Encoder,TIM_HandleTypeDef* Timer,uint32_t APB_Timer_Clock)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
	Read_Data = ROTARY_READ_DATA_CONT;
 8001bf4:	4b23      	ldr	r3, [pc, #140]	; (8001c84 <HAL_ROTARY_Start+0x9c>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
	if((Timer->Init.Prescaler != 0 )&&(Timer->Init.Period != 0))
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d013      	beq.n	8001c2a <HAL_ROTARY_Start+0x42>
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00f      	beq.n	8001c2a <HAL_ROTARY_Start+0x42>
	{
		frequency = ((APB_Timer_Clock*1000)/Timer->Init.Prescaler)/Timer->Init.Period;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c10:	fb02 f203 	mul.w	r2, r2, r3
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c24:	4a18      	ldr	r2, [pc, #96]	; (8001c88 <HAL_ROTARY_Start+0xa0>)
 8001c26:	6013      	str	r3, [r2, #0]
 8001c28:	e010      	b.n	8001c4c <HAL_ROTARY_Start+0x64>
	}
	else if ((Timer->Init.Prescaler = 0 )&&(Timer->Init.Period != 0))
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	605a      	str	r2, [r3, #4]
	{
		frequency = (APB_Timer_Clock*1000)/Timer->Init.Period;
	}
	else if ((Timer->Init.Prescaler != 0 )&&(Timer->Init.Period = 0))
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <HAL_ROTARY_Start+0x56>
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	60da      	str	r2, [r3, #12]
	{
		frequency = (APB_Timer_Clock*1000)/Timer->Init.Prescaler;
	}
	else
	{
		frequency = APB_Timer_Clock*1000;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c44:	fb02 f303 	mul.w	r3, r2, r3
 8001c48:	4a0f      	ldr	r2, [pc, #60]	; (8001c88 <HAL_ROTARY_Start+0xa0>)
 8001c4a:	6013      	str	r3, [r2, #0]
	}
	hencoder = *Encoder;
 8001c4c:	4a0f      	ldr	r2, [pc, #60]	; (8001c8c <HAL_ROTARY_Start+0xa4>)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	4610      	mov	r0, r2
 8001c52:	4619      	mov	r1, r3
 8001c54:	2348      	movs	r3, #72	; 0x48
 8001c56:	461a      	mov	r2, r3
 8001c58:	f003 f91a 	bl	8004e90 <memcpy>
	htimer = *Timer;
 8001c5c:	4a0c      	ldr	r2, [pc, #48]	; (8001c90 <HAL_ROTARY_Start+0xa8>)
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	4610      	mov	r0, r2
 8001c62:	4619      	mov	r1, r3
 8001c64:	2348      	movs	r3, #72	; 0x48
 8001c66:	461a      	mov	r2, r3
 8001c68:	f003 f912 	bl	8004e90 <memcpy>
	/*Starting the encoder*/
	HAL_TIM_Encoder_Start(Encoder,TIM_CHANNEL_ALL);
 8001c6c:	213c      	movs	r1, #60	; 0x3c
 8001c6e:	68f8      	ldr	r0, [r7, #12]
 8001c70:	f001 feb2 	bl	80039d8 <HAL_TIM_Encoder_Start>
	/*Starting the timer*/
	HAL_TIM_Base_Start_IT(Timer);
 8001c74:	68b8      	ldr	r0, [r7, #8]
 8001c76:	f001 fd8d 	bl	8003794 <HAL_TIM_Base_Start_IT>
}
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	200003fc 	.word	0x200003fc
 8001c88:	200003f8 	.word	0x200003f8
 8001c8c:	20000448 	.word	0x20000448
 8001c90:	20000400 	.word	0x20000400

08001c94 <HAL_ROTARY_Stop>:
	HAL_TIM_Base_Start_IT(Timer);
}

/*This function is to stop the encoder.*/
void HAL_ROTARY_Stop(TIM_HandleTypeDef* Encoder,TIM_HandleTypeDef* Timer)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
	/*Stopping the encoder*/
	HAL_TIM_Encoder_Stop(Encoder,TIM_CHANNEL_ALL);
 8001c9e:	213c      	movs	r1, #60	; 0x3c
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f001 ff27 	bl	8003af4 <HAL_TIM_Encoder_Stop>
	/*Stopping the timer*/
	HAL_TIM_Base_Stop_IT(Timer);
 8001ca6:	6838      	ldr	r0, [r7, #0]
 8001ca8:	f001 fdc6 	bl	8003838 <HAL_TIM_Base_Stop_IT>
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <HAL_TIM_PeriodElapsedCallback>:

/*This function generates the data from the interrupt of the timer*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	/*Reading the register of the encoder timer*/
	Count2 = hencoder.Instance->CNT;
 8001cbc:	4b40      	ldr	r3, [pc, #256]	; (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	b21a      	sxth	r2, r3
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001cc6:	801a      	strh	r2, [r3, #0]
	/*Disabling the timer if the data is read once*/
	if (Read_Data == ROTARY_READ_DATA_ONCE)
 8001cc8:	4b3f      	ldr	r3, [pc, #252]	; (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d107      	bne.n	8001ce0 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		HAL_ROTARY_Stop(&hencoder,&htimer);
 8001cd0:	493e      	ldr	r1, [pc, #248]	; (8001dcc <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001cd2:	483b      	ldr	r0, [pc, #236]	; (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001cd4:	f7ff ffde 	bl	8001c94 <HAL_ROTARY_Stop>
		htimer.Instance->CNT = 0x00UL;
 8001cd8:	4b3c      	ldr	r3, [pc, #240]	; (8001dcc <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/*Checking if the number is negative to detect the direction*/
	if ((Count2 - Count1) < 0)
 8001ce0:	4b38      	ldr	r3, [pc, #224]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001ce2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	4b39      	ldr	r3, [pc, #228]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001cea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	da0f      	bge.n	8001d14 <HAL_TIM_PeriodElapsedCallback+0x60>
	{
		hrotary.Pulses = Count1 - Count2;
 8001cf4:	4b36      	ldr	r3, [pc, #216]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001cf6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	4b31      	ldr	r3, [pc, #196]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001cfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	4b32      	ldr	r3, [pc, #200]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001d0a:	805a      	strh	r2, [r3, #2]
		hrotary.Dir = ROTARY_ENCODER_CW;
 8001d0c:	4b31      	ldr	r3, [pc, #196]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001d0e:	22ff      	movs	r2, #255	; 0xff
 8001d10:	711a      	strb	r2, [r3, #4]
 8001d12:	e028      	b.n	8001d66 <HAL_TIM_PeriodElapsedCallback+0xb2>
	}
	else if ((Count2 - Count1) > 0)
 8001d14:	4b2b      	ldr	r3, [pc, #172]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001d16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	4b2c      	ldr	r3, [pc, #176]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001d1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	dd0f      	ble.n	8001d48 <HAL_TIM_PeriodElapsedCallback+0x94>
	{
		hrotary.Pulses = Count2 - Count1;
 8001d28:	4b26      	ldr	r3, [pc, #152]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001d2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	4b27      	ldr	r3, [pc, #156]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001d32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	4b25      	ldr	r3, [pc, #148]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001d3e:	805a      	strh	r2, [r3, #2]
		hrotary.Dir = ROTARY_ENCODER_CCW;
 8001d40:	4b24      	ldr	r3, [pc, #144]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	711a      	strb	r2, [r3, #4]
 8001d46:	e00e      	b.n	8001d66 <HAL_TIM_PeriodElapsedCallback+0xb2>
	}
	else
	{
		hrotary.Pulses = Count2 - Count1;
 8001d48:	4b1e      	ldr	r3, [pc, #120]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001d4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	4b1f      	ldr	r3, [pc, #124]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001d52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	4b1d      	ldr	r3, [pc, #116]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001d5e:	805a      	strh	r2, [r3, #2]
		hrotary.Dir = ROTARY_ENCODER_STILL;
 8001d60:	4b1c      	ldr	r3, [pc, #112]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	711a      	strb	r2, [r3, #4]
	}
	/*Calculating the RPM*/
	hrotary.RPM = hrotary.Pulses*frequency*60/80;
 8001d66:	4b1b      	ldr	r3, [pc, #108]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001d68:	885b      	ldrh	r3, [r3, #2]
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4b1a      	ldr	r3, [pc, #104]	; (8001dd8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	fb03 f202 	mul.w	r2, r3, r2
 8001d74:	4613      	mov	r3, r2
 8001d76:	011b      	lsls	r3, r3, #4
 8001d78:	1a9b      	subs	r3, r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4b17      	ldr	r3, [pc, #92]	; (8001ddc <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001d80:	fba3 2302 	umull	r2, r3, r3, r2
 8001d84:	099b      	lsrs	r3, r3, #6
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001d8a:	801a      	strh	r2, [r3, #0]
	if (Read_Data == ROTARY_READ_DATA_CONT)
 8001d8c:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d105      	bne.n	8001da0 <HAL_TIM_PeriodElapsedCallback+0xec>
	{
		/*Assigning the register value used earlier to be used as start of the next calculation*/
		Count1 = Count2;
 8001d94:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001d96:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001d9c:	801a      	strh	r2, [r3, #0]
		/*Reseting the counters*/
		hencoder.Instance->CNT = 0x00UL;
		Count1 = 0;
	}

}
 8001d9e:	e00a      	b.n	8001db6 <HAL_TIM_PeriodElapsedCallback+0x102>
	else if (Read_Data == ROTARY_READ_DATA_ONCE)
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d106      	bne.n	8001db6 <HAL_TIM_PeriodElapsedCallback+0x102>
		hencoder.Instance->CNT = 0x00UL;
 8001da8:	4b05      	ldr	r3, [pc, #20]	; (8001dc0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2200      	movs	r2, #0
 8001dae:	625a      	str	r2, [r3, #36]	; 0x24
		Count1 = 0;
 8001db0:	4b07      	ldr	r3, [pc, #28]	; (8001dd0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	801a      	strh	r2, [r3, #0]
}
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000448 	.word	0x20000448
 8001dc4:	20000226 	.word	0x20000226
 8001dc8:	200003fc 	.word	0x200003fc
 8001dcc:	20000400 	.word	0x20000400
 8001dd0:	20000224 	.word	0x20000224
 8001dd4:	20000490 	.word	0x20000490
 8001dd8:	200003f8 	.word	0x200003f8
 8001ddc:	cccccccd 	.word	0xcccccccd

08001de0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001de6:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <HAL_MspInit+0x5c>)
 8001de8:	699b      	ldr	r3, [r3, #24]
 8001dea:	4a14      	ldr	r2, [pc, #80]	; (8001e3c <HAL_MspInit+0x5c>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6193      	str	r3, [r2, #24]
 8001df2:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <HAL_MspInit+0x5c>)
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfe:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <HAL_MspInit+0x5c>)
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	4a0e      	ldr	r2, [pc, #56]	; (8001e3c <HAL_MspInit+0x5c>)
 8001e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e08:	61d3      	str	r3, [r2, #28]
 8001e0a:	4b0c      	ldr	r3, [pc, #48]	; (8001e3c <HAL_MspInit+0x5c>)
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e16:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <HAL_MspInit+0x60>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	4a04      	ldr	r2, [pc, #16]	; (8001e40 <HAL_MspInit+0x60>)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e32:	bf00      	nop
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40010000 	.word	0x40010000

08001e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e48:	e7fe      	b.n	8001e48 <NMI_Handler+0x4>

08001e4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e4e:	e7fe      	b.n	8001e4e <HardFault_Handler+0x4>

08001e50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e54:	e7fe      	b.n	8001e54 <MemManage_Handler+0x4>

08001e56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e56:	b480      	push	{r7}
 8001e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e5a:	e7fe      	b.n	8001e5a <BusFault_Handler+0x4>

08001e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <UsageFault_Handler+0x4>

08001e62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr

08001e6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr

08001e7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr

08001e86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e8a:	f000 fb45 	bl	8002518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
	...

08001e94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e98:	4802      	ldr	r0, [pc, #8]	; (8001ea4 <TIM3_IRQHandler+0x10>)
 8001e9a:	f001 fec2 	bl	8003c22 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	20000498 	.word	0x20000498

08001ea8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001eac:	4802      	ldr	r0, [pc, #8]	; (8001eb8 <USART1_IRQHandler+0x10>)
 8001eae:	f002 fbb7 	bl	8004620 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000528 	.word	0x20000528

08001ebc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
	return 1;
 8001ec0:	2301      	movs	r3, #1
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr

08001eca <_kill>:

int _kill(int pid, int sig)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ed4:	f002 ffb2 	bl	8004e3c <__errno>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2216      	movs	r2, #22
 8001edc:	601a      	str	r2, [r3, #0]
	return -1;
 8001ede:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <_exit>:

void _exit (int status)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ef2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff ffe7 	bl	8001eca <_kill>
	while (1) {}		/* Make sure we hang here */
 8001efc:	e7fe      	b.n	8001efc <_exit+0x12>

08001efe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b086      	sub	sp, #24
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	60f8      	str	r0, [r7, #12]
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	e00a      	b.n	8001f26 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f10:	f3af 8000 	nop.w
 8001f14:	4601      	mov	r1, r0
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	1c5a      	adds	r2, r3, #1
 8001f1a:	60ba      	str	r2, [r7, #8]
 8001f1c:	b2ca      	uxtb	r2, r1
 8001f1e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	3301      	adds	r3, #1
 8001f24:	617b      	str	r3, [r7, #20]
 8001f26:	697a      	ldr	r2, [r7, #20]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	dbf0      	blt.n	8001f10 <_read+0x12>
	}

return len;
 8001f2e:	687b      	ldr	r3, [r7, #4]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f44:	2300      	movs	r3, #0
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	e009      	b.n	8001f5e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	60ba      	str	r2, [r7, #8]
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	697a      	ldr	r2, [r7, #20]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	dbf1      	blt.n	8001f4a <_write+0x12>
	}
	return len;
 8001f66:	687b      	ldr	r3, [r7, #4]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3718      	adds	r7, #24
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <_close>:

int _close(int file)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	return -1;
 8001f78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr

08001f86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f86:	b480      	push	{r7}
 8001f88:	b083      	sub	sp, #12
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f96:	605a      	str	r2, [r3, #4]
	return 0;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <_isatty>:

int _isatty(int file)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
	return 1;
 8001fac:	2301      	movs	r3, #1
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr

08001fb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
	return 0;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fd8:	4a14      	ldr	r2, [pc, #80]	; (800202c <_sbrk+0x5c>)
 8001fda:	4b15      	ldr	r3, [pc, #84]	; (8002030 <_sbrk+0x60>)
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fe4:	4b13      	ldr	r3, [pc, #76]	; (8002034 <_sbrk+0x64>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d102      	bne.n	8001ff2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fec:	4b11      	ldr	r3, [pc, #68]	; (8002034 <_sbrk+0x64>)
 8001fee:	4a12      	ldr	r2, [pc, #72]	; (8002038 <_sbrk+0x68>)
 8001ff0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ff2:	4b10      	ldr	r3, [pc, #64]	; (8002034 <_sbrk+0x64>)
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d207      	bcs.n	8002010 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002000:	f002 ff1c 	bl	8004e3c <__errno>
 8002004:	4603      	mov	r3, r0
 8002006:	220c      	movs	r2, #12
 8002008:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800200a:	f04f 33ff 	mov.w	r3, #4294967295
 800200e:	e009      	b.n	8002024 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002010:	4b08      	ldr	r3, [pc, #32]	; (8002034 <_sbrk+0x64>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002016:	4b07      	ldr	r3, [pc, #28]	; (8002034 <_sbrk+0x64>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4413      	add	r3, r2
 800201e:	4a05      	ldr	r2, [pc, #20]	; (8002034 <_sbrk+0x64>)
 8002020:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002022:	68fb      	ldr	r3, [r7, #12]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	20005000 	.word	0x20005000
 8002030:	00000400 	.word	0x00000400
 8002034:	20000228 	.word	0x20000228
 8002038:	200005c8 	.word	0x200005c8

0800203c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08c      	sub	sp, #48	; 0x30
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002042:	f107 030c 	add.w	r3, r7, #12
 8002046:	2224      	movs	r2, #36	; 0x24
 8002048:	2100      	movs	r1, #0
 800204a:	4618      	mov	r0, r3
 800204c:	f002 ff2e 	bl	8004eac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002058:	4b22      	ldr	r3, [pc, #136]	; (80020e4 <MX_TIM1_Init+0xa8>)
 800205a:	4a23      	ldr	r2, [pc, #140]	; (80020e8 <MX_TIM1_Init+0xac>)
 800205c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800205e:	4b21      	ldr	r3, [pc, #132]	; (80020e4 <MX_TIM1_Init+0xa8>)
 8002060:	2200      	movs	r2, #0
 8002062:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002064:	4b1f      	ldr	r3, [pc, #124]	; (80020e4 <MX_TIM1_Init+0xa8>)
 8002066:	2200      	movs	r2, #0
 8002068:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800206a:	4b1e      	ldr	r3, [pc, #120]	; (80020e4 <MX_TIM1_Init+0xa8>)
 800206c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002070:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002072:	4b1c      	ldr	r3, [pc, #112]	; (80020e4 <MX_TIM1_Init+0xa8>)
 8002074:	2200      	movs	r2, #0
 8002076:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002078:	4b1a      	ldr	r3, [pc, #104]	; (80020e4 <MX_TIM1_Init+0xa8>)
 800207a:	2200      	movs	r2, #0
 800207c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800207e:	4b19      	ldr	r3, [pc, #100]	; (80020e4 <MX_TIM1_Init+0xa8>)
 8002080:	2280      	movs	r2, #128	; 0x80
 8002082:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002084:	2303      	movs	r3, #3
 8002086:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002088:	2300      	movs	r3, #0
 800208a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800208c:	2301      	movs	r3, #1
 800208e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8002094:	230f      	movs	r3, #15
 8002096:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002098:	2300      	movs	r3, #0
 800209a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800209c:	2301      	movs	r3, #1
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80020a4:	230f      	movs	r3, #15
 80020a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80020a8:	f107 030c 	add.w	r3, r7, #12
 80020ac:	4619      	mov	r1, r3
 80020ae:	480d      	ldr	r0, [pc, #52]	; (80020e4 <MX_TIM1_Init+0xa8>)
 80020b0:	f001 fbf0 	bl	8003894 <HAL_TIM_Encoder_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80020ba:	f7ff fd87 	bl	8001bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020be:	2300      	movs	r3, #0
 80020c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020c6:	1d3b      	adds	r3, r7, #4
 80020c8:	4619      	mov	r1, r3
 80020ca:	4806      	ldr	r0, [pc, #24]	; (80020e4 <MX_TIM1_Init+0xa8>)
 80020cc:	f002 f8b6 	bl	800423c <HAL_TIMEx_MasterConfigSynchronization>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80020d6:	f7ff fd79 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	3730      	adds	r7, #48	; 0x30
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200004e0 	.word	0x200004e0
 80020e8:	40012c00 	.word	0x40012c00

080020ec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020f2:	f107 0308 	add.w	r3, r7, #8
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	605a      	str	r2, [r3, #4]
 80020fc:	609a      	str	r2, [r3, #8]
 80020fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002100:	463b      	mov	r3, r7
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002108:	4b1d      	ldr	r3, [pc, #116]	; (8002180 <MX_TIM3_Init+0x94>)
 800210a:	4a1e      	ldr	r2, [pc, #120]	; (8002184 <MX_TIM3_Init+0x98>)
 800210c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800210e:	4b1c      	ldr	r3, [pc, #112]	; (8002180 <MX_TIM3_Init+0x94>)
 8002110:	2200      	movs	r2, #0
 8002112:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002114:	4b1a      	ldr	r3, [pc, #104]	; (8002180 <MX_TIM3_Init+0x94>)
 8002116:	2200      	movs	r2, #0
 8002118:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800211a:	4b19      	ldr	r3, [pc, #100]	; (8002180 <MX_TIM3_Init+0x94>)
 800211c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002120:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002122:	4b17      	ldr	r3, [pc, #92]	; (8002180 <MX_TIM3_Init+0x94>)
 8002124:	2200      	movs	r2, #0
 8002126:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002128:	4b15      	ldr	r3, [pc, #84]	; (8002180 <MX_TIM3_Init+0x94>)
 800212a:	2280      	movs	r2, #128	; 0x80
 800212c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800212e:	4814      	ldr	r0, [pc, #80]	; (8002180 <MX_TIM3_Init+0x94>)
 8002130:	f001 fae0 	bl	80036f4 <HAL_TIM_Base_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800213a:	f7ff fd47 	bl	8001bcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800213e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002142:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002144:	f107 0308 	add.w	r3, r7, #8
 8002148:	4619      	mov	r1, r3
 800214a:	480d      	ldr	r0, [pc, #52]	; (8002180 <MX_TIM3_Init+0x94>)
 800214c:	f001 fe71 	bl	8003e32 <HAL_TIM_ConfigClockSource>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002156:	f7ff fd39 	bl	8001bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215a:	2300      	movs	r3, #0
 800215c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215e:	2300      	movs	r3, #0
 8002160:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002162:	463b      	mov	r3, r7
 8002164:	4619      	mov	r1, r3
 8002166:	4806      	ldr	r0, [pc, #24]	; (8002180 <MX_TIM3_Init+0x94>)
 8002168:	f002 f868 	bl	800423c <HAL_TIMEx_MasterConfigSynchronization>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002172:	f7ff fd2b 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002176:	bf00      	nop
 8002178:	3718      	adds	r7, #24
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000498 	.word	0x20000498
 8002184:	40000400 	.word	0x40000400

08002188 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b088      	sub	sp, #32
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002190:	f107 0310 	add.w	r3, r7, #16
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM1)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a16      	ldr	r2, [pc, #88]	; (80021fc <HAL_TIM_Encoder_MspInit+0x74>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d124      	bne.n	80021f2 <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021a8:	4b15      	ldr	r3, [pc, #84]	; (8002200 <HAL_TIM_Encoder_MspInit+0x78>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	4a14      	ldr	r2, [pc, #80]	; (8002200 <HAL_TIM_Encoder_MspInit+0x78>)
 80021ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021b2:	6193      	str	r3, [r2, #24]
 80021b4:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_TIM_Encoder_MspInit+0x78>)
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c0:	4b0f      	ldr	r3, [pc, #60]	; (8002200 <HAL_TIM_Encoder_MspInit+0x78>)
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	4a0e      	ldr	r2, [pc, #56]	; (8002200 <HAL_TIM_Encoder_MspInit+0x78>)
 80021c6:	f043 0304 	orr.w	r3, r3, #4
 80021ca:	6193      	str	r3, [r2, #24]
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <HAL_TIM_Encoder_MspInit+0x78>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021e2:	2301      	movs	r3, #1
 80021e4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e6:	f107 0310 	add.w	r3, r7, #16
 80021ea:	4619      	mov	r1, r3
 80021ec:	4805      	ldr	r0, [pc, #20]	; (8002204 <HAL_TIM_Encoder_MspInit+0x7c>)
 80021ee:	f000 fb6d 	bl	80028cc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80021f2:	bf00      	nop
 80021f4:	3720      	adds	r7, #32
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40012c00 	.word	0x40012c00
 8002200:	40021000 	.word	0x40021000
 8002204:	40010800 	.word	0x40010800

08002208 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a0d      	ldr	r2, [pc, #52]	; (800224c <HAL_TIM_Base_MspInit+0x44>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d113      	bne.n	8002242 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800221a:	4b0d      	ldr	r3, [pc, #52]	; (8002250 <HAL_TIM_Base_MspInit+0x48>)
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	4a0c      	ldr	r2, [pc, #48]	; (8002250 <HAL_TIM_Base_MspInit+0x48>)
 8002220:	f043 0302 	orr.w	r3, r3, #2
 8002224:	61d3      	str	r3, [r2, #28]
 8002226:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <HAL_TIM_Base_MspInit+0x48>)
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002232:	2200      	movs	r2, #0
 8002234:	2100      	movs	r1, #0
 8002236:	201d      	movs	r0, #29
 8002238:	f000 fa61 	bl	80026fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800223c:	201d      	movs	r0, #29
 800223e:	f000 fa7a 	bl	8002736 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40000400 	.word	0x40000400
 8002250:	40021000 	.word	0x40021000

08002254 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002258:	4b11      	ldr	r3, [pc, #68]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 800225a:	4a12      	ldr	r2, [pc, #72]	; (80022a4 <MX_USART1_UART_Init+0x50>)
 800225c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800225e:	4b10      	ldr	r3, [pc, #64]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 8002260:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002264:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002266:	4b0e      	ldr	r3, [pc, #56]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 8002268:	2200      	movs	r2, #0
 800226a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800226c:	4b0c      	ldr	r3, [pc, #48]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 800226e:	2200      	movs	r2, #0
 8002270:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002272:	4b0b      	ldr	r3, [pc, #44]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 8002274:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002278:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800227a:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 800227c:	220c      	movs	r2, #12
 800227e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002280:	4b07      	ldr	r3, [pc, #28]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 8002282:	2200      	movs	r2, #0
 8002284:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002286:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 8002288:	2200      	movs	r2, #0
 800228a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800228c:	4804      	ldr	r0, [pc, #16]	; (80022a0 <MX_USART1_UART_Init+0x4c>)
 800228e:	f002 f845 	bl	800431c <HAL_UART_Init>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8002298:	f7ff fc98 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20000528 	.word	0x20000528
 80022a4:	40013800 	.word	0x40013800

080022a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022ac:	4b11      	ldr	r3, [pc, #68]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022ae:	4a12      	ldr	r2, [pc, #72]	; (80022f8 <MX_USART2_UART_Init+0x50>)
 80022b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022b2:	4b10      	ldr	r3, [pc, #64]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022ba:	4b0e      	ldr	r3, [pc, #56]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022c0:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022c6:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022cc:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022ce:	220c      	movs	r2, #12
 80022d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d2:	4b08      	ldr	r3, [pc, #32]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022d8:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022de:	4805      	ldr	r0, [pc, #20]	; (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022e0:	f002 f81c 	bl	800431c <HAL_UART_Init>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022ea:	f7ff fc6f 	bl	8001bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	2000056c 	.word	0x2000056c
 80022f8:	40004400 	.word	0x40004400

080022fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08c      	sub	sp, #48	; 0x30
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 031c 	add.w	r3, r7, #28
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a41      	ldr	r2, [pc, #260]	; (800241c <HAL_UART_MspInit+0x120>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d146      	bne.n	80023aa <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800231c:	4b40      	ldr	r3, [pc, #256]	; (8002420 <HAL_UART_MspInit+0x124>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	4a3f      	ldr	r2, [pc, #252]	; (8002420 <HAL_UART_MspInit+0x124>)
 8002322:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002326:	6193      	str	r3, [r2, #24]
 8002328:	4b3d      	ldr	r3, [pc, #244]	; (8002420 <HAL_UART_MspInit+0x124>)
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002330:	61bb      	str	r3, [r7, #24]
 8002332:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002334:	4b3a      	ldr	r3, [pc, #232]	; (8002420 <HAL_UART_MspInit+0x124>)
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	4a39      	ldr	r2, [pc, #228]	; (8002420 <HAL_UART_MspInit+0x124>)
 800233a:	f043 0308 	orr.w	r3, r3, #8
 800233e:	6193      	str	r3, [r2, #24]
 8002340:	4b37      	ldr	r3, [pc, #220]	; (8002420 <HAL_UART_MspInit+0x124>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	f003 0308 	and.w	r3, r3, #8
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800234c:	2340      	movs	r3, #64	; 0x40
 800234e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002350:	2302      	movs	r3, #2
 8002352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002354:	2303      	movs	r3, #3
 8002356:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002358:	f107 031c 	add.w	r3, r7, #28
 800235c:	4619      	mov	r1, r3
 800235e:	4831      	ldr	r0, [pc, #196]	; (8002424 <HAL_UART_MspInit+0x128>)
 8002360:	f000 fab4 	bl	80028cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002368:	2300      	movs	r3, #0
 800236a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002370:	f107 031c 	add.w	r3, r7, #28
 8002374:	4619      	mov	r1, r3
 8002376:	482b      	ldr	r0, [pc, #172]	; (8002424 <HAL_UART_MspInit+0x128>)
 8002378:	f000 faa8 	bl	80028cc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 800237c:	4b2a      	ldr	r3, [pc, #168]	; (8002428 <HAL_UART_MspInit+0x12c>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002384:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002388:	62fb      	str	r3, [r7, #44]	; 0x2c
 800238a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800238c:	f043 0304 	orr.w	r3, r3, #4
 8002390:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002392:	4a25      	ldr	r2, [pc, #148]	; (8002428 <HAL_UART_MspInit+0x12c>)
 8002394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002396:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002398:	2200      	movs	r2, #0
 800239a:	2100      	movs	r1, #0
 800239c:	2025      	movs	r0, #37	; 0x25
 800239e:	f000 f9ae 	bl	80026fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80023a2:	2025      	movs	r0, #37	; 0x25
 80023a4:	f000 f9c7 	bl	8002736 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80023a8:	e034      	b.n	8002414 <HAL_UART_MspInit+0x118>
  else if(uartHandle->Instance==USART2)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a1f      	ldr	r2, [pc, #124]	; (800242c <HAL_UART_MspInit+0x130>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d12f      	bne.n	8002414 <HAL_UART_MspInit+0x118>
    __HAL_RCC_USART2_CLK_ENABLE();
 80023b4:	4b1a      	ldr	r3, [pc, #104]	; (8002420 <HAL_UART_MspInit+0x124>)
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	4a19      	ldr	r2, [pc, #100]	; (8002420 <HAL_UART_MspInit+0x124>)
 80023ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023be:	61d3      	str	r3, [r2, #28]
 80023c0:	4b17      	ldr	r3, [pc, #92]	; (8002420 <HAL_UART_MspInit+0x124>)
 80023c2:	69db      	ldr	r3, [r3, #28]
 80023c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023cc:	4b14      	ldr	r3, [pc, #80]	; (8002420 <HAL_UART_MspInit+0x124>)
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	4a13      	ldr	r2, [pc, #76]	; (8002420 <HAL_UART_MspInit+0x124>)
 80023d2:	f043 0304 	orr.w	r3, r3, #4
 80023d6:	6193      	str	r3, [r2, #24]
 80023d8:	4b11      	ldr	r3, [pc, #68]	; (8002420 <HAL_UART_MspInit+0x124>)
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023e4:	2304      	movs	r3, #4
 80023e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e8:	2302      	movs	r3, #2
 80023ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023ec:	2303      	movs	r3, #3
 80023ee:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f0:	f107 031c 	add.w	r3, r7, #28
 80023f4:	4619      	mov	r1, r3
 80023f6:	480e      	ldr	r0, [pc, #56]	; (8002430 <HAL_UART_MspInit+0x134>)
 80023f8:	f000 fa68 	bl	80028cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023fc:	2308      	movs	r3, #8
 80023fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002400:	2300      	movs	r3, #0
 8002402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002408:	f107 031c 	add.w	r3, r7, #28
 800240c:	4619      	mov	r1, r3
 800240e:	4808      	ldr	r0, [pc, #32]	; (8002430 <HAL_UART_MspInit+0x134>)
 8002410:	f000 fa5c 	bl	80028cc <HAL_GPIO_Init>
}
 8002414:	bf00      	nop
 8002416:	3730      	adds	r7, #48	; 0x30
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40013800 	.word	0x40013800
 8002420:	40021000 	.word	0x40021000
 8002424:	40010c00 	.word	0x40010c00
 8002428:	40010000 	.word	0x40010000
 800242c:	40004400 	.word	0x40004400
 8002430:	40010800 	.word	0x40010800

08002434 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002434:	480c      	ldr	r0, [pc, #48]	; (8002468 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002436:	490d      	ldr	r1, [pc, #52]	; (800246c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002438:	4a0d      	ldr	r2, [pc, #52]	; (8002470 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800243a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800243c:	e002      	b.n	8002444 <LoopCopyDataInit>

0800243e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800243e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002442:	3304      	adds	r3, #4

08002444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002448:	d3f9      	bcc.n	800243e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800244a:	4a0a      	ldr	r2, [pc, #40]	; (8002474 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800244c:	4c0a      	ldr	r4, [pc, #40]	; (8002478 <LoopFillZerobss+0x22>)
  movs r3, #0
 800244e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002450:	e001      	b.n	8002456 <LoopFillZerobss>

08002452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002454:	3204      	adds	r2, #4

08002456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002458:	d3fb      	bcc.n	8002452 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800245a:	f000 f810 	bl	800247e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800245e:	f002 fcf3 	bl	8004e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002462:	f7ff fb3f 	bl	8001ae4 <main>
  bx lr
 8002466:	4770      	bx	lr
  ldr r0, =_sdata
 8002468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800246c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002470:	0800a268 	.word	0x0800a268
  ldr r2, =_sbss
 8002474:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002478:	200005c4 	.word	0x200005c4

0800247c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800247c:	e7fe      	b.n	800247c <ADC1_2_IRQHandler>

0800247e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800247e:	b480      	push	{r7}
 8002480:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002482:	bf00      	nop
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr
	...

0800248c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002490:	4b08      	ldr	r3, [pc, #32]	; (80024b4 <HAL_Init+0x28>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a07      	ldr	r2, [pc, #28]	; (80024b4 <HAL_Init+0x28>)
 8002496:	f043 0310 	orr.w	r3, r3, #16
 800249a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800249c:	2003      	movs	r0, #3
 800249e:	f000 f923 	bl	80026e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024a2:	200f      	movs	r0, #15
 80024a4:	f000 f808 	bl	80024b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024a8:	f7ff fc9a 	bl	8001de0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40022000 	.word	0x40022000

080024b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024c0:	4b12      	ldr	r3, [pc, #72]	; (800250c <HAL_InitTick+0x54>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4b12      	ldr	r3, [pc, #72]	; (8002510 <HAL_InitTick+0x58>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	4619      	mov	r1, r3
 80024ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80024d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 f93b 	bl	8002752 <HAL_SYSTICK_Config>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e00e      	b.n	8002504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2b0f      	cmp	r3, #15
 80024ea:	d80a      	bhi.n	8002502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ec:	2200      	movs	r2, #0
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	f04f 30ff 	mov.w	r0, #4294967295
 80024f4:	f000 f903 	bl	80026fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024f8:	4a06      	ldr	r2, [pc, #24]	; (8002514 <HAL_InitTick+0x5c>)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	e000      	b.n	8002504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
}
 8002504:	4618      	mov	r0, r3
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	20000018 	.word	0x20000018
 8002510:	20000020 	.word	0x20000020
 8002514:	2000001c 	.word	0x2000001c

08002518 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_IncTick+0x1c>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	4b05      	ldr	r3, [pc, #20]	; (8002538 <HAL_IncTick+0x20>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4413      	add	r3, r2
 8002528:	4a03      	ldr	r2, [pc, #12]	; (8002538 <HAL_IncTick+0x20>)
 800252a:	6013      	str	r3, [r2, #0]
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	20000020 	.word	0x20000020
 8002538:	200005b0 	.word	0x200005b0

0800253c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  return uwTick;
 8002540:	4b02      	ldr	r3, [pc, #8]	; (800254c <HAL_GetTick+0x10>)
 8002542:	681b      	ldr	r3, [r3, #0]
}
 8002544:	4618      	mov	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr
 800254c:	200005b0 	.word	0x200005b0

08002550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002560:	4b0c      	ldr	r3, [pc, #48]	; (8002594 <__NVIC_SetPriorityGrouping+0x44>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002566:	68ba      	ldr	r2, [r7, #8]
 8002568:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800256c:	4013      	ands	r3, r2
 800256e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002578:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800257c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002582:	4a04      	ldr	r2, [pc, #16]	; (8002594 <__NVIC_SetPriorityGrouping+0x44>)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	60d3      	str	r3, [r2, #12]
}
 8002588:	bf00      	nop
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	e000ed00 	.word	0xe000ed00

08002598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800259c:	4b04      	ldr	r3, [pc, #16]	; (80025b0 <__NVIC_GetPriorityGrouping+0x18>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	0a1b      	lsrs	r3, r3, #8
 80025a2:	f003 0307 	and.w	r3, r3, #7
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	e000ed00 	.word	0xe000ed00

080025b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	db0b      	blt.n	80025de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	f003 021f 	and.w	r2, r3, #31
 80025cc:	4906      	ldr	r1, [pc, #24]	; (80025e8 <__NVIC_EnableIRQ+0x34>)
 80025ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d2:	095b      	lsrs	r3, r3, #5
 80025d4:	2001      	movs	r0, #1
 80025d6:	fa00 f202 	lsl.w	r2, r0, r2
 80025da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	e000e100 	.word	0xe000e100

080025ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	6039      	str	r1, [r7, #0]
 80025f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	db0a      	blt.n	8002616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	b2da      	uxtb	r2, r3
 8002604:	490c      	ldr	r1, [pc, #48]	; (8002638 <__NVIC_SetPriority+0x4c>)
 8002606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260a:	0112      	lsls	r2, r2, #4
 800260c:	b2d2      	uxtb	r2, r2
 800260e:	440b      	add	r3, r1
 8002610:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002614:	e00a      	b.n	800262c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	b2da      	uxtb	r2, r3
 800261a:	4908      	ldr	r1, [pc, #32]	; (800263c <__NVIC_SetPriority+0x50>)
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	f003 030f 	and.w	r3, r3, #15
 8002622:	3b04      	subs	r3, #4
 8002624:	0112      	lsls	r2, r2, #4
 8002626:	b2d2      	uxtb	r2, r2
 8002628:	440b      	add	r3, r1
 800262a:	761a      	strb	r2, [r3, #24]
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	bc80      	pop	{r7}
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	e000e100 	.word	0xe000e100
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002640:	b480      	push	{r7}
 8002642:	b089      	sub	sp, #36	; 0x24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f003 0307 	and.w	r3, r3, #7
 8002652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	f1c3 0307 	rsb	r3, r3, #7
 800265a:	2b04      	cmp	r3, #4
 800265c:	bf28      	it	cs
 800265e:	2304      	movcs	r3, #4
 8002660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3304      	adds	r3, #4
 8002666:	2b06      	cmp	r3, #6
 8002668:	d902      	bls.n	8002670 <NVIC_EncodePriority+0x30>
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3b03      	subs	r3, #3
 800266e:	e000      	b.n	8002672 <NVIC_EncodePriority+0x32>
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002674:	f04f 32ff 	mov.w	r2, #4294967295
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	43da      	mvns	r2, r3
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	401a      	ands	r2, r3
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002688:	f04f 31ff 	mov.w	r1, #4294967295
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	fa01 f303 	lsl.w	r3, r1, r3
 8002692:	43d9      	mvns	r1, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002698:	4313      	orrs	r3, r2
         );
}
 800269a:	4618      	mov	r0, r3
 800269c:	3724      	adds	r7, #36	; 0x24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr

080026a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3b01      	subs	r3, #1
 80026b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026b4:	d301      	bcc.n	80026ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026b6:	2301      	movs	r3, #1
 80026b8:	e00f      	b.n	80026da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026ba:	4a0a      	ldr	r2, [pc, #40]	; (80026e4 <SysTick_Config+0x40>)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	3b01      	subs	r3, #1
 80026c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026c2:	210f      	movs	r1, #15
 80026c4:	f04f 30ff 	mov.w	r0, #4294967295
 80026c8:	f7ff ff90 	bl	80025ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026cc:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <SysTick_Config+0x40>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026d2:	4b04      	ldr	r3, [pc, #16]	; (80026e4 <SysTick_Config+0x40>)
 80026d4:	2207      	movs	r2, #7
 80026d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	e000e010 	.word	0xe000e010

080026e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7ff ff2d 	bl	8002550 <__NVIC_SetPriorityGrouping>
}
 80026f6:	bf00      	nop
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026fe:	b580      	push	{r7, lr}
 8002700:	b086      	sub	sp, #24
 8002702:	af00      	add	r7, sp, #0
 8002704:	4603      	mov	r3, r0
 8002706:	60b9      	str	r1, [r7, #8]
 8002708:	607a      	str	r2, [r7, #4]
 800270a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002710:	f7ff ff42 	bl	8002598 <__NVIC_GetPriorityGrouping>
 8002714:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	68b9      	ldr	r1, [r7, #8]
 800271a:	6978      	ldr	r0, [r7, #20]
 800271c:	f7ff ff90 	bl	8002640 <NVIC_EncodePriority>
 8002720:	4602      	mov	r2, r0
 8002722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002726:	4611      	mov	r1, r2
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff5f 	bl	80025ec <__NVIC_SetPriority>
}
 800272e:	bf00      	nop
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b082      	sub	sp, #8
 800273a:	af00      	add	r7, sp, #0
 800273c:	4603      	mov	r3, r0
 800273e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff ff35 	bl	80025b4 <__NVIC_EnableIRQ>
}
 800274a:	bf00      	nop
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b082      	sub	sp, #8
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f7ff ffa2 	bl	80026a4 <SysTick_Config>
 8002760:	4603      	mov	r3, r0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800276a:	b480      	push	{r7}
 800276c:	b085      	sub	sp, #20
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800277c:	2b02      	cmp	r3, #2
 800277e:	d008      	beq.n	8002792 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2204      	movs	r2, #4
 8002784:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e020      	b.n	80027d4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 020e 	bic.w	r2, r2, #14
 80027a0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 0201 	bic.w	r2, r2, #1
 80027b0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ba:	2101      	movs	r1, #1
 80027bc:	fa01 f202 	lsl.w	r2, r1, r2
 80027c0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	bc80      	pop	{r7}
 80027dc:	4770      	bx	lr
	...

080027e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027e8:	2300      	movs	r3, #0
 80027ea:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d005      	beq.n	8002802 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2204      	movs	r2, #4
 80027fa:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	73fb      	strb	r3, [r7, #15]
 8002800:	e051      	b.n	80028a6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f022 020e 	bic.w	r2, r2, #14
 8002810:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 0201 	bic.w	r2, r2, #1
 8002820:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a22      	ldr	r2, [pc, #136]	; (80028b0 <HAL_DMA_Abort_IT+0xd0>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d029      	beq.n	8002880 <HAL_DMA_Abort_IT+0xa0>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a20      	ldr	r2, [pc, #128]	; (80028b4 <HAL_DMA_Abort_IT+0xd4>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d022      	beq.n	800287c <HAL_DMA_Abort_IT+0x9c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a1f      	ldr	r2, [pc, #124]	; (80028b8 <HAL_DMA_Abort_IT+0xd8>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d01a      	beq.n	8002876 <HAL_DMA_Abort_IT+0x96>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1d      	ldr	r2, [pc, #116]	; (80028bc <HAL_DMA_Abort_IT+0xdc>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d012      	beq.n	8002870 <HAL_DMA_Abort_IT+0x90>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a1c      	ldr	r2, [pc, #112]	; (80028c0 <HAL_DMA_Abort_IT+0xe0>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d00a      	beq.n	800286a <HAL_DMA_Abort_IT+0x8a>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a1a      	ldr	r2, [pc, #104]	; (80028c4 <HAL_DMA_Abort_IT+0xe4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d102      	bne.n	8002864 <HAL_DMA_Abort_IT+0x84>
 800285e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002862:	e00e      	b.n	8002882 <HAL_DMA_Abort_IT+0xa2>
 8002864:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002868:	e00b      	b.n	8002882 <HAL_DMA_Abort_IT+0xa2>
 800286a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800286e:	e008      	b.n	8002882 <HAL_DMA_Abort_IT+0xa2>
 8002870:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002874:	e005      	b.n	8002882 <HAL_DMA_Abort_IT+0xa2>
 8002876:	f44f 7380 	mov.w	r3, #256	; 0x100
 800287a:	e002      	b.n	8002882 <HAL_DMA_Abort_IT+0xa2>
 800287c:	2310      	movs	r3, #16
 800287e:	e000      	b.n	8002882 <HAL_DMA_Abort_IT+0xa2>
 8002880:	2301      	movs	r3, #1
 8002882:	4a11      	ldr	r2, [pc, #68]	; (80028c8 <HAL_DMA_Abort_IT+0xe8>)
 8002884:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800289a:	2b00      	cmp	r3, #0
 800289c:	d003      	beq.n	80028a6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	4798      	blx	r3
    } 
  }
  return status;
 80028a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	40020008 	.word	0x40020008
 80028b4:	4002001c 	.word	0x4002001c
 80028b8:	40020030 	.word	0x40020030
 80028bc:	40020044 	.word	0x40020044
 80028c0:	40020058 	.word	0x40020058
 80028c4:	4002006c 	.word	0x4002006c
 80028c8:	40020000 	.word	0x40020000

080028cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b08b      	sub	sp, #44	; 0x2c
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028d6:	2300      	movs	r3, #0
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028da:	2300      	movs	r3, #0
 80028dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028de:	e169      	b.n	8002bb4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028e0:	2201      	movs	r2, #1
 80028e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	69fa      	ldr	r2, [r7, #28]
 80028f0:	4013      	ands	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	f040 8158 	bne.w	8002bae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	4a9a      	ldr	r2, [pc, #616]	; (8002b6c <HAL_GPIO_Init+0x2a0>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d05e      	beq.n	80029c6 <HAL_GPIO_Init+0xfa>
 8002908:	4a98      	ldr	r2, [pc, #608]	; (8002b6c <HAL_GPIO_Init+0x2a0>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d875      	bhi.n	80029fa <HAL_GPIO_Init+0x12e>
 800290e:	4a98      	ldr	r2, [pc, #608]	; (8002b70 <HAL_GPIO_Init+0x2a4>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d058      	beq.n	80029c6 <HAL_GPIO_Init+0xfa>
 8002914:	4a96      	ldr	r2, [pc, #600]	; (8002b70 <HAL_GPIO_Init+0x2a4>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d86f      	bhi.n	80029fa <HAL_GPIO_Init+0x12e>
 800291a:	4a96      	ldr	r2, [pc, #600]	; (8002b74 <HAL_GPIO_Init+0x2a8>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d052      	beq.n	80029c6 <HAL_GPIO_Init+0xfa>
 8002920:	4a94      	ldr	r2, [pc, #592]	; (8002b74 <HAL_GPIO_Init+0x2a8>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d869      	bhi.n	80029fa <HAL_GPIO_Init+0x12e>
 8002926:	4a94      	ldr	r2, [pc, #592]	; (8002b78 <HAL_GPIO_Init+0x2ac>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d04c      	beq.n	80029c6 <HAL_GPIO_Init+0xfa>
 800292c:	4a92      	ldr	r2, [pc, #584]	; (8002b78 <HAL_GPIO_Init+0x2ac>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d863      	bhi.n	80029fa <HAL_GPIO_Init+0x12e>
 8002932:	4a92      	ldr	r2, [pc, #584]	; (8002b7c <HAL_GPIO_Init+0x2b0>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d046      	beq.n	80029c6 <HAL_GPIO_Init+0xfa>
 8002938:	4a90      	ldr	r2, [pc, #576]	; (8002b7c <HAL_GPIO_Init+0x2b0>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d85d      	bhi.n	80029fa <HAL_GPIO_Init+0x12e>
 800293e:	2b12      	cmp	r3, #18
 8002940:	d82a      	bhi.n	8002998 <HAL_GPIO_Init+0xcc>
 8002942:	2b12      	cmp	r3, #18
 8002944:	d859      	bhi.n	80029fa <HAL_GPIO_Init+0x12e>
 8002946:	a201      	add	r2, pc, #4	; (adr r2, 800294c <HAL_GPIO_Init+0x80>)
 8002948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800294c:	080029c7 	.word	0x080029c7
 8002950:	080029a1 	.word	0x080029a1
 8002954:	080029b3 	.word	0x080029b3
 8002958:	080029f5 	.word	0x080029f5
 800295c:	080029fb 	.word	0x080029fb
 8002960:	080029fb 	.word	0x080029fb
 8002964:	080029fb 	.word	0x080029fb
 8002968:	080029fb 	.word	0x080029fb
 800296c:	080029fb 	.word	0x080029fb
 8002970:	080029fb 	.word	0x080029fb
 8002974:	080029fb 	.word	0x080029fb
 8002978:	080029fb 	.word	0x080029fb
 800297c:	080029fb 	.word	0x080029fb
 8002980:	080029fb 	.word	0x080029fb
 8002984:	080029fb 	.word	0x080029fb
 8002988:	080029fb 	.word	0x080029fb
 800298c:	080029fb 	.word	0x080029fb
 8002990:	080029a9 	.word	0x080029a9
 8002994:	080029bd 	.word	0x080029bd
 8002998:	4a79      	ldr	r2, [pc, #484]	; (8002b80 <HAL_GPIO_Init+0x2b4>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d013      	beq.n	80029c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800299e:	e02c      	b.n	80029fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	623b      	str	r3, [r7, #32]
          break;
 80029a6:	e029      	b.n	80029fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	3304      	adds	r3, #4
 80029ae:	623b      	str	r3, [r7, #32]
          break;
 80029b0:	e024      	b.n	80029fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	3308      	adds	r3, #8
 80029b8:	623b      	str	r3, [r7, #32]
          break;
 80029ba:	e01f      	b.n	80029fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	330c      	adds	r3, #12
 80029c2:	623b      	str	r3, [r7, #32]
          break;
 80029c4:	e01a      	b.n	80029fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d102      	bne.n	80029d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029ce:	2304      	movs	r3, #4
 80029d0:	623b      	str	r3, [r7, #32]
          break;
 80029d2:	e013      	b.n	80029fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d105      	bne.n	80029e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029dc:	2308      	movs	r3, #8
 80029de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	69fa      	ldr	r2, [r7, #28]
 80029e4:	611a      	str	r2, [r3, #16]
          break;
 80029e6:	e009      	b.n	80029fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029e8:	2308      	movs	r3, #8
 80029ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	69fa      	ldr	r2, [r7, #28]
 80029f0:	615a      	str	r2, [r3, #20]
          break;
 80029f2:	e003      	b.n	80029fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029f4:	2300      	movs	r3, #0
 80029f6:	623b      	str	r3, [r7, #32]
          break;
 80029f8:	e000      	b.n	80029fc <HAL_GPIO_Init+0x130>
          break;
 80029fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	2bff      	cmp	r3, #255	; 0xff
 8002a00:	d801      	bhi.n	8002a06 <HAL_GPIO_Init+0x13a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	e001      	b.n	8002a0a <HAL_GPIO_Init+0x13e>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	2bff      	cmp	r3, #255	; 0xff
 8002a10:	d802      	bhi.n	8002a18 <HAL_GPIO_Init+0x14c>
 8002a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	e002      	b.n	8002a1e <HAL_GPIO_Init+0x152>
 8002a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1a:	3b08      	subs	r3, #8
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	210f      	movs	r1, #15
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	401a      	ands	r2, r3
 8002a30:	6a39      	ldr	r1, [r7, #32]
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	fa01 f303 	lsl.w	r3, r1, r3
 8002a38:	431a      	orrs	r2, r3
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 80b1 	beq.w	8002bae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a4c:	4b4d      	ldr	r3, [pc, #308]	; (8002b84 <HAL_GPIO_Init+0x2b8>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	4a4c      	ldr	r2, [pc, #304]	; (8002b84 <HAL_GPIO_Init+0x2b8>)
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	6193      	str	r3, [r2, #24]
 8002a58:	4b4a      	ldr	r3, [pc, #296]	; (8002b84 <HAL_GPIO_Init+0x2b8>)
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a64:	4a48      	ldr	r2, [pc, #288]	; (8002b88 <HAL_GPIO_Init+0x2bc>)
 8002a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a68:	089b      	lsrs	r3, r3, #2
 8002a6a:	3302      	adds	r3, #2
 8002a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	220f      	movs	r2, #15
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	43db      	mvns	r3, r3
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	4013      	ands	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a40      	ldr	r2, [pc, #256]	; (8002b8c <HAL_GPIO_Init+0x2c0>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d013      	beq.n	8002ab8 <HAL_GPIO_Init+0x1ec>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a3f      	ldr	r2, [pc, #252]	; (8002b90 <HAL_GPIO_Init+0x2c4>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d00d      	beq.n	8002ab4 <HAL_GPIO_Init+0x1e8>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a3e      	ldr	r2, [pc, #248]	; (8002b94 <HAL_GPIO_Init+0x2c8>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d007      	beq.n	8002ab0 <HAL_GPIO_Init+0x1e4>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a3d      	ldr	r2, [pc, #244]	; (8002b98 <HAL_GPIO_Init+0x2cc>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d101      	bne.n	8002aac <HAL_GPIO_Init+0x1e0>
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e006      	b.n	8002aba <HAL_GPIO_Init+0x1ee>
 8002aac:	2304      	movs	r3, #4
 8002aae:	e004      	b.n	8002aba <HAL_GPIO_Init+0x1ee>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	e002      	b.n	8002aba <HAL_GPIO_Init+0x1ee>
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e000      	b.n	8002aba <HAL_GPIO_Init+0x1ee>
 8002ab8:	2300      	movs	r3, #0
 8002aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002abc:	f002 0203 	and.w	r2, r2, #3
 8002ac0:	0092      	lsls	r2, r2, #2
 8002ac2:	4093      	lsls	r3, r2
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002aca:	492f      	ldr	r1, [pc, #188]	; (8002b88 <HAL_GPIO_Init+0x2bc>)
 8002acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ace:	089b      	lsrs	r3, r3, #2
 8002ad0:	3302      	adds	r3, #2
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d006      	beq.n	8002af2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ae4:	4b2d      	ldr	r3, [pc, #180]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	492c      	ldr	r1, [pc, #176]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	600b      	str	r3, [r1, #0]
 8002af0:	e006      	b.n	8002b00 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002af2:	4b2a      	ldr	r3, [pc, #168]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	43db      	mvns	r3, r3
 8002afa:	4928      	ldr	r1, [pc, #160]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d006      	beq.n	8002b1a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b0c:	4b23      	ldr	r3, [pc, #140]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	4922      	ldr	r1, [pc, #136]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	604b      	str	r3, [r1, #4]
 8002b18:	e006      	b.n	8002b28 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b1a:	4b20      	ldr	r3, [pc, #128]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	491e      	ldr	r1, [pc, #120]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d006      	beq.n	8002b42 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b34:	4b19      	ldr	r3, [pc, #100]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	4918      	ldr	r1, [pc, #96]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	608b      	str	r3, [r1, #8]
 8002b40:	e006      	b.n	8002b50 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b42:	4b16      	ldr	r3, [pc, #88]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	4914      	ldr	r1, [pc, #80]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d021      	beq.n	8002ba0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b5c:	4b0f      	ldr	r3, [pc, #60]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b5e:	68da      	ldr	r2, [r3, #12]
 8002b60:	490e      	ldr	r1, [pc, #56]	; (8002b9c <HAL_GPIO_Init+0x2d0>)
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	60cb      	str	r3, [r1, #12]
 8002b68:	e021      	b.n	8002bae <HAL_GPIO_Init+0x2e2>
 8002b6a:	bf00      	nop
 8002b6c:	10320000 	.word	0x10320000
 8002b70:	10310000 	.word	0x10310000
 8002b74:	10220000 	.word	0x10220000
 8002b78:	10210000 	.word	0x10210000
 8002b7c:	10120000 	.word	0x10120000
 8002b80:	10110000 	.word	0x10110000
 8002b84:	40021000 	.word	0x40021000
 8002b88:	40010000 	.word	0x40010000
 8002b8c:	40010800 	.word	0x40010800
 8002b90:	40010c00 	.word	0x40010c00
 8002b94:	40011000 	.word	0x40011000
 8002b98:	40011400 	.word	0x40011400
 8002b9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ba0:	4b0b      	ldr	r3, [pc, #44]	; (8002bd0 <HAL_GPIO_Init+0x304>)
 8002ba2:	68da      	ldr	r2, [r3, #12]
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	4909      	ldr	r1, [pc, #36]	; (8002bd0 <HAL_GPIO_Init+0x304>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bba:	fa22 f303 	lsr.w	r3, r2, r3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f47f ae8e 	bne.w	80028e0 <HAL_GPIO_Init+0x14>
  }
}
 8002bc4:	bf00      	nop
 8002bc6:	bf00      	nop
 8002bc8:	372c      	adds	r7, #44	; 0x2c
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr
 8002bd0:	40010400 	.word	0x40010400

08002bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	807b      	strh	r3, [r7, #2]
 8002be0:	4613      	mov	r3, r2
 8002be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002be4:	787b      	ldrb	r3, [r7, #1]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bea:	887a      	ldrh	r2, [r7, #2]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002bf0:	e003      	b.n	8002bfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002bf2:	887b      	ldrh	r3, [r7, #2]
 8002bf4:	041a      	lsls	r2, r3, #16
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	611a      	str	r2, [r3, #16]
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr

08002c04 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c16:	887a      	ldrh	r2, [r7, #2]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	041a      	lsls	r2, r3, #16
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	43d9      	mvns	r1, r3
 8002c22:	887b      	ldrh	r3, [r7, #2]
 8002c24:	400b      	ands	r3, r1
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	611a      	str	r2, [r3, #16]
}
 8002c2c:	bf00      	nop
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr
	...

08002c38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e12b      	b.n	8002ea2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d106      	bne.n	8002c64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7fe fef0 	bl	8001a44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2224      	movs	r2, #36	; 0x24
 8002c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0201 	bic.w	r2, r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c9c:	f000 fce4 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 8002ca0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	4a81      	ldr	r2, [pc, #516]	; (8002eac <HAL_I2C_Init+0x274>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d807      	bhi.n	8002cbc <HAL_I2C_Init+0x84>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4a80      	ldr	r2, [pc, #512]	; (8002eb0 <HAL_I2C_Init+0x278>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	bf94      	ite	ls
 8002cb4:	2301      	movls	r3, #1
 8002cb6:	2300      	movhi	r3, #0
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	e006      	b.n	8002cca <HAL_I2C_Init+0x92>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4a7d      	ldr	r2, [pc, #500]	; (8002eb4 <HAL_I2C_Init+0x27c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	bf94      	ite	ls
 8002cc4:	2301      	movls	r3, #1
 8002cc6:	2300      	movhi	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e0e7      	b.n	8002ea2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4a78      	ldr	r2, [pc, #480]	; (8002eb8 <HAL_I2C_Init+0x280>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	0c9b      	lsrs	r3, r3, #18
 8002cdc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68ba      	ldr	r2, [r7, #8]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	4a6a      	ldr	r2, [pc, #424]	; (8002eac <HAL_I2C_Init+0x274>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d802      	bhi.n	8002d0c <HAL_I2C_Init+0xd4>
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	e009      	b.n	8002d20 <HAL_I2C_Init+0xe8>
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d12:	fb02 f303 	mul.w	r3, r2, r3
 8002d16:	4a69      	ldr	r2, [pc, #420]	; (8002ebc <HAL_I2C_Init+0x284>)
 8002d18:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	3301      	adds	r3, #1
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	430b      	orrs	r3, r1
 8002d26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d32:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	495c      	ldr	r1, [pc, #368]	; (8002eac <HAL_I2C_Init+0x274>)
 8002d3c:	428b      	cmp	r3, r1
 8002d3e:	d819      	bhi.n	8002d74 <HAL_I2C_Init+0x13c>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1e59      	subs	r1, r3, #1
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d4e:	1c59      	adds	r1, r3, #1
 8002d50:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d54:	400b      	ands	r3, r1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <HAL_I2C_Init+0x138>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	1e59      	subs	r1, r3, #1
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d68:	3301      	adds	r3, #1
 8002d6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d6e:	e051      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002d70:	2304      	movs	r3, #4
 8002d72:	e04f      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d111      	bne.n	8002da0 <HAL_I2C_Init+0x168>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1e58      	subs	r0, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	460b      	mov	r3, r1
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	440b      	add	r3, r1
 8002d8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d8e:	3301      	adds	r3, #1
 8002d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf0c      	ite	eq
 8002d98:	2301      	moveq	r3, #1
 8002d9a:	2300      	movne	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	e012      	b.n	8002dc6 <HAL_I2C_Init+0x18e>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1e58      	subs	r0, r3, #1
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6859      	ldr	r1, [r3, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	0099      	lsls	r1, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002db6:	3301      	adds	r3, #1
 8002db8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	bf0c      	ite	eq
 8002dc0:	2301      	moveq	r3, #1
 8002dc2:	2300      	movne	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <HAL_I2C_Init+0x196>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e022      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10e      	bne.n	8002df4 <HAL_I2C_Init+0x1bc>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	1e58      	subs	r0, r3, #1
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6859      	ldr	r1, [r3, #4]
 8002dde:	460b      	mov	r3, r1
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	440b      	add	r3, r1
 8002de4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002de8:	3301      	adds	r3, #1
 8002dea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002df2:	e00f      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	1e58      	subs	r0, r3, #1
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	0099      	lsls	r1, r3, #2
 8002e04:	440b      	add	r3, r1
 8002e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	6809      	ldr	r1, [r1, #0]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69da      	ldr	r2, [r3, #28]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e42:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6911      	ldr	r1, [r2, #16]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	68d2      	ldr	r2, [r2, #12]
 8002e4e:	4311      	orrs	r1, r2
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6812      	ldr	r2, [r2, #0]
 8002e54:	430b      	orrs	r3, r1
 8002e56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	695a      	ldr	r2, [r3, #20]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 0201 	orr.w	r2, r2, #1
 8002e82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	000186a0 	.word	0x000186a0
 8002eb0:	001e847f 	.word	0x001e847f
 8002eb4:	003d08ff 	.word	0x003d08ff
 8002eb8:	431bde83 	.word	0x431bde83
 8002ebc:	10624dd3 	.word	0x10624dd3

08002ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e26c      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 8087 	beq.w	8002fee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ee0:	4b92      	ldr	r3, [pc, #584]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 030c 	and.w	r3, r3, #12
 8002ee8:	2b04      	cmp	r3, #4
 8002eea:	d00c      	beq.n	8002f06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002eec:	4b8f      	ldr	r3, [pc, #572]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 030c 	and.w	r3, r3, #12
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d112      	bne.n	8002f1e <HAL_RCC_OscConfig+0x5e>
 8002ef8:	4b8c      	ldr	r3, [pc, #560]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f04:	d10b      	bne.n	8002f1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f06:	4b89      	ldr	r3, [pc, #548]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d06c      	beq.n	8002fec <HAL_RCC_OscConfig+0x12c>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d168      	bne.n	8002fec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e246      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f26:	d106      	bne.n	8002f36 <HAL_RCC_OscConfig+0x76>
 8002f28:	4b80      	ldr	r3, [pc, #512]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a7f      	ldr	r2, [pc, #508]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f32:	6013      	str	r3, [r2, #0]
 8002f34:	e02e      	b.n	8002f94 <HAL_RCC_OscConfig+0xd4>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x98>
 8002f3e:	4b7b      	ldr	r3, [pc, #492]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a7a      	ldr	r2, [pc, #488]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	4b78      	ldr	r3, [pc, #480]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a77      	ldr	r2, [pc, #476]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e01d      	b.n	8002f94 <HAL_RCC_OscConfig+0xd4>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f60:	d10c      	bne.n	8002f7c <HAL_RCC_OscConfig+0xbc>
 8002f62:	4b72      	ldr	r3, [pc, #456]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a71      	ldr	r2, [pc, #452]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f6c:	6013      	str	r3, [r2, #0]
 8002f6e:	4b6f      	ldr	r3, [pc, #444]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a6e      	ldr	r2, [pc, #440]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	e00b      	b.n	8002f94 <HAL_RCC_OscConfig+0xd4>
 8002f7c:	4b6b      	ldr	r3, [pc, #428]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a6a      	ldr	r2, [pc, #424]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	4b68      	ldr	r3, [pc, #416]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a67      	ldr	r2, [pc, #412]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d013      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9c:	f7ff face 	bl	800253c <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa4:	f7ff faca 	bl	800253c <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b64      	cmp	r3, #100	; 0x64
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e1fa      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb6:	4b5d      	ldr	r3, [pc, #372]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0f0      	beq.n	8002fa4 <HAL_RCC_OscConfig+0xe4>
 8002fc2:	e014      	b.n	8002fee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc4:	f7ff faba 	bl	800253c <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fcc:	f7ff fab6 	bl	800253c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b64      	cmp	r3, #100	; 0x64
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e1e6      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fde:	4b53      	ldr	r3, [pc, #332]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f0      	bne.n	8002fcc <HAL_RCC_OscConfig+0x10c>
 8002fea:	e000      	b.n	8002fee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d063      	beq.n	80030c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ffa:	4b4c      	ldr	r3, [pc, #304]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f003 030c 	and.w	r3, r3, #12
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00b      	beq.n	800301e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003006:	4b49      	ldr	r3, [pc, #292]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f003 030c 	and.w	r3, r3, #12
 800300e:	2b08      	cmp	r3, #8
 8003010:	d11c      	bne.n	800304c <HAL_RCC_OscConfig+0x18c>
 8003012:	4b46      	ldr	r3, [pc, #280]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d116      	bne.n	800304c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800301e:	4b43      	ldr	r3, [pc, #268]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d005      	beq.n	8003036 <HAL_RCC_OscConfig+0x176>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	2b01      	cmp	r3, #1
 8003030:	d001      	beq.n	8003036 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e1ba      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003036:	4b3d      	ldr	r3, [pc, #244]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	4939      	ldr	r1, [pc, #228]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8003046:	4313      	orrs	r3, r2
 8003048:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800304a:	e03a      	b.n	80030c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d020      	beq.n	8003096 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003054:	4b36      	ldr	r3, [pc, #216]	; (8003130 <HAL_RCC_OscConfig+0x270>)
 8003056:	2201      	movs	r2, #1
 8003058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305a:	f7ff fa6f 	bl	800253c <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003060:	e008      	b.n	8003074 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003062:	f7ff fa6b 	bl	800253c <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e19b      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003074:	4b2d      	ldr	r3, [pc, #180]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0302 	and.w	r3, r3, #2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0f0      	beq.n	8003062 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003080:	4b2a      	ldr	r3, [pc, #168]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	4927      	ldr	r1, [pc, #156]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 8003090:	4313      	orrs	r3, r2
 8003092:	600b      	str	r3, [r1, #0]
 8003094:	e015      	b.n	80030c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003096:	4b26      	ldr	r3, [pc, #152]	; (8003130 <HAL_RCC_OscConfig+0x270>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309c:	f7ff fa4e 	bl	800253c <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a4:	f7ff fa4a 	bl	800253c <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e17a      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030b6:	4b1d      	ldr	r3, [pc, #116]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f0      	bne.n	80030a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0308 	and.w	r3, r3, #8
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d03a      	beq.n	8003144 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d019      	beq.n	800310a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030d6:	4b17      	ldr	r3, [pc, #92]	; (8003134 <HAL_RCC_OscConfig+0x274>)
 80030d8:	2201      	movs	r2, #1
 80030da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030dc:	f7ff fa2e 	bl	800253c <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030e4:	f7ff fa2a 	bl	800253c <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e15a      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030f6:	4b0d      	ldr	r3, [pc, #52]	; (800312c <HAL_RCC_OscConfig+0x26c>)
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0f0      	beq.n	80030e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003102:	2001      	movs	r0, #1
 8003104:	f000 fad8 	bl	80036b8 <RCC_Delay>
 8003108:	e01c      	b.n	8003144 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800310a:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <HAL_RCC_OscConfig+0x274>)
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003110:	f7ff fa14 	bl	800253c <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003116:	e00f      	b.n	8003138 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003118:	f7ff fa10 	bl	800253c <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d908      	bls.n	8003138 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e140      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
 800312a:	bf00      	nop
 800312c:	40021000 	.word	0x40021000
 8003130:	42420000 	.word	0x42420000
 8003134:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003138:	4b9e      	ldr	r3, [pc, #632]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1e9      	bne.n	8003118 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 80a6 	beq.w	800329e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003152:	2300      	movs	r3, #0
 8003154:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003156:	4b97      	ldr	r3, [pc, #604]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003158:	69db      	ldr	r3, [r3, #28]
 800315a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10d      	bne.n	800317e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003162:	4b94      	ldr	r3, [pc, #592]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	4a93      	ldr	r2, [pc, #588]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800316c:	61d3      	str	r3, [r2, #28]
 800316e:	4b91      	ldr	r3, [pc, #580]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800317a:	2301      	movs	r3, #1
 800317c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800317e:	4b8e      	ldr	r3, [pc, #568]	; (80033b8 <HAL_RCC_OscConfig+0x4f8>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003186:	2b00      	cmp	r3, #0
 8003188:	d118      	bne.n	80031bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800318a:	4b8b      	ldr	r3, [pc, #556]	; (80033b8 <HAL_RCC_OscConfig+0x4f8>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a8a      	ldr	r2, [pc, #552]	; (80033b8 <HAL_RCC_OscConfig+0x4f8>)
 8003190:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003196:	f7ff f9d1 	bl	800253c <HAL_GetTick>
 800319a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800319c:	e008      	b.n	80031b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800319e:	f7ff f9cd 	bl	800253c <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b64      	cmp	r3, #100	; 0x64
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e0fd      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b0:	4b81      	ldr	r3, [pc, #516]	; (80033b8 <HAL_RCC_OscConfig+0x4f8>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d0f0      	beq.n	800319e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d106      	bne.n	80031d2 <HAL_RCC_OscConfig+0x312>
 80031c4:	4b7b      	ldr	r3, [pc, #492]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80031c6:	6a1b      	ldr	r3, [r3, #32]
 80031c8:	4a7a      	ldr	r2, [pc, #488]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80031ca:	f043 0301 	orr.w	r3, r3, #1
 80031ce:	6213      	str	r3, [r2, #32]
 80031d0:	e02d      	b.n	800322e <HAL_RCC_OscConfig+0x36e>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x334>
 80031da:	4b76      	ldr	r3, [pc, #472]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	4a75      	ldr	r2, [pc, #468]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80031e0:	f023 0301 	bic.w	r3, r3, #1
 80031e4:	6213      	str	r3, [r2, #32]
 80031e6:	4b73      	ldr	r3, [pc, #460]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	4a72      	ldr	r2, [pc, #456]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80031ec:	f023 0304 	bic.w	r3, r3, #4
 80031f0:	6213      	str	r3, [r2, #32]
 80031f2:	e01c      	b.n	800322e <HAL_RCC_OscConfig+0x36e>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b05      	cmp	r3, #5
 80031fa:	d10c      	bne.n	8003216 <HAL_RCC_OscConfig+0x356>
 80031fc:	4b6d      	ldr	r3, [pc, #436]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	4a6c      	ldr	r2, [pc, #432]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003202:	f043 0304 	orr.w	r3, r3, #4
 8003206:	6213      	str	r3, [r2, #32]
 8003208:	4b6a      	ldr	r3, [pc, #424]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	4a69      	ldr	r2, [pc, #420]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 800320e:	f043 0301 	orr.w	r3, r3, #1
 8003212:	6213      	str	r3, [r2, #32]
 8003214:	e00b      	b.n	800322e <HAL_RCC_OscConfig+0x36e>
 8003216:	4b67      	ldr	r3, [pc, #412]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	4a66      	ldr	r2, [pc, #408]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	6213      	str	r3, [r2, #32]
 8003222:	4b64      	ldr	r3, [pc, #400]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	4a63      	ldr	r2, [pc, #396]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003228:	f023 0304 	bic.w	r3, r3, #4
 800322c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d015      	beq.n	8003262 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003236:	f7ff f981 	bl	800253c <HAL_GetTick>
 800323a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800323c:	e00a      	b.n	8003254 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800323e:	f7ff f97d 	bl	800253c <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	f241 3288 	movw	r2, #5000	; 0x1388
 800324c:	4293      	cmp	r3, r2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e0ab      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003254:	4b57      	ldr	r3, [pc, #348]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	f003 0302 	and.w	r3, r3, #2
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0ee      	beq.n	800323e <HAL_RCC_OscConfig+0x37e>
 8003260:	e014      	b.n	800328c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003262:	f7ff f96b 	bl	800253c <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003268:	e00a      	b.n	8003280 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800326a:	f7ff f967 	bl	800253c <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	f241 3288 	movw	r2, #5000	; 0x1388
 8003278:	4293      	cmp	r3, r2
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e095      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003280:	4b4c      	ldr	r3, [pc, #304]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d1ee      	bne.n	800326a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800328c:	7dfb      	ldrb	r3, [r7, #23]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d105      	bne.n	800329e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003292:	4b48      	ldr	r3, [pc, #288]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	4a47      	ldr	r2, [pc, #284]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003298:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800329c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 8081 	beq.w	80033aa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032a8:	4b42      	ldr	r3, [pc, #264]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 030c 	and.w	r3, r3, #12
 80032b0:	2b08      	cmp	r3, #8
 80032b2:	d061      	beq.n	8003378 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	69db      	ldr	r3, [r3, #28]
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d146      	bne.n	800334a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032bc:	4b3f      	ldr	r3, [pc, #252]	; (80033bc <HAL_RCC_OscConfig+0x4fc>)
 80032be:	2200      	movs	r2, #0
 80032c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c2:	f7ff f93b 	bl	800253c <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ca:	f7ff f937 	bl	800253c <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e067      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032dc:	4b35      	ldr	r3, [pc, #212]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1f0      	bne.n	80032ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a1b      	ldr	r3, [r3, #32]
 80032ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f0:	d108      	bne.n	8003304 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032f2:	4b30      	ldr	r3, [pc, #192]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	492d      	ldr	r1, [pc, #180]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003300:	4313      	orrs	r3, r2
 8003302:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003304:	4b2b      	ldr	r3, [pc, #172]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a19      	ldr	r1, [r3, #32]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	430b      	orrs	r3, r1
 8003316:	4927      	ldr	r1, [pc, #156]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003318:	4313      	orrs	r3, r2
 800331a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800331c:	4b27      	ldr	r3, [pc, #156]	; (80033bc <HAL_RCC_OscConfig+0x4fc>)
 800331e:	2201      	movs	r2, #1
 8003320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003322:	f7ff f90b 	bl	800253c <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800332a:	f7ff f907 	bl	800253c <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e037      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800333c:	4b1d      	ldr	r3, [pc, #116]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0f0      	beq.n	800332a <HAL_RCC_OscConfig+0x46a>
 8003348:	e02f      	b.n	80033aa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334a:	4b1c      	ldr	r3, [pc, #112]	; (80033bc <HAL_RCC_OscConfig+0x4fc>)
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003350:	f7ff f8f4 	bl	800253c <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003356:	e008      	b.n	800336a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003358:	f7ff f8f0 	bl	800253c <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b02      	cmp	r3, #2
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e020      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800336a:	4b12      	ldr	r3, [pc, #72]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1f0      	bne.n	8003358 <HAL_RCC_OscConfig+0x498>
 8003376:	e018      	b.n	80033aa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	69db      	ldr	r3, [r3, #28]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e013      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003384:	4b0b      	ldr	r3, [pc, #44]	; (80033b4 <HAL_RCC_OscConfig+0x4f4>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	429a      	cmp	r2, r3
 8003396:	d106      	bne.n	80033a6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d001      	beq.n	80033aa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e000      	b.n	80033ac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3718      	adds	r7, #24
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40007000 	.word	0x40007000
 80033bc:	42420060 	.word	0x42420060

080033c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e0d0      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033d4:	4b6a      	ldr	r3, [pc, #424]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0307 	and.w	r3, r3, #7
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d910      	bls.n	8003404 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033e2:	4b67      	ldr	r3, [pc, #412]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f023 0207 	bic.w	r2, r3, #7
 80033ea:	4965      	ldr	r1, [pc, #404]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033f2:	4b63      	ldr	r3, [pc, #396]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0307 	and.w	r3, r3, #7
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d001      	beq.n	8003404 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e0b8      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d020      	beq.n	8003452 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	2b00      	cmp	r3, #0
 800341a:	d005      	beq.n	8003428 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800341c:	4b59      	ldr	r3, [pc, #356]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	4a58      	ldr	r2, [pc, #352]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003422:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003426:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b00      	cmp	r3, #0
 8003432:	d005      	beq.n	8003440 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003434:	4b53      	ldr	r3, [pc, #332]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4a52      	ldr	r2, [pc, #328]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800343e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003440:	4b50      	ldr	r3, [pc, #320]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	494d      	ldr	r1, [pc, #308]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	4313      	orrs	r3, r2
 8003450:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d040      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d107      	bne.n	8003476 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003466:	4b47      	ldr	r3, [pc, #284]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d115      	bne.n	800349e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e07f      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b02      	cmp	r3, #2
 800347c:	d107      	bne.n	800348e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800347e:	4b41      	ldr	r3, [pc, #260]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d109      	bne.n	800349e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e073      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800348e:	4b3d      	ldr	r3, [pc, #244]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e06b      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800349e:	4b39      	ldr	r3, [pc, #228]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f023 0203 	bic.w	r2, r3, #3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	4936      	ldr	r1, [pc, #216]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034b0:	f7ff f844 	bl	800253c <HAL_GetTick>
 80034b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b6:	e00a      	b.n	80034ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b8:	f7ff f840 	bl	800253c <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e053      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ce:	4b2d      	ldr	r3, [pc, #180]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 020c 	and.w	r2, r3, #12
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	429a      	cmp	r2, r3
 80034de:	d1eb      	bne.n	80034b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034e0:	4b27      	ldr	r3, [pc, #156]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d210      	bcs.n	8003510 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ee:	4b24      	ldr	r3, [pc, #144]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f023 0207 	bic.w	r2, r3, #7
 80034f6:	4922      	ldr	r1, [pc, #136]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034fe:	4b20      	ldr	r3, [pc, #128]	; (8003580 <HAL_RCC_ClockConfig+0x1c0>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0307 	and.w	r3, r3, #7
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	429a      	cmp	r2, r3
 800350a:	d001      	beq.n	8003510 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e032      	b.n	8003576 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0304 	and.w	r3, r3, #4
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800351c:	4b19      	ldr	r3, [pc, #100]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	4916      	ldr	r1, [pc, #88]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800352a:	4313      	orrs	r3, r2
 800352c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b00      	cmp	r3, #0
 8003538:	d009      	beq.n	800354e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800353a:	4b12      	ldr	r3, [pc, #72]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	490e      	ldr	r1, [pc, #56]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 800354a:	4313      	orrs	r3, r2
 800354c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800354e:	f000 f821 	bl	8003594 <HAL_RCC_GetSysClockFreq>
 8003552:	4602      	mov	r2, r0
 8003554:	4b0b      	ldr	r3, [pc, #44]	; (8003584 <HAL_RCC_ClockConfig+0x1c4>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	091b      	lsrs	r3, r3, #4
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	490a      	ldr	r1, [pc, #40]	; (8003588 <HAL_RCC_ClockConfig+0x1c8>)
 8003560:	5ccb      	ldrb	r3, [r1, r3]
 8003562:	fa22 f303 	lsr.w	r3, r2, r3
 8003566:	4a09      	ldr	r2, [pc, #36]	; (800358c <HAL_RCC_ClockConfig+0x1cc>)
 8003568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800356a:	4b09      	ldr	r3, [pc, #36]	; (8003590 <HAL_RCC_ClockConfig+0x1d0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f7fe ffa2 	bl	80024b8 <HAL_InitTick>

  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	40022000 	.word	0x40022000
 8003584:	40021000 	.word	0x40021000
 8003588:	08009bc8 	.word	0x08009bc8
 800358c:	20000018 	.word	0x20000018
 8003590:	2000001c 	.word	0x2000001c

08003594 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003594:	b490      	push	{r4, r7}
 8003596:	b08a      	sub	sp, #40	; 0x28
 8003598:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800359a:	4b2a      	ldr	r3, [pc, #168]	; (8003644 <HAL_RCC_GetSysClockFreq+0xb0>)
 800359c:	1d3c      	adds	r4, r7, #4
 800359e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80035a4:	f240 2301 	movw	r3, #513	; 0x201
 80035a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
 80035ae:	2300      	movs	r3, #0
 80035b0:	61bb      	str	r3, [r7, #24]
 80035b2:	2300      	movs	r3, #0
 80035b4:	627b      	str	r3, [r7, #36]	; 0x24
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035be:	4b22      	ldr	r3, [pc, #136]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 030c 	and.w	r3, r3, #12
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d002      	beq.n	80035d4 <HAL_RCC_GetSysClockFreq+0x40>
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d003      	beq.n	80035da <HAL_RCC_GetSysClockFreq+0x46>
 80035d2:	e02d      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035d4:	4b1d      	ldr	r3, [pc, #116]	; (800364c <HAL_RCC_GetSysClockFreq+0xb8>)
 80035d6:	623b      	str	r3, [r7, #32]
      break;
 80035d8:	e02d      	b.n	8003636 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	0c9b      	lsrs	r3, r3, #18
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80035e6:	4413      	add	r3, r2
 80035e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80035ec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d013      	beq.n	8003620 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035f8:	4b13      	ldr	r3, [pc, #76]	; (8003648 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	0c5b      	lsrs	r3, r3, #17
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003606:	4413      	add	r3, r2
 8003608:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800360c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	4a0e      	ldr	r2, [pc, #56]	; (800364c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003612:	fb02 f203 	mul.w	r2, r2, r3
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	fbb2 f3f3 	udiv	r3, r2, r3
 800361c:	627b      	str	r3, [r7, #36]	; 0x24
 800361e:	e004      	b.n	800362a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	4a0b      	ldr	r2, [pc, #44]	; (8003650 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003624:	fb02 f303 	mul.w	r3, r2, r3
 8003628:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800362a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362c:	623b      	str	r3, [r7, #32]
      break;
 800362e:	e002      	b.n	8003636 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003630:	4b06      	ldr	r3, [pc, #24]	; (800364c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003632:	623b      	str	r3, [r7, #32]
      break;
 8003634:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003636:	6a3b      	ldr	r3, [r7, #32]
}
 8003638:	4618      	mov	r0, r3
 800363a:	3728      	adds	r7, #40	; 0x28
 800363c:	46bd      	mov	sp, r7
 800363e:	bc90      	pop	{r4, r7}
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	08009bb8 	.word	0x08009bb8
 8003648:	40021000 	.word	0x40021000
 800364c:	007a1200 	.word	0x007a1200
 8003650:	003d0900 	.word	0x003d0900

08003654 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003658:	4b02      	ldr	r3, [pc, #8]	; (8003664 <HAL_RCC_GetHCLKFreq+0x10>)
 800365a:	681b      	ldr	r3, [r3, #0]
}
 800365c:	4618      	mov	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr
 8003664:	20000018 	.word	0x20000018

08003668 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800366c:	f7ff fff2 	bl	8003654 <HAL_RCC_GetHCLKFreq>
 8003670:	4602      	mov	r2, r0
 8003672:	4b05      	ldr	r3, [pc, #20]	; (8003688 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	0a1b      	lsrs	r3, r3, #8
 8003678:	f003 0307 	and.w	r3, r3, #7
 800367c:	4903      	ldr	r1, [pc, #12]	; (800368c <HAL_RCC_GetPCLK1Freq+0x24>)
 800367e:	5ccb      	ldrb	r3, [r1, r3]
 8003680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003684:	4618      	mov	r0, r3
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40021000 	.word	0x40021000
 800368c:	08009bd8 	.word	0x08009bd8

08003690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003694:	f7ff ffde 	bl	8003654 <HAL_RCC_GetHCLKFreq>
 8003698:	4602      	mov	r2, r0
 800369a:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	0adb      	lsrs	r3, r3, #11
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	4903      	ldr	r1, [pc, #12]	; (80036b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036a6:	5ccb      	ldrb	r3, [r1, r3]
 80036a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40021000 	.word	0x40021000
 80036b4:	08009bd8 	.word	0x08009bd8

080036b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036c0:	4b0a      	ldr	r3, [pc, #40]	; (80036ec <RCC_Delay+0x34>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a0a      	ldr	r2, [pc, #40]	; (80036f0 <RCC_Delay+0x38>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	0a5b      	lsrs	r3, r3, #9
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	fb02 f303 	mul.w	r3, r2, r3
 80036d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036d4:	bf00      	nop
  }
  while (Delay --);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	1e5a      	subs	r2, r3, #1
 80036da:	60fa      	str	r2, [r7, #12]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1f9      	bne.n	80036d4 <RCC_Delay+0x1c>
}
 80036e0:	bf00      	nop
 80036e2:	bf00      	nop
 80036e4:	3714      	adds	r7, #20
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bc80      	pop	{r7}
 80036ea:	4770      	bx	lr
 80036ec:	20000018 	.word	0x20000018
 80036f0:	10624dd3 	.word	0x10624dd3

080036f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e041      	b.n	800378a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d106      	bne.n	8003720 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7fe fd74 	bl	8002208 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3304      	adds	r3, #4
 8003730:	4619      	mov	r1, r3
 8003732:	4610      	mov	r0, r2
 8003734:	f000 fc66 	bl	8004004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
	...

08003794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d001      	beq.n	80037ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e03a      	b.n	8003822 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a18      	ldr	r2, [pc, #96]	; (800382c <HAL_TIM_Base_Start_IT+0x98>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00e      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x58>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d6:	d009      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x58>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a14      	ldr	r2, [pc, #80]	; (8003830 <HAL_TIM_Base_Start_IT+0x9c>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d004      	beq.n	80037ec <HAL_TIM_Base_Start_IT+0x58>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a13      	ldr	r2, [pc, #76]	; (8003834 <HAL_TIM_Base_Start_IT+0xa0>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d111      	bne.n	8003810 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b06      	cmp	r3, #6
 80037fc:	d010      	beq.n	8003820 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f042 0201 	orr.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800380e:	e007      	b.n	8003820 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f042 0201 	orr.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr
 800382c:	40012c00 	.word	0x40012c00
 8003830:	40000400 	.word	0x40000400
 8003834:	40000800 	.word	0x40000800

08003838 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0201 	bic.w	r2, r2, #1
 800384e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6a1a      	ldr	r2, [r3, #32]
 8003856:	f241 1311 	movw	r3, #4369	; 0x1111
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10f      	bne.n	8003880 <HAL_TIM_Base_Stop_IT+0x48>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6a1a      	ldr	r2, [r3, #32]
 8003866:	f240 4344 	movw	r3, #1092	; 0x444
 800386a:	4013      	ands	r3, r2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d107      	bne.n	8003880 <HAL_TIM_Base_Stop_IT+0x48>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0201 	bic.w	r2, r2, #1
 800387e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr

08003894 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b086      	sub	sp, #24
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e093      	b.n	80039d0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d106      	bne.n	80038c2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7fe fc63 	bl	8002188 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6812      	ldr	r2, [r2, #0]
 80038d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038d8:	f023 0307 	bic.w	r3, r3, #7
 80038dc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	3304      	adds	r3, #4
 80038e6:	4619      	mov	r1, r3
 80038e8:	4610      	mov	r0, r2
 80038ea:	f000 fb8b 	bl	8004004 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	4313      	orrs	r3, r2
 800390e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003916:	f023 0303 	bic.w	r3, r3, #3
 800391a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	021b      	lsls	r3, r3, #8
 8003926:	4313      	orrs	r3, r2
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	4313      	orrs	r3, r2
 800392c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003934:	f023 030c 	bic.w	r3, r3, #12
 8003938:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003940:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003944:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	021b      	lsls	r3, r3, #8
 8003950:	4313      	orrs	r3, r2
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	011a      	lsls	r2, r3, #4
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	031b      	lsls	r3, r3, #12
 8003964:	4313      	orrs	r3, r2
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	4313      	orrs	r3, r2
 800396a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003972:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	695b      	ldr	r3, [r3, #20]
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	4313      	orrs	r3, r2
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	4313      	orrs	r3, r2
 8003984:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3718      	adds	r7, #24
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80039f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003a00:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d110      	bne.n	8003a2a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d102      	bne.n	8003a14 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a0e:	7b7b      	ldrb	r3, [r7, #13]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d001      	beq.n	8003a18 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e069      	b.n	8003aec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2202      	movs	r2, #2
 8003a24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a28:	e031      	b.n	8003a8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	2b04      	cmp	r3, #4
 8003a2e:	d110      	bne.n	8003a52 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a30:	7bbb      	ldrb	r3, [r7, #14]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d102      	bne.n	8003a3c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a36:	7b3b      	ldrb	r3, [r7, #12]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d001      	beq.n	8003a40 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e055      	b.n	8003aec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2202      	movs	r2, #2
 8003a44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a50:	e01d      	b.n	8003a8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a52:	7bfb      	ldrb	r3, [r7, #15]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d108      	bne.n	8003a6a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a58:	7bbb      	ldrb	r3, [r7, #14]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d105      	bne.n	8003a6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a5e:	7b7b      	ldrb	r3, [r7, #13]
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d102      	bne.n	8003a6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a64:	7b3b      	ldrb	r3, [r7, #12]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d001      	beq.n	8003a6e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e03e      	b.n	8003aec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2202      	movs	r2, #2
 8003a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2202      	movs	r2, #2
 8003a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2202      	movs	r2, #2
 8003a8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d003      	beq.n	8003a9c <HAL_TIM_Encoder_Start+0xc4>
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d008      	beq.n	8003aac <HAL_TIM_Encoder_Start+0xd4>
 8003a9a:	e00f      	b.n	8003abc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 fba5 	bl	80041f4 <TIM_CCxChannelCmd>
      break;
 8003aaa:	e016      	b.n	8003ada <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	2104      	movs	r1, #4
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 fb9d 	bl	80041f4 <TIM_CCxChannelCmd>
      break;
 8003aba:	e00e      	b.n	8003ada <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 fb95 	bl	80041f4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	2104      	movs	r1, #4
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 fb8e 	bl	80041f4 <TIM_CCxChannelCmd>
      break;
 8003ad8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f042 0201 	orr.w	r2, r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3710      	adds	r7, #16
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_TIM_Encoder_Stop+0x18>
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d008      	beq.n	8003b1c <HAL_TIM_Encoder_Stop+0x28>
 8003b0a:	e00f      	b.n	8003b2c <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2200      	movs	r2, #0
 8003b12:	2100      	movs	r1, #0
 8003b14:	4618      	mov	r0, r3
 8003b16:	f000 fb6d 	bl	80041f4 <TIM_CCxChannelCmd>
      break;
 8003b1a:	e016      	b.n	8003b4a <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2200      	movs	r2, #0
 8003b22:	2104      	movs	r1, #4
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 fb65 	bl	80041f4 <TIM_CCxChannelCmd>
      break;
 8003b2a:	e00e      	b.n	8003b4a <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2200      	movs	r2, #0
 8003b32:	2100      	movs	r1, #0
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 fb5d 	bl	80041f4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	2104      	movs	r1, #4
 8003b42:	4618      	mov	r0, r3
 8003b44:	f000 fb56 	bl	80041f4 <TIM_CCxChannelCmd>
      break;
 8003b48:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6a1a      	ldr	r2, [r3, #32]
 8003b50:	f241 1311 	movw	r3, #4369	; 0x1111
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10f      	bne.n	8003b7a <HAL_TIM_Encoder_Stop+0x86>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6a1a      	ldr	r2, [r3, #32]
 8003b60:	f240 4344 	movw	r3, #1092	; 0x444
 8003b64:	4013      	ands	r3, r2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d107      	bne.n	8003b7a <HAL_TIM_Encoder_Stop+0x86>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0201 	bic.w	r2, r2, #1
 8003b78:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_TIM_Encoder_Stop+0x92>
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d138      	bne.n	8003bf8 <HAL_TIM_Encoder_Stop+0x104>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d104      	bne.n	8003b96 <HAL_TIM_Encoder_Stop+0xa2>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b94:	e013      	b.n	8003bbe <HAL_TIM_Encoder_Stop+0xca>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d104      	bne.n	8003ba6 <HAL_TIM_Encoder_Stop+0xb2>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ba4:	e00b      	b.n	8003bbe <HAL_TIM_Encoder_Stop+0xca>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d104      	bne.n	8003bb6 <HAL_TIM_Encoder_Stop+0xc2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bb4:	e003      	b.n	8003bbe <HAL_TIM_Encoder_Stop+0xca>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_Encoder_Stop+0xda>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bcc:	e024      	b.n	8003c18 <HAL_TIM_Encoder_Stop+0x124>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d104      	bne.n	8003bde <HAL_TIM_Encoder_Stop+0xea>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bdc:	e01c      	b.n	8003c18 <HAL_TIM_Encoder_Stop+0x124>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b08      	cmp	r3, #8
 8003be2:	d104      	bne.n	8003bee <HAL_TIM_Encoder_Stop+0xfa>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bec:	e014      	b.n	8003c18 <HAL_TIM_Encoder_Stop+0x124>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003bf6:	e00f      	b.n	8003c18 <HAL_TIM_Encoder_Stop+0x124>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b082      	sub	sp, #8
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d122      	bne.n	8003c7e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d11b      	bne.n	8003c7e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f06f 0202 	mvn.w	r2, #2
 8003c4e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f000 f9b1 	bl	8003fcc <HAL_TIM_IC_CaptureCallback>
 8003c6a:	e005      	b.n	8003c78 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 f9a4 	bl	8003fba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 f9b3 	bl	8003fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	f003 0304 	and.w	r3, r3, #4
 8003c88:	2b04      	cmp	r3, #4
 8003c8a:	d122      	bne.n	8003cd2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	f003 0304 	and.w	r3, r3, #4
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d11b      	bne.n	8003cd2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f06f 0204 	mvn.w	r2, #4
 8003ca2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d003      	beq.n	8003cc0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f000 f987 	bl	8003fcc <HAL_TIM_IC_CaptureCallback>
 8003cbe:	e005      	b.n	8003ccc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 f97a 	bl	8003fba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f989 	bl	8003fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b08      	cmp	r3, #8
 8003cde:	d122      	bne.n	8003d26 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d11b      	bne.n	8003d26 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f06f 0208 	mvn.w	r2, #8
 8003cf6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2204      	movs	r2, #4
 8003cfc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	69db      	ldr	r3, [r3, #28]
 8003d04:	f003 0303 	and.w	r3, r3, #3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 f95d 	bl	8003fcc <HAL_TIM_IC_CaptureCallback>
 8003d12:	e005      	b.n	8003d20 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 f950 	bl	8003fba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f95f 	bl	8003fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	f003 0310 	and.w	r3, r3, #16
 8003d30:	2b10      	cmp	r3, #16
 8003d32:	d122      	bne.n	8003d7a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	2b10      	cmp	r3, #16
 8003d40:	d11b      	bne.n	8003d7a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f06f 0210 	mvn.w	r2, #16
 8003d4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2208      	movs	r2, #8
 8003d50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d003      	beq.n	8003d68 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f000 f933 	bl	8003fcc <HAL_TIM_IC_CaptureCallback>
 8003d66:	e005      	b.n	8003d74 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 f926 	bl	8003fba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f935 	bl	8003fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d10e      	bne.n	8003da6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d107      	bne.n	8003da6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f06f 0201 	mvn.w	r2, #1
 8003d9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f7fd ff87 	bl	8001cb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003db0:	2b80      	cmp	r3, #128	; 0x80
 8003db2:	d10e      	bne.n	8003dd2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dbe:	2b80      	cmp	r3, #128	; 0x80
 8003dc0:	d107      	bne.n	8003dd2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003dca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f000 fa9c 	bl	800430a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ddc:	2b40      	cmp	r3, #64	; 0x40
 8003dde:	d10e      	bne.n	8003dfe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dea:	2b40      	cmp	r3, #64	; 0x40
 8003dec:	d107      	bne.n	8003dfe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 f8f9 	bl	8003ff0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	f003 0320 	and.w	r3, r3, #32
 8003e08:	2b20      	cmp	r3, #32
 8003e0a:	d10e      	bne.n	8003e2a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	f003 0320 	and.w	r3, r3, #32
 8003e16:	2b20      	cmp	r3, #32
 8003e18:	d107      	bne.n	8003e2a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f06f 0220 	mvn.w	r2, #32
 8003e22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 fa67 	bl	80042f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e2a:	bf00      	nop
 8003e2c:	3708      	adds	r7, #8
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b084      	sub	sp, #16
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
 8003e3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d101      	bne.n	8003e4a <HAL_TIM_ConfigClockSource+0x18>
 8003e46:	2302      	movs	r3, #2
 8003e48:	e0b3      	b.n	8003fb2 <HAL_TIM_ConfigClockSource+0x180>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2202      	movs	r2, #2
 8003e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e68:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e70:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e82:	d03e      	beq.n	8003f02 <HAL_TIM_ConfigClockSource+0xd0>
 8003e84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e88:	f200 8087 	bhi.w	8003f9a <HAL_TIM_ConfigClockSource+0x168>
 8003e8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e90:	f000 8085 	beq.w	8003f9e <HAL_TIM_ConfigClockSource+0x16c>
 8003e94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e98:	d87f      	bhi.n	8003f9a <HAL_TIM_ConfigClockSource+0x168>
 8003e9a:	2b70      	cmp	r3, #112	; 0x70
 8003e9c:	d01a      	beq.n	8003ed4 <HAL_TIM_ConfigClockSource+0xa2>
 8003e9e:	2b70      	cmp	r3, #112	; 0x70
 8003ea0:	d87b      	bhi.n	8003f9a <HAL_TIM_ConfigClockSource+0x168>
 8003ea2:	2b60      	cmp	r3, #96	; 0x60
 8003ea4:	d050      	beq.n	8003f48 <HAL_TIM_ConfigClockSource+0x116>
 8003ea6:	2b60      	cmp	r3, #96	; 0x60
 8003ea8:	d877      	bhi.n	8003f9a <HAL_TIM_ConfigClockSource+0x168>
 8003eaa:	2b50      	cmp	r3, #80	; 0x50
 8003eac:	d03c      	beq.n	8003f28 <HAL_TIM_ConfigClockSource+0xf6>
 8003eae:	2b50      	cmp	r3, #80	; 0x50
 8003eb0:	d873      	bhi.n	8003f9a <HAL_TIM_ConfigClockSource+0x168>
 8003eb2:	2b40      	cmp	r3, #64	; 0x40
 8003eb4:	d058      	beq.n	8003f68 <HAL_TIM_ConfigClockSource+0x136>
 8003eb6:	2b40      	cmp	r3, #64	; 0x40
 8003eb8:	d86f      	bhi.n	8003f9a <HAL_TIM_ConfigClockSource+0x168>
 8003eba:	2b30      	cmp	r3, #48	; 0x30
 8003ebc:	d064      	beq.n	8003f88 <HAL_TIM_ConfigClockSource+0x156>
 8003ebe:	2b30      	cmp	r3, #48	; 0x30
 8003ec0:	d86b      	bhi.n	8003f9a <HAL_TIM_ConfigClockSource+0x168>
 8003ec2:	2b20      	cmp	r3, #32
 8003ec4:	d060      	beq.n	8003f88 <HAL_TIM_ConfigClockSource+0x156>
 8003ec6:	2b20      	cmp	r3, #32
 8003ec8:	d867      	bhi.n	8003f9a <HAL_TIM_ConfigClockSource+0x168>
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d05c      	beq.n	8003f88 <HAL_TIM_ConfigClockSource+0x156>
 8003ece:	2b10      	cmp	r3, #16
 8003ed0:	d05a      	beq.n	8003f88 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003ed2:	e062      	b.n	8003f9a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6818      	ldr	r0, [r3, #0]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	6899      	ldr	r1, [r3, #8]
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	f000 f967 	bl	80041b6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ef6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	609a      	str	r2, [r3, #8]
      break;
 8003f00:	e04e      	b.n	8003fa0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6818      	ldr	r0, [r3, #0]
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	6899      	ldr	r1, [r3, #8]
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	f000 f950 	bl	80041b6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689a      	ldr	r2, [r3, #8]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f24:	609a      	str	r2, [r3, #8]
      break;
 8003f26:	e03b      	b.n	8003fa0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6818      	ldr	r0, [r3, #0]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	6859      	ldr	r1, [r3, #4]
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	461a      	mov	r2, r3
 8003f36:	f000 f8c7 	bl	80040c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2150      	movs	r1, #80	; 0x50
 8003f40:	4618      	mov	r0, r3
 8003f42:	f000 f91e 	bl	8004182 <TIM_ITRx_SetConfig>
      break;
 8003f46:	e02b      	b.n	8003fa0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6818      	ldr	r0, [r3, #0]
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	6859      	ldr	r1, [r3, #4]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	461a      	mov	r2, r3
 8003f56:	f000 f8e5 	bl	8004124 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2160      	movs	r1, #96	; 0x60
 8003f60:	4618      	mov	r0, r3
 8003f62:	f000 f90e 	bl	8004182 <TIM_ITRx_SetConfig>
      break;
 8003f66:	e01b      	b.n	8003fa0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6818      	ldr	r0, [r3, #0]
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	6859      	ldr	r1, [r3, #4]
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	461a      	mov	r2, r3
 8003f76:	f000 f8a7 	bl	80040c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2140      	movs	r1, #64	; 0x40
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 f8fe 	bl	8004182 <TIM_ITRx_SetConfig>
      break;
 8003f86:	e00b      	b.n	8003fa0 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4619      	mov	r1, r3
 8003f92:	4610      	mov	r0, r2
 8003f94:	f000 f8f5 	bl	8004182 <TIM_ITRx_SetConfig>
        break;
 8003f98:	e002      	b.n	8003fa0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003f9a:	bf00      	nop
 8003f9c:	e000      	b.n	8003fa0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003f9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr

08003fcc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bc80      	pop	{r7}
 8003fdc:	4770      	bx	lr

08003fde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bc80      	pop	{r7}
 8003fee:	4770      	bx	lr

08003ff0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc80      	pop	{r7}
 8004000:	4770      	bx	lr
	...

08004004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a29      	ldr	r2, [pc, #164]	; (80040bc <TIM_Base_SetConfig+0xb8>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d00b      	beq.n	8004034 <TIM_Base_SetConfig+0x30>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004022:	d007      	beq.n	8004034 <TIM_Base_SetConfig+0x30>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a26      	ldr	r2, [pc, #152]	; (80040c0 <TIM_Base_SetConfig+0xbc>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d003      	beq.n	8004034 <TIM_Base_SetConfig+0x30>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a25      	ldr	r2, [pc, #148]	; (80040c4 <TIM_Base_SetConfig+0xc0>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d108      	bne.n	8004046 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800403a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	4313      	orrs	r3, r2
 8004044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a1c      	ldr	r2, [pc, #112]	; (80040bc <TIM_Base_SetConfig+0xb8>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00b      	beq.n	8004066 <TIM_Base_SetConfig+0x62>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004054:	d007      	beq.n	8004066 <TIM_Base_SetConfig+0x62>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a19      	ldr	r2, [pc, #100]	; (80040c0 <TIM_Base_SetConfig+0xbc>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d003      	beq.n	8004066 <TIM_Base_SetConfig+0x62>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a18      	ldr	r2, [pc, #96]	; (80040c4 <TIM_Base_SetConfig+0xc0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d108      	bne.n	8004078 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800406c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4313      	orrs	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	4313      	orrs	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68fa      	ldr	r2, [r7, #12]
 800408a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a07      	ldr	r2, [pc, #28]	; (80040bc <TIM_Base_SetConfig+0xb8>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d103      	bne.n	80040ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	691a      	ldr	r2, [r3, #16]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	615a      	str	r2, [r3, #20]
}
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr
 80040bc:	40012c00 	.word	0x40012c00
 80040c0:	40000400 	.word	0x40000400
 80040c4:	40000800 	.word	0x40000800

080040c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b087      	sub	sp, #28
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	f023 0201 	bic.w	r2, r3, #1
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	f023 030a 	bic.w	r3, r3, #10
 8004104:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	4313      	orrs	r3, r2
 800410c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	693a      	ldr	r2, [r7, #16]
 8004112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	621a      	str	r2, [r3, #32]
}
 800411a:	bf00      	nop
 800411c:	371c      	adds	r7, #28
 800411e:	46bd      	mov	sp, r7
 8004120:	bc80      	pop	{r7}
 8004122:	4770      	bx	lr

08004124 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004124:	b480      	push	{r7}
 8004126:	b087      	sub	sp, #28
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	f023 0210 	bic.w	r2, r3, #16
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800414e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	031b      	lsls	r3, r3, #12
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	4313      	orrs	r3, r2
 8004158:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004160:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	011b      	lsls	r3, r3, #4
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	621a      	str	r2, [r3, #32]
}
 8004178:	bf00      	nop
 800417a:	371c      	adds	r7, #28
 800417c:	46bd      	mov	sp, r7
 800417e:	bc80      	pop	{r7}
 8004180:	4770      	bx	lr

08004182 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004182:	b480      	push	{r7}
 8004184:	b085      	sub	sp, #20
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
 800418a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004198:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4313      	orrs	r3, r2
 80041a0:	f043 0307 	orr.w	r3, r3, #7
 80041a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	609a      	str	r2, [r3, #8]
}
 80041ac:	bf00      	nop
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bc80      	pop	{r7}
 80041b4:	4770      	bx	lr

080041b6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041b6:	b480      	push	{r7}
 80041b8:	b087      	sub	sp, #28
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	60f8      	str	r0, [r7, #12]
 80041be:	60b9      	str	r1, [r7, #8]
 80041c0:	607a      	str	r2, [r7, #4]
 80041c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041d0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	021a      	lsls	r2, r3, #8
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	431a      	orrs	r2, r3
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	4313      	orrs	r3, r2
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	609a      	str	r2, [r3, #8]
}
 80041ea:	bf00      	nop
 80041ec:	371c      	adds	r7, #28
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bc80      	pop	{r7}
 80041f2:	4770      	bx	lr

080041f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	f003 031f 	and.w	r3, r3, #31
 8004206:	2201      	movs	r2, #1
 8004208:	fa02 f303 	lsl.w	r3, r2, r3
 800420c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6a1a      	ldr	r2, [r3, #32]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	43db      	mvns	r3, r3
 8004216:	401a      	ands	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6a1a      	ldr	r2, [r3, #32]
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f003 031f 	and.w	r3, r3, #31
 8004226:	6879      	ldr	r1, [r7, #4]
 8004228:	fa01 f303 	lsl.w	r3, r1, r3
 800422c:	431a      	orrs	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	621a      	str	r2, [r3, #32]
}
 8004232:	bf00      	nop
 8004234:	371c      	adds	r7, #28
 8004236:	46bd      	mov	sp, r7
 8004238:	bc80      	pop	{r7}
 800423a:	4770      	bx	lr

0800423c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800424c:	2b01      	cmp	r3, #1
 800424e:	d101      	bne.n	8004254 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004250:	2302      	movs	r3, #2
 8004252:	e046      	b.n	80042e2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800427a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a16      	ldr	r2, [pc, #88]	; (80042ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d00e      	beq.n	80042b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042a0:	d009      	beq.n	80042b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a12      	ldr	r2, [pc, #72]	; (80042f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d004      	beq.n	80042b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a10      	ldr	r2, [pc, #64]	; (80042f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d10c      	bne.n	80042d0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	68ba      	ldr	r2, [r7, #8]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3714      	adds	r7, #20
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr
 80042ec:	40012c00 	.word	0x40012c00
 80042f0:	40000400 	.word	0x40000400
 80042f4:	40000800 	.word	0x40000800

080042f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	bc80      	pop	{r7}
 8004308:	4770      	bx	lr

0800430a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr

0800431c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e03f      	b.n	80043ae <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004334:	b2db      	uxtb	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d106      	bne.n	8004348 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f7fd ffda 	bl	80022fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2224      	movs	r2, #36	; 0x24
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68da      	ldr	r2, [r3, #12]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800435e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 fcb5 	bl	8004cd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	691a      	ldr	r2, [r3, #16]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004374:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695a      	ldr	r2, [r3, #20]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004384:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68da      	ldr	r2, [r3, #12]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004394:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2220      	movs	r2, #32
 80043a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b08a      	sub	sp, #40	; 0x28
 80043ba:	af02      	add	r7, sp, #8
 80043bc:	60f8      	str	r0, [r7, #12]
 80043be:	60b9      	str	r1, [r7, #8]
 80043c0:	603b      	str	r3, [r7, #0]
 80043c2:	4613      	mov	r3, r2
 80043c4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b20      	cmp	r3, #32
 80043d4:	d17c      	bne.n	80044d0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d002      	beq.n	80043e2 <HAL_UART_Transmit+0x2c>
 80043dc:	88fb      	ldrh	r3, [r7, #6]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e075      	b.n	80044d2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d101      	bne.n	80043f4 <HAL_UART_Transmit+0x3e>
 80043f0:	2302      	movs	r3, #2
 80043f2:	e06e      	b.n	80044d2 <HAL_UART_Transmit+0x11c>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2221      	movs	r2, #33	; 0x21
 8004406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800440a:	f7fe f897 	bl	800253c <HAL_GetTick>
 800440e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	88fa      	ldrh	r2, [r7, #6]
 8004414:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	88fa      	ldrh	r2, [r7, #6]
 800441a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004424:	d108      	bne.n	8004438 <HAL_UART_Transmit+0x82>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d104      	bne.n	8004438 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800442e:	2300      	movs	r3, #0
 8004430:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	61bb      	str	r3, [r7, #24]
 8004436:	e003      	b.n	8004440 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800443c:	2300      	movs	r3, #0
 800443e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004448:	e02a      	b.n	80044a0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	9300      	str	r3, [sp, #0]
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2200      	movs	r2, #0
 8004452:	2180      	movs	r1, #128	; 0x80
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 faa1 	bl	800499c <UART_WaitOnFlagUntilTimeout>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	e036      	b.n	80044d2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10b      	bne.n	8004482 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	881b      	ldrh	r3, [r3, #0]
 800446e:	461a      	mov	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004478:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	3302      	adds	r3, #2
 800447e:	61bb      	str	r3, [r7, #24]
 8004480:	e007      	b.n	8004492 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	781a      	ldrb	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	3301      	adds	r3, #1
 8004490:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004496:	b29b      	uxth	r3, r3
 8004498:	3b01      	subs	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1cf      	bne.n	800444a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2200      	movs	r2, #0
 80044b2:	2140      	movs	r1, #64	; 0x40
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 fa71 	bl	800499c <UART_WaitOnFlagUntilTimeout>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e006      	b.n	80044d2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80044cc:	2300      	movs	r3, #0
 80044ce:	e000      	b.n	80044d2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80044d0:	2302      	movs	r3, #2
  }
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3720      	adds	r7, #32
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b08a      	sub	sp, #40	; 0x28
 80044de:	af02      	add	r7, sp, #8
 80044e0:	60f8      	str	r0, [r7, #12]
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	603b      	str	r3, [r7, #0]
 80044e6:	4613      	mov	r3, r2
 80044e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b20      	cmp	r3, #32
 80044f8:	f040 808c 	bne.w	8004614 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d002      	beq.n	8004508 <HAL_UART_Receive+0x2e>
 8004502:	88fb      	ldrh	r3, [r7, #6]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e084      	b.n	8004616 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004512:	2b01      	cmp	r3, #1
 8004514:	d101      	bne.n	800451a <HAL_UART_Receive+0x40>
 8004516:	2302      	movs	r3, #2
 8004518:	e07d      	b.n	8004616 <HAL_UART_Receive+0x13c>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2222      	movs	r2, #34	; 0x22
 800452c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004536:	f7fe f801 	bl	800253c <HAL_GetTick>
 800453a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	88fa      	ldrh	r2, [r7, #6]
 8004540:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	88fa      	ldrh	r2, [r7, #6]
 8004546:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004550:	d108      	bne.n	8004564 <HAL_UART_Receive+0x8a>
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d104      	bne.n	8004564 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800455a:	2300      	movs	r3, #0
 800455c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	61bb      	str	r3, [r7, #24]
 8004562:	e003      	b.n	800456c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004568:	2300      	movs	r3, #0
 800456a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004574:	e043      	b.n	80045fe <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	2200      	movs	r2, #0
 800457e:	2120      	movs	r1, #32
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f000 fa0b 	bl	800499c <UART_WaitOnFlagUntilTimeout>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d001      	beq.n	8004590 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e042      	b.n	8004616 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10c      	bne.n	80045b0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	b29b      	uxth	r3, r3
 800459e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	3302      	adds	r3, #2
 80045ac:	61bb      	str	r3, [r7, #24]
 80045ae:	e01f      	b.n	80045f0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b8:	d007      	beq.n	80045ca <HAL_UART_Receive+0xf0>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10a      	bne.n	80045d8 <HAL_UART_Receive+0xfe>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d106      	bne.n	80045d8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	701a      	strb	r2, [r3, #0]
 80045d6:	e008      	b.n	80045ea <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	3301      	adds	r3, #1
 80045ee:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	3b01      	subs	r3, #1
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004602:	b29b      	uxth	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1b6      	bne.n	8004576 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	e000      	b.n	8004616 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004614:	2302      	movs	r3, #2
  }
}
 8004616:	4618      	mov	r0, r3
 8004618:	3720      	adds	r7, #32
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
	...

08004620 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b08a      	sub	sp, #40	; 0x28
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004640:	2300      	movs	r3, #0
 8004642:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004644:	2300      	movs	r3, #0
 8004646:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464a:	f003 030f 	and.w	r3, r3, #15
 800464e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10d      	bne.n	8004672 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004658:	f003 0320 	and.w	r3, r3, #32
 800465c:	2b00      	cmp	r3, #0
 800465e:	d008      	beq.n	8004672 <HAL_UART_IRQHandler+0x52>
 8004660:	6a3b      	ldr	r3, [r7, #32]
 8004662:	f003 0320 	and.w	r3, r3, #32
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 fa87 	bl	8004b7e <UART_Receive_IT>
      return;
 8004670:	e17b      	b.n	800496a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	2b00      	cmp	r3, #0
 8004676:	f000 80b1 	beq.w	80047dc <HAL_UART_IRQHandler+0x1bc>
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b00      	cmp	r3, #0
 8004682:	d105      	bne.n	8004690 <HAL_UART_IRQHandler+0x70>
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800468a:	2b00      	cmp	r3, #0
 800468c:	f000 80a6 	beq.w	80047dc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00a      	beq.n	80046b0 <HAL_UART_IRQHandler+0x90>
 800469a:	6a3b      	ldr	r3, [r7, #32]
 800469c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d005      	beq.n	80046b0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	f043 0201 	orr.w	r2, r3, #1
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	f003 0304 	and.w	r3, r3, #4
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00a      	beq.n	80046d0 <HAL_UART_IRQHandler+0xb0>
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	f003 0301 	and.w	r3, r3, #1
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c8:	f043 0202 	orr.w	r2, r3, #2
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00a      	beq.n	80046f0 <HAL_UART_IRQHandler+0xd0>
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	f003 0301 	and.w	r3, r3, #1
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d005      	beq.n	80046f0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e8:	f043 0204 	orr.w	r2, r3, #4
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80046f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f2:	f003 0308 	and.w	r3, r3, #8
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00f      	beq.n	800471a <HAL_UART_IRQHandler+0xfa>
 80046fa:	6a3b      	ldr	r3, [r7, #32]
 80046fc:	f003 0320 	and.w	r3, r3, #32
 8004700:	2b00      	cmp	r3, #0
 8004702:	d104      	bne.n	800470e <HAL_UART_IRQHandler+0xee>
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b00      	cmp	r3, #0
 800470c:	d005      	beq.n	800471a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004712:	f043 0208 	orr.w	r2, r3, #8
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471e:	2b00      	cmp	r3, #0
 8004720:	f000 811e 	beq.w	8004960 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004726:	f003 0320 	and.w	r3, r3, #32
 800472a:	2b00      	cmp	r3, #0
 800472c:	d007      	beq.n	800473e <HAL_UART_IRQHandler+0x11e>
 800472e:	6a3b      	ldr	r3, [r7, #32]
 8004730:	f003 0320 	and.w	r3, r3, #32
 8004734:	2b00      	cmp	r3, #0
 8004736:	d002      	beq.n	800473e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 fa20 	bl	8004b7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004748:	2b00      	cmp	r3, #0
 800474a:	bf14      	ite	ne
 800474c:	2301      	movne	r3, #1
 800474e:	2300      	moveq	r3, #0
 8004750:	b2db      	uxtb	r3, r3
 8004752:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004758:	f003 0308 	and.w	r3, r3, #8
 800475c:	2b00      	cmp	r3, #0
 800475e:	d102      	bne.n	8004766 <HAL_UART_IRQHandler+0x146>
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d031      	beq.n	80047ca <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f962 	bl	8004a30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004776:	2b00      	cmp	r3, #0
 8004778:	d023      	beq.n	80047c2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	695a      	ldr	r2, [r3, #20]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004788:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478e:	2b00      	cmp	r3, #0
 8004790:	d013      	beq.n	80047ba <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004796:	4a76      	ldr	r2, [pc, #472]	; (8004970 <HAL_UART_IRQHandler+0x350>)
 8004798:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479e:	4618      	mov	r0, r3
 80047a0:	f7fe f81e 	bl	80027e0 <HAL_DMA_Abort_IT>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d016      	beq.n	80047d8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80047b4:	4610      	mov	r0, r2
 80047b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b8:	e00e      	b.n	80047d8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 f8da 	bl	8004974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047c0:	e00a      	b.n	80047d8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f8d6 	bl	8004974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047c8:	e006      	b.n	80047d8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 f8d2 	bl	8004974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80047d6:	e0c3      	b.n	8004960 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047d8:	bf00      	nop
    return;
 80047da:	e0c1      	b.n	8004960 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	f040 80a1 	bne.w	8004928 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80047e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e8:	f003 0310 	and.w	r3, r3, #16
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 809b 	beq.w	8004928 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80047f2:	6a3b      	ldr	r3, [r7, #32]
 80047f4:	f003 0310 	and.w	r3, r3, #16
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 8095 	beq.w	8004928 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047fe:	2300      	movs	r3, #0
 8004800:	60fb      	str	r3, [r7, #12]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	60fb      	str	r3, [r7, #12]
 8004812:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800481e:	2b00      	cmp	r3, #0
 8004820:	d04e      	beq.n	80048c0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800482c:	8a3b      	ldrh	r3, [r7, #16]
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 8098 	beq.w	8004964 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004838:	8a3a      	ldrh	r2, [r7, #16]
 800483a:	429a      	cmp	r2, r3
 800483c:	f080 8092 	bcs.w	8004964 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	8a3a      	ldrh	r2, [r7, #16]
 8004844:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	2b20      	cmp	r3, #32
 800484e:	d02b      	beq.n	80048a8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68da      	ldr	r2, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800485e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	695a      	ldr	r2, [r3, #20]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f022 0201 	bic.w	r2, r2, #1
 800486e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	695a      	ldr	r2, [r3, #20]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800487e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2220      	movs	r2, #32
 8004884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68da      	ldr	r2, [r3, #12]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0210 	bic.w	r2, r2, #16
 800489c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7fd ff61 	bl	800276a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	4619      	mov	r1, r3
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 f864 	bl	8004986 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80048be:	e051      	b.n	8004964 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d047      	beq.n	8004968 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80048d8:	8a7b      	ldrh	r3, [r7, #18]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d044      	beq.n	8004968 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68da      	ldr	r2, [r3, #12]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80048ec:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	695a      	ldr	r2, [r3, #20]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f022 0201 	bic.w	r2, r2, #1
 80048fc:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2220      	movs	r2, #32
 8004902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68da      	ldr	r2, [r3, #12]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0210 	bic.w	r2, r2, #16
 800491a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800491c:	8a7b      	ldrh	r3, [r7, #18]
 800491e:	4619      	mov	r1, r3
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 f830 	bl	8004986 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004926:	e01f      	b.n	8004968 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800492e:	2b00      	cmp	r3, #0
 8004930:	d008      	beq.n	8004944 <HAL_UART_IRQHandler+0x324>
 8004932:	6a3b      	ldr	r3, [r7, #32]
 8004934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004938:	2b00      	cmp	r3, #0
 800493a:	d003      	beq.n	8004944 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 f8b7 	bl	8004ab0 <UART_Transmit_IT>
    return;
 8004942:	e012      	b.n	800496a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00d      	beq.n	800496a <HAL_UART_IRQHandler+0x34a>
 800494e:	6a3b      	ldr	r3, [r7, #32]
 8004950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004954:	2b00      	cmp	r3, #0
 8004956:	d008      	beq.n	800496a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f8f8 	bl	8004b4e <UART_EndTransmit_IT>
    return;
 800495e:	e004      	b.n	800496a <HAL_UART_IRQHandler+0x34a>
    return;
 8004960:	bf00      	nop
 8004962:	e002      	b.n	800496a <HAL_UART_IRQHandler+0x34a>
      return;
 8004964:	bf00      	nop
 8004966:	e000      	b.n	800496a <HAL_UART_IRQHandler+0x34a>
      return;
 8004968:	bf00      	nop
  }
}
 800496a:	3728      	adds	r7, #40	; 0x28
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	08004a89 	.word	0x08004a89

08004974 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	bc80      	pop	{r7}
 8004984:	4770      	bx	lr

08004986 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004986:	b480      	push	{r7}
 8004988:	b083      	sub	sp, #12
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
 800498e:	460b      	mov	r3, r1
 8004990:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	bc80      	pop	{r7}
 800499a:	4770      	bx	lr

0800499c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	603b      	str	r3, [r7, #0]
 80049a8:	4613      	mov	r3, r2
 80049aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ac:	e02c      	b.n	8004a08 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b4:	d028      	beq.n	8004a08 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d007      	beq.n	80049cc <UART_WaitOnFlagUntilTimeout+0x30>
 80049bc:	f7fd fdbe 	bl	800253c <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d21d      	bcs.n	8004a08 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80049da:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	695a      	ldr	r2, [r3, #20]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 0201 	bic.w	r2, r2, #1
 80049ea:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2220      	movs	r2, #32
 80049f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e00f      	b.n	8004a28 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	4013      	ands	r3, r2
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	bf0c      	ite	eq
 8004a18:	2301      	moveq	r3, #1
 8004a1a:	2300      	movne	r3, #0
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	461a      	mov	r2, r3
 8004a20:	79fb      	ldrb	r3, [r7, #7]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d0c3      	beq.n	80049ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004a46:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695a      	ldr	r2, [r3, #20]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0201 	bic.w	r2, r2, #1
 8004a56:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d107      	bne.n	8004a70 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0210 	bic.w	r2, r2, #16
 8004a6e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bc80      	pop	{r7}
 8004a86:	4770      	bx	lr

08004a88 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a94:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004aa2:	68f8      	ldr	r0, [r7, #12]
 8004aa4:	f7ff ff66 	bl	8004974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004aa8:	bf00      	nop
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b21      	cmp	r3, #33	; 0x21
 8004ac2:	d13e      	bne.n	8004b42 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004acc:	d114      	bne.n	8004af8 <UART_Transmit_IT+0x48>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d110      	bne.n	8004af8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	881b      	ldrh	r3, [r3, #0]
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	1c9a      	adds	r2, r3, #2
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	621a      	str	r2, [r3, #32]
 8004af6:	e008      	b.n	8004b0a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a1b      	ldr	r3, [r3, #32]
 8004afc:	1c59      	adds	r1, r3, #1
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6211      	str	r1, [r2, #32]
 8004b02:	781a      	ldrb	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	3b01      	subs	r3, #1
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	4619      	mov	r1, r3
 8004b18:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10f      	bne.n	8004b3e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68da      	ldr	r2, [r3, #12]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b2c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68da      	ldr	r2, [r3, #12]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b3c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e000      	b.n	8004b44 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004b42:	2302      	movs	r3, #2
  }
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr

08004b4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b082      	sub	sp, #8
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68da      	ldr	r2, [r3, #12]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7fc feca 	bl	8001908 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b086      	sub	sp, #24
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b22      	cmp	r3, #34	; 0x22
 8004b90:	f040 8099 	bne.w	8004cc6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b9c:	d117      	bne.n	8004bce <UART_Receive_IT+0x50>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d113      	bne.n	8004bce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bae:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc6:	1c9a      	adds	r2, r3, #2
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	629a      	str	r2, [r3, #40]	; 0x28
 8004bcc:	e026      	b.n	8004c1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004be0:	d007      	beq.n	8004bf2 <UART_Receive_IT+0x74>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10a      	bne.n	8004c00 <UART_Receive_IT+0x82>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	701a      	strb	r2, [r3, #0]
 8004bfe:	e008      	b.n	8004c12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c0c:	b2da      	uxtb	r2, r3
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	4619      	mov	r1, r3
 8004c2a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d148      	bne.n	8004cc2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0220 	bic.w	r2, r2, #32
 8004c3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68da      	ldr	r2, [r3, #12]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695a      	ldr	r2, [r3, #20]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 0201 	bic.w	r2, r2, #1
 8004c5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2220      	movs	r2, #32
 8004c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d123      	bne.n	8004cb8 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68da      	ldr	r2, [r3, #12]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0210 	bic.w	r2, r2, #16
 8004c84:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0310 	and.w	r3, r3, #16
 8004c90:	2b10      	cmp	r3, #16
 8004c92:	d10a      	bne.n	8004caa <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c94:	2300      	movs	r3, #0
 8004c96:	60fb      	str	r3, [r7, #12]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	60fb      	str	r3, [r7, #12]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	60fb      	str	r3, [r7, #12]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004cae:	4619      	mov	r1, r3
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f7ff fe68 	bl	8004986 <HAL_UARTEx_RxEventCallback>
 8004cb6:	e002      	b.n	8004cbe <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f7fc fe2f 	bl	800191c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	e002      	b.n	8004cc8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	e000      	b.n	8004cc8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004cc6:	2302      	movs	r3, #2
  }
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3718      	adds	r7, #24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68da      	ldr	r2, [r3, #12]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	689a      	ldr	r2, [r3, #8]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004d0a:	f023 030c 	bic.w	r3, r3, #12
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	6812      	ldr	r2, [r2, #0]
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	430b      	orrs	r3, r1
 8004d16:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	695b      	ldr	r3, [r3, #20]
 8004d1e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	699a      	ldr	r2, [r3, #24]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a2c      	ldr	r2, [pc, #176]	; (8004de4 <UART_SetConfig+0x114>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d103      	bne.n	8004d40 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d38:	f7fe fcaa 	bl	8003690 <HAL_RCC_GetPCLK2Freq>
 8004d3c:	60f8      	str	r0, [r7, #12]
 8004d3e:	e002      	b.n	8004d46 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d40:	f7fe fc92 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 8004d44:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4413      	add	r3, r2
 8004d4e:	009a      	lsls	r2, r3, #2
 8004d50:	441a      	add	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d5c:	4a22      	ldr	r2, [pc, #136]	; (8004de8 <UART_SetConfig+0x118>)
 8004d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d62:	095b      	lsrs	r3, r3, #5
 8004d64:	0119      	lsls	r1, r3, #4
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	4413      	add	r3, r2
 8004d6e:	009a      	lsls	r2, r3, #2
 8004d70:	441a      	add	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d7c:	4b1a      	ldr	r3, [pc, #104]	; (8004de8 <UART_SetConfig+0x118>)
 8004d7e:	fba3 0302 	umull	r0, r3, r3, r2
 8004d82:	095b      	lsrs	r3, r3, #5
 8004d84:	2064      	movs	r0, #100	; 0x64
 8004d86:	fb00 f303 	mul.w	r3, r0, r3
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	011b      	lsls	r3, r3, #4
 8004d8e:	3332      	adds	r3, #50	; 0x32
 8004d90:	4a15      	ldr	r2, [pc, #84]	; (8004de8 <UART_SetConfig+0x118>)
 8004d92:	fba2 2303 	umull	r2, r3, r2, r3
 8004d96:	095b      	lsrs	r3, r3, #5
 8004d98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d9c:	4419      	add	r1, r3
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	4613      	mov	r3, r2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	4413      	add	r3, r2
 8004da6:	009a      	lsls	r2, r3, #2
 8004da8:	441a      	add	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004db4:	4b0c      	ldr	r3, [pc, #48]	; (8004de8 <UART_SetConfig+0x118>)
 8004db6:	fba3 0302 	umull	r0, r3, r3, r2
 8004dba:	095b      	lsrs	r3, r3, #5
 8004dbc:	2064      	movs	r0, #100	; 0x64
 8004dbe:	fb00 f303 	mul.w	r3, r0, r3
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	3332      	adds	r3, #50	; 0x32
 8004dc8:	4a07      	ldr	r2, [pc, #28]	; (8004de8 <UART_SetConfig+0x118>)
 8004dca:	fba2 2303 	umull	r2, r3, r2, r3
 8004dce:	095b      	lsrs	r3, r3, #5
 8004dd0:	f003 020f 	and.w	r2, r3, #15
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	440a      	add	r2, r1
 8004dda:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004ddc:	bf00      	nop
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40013800 	.word	0x40013800
 8004de8:	51eb851f 	.word	0x51eb851f

08004dec <atof>:
 8004dec:	2100      	movs	r1, #0
 8004dee:	f000 be7b 	b.w	8005ae8 <strtod>
	...

08004df4 <gcvt>:
 8004df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004df6:	461c      	mov	r4, r3
 8004df8:	4615      	mov	r5, r2
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	b085      	sub	sp, #20
 8004e00:	4606      	mov	r6, r0
 8004e02:	460f      	mov	r7, r1
 8004e04:	f7fb fe8e 	bl	8000b24 <__aeabi_dcmplt>
 8004e08:	4623      	mov	r3, r4
 8004e0a:	b118      	cbz	r0, 8004e14 <gcvt+0x20>
 8004e0c:	222d      	movs	r2, #45	; 0x2d
 8004e0e:	3d01      	subs	r5, #1
 8004e10:	f803 2b01 	strb.w	r2, [r3], #1
 8004e14:	2267      	movs	r2, #103	; 0x67
 8004e16:	2100      	movs	r1, #0
 8004e18:	e9cd 5300 	strd	r5, r3, [sp]
 8004e1c:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8004e20:	4905      	ldr	r1, [pc, #20]	; (8004e38 <gcvt+0x44>)
 8004e22:	4632      	mov	r2, r6
 8004e24:	463b      	mov	r3, r7
 8004e26:	6808      	ldr	r0, [r1, #0]
 8004e28:	f000 fee2 	bl	8005bf0 <_gcvt>
 8004e2c:	2800      	cmp	r0, #0
 8004e2e:	bf14      	ite	ne
 8004e30:	4620      	movne	r0, r4
 8004e32:	2000      	moveq	r0, #0
 8004e34:	b005      	add	sp, #20
 8004e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e38:	20000024 	.word	0x20000024

08004e3c <__errno>:
 8004e3c:	4b01      	ldr	r3, [pc, #4]	; (8004e44 <__errno+0x8>)
 8004e3e:	6818      	ldr	r0, [r3, #0]
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	20000024 	.word	0x20000024

08004e48 <__libc_init_array>:
 8004e48:	b570      	push	{r4, r5, r6, lr}
 8004e4a:	2600      	movs	r6, #0
 8004e4c:	4d0c      	ldr	r5, [pc, #48]	; (8004e80 <__libc_init_array+0x38>)
 8004e4e:	4c0d      	ldr	r4, [pc, #52]	; (8004e84 <__libc_init_array+0x3c>)
 8004e50:	1b64      	subs	r4, r4, r5
 8004e52:	10a4      	asrs	r4, r4, #2
 8004e54:	42a6      	cmp	r6, r4
 8004e56:	d109      	bne.n	8004e6c <__libc_init_array+0x24>
 8004e58:	f004 fea0 	bl	8009b9c <_init>
 8004e5c:	2600      	movs	r6, #0
 8004e5e:	4d0a      	ldr	r5, [pc, #40]	; (8004e88 <__libc_init_array+0x40>)
 8004e60:	4c0a      	ldr	r4, [pc, #40]	; (8004e8c <__libc_init_array+0x44>)
 8004e62:	1b64      	subs	r4, r4, r5
 8004e64:	10a4      	asrs	r4, r4, #2
 8004e66:	42a6      	cmp	r6, r4
 8004e68:	d105      	bne.n	8004e76 <__libc_init_array+0x2e>
 8004e6a:	bd70      	pop	{r4, r5, r6, pc}
 8004e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e70:	4798      	blx	r3
 8004e72:	3601      	adds	r6, #1
 8004e74:	e7ee      	b.n	8004e54 <__libc_init_array+0xc>
 8004e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e7a:	4798      	blx	r3
 8004e7c:	3601      	adds	r6, #1
 8004e7e:	e7f2      	b.n	8004e66 <__libc_init_array+0x1e>
 8004e80:	0800a260 	.word	0x0800a260
 8004e84:	0800a260 	.word	0x0800a260
 8004e88:	0800a260 	.word	0x0800a260
 8004e8c:	0800a264 	.word	0x0800a264

08004e90 <memcpy>:
 8004e90:	440a      	add	r2, r1
 8004e92:	4291      	cmp	r1, r2
 8004e94:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e98:	d100      	bne.n	8004e9c <memcpy+0xc>
 8004e9a:	4770      	bx	lr
 8004e9c:	b510      	push	{r4, lr}
 8004e9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ea2:	4291      	cmp	r1, r2
 8004ea4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ea8:	d1f9      	bne.n	8004e9e <memcpy+0xe>
 8004eaa:	bd10      	pop	{r4, pc}

08004eac <memset>:
 8004eac:	4603      	mov	r3, r0
 8004eae:	4402      	add	r2, r0
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d100      	bne.n	8004eb6 <memset+0xa>
 8004eb4:	4770      	bx	lr
 8004eb6:	f803 1b01 	strb.w	r1, [r3], #1
 8004eba:	e7f9      	b.n	8004eb0 <memset+0x4>

08004ebc <sulp>:
 8004ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ec0:	460f      	mov	r7, r1
 8004ec2:	4690      	mov	r8, r2
 8004ec4:	f001 fe3c 	bl	8006b40 <__ulp>
 8004ec8:	4604      	mov	r4, r0
 8004eca:	460d      	mov	r5, r1
 8004ecc:	f1b8 0f00 	cmp.w	r8, #0
 8004ed0:	d011      	beq.n	8004ef6 <sulp+0x3a>
 8004ed2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004ed6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	dd0b      	ble.n	8004ef6 <sulp+0x3a>
 8004ede:	2400      	movs	r4, #0
 8004ee0:	051b      	lsls	r3, r3, #20
 8004ee2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004ee6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004eea:	4622      	mov	r2, r4
 8004eec:	462b      	mov	r3, r5
 8004eee:	f7fb fba7 	bl	8000640 <__aeabi_dmul>
 8004ef2:	4604      	mov	r4, r0
 8004ef4:	460d      	mov	r5, r1
 8004ef6:	4620      	mov	r0, r4
 8004ef8:	4629      	mov	r1, r5
 8004efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08004f00 <_strtod_l>:
 8004f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f04:	469b      	mov	fp, r3
 8004f06:	2300      	movs	r3, #0
 8004f08:	b0a1      	sub	sp, #132	; 0x84
 8004f0a:	931c      	str	r3, [sp, #112]	; 0x70
 8004f0c:	4ba1      	ldr	r3, [pc, #644]	; (8005194 <_strtod_l+0x294>)
 8004f0e:	4682      	mov	sl, r0
 8004f10:	681f      	ldr	r7, [r3, #0]
 8004f12:	460e      	mov	r6, r1
 8004f14:	4638      	mov	r0, r7
 8004f16:	9217      	str	r2, [sp, #92]	; 0x5c
 8004f18:	f7fb f91a 	bl	8000150 <strlen>
 8004f1c:	f04f 0800 	mov.w	r8, #0
 8004f20:	4604      	mov	r4, r0
 8004f22:	f04f 0900 	mov.w	r9, #0
 8004f26:	961b      	str	r6, [sp, #108]	; 0x6c
 8004f28:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f2a:	781a      	ldrb	r2, [r3, #0]
 8004f2c:	2a2b      	cmp	r2, #43	; 0x2b
 8004f2e:	d04c      	beq.n	8004fca <_strtod_l+0xca>
 8004f30:	d83a      	bhi.n	8004fa8 <_strtod_l+0xa8>
 8004f32:	2a0d      	cmp	r2, #13
 8004f34:	d833      	bhi.n	8004f9e <_strtod_l+0x9e>
 8004f36:	2a08      	cmp	r2, #8
 8004f38:	d833      	bhi.n	8004fa2 <_strtod_l+0xa2>
 8004f3a:	2a00      	cmp	r2, #0
 8004f3c:	d03d      	beq.n	8004fba <_strtod_l+0xba>
 8004f3e:	2300      	movs	r3, #0
 8004f40:	930c      	str	r3, [sp, #48]	; 0x30
 8004f42:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004f44:	782b      	ldrb	r3, [r5, #0]
 8004f46:	2b30      	cmp	r3, #48	; 0x30
 8004f48:	f040 80af 	bne.w	80050aa <_strtod_l+0x1aa>
 8004f4c:	786b      	ldrb	r3, [r5, #1]
 8004f4e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004f52:	2b58      	cmp	r3, #88	; 0x58
 8004f54:	d16c      	bne.n	8005030 <_strtod_l+0x130>
 8004f56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f58:	4650      	mov	r0, sl
 8004f5a:	9301      	str	r3, [sp, #4]
 8004f5c:	ab1c      	add	r3, sp, #112	; 0x70
 8004f5e:	9300      	str	r3, [sp, #0]
 8004f60:	4a8d      	ldr	r2, [pc, #564]	; (8005198 <_strtod_l+0x298>)
 8004f62:	f8cd b008 	str.w	fp, [sp, #8]
 8004f66:	ab1d      	add	r3, sp, #116	; 0x74
 8004f68:	a91b      	add	r1, sp, #108	; 0x6c
 8004f6a:	f000 ff69 	bl	8005e40 <__gethex>
 8004f6e:	f010 0607 	ands.w	r6, r0, #7
 8004f72:	4604      	mov	r4, r0
 8004f74:	d005      	beq.n	8004f82 <_strtod_l+0x82>
 8004f76:	2e06      	cmp	r6, #6
 8004f78:	d129      	bne.n	8004fce <_strtod_l+0xce>
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	3501      	adds	r5, #1
 8004f7e:	951b      	str	r5, [sp, #108]	; 0x6c
 8004f80:	930c      	str	r3, [sp, #48]	; 0x30
 8004f82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	f040 8596 	bne.w	8005ab6 <_strtod_l+0xbb6>
 8004f8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f8c:	b1d3      	cbz	r3, 8004fc4 <_strtod_l+0xc4>
 8004f8e:	4642      	mov	r2, r8
 8004f90:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004f94:	4610      	mov	r0, r2
 8004f96:	4619      	mov	r1, r3
 8004f98:	b021      	add	sp, #132	; 0x84
 8004f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f9e:	2a20      	cmp	r2, #32
 8004fa0:	d1cd      	bne.n	8004f3e <_strtod_l+0x3e>
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	931b      	str	r3, [sp, #108]	; 0x6c
 8004fa6:	e7bf      	b.n	8004f28 <_strtod_l+0x28>
 8004fa8:	2a2d      	cmp	r2, #45	; 0x2d
 8004faa:	d1c8      	bne.n	8004f3e <_strtod_l+0x3e>
 8004fac:	2201      	movs	r2, #1
 8004fae:	920c      	str	r2, [sp, #48]	; 0x30
 8004fb0:	1c5a      	adds	r2, r3, #1
 8004fb2:	921b      	str	r2, [sp, #108]	; 0x6c
 8004fb4:	785b      	ldrb	r3, [r3, #1]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1c3      	bne.n	8004f42 <_strtod_l+0x42>
 8004fba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004fbc:	961b      	str	r6, [sp, #108]	; 0x6c
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f040 8577 	bne.w	8005ab2 <_strtod_l+0xbb2>
 8004fc4:	4642      	mov	r2, r8
 8004fc6:	464b      	mov	r3, r9
 8004fc8:	e7e4      	b.n	8004f94 <_strtod_l+0x94>
 8004fca:	2200      	movs	r2, #0
 8004fcc:	e7ef      	b.n	8004fae <_strtod_l+0xae>
 8004fce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004fd0:	b13a      	cbz	r2, 8004fe2 <_strtod_l+0xe2>
 8004fd2:	2135      	movs	r1, #53	; 0x35
 8004fd4:	a81e      	add	r0, sp, #120	; 0x78
 8004fd6:	f001 fed3 	bl	8006d80 <__copybits>
 8004fda:	4650      	mov	r0, sl
 8004fdc:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004fde:	f001 fa7f 	bl	80064e0 <_Bfree>
 8004fe2:	3e01      	subs	r6, #1
 8004fe4:	2e05      	cmp	r6, #5
 8004fe6:	d807      	bhi.n	8004ff8 <_strtod_l+0xf8>
 8004fe8:	e8df f006 	tbb	[pc, r6]
 8004fec:	1d180b0e 	.word	0x1d180b0e
 8004ff0:	030e      	.short	0x030e
 8004ff2:	f04f 0900 	mov.w	r9, #0
 8004ff6:	46c8      	mov	r8, r9
 8004ff8:	0721      	lsls	r1, r4, #28
 8004ffa:	d5c2      	bpl.n	8004f82 <_strtod_l+0x82>
 8004ffc:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005000:	e7bf      	b.n	8004f82 <_strtod_l+0x82>
 8005002:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8005006:	e7f7      	b.n	8004ff8 <_strtod_l+0xf8>
 8005008:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800500a:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800500e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005012:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005016:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800501a:	e7ed      	b.n	8004ff8 <_strtod_l+0xf8>
 800501c:	f04f 0800 	mov.w	r8, #0
 8005020:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800519c <_strtod_l+0x29c>
 8005024:	e7e8      	b.n	8004ff8 <_strtod_l+0xf8>
 8005026:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800502a:	f04f 38ff 	mov.w	r8, #4294967295
 800502e:	e7e3      	b.n	8004ff8 <_strtod_l+0xf8>
 8005030:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005032:	1c5a      	adds	r2, r3, #1
 8005034:	921b      	str	r2, [sp, #108]	; 0x6c
 8005036:	785b      	ldrb	r3, [r3, #1]
 8005038:	2b30      	cmp	r3, #48	; 0x30
 800503a:	d0f9      	beq.n	8005030 <_strtod_l+0x130>
 800503c:	2b00      	cmp	r3, #0
 800503e:	d0a0      	beq.n	8004f82 <_strtod_l+0x82>
 8005040:	2301      	movs	r3, #1
 8005042:	9307      	str	r3, [sp, #28]
 8005044:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005046:	220a      	movs	r2, #10
 8005048:	9308      	str	r3, [sp, #32]
 800504a:	2300      	movs	r3, #0
 800504c:	469b      	mov	fp, r3
 800504e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005052:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005054:	7805      	ldrb	r5, [r0, #0]
 8005056:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800505a:	b2d9      	uxtb	r1, r3
 800505c:	2909      	cmp	r1, #9
 800505e:	d926      	bls.n	80050ae <_strtod_l+0x1ae>
 8005060:	4622      	mov	r2, r4
 8005062:	4639      	mov	r1, r7
 8005064:	f001 ff56 	bl	8006f14 <strncmp>
 8005068:	2800      	cmp	r0, #0
 800506a:	d032      	beq.n	80050d2 <_strtod_l+0x1d2>
 800506c:	2000      	movs	r0, #0
 800506e:	462b      	mov	r3, r5
 8005070:	465c      	mov	r4, fp
 8005072:	4602      	mov	r2, r0
 8005074:	9004      	str	r0, [sp, #16]
 8005076:	2b65      	cmp	r3, #101	; 0x65
 8005078:	d001      	beq.n	800507e <_strtod_l+0x17e>
 800507a:	2b45      	cmp	r3, #69	; 0x45
 800507c:	d113      	bne.n	80050a6 <_strtod_l+0x1a6>
 800507e:	b91c      	cbnz	r4, 8005088 <_strtod_l+0x188>
 8005080:	9b07      	ldr	r3, [sp, #28]
 8005082:	4303      	orrs	r3, r0
 8005084:	d099      	beq.n	8004fba <_strtod_l+0xba>
 8005086:	2400      	movs	r4, #0
 8005088:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800508a:	1c73      	adds	r3, r6, #1
 800508c:	931b      	str	r3, [sp, #108]	; 0x6c
 800508e:	7873      	ldrb	r3, [r6, #1]
 8005090:	2b2b      	cmp	r3, #43	; 0x2b
 8005092:	d078      	beq.n	8005186 <_strtod_l+0x286>
 8005094:	2b2d      	cmp	r3, #45	; 0x2d
 8005096:	d07b      	beq.n	8005190 <_strtod_l+0x290>
 8005098:	2700      	movs	r7, #0
 800509a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800509e:	2909      	cmp	r1, #9
 80050a0:	f240 8082 	bls.w	80051a8 <_strtod_l+0x2a8>
 80050a4:	961b      	str	r6, [sp, #108]	; 0x6c
 80050a6:	2500      	movs	r5, #0
 80050a8:	e09e      	b.n	80051e8 <_strtod_l+0x2e8>
 80050aa:	2300      	movs	r3, #0
 80050ac:	e7c9      	b.n	8005042 <_strtod_l+0x142>
 80050ae:	f1bb 0f08 	cmp.w	fp, #8
 80050b2:	bfd5      	itete	le
 80050b4:	9906      	ldrle	r1, [sp, #24]
 80050b6:	9905      	ldrgt	r1, [sp, #20]
 80050b8:	fb02 3301 	mlale	r3, r2, r1, r3
 80050bc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80050c0:	f100 0001 	add.w	r0, r0, #1
 80050c4:	bfd4      	ite	le
 80050c6:	9306      	strle	r3, [sp, #24]
 80050c8:	9305      	strgt	r3, [sp, #20]
 80050ca:	f10b 0b01 	add.w	fp, fp, #1
 80050ce:	901b      	str	r0, [sp, #108]	; 0x6c
 80050d0:	e7bf      	b.n	8005052 <_strtod_l+0x152>
 80050d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050d4:	191a      	adds	r2, r3, r4
 80050d6:	921b      	str	r2, [sp, #108]	; 0x6c
 80050d8:	5d1b      	ldrb	r3, [r3, r4]
 80050da:	f1bb 0f00 	cmp.w	fp, #0
 80050de:	d036      	beq.n	800514e <_strtod_l+0x24e>
 80050e0:	465c      	mov	r4, fp
 80050e2:	9004      	str	r0, [sp, #16]
 80050e4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80050e8:	2a09      	cmp	r2, #9
 80050ea:	d912      	bls.n	8005112 <_strtod_l+0x212>
 80050ec:	2201      	movs	r2, #1
 80050ee:	e7c2      	b.n	8005076 <_strtod_l+0x176>
 80050f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050f2:	3001      	adds	r0, #1
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	921b      	str	r2, [sp, #108]	; 0x6c
 80050f8:	785b      	ldrb	r3, [r3, #1]
 80050fa:	2b30      	cmp	r3, #48	; 0x30
 80050fc:	d0f8      	beq.n	80050f0 <_strtod_l+0x1f0>
 80050fe:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005102:	2a08      	cmp	r2, #8
 8005104:	f200 84dc 	bhi.w	8005ac0 <_strtod_l+0xbc0>
 8005108:	9004      	str	r0, [sp, #16]
 800510a:	2000      	movs	r0, #0
 800510c:	4604      	mov	r4, r0
 800510e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005110:	9208      	str	r2, [sp, #32]
 8005112:	3b30      	subs	r3, #48	; 0x30
 8005114:	f100 0201 	add.w	r2, r0, #1
 8005118:	d013      	beq.n	8005142 <_strtod_l+0x242>
 800511a:	9904      	ldr	r1, [sp, #16]
 800511c:	1905      	adds	r5, r0, r4
 800511e:	4411      	add	r1, r2
 8005120:	9104      	str	r1, [sp, #16]
 8005122:	4622      	mov	r2, r4
 8005124:	210a      	movs	r1, #10
 8005126:	42aa      	cmp	r2, r5
 8005128:	d113      	bne.n	8005152 <_strtod_l+0x252>
 800512a:	1822      	adds	r2, r4, r0
 800512c:	2a08      	cmp	r2, #8
 800512e:	f104 0401 	add.w	r4, r4, #1
 8005132:	4404      	add	r4, r0
 8005134:	dc1b      	bgt.n	800516e <_strtod_l+0x26e>
 8005136:	220a      	movs	r2, #10
 8005138:	9906      	ldr	r1, [sp, #24]
 800513a:	fb02 3301 	mla	r3, r2, r1, r3
 800513e:	9306      	str	r3, [sp, #24]
 8005140:	2200      	movs	r2, #0
 8005142:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005144:	4610      	mov	r0, r2
 8005146:	1c59      	adds	r1, r3, #1
 8005148:	911b      	str	r1, [sp, #108]	; 0x6c
 800514a:	785b      	ldrb	r3, [r3, #1]
 800514c:	e7ca      	b.n	80050e4 <_strtod_l+0x1e4>
 800514e:	4658      	mov	r0, fp
 8005150:	e7d3      	b.n	80050fa <_strtod_l+0x1fa>
 8005152:	2a08      	cmp	r2, #8
 8005154:	dc04      	bgt.n	8005160 <_strtod_l+0x260>
 8005156:	9f06      	ldr	r7, [sp, #24]
 8005158:	434f      	muls	r7, r1
 800515a:	9706      	str	r7, [sp, #24]
 800515c:	3201      	adds	r2, #1
 800515e:	e7e2      	b.n	8005126 <_strtod_l+0x226>
 8005160:	1c57      	adds	r7, r2, #1
 8005162:	2f10      	cmp	r7, #16
 8005164:	bfde      	ittt	le
 8005166:	9f05      	ldrle	r7, [sp, #20]
 8005168:	434f      	mulle	r7, r1
 800516a:	9705      	strle	r7, [sp, #20]
 800516c:	e7f6      	b.n	800515c <_strtod_l+0x25c>
 800516e:	2c10      	cmp	r4, #16
 8005170:	bfdf      	itttt	le
 8005172:	220a      	movle	r2, #10
 8005174:	9905      	ldrle	r1, [sp, #20]
 8005176:	fb02 3301 	mlale	r3, r2, r1, r3
 800517a:	9305      	strle	r3, [sp, #20]
 800517c:	e7e0      	b.n	8005140 <_strtod_l+0x240>
 800517e:	2300      	movs	r3, #0
 8005180:	2201      	movs	r2, #1
 8005182:	9304      	str	r3, [sp, #16]
 8005184:	e77c      	b.n	8005080 <_strtod_l+0x180>
 8005186:	2700      	movs	r7, #0
 8005188:	1cb3      	adds	r3, r6, #2
 800518a:	931b      	str	r3, [sp, #108]	; 0x6c
 800518c:	78b3      	ldrb	r3, [r6, #2]
 800518e:	e784      	b.n	800509a <_strtod_l+0x19a>
 8005190:	2701      	movs	r7, #1
 8005192:	e7f9      	b.n	8005188 <_strtod_l+0x288>
 8005194:	08009cbc 	.word	0x08009cbc
 8005198:	08009bec 	.word	0x08009bec
 800519c:	7ff00000 	.word	0x7ff00000
 80051a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051a2:	1c59      	adds	r1, r3, #1
 80051a4:	911b      	str	r1, [sp, #108]	; 0x6c
 80051a6:	785b      	ldrb	r3, [r3, #1]
 80051a8:	2b30      	cmp	r3, #48	; 0x30
 80051aa:	d0f9      	beq.n	80051a0 <_strtod_l+0x2a0>
 80051ac:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80051b0:	2908      	cmp	r1, #8
 80051b2:	f63f af78 	bhi.w	80050a6 <_strtod_l+0x1a6>
 80051b6:	f04f 0e0a 	mov.w	lr, #10
 80051ba:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80051be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051c0:	9309      	str	r3, [sp, #36]	; 0x24
 80051c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051c4:	1c59      	adds	r1, r3, #1
 80051c6:	911b      	str	r1, [sp, #108]	; 0x6c
 80051c8:	785b      	ldrb	r3, [r3, #1]
 80051ca:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 80051ce:	2d09      	cmp	r5, #9
 80051d0:	d935      	bls.n	800523e <_strtod_l+0x33e>
 80051d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80051d4:	1b49      	subs	r1, r1, r5
 80051d6:	2908      	cmp	r1, #8
 80051d8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80051dc:	dc02      	bgt.n	80051e4 <_strtod_l+0x2e4>
 80051de:	4565      	cmp	r5, ip
 80051e0:	bfa8      	it	ge
 80051e2:	4665      	movge	r5, ip
 80051e4:	b107      	cbz	r7, 80051e8 <_strtod_l+0x2e8>
 80051e6:	426d      	negs	r5, r5
 80051e8:	2c00      	cmp	r4, #0
 80051ea:	d14c      	bne.n	8005286 <_strtod_l+0x386>
 80051ec:	9907      	ldr	r1, [sp, #28]
 80051ee:	4301      	orrs	r1, r0
 80051f0:	f47f aec7 	bne.w	8004f82 <_strtod_l+0x82>
 80051f4:	2a00      	cmp	r2, #0
 80051f6:	f47f aee0 	bne.w	8004fba <_strtod_l+0xba>
 80051fa:	2b69      	cmp	r3, #105	; 0x69
 80051fc:	d026      	beq.n	800524c <_strtod_l+0x34c>
 80051fe:	dc23      	bgt.n	8005248 <_strtod_l+0x348>
 8005200:	2b49      	cmp	r3, #73	; 0x49
 8005202:	d023      	beq.n	800524c <_strtod_l+0x34c>
 8005204:	2b4e      	cmp	r3, #78	; 0x4e
 8005206:	f47f aed8 	bne.w	8004fba <_strtod_l+0xba>
 800520a:	499c      	ldr	r1, [pc, #624]	; (800547c <_strtod_l+0x57c>)
 800520c:	a81b      	add	r0, sp, #108	; 0x6c
 800520e:	f001 f865 	bl	80062dc <__match>
 8005212:	2800      	cmp	r0, #0
 8005214:	f43f aed1 	beq.w	8004fba <_strtod_l+0xba>
 8005218:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	2b28      	cmp	r3, #40	; 0x28
 800521e:	d12c      	bne.n	800527a <_strtod_l+0x37a>
 8005220:	4997      	ldr	r1, [pc, #604]	; (8005480 <_strtod_l+0x580>)
 8005222:	aa1e      	add	r2, sp, #120	; 0x78
 8005224:	a81b      	add	r0, sp, #108	; 0x6c
 8005226:	f001 f86d 	bl	8006304 <__hexnan>
 800522a:	2805      	cmp	r0, #5
 800522c:	d125      	bne.n	800527a <_strtod_l+0x37a>
 800522e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005230:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8005234:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005238:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800523c:	e6a1      	b.n	8004f82 <_strtod_l+0x82>
 800523e:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8005242:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8005246:	e7bc      	b.n	80051c2 <_strtod_l+0x2c2>
 8005248:	2b6e      	cmp	r3, #110	; 0x6e
 800524a:	e7dc      	b.n	8005206 <_strtod_l+0x306>
 800524c:	498d      	ldr	r1, [pc, #564]	; (8005484 <_strtod_l+0x584>)
 800524e:	a81b      	add	r0, sp, #108	; 0x6c
 8005250:	f001 f844 	bl	80062dc <__match>
 8005254:	2800      	cmp	r0, #0
 8005256:	f43f aeb0 	beq.w	8004fba <_strtod_l+0xba>
 800525a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800525c:	498a      	ldr	r1, [pc, #552]	; (8005488 <_strtod_l+0x588>)
 800525e:	3b01      	subs	r3, #1
 8005260:	a81b      	add	r0, sp, #108	; 0x6c
 8005262:	931b      	str	r3, [sp, #108]	; 0x6c
 8005264:	f001 f83a 	bl	80062dc <__match>
 8005268:	b910      	cbnz	r0, 8005270 <_strtod_l+0x370>
 800526a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800526c:	3301      	adds	r3, #1
 800526e:	931b      	str	r3, [sp, #108]	; 0x6c
 8005270:	f04f 0800 	mov.w	r8, #0
 8005274:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8005498 <_strtod_l+0x598>
 8005278:	e683      	b.n	8004f82 <_strtod_l+0x82>
 800527a:	4884      	ldr	r0, [pc, #528]	; (800548c <_strtod_l+0x58c>)
 800527c:	f001 fe2c 	bl	8006ed8 <nan>
 8005280:	4680      	mov	r8, r0
 8005282:	4689      	mov	r9, r1
 8005284:	e67d      	b.n	8004f82 <_strtod_l+0x82>
 8005286:	9b04      	ldr	r3, [sp, #16]
 8005288:	f1bb 0f00 	cmp.w	fp, #0
 800528c:	bf08      	it	eq
 800528e:	46a3      	moveq	fp, r4
 8005290:	1aeb      	subs	r3, r5, r3
 8005292:	2c10      	cmp	r4, #16
 8005294:	9806      	ldr	r0, [sp, #24]
 8005296:	4626      	mov	r6, r4
 8005298:	9307      	str	r3, [sp, #28]
 800529a:	bfa8      	it	ge
 800529c:	2610      	movge	r6, #16
 800529e:	f7fb f955 	bl	800054c <__aeabi_ui2d>
 80052a2:	2c09      	cmp	r4, #9
 80052a4:	4680      	mov	r8, r0
 80052a6:	4689      	mov	r9, r1
 80052a8:	dd13      	ble.n	80052d2 <_strtod_l+0x3d2>
 80052aa:	4b79      	ldr	r3, [pc, #484]	; (8005490 <_strtod_l+0x590>)
 80052ac:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80052b0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80052b4:	f7fb f9c4 	bl	8000640 <__aeabi_dmul>
 80052b8:	4680      	mov	r8, r0
 80052ba:	9805      	ldr	r0, [sp, #20]
 80052bc:	4689      	mov	r9, r1
 80052be:	f7fb f945 	bl	800054c <__aeabi_ui2d>
 80052c2:	4602      	mov	r2, r0
 80052c4:	460b      	mov	r3, r1
 80052c6:	4640      	mov	r0, r8
 80052c8:	4649      	mov	r1, r9
 80052ca:	f7fb f803 	bl	80002d4 <__adddf3>
 80052ce:	4680      	mov	r8, r0
 80052d0:	4689      	mov	r9, r1
 80052d2:	2c0f      	cmp	r4, #15
 80052d4:	dc36      	bgt.n	8005344 <_strtod_l+0x444>
 80052d6:	9b07      	ldr	r3, [sp, #28]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	f43f ae52 	beq.w	8004f82 <_strtod_l+0x82>
 80052de:	dd22      	ble.n	8005326 <_strtod_l+0x426>
 80052e0:	2b16      	cmp	r3, #22
 80052e2:	dc09      	bgt.n	80052f8 <_strtod_l+0x3f8>
 80052e4:	4c6a      	ldr	r4, [pc, #424]	; (8005490 <_strtod_l+0x590>)
 80052e6:	4642      	mov	r2, r8
 80052e8:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 80052ec:	464b      	mov	r3, r9
 80052ee:	e9d4 0100 	ldrd	r0, r1, [r4]
 80052f2:	f7fb f9a5 	bl	8000640 <__aeabi_dmul>
 80052f6:	e7c3      	b.n	8005280 <_strtod_l+0x380>
 80052f8:	9a07      	ldr	r2, [sp, #28]
 80052fa:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80052fe:	4293      	cmp	r3, r2
 8005300:	db20      	blt.n	8005344 <_strtod_l+0x444>
 8005302:	4d63      	ldr	r5, [pc, #396]	; (8005490 <_strtod_l+0x590>)
 8005304:	f1c4 040f 	rsb	r4, r4, #15
 8005308:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800530c:	4642      	mov	r2, r8
 800530e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005312:	464b      	mov	r3, r9
 8005314:	f7fb f994 	bl	8000640 <__aeabi_dmul>
 8005318:	9b07      	ldr	r3, [sp, #28]
 800531a:	1b1c      	subs	r4, r3, r4
 800531c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005320:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005324:	e7e5      	b.n	80052f2 <_strtod_l+0x3f2>
 8005326:	9b07      	ldr	r3, [sp, #28]
 8005328:	3316      	adds	r3, #22
 800532a:	db0b      	blt.n	8005344 <_strtod_l+0x444>
 800532c:	9b04      	ldr	r3, [sp, #16]
 800532e:	4a58      	ldr	r2, [pc, #352]	; (8005490 <_strtod_l+0x590>)
 8005330:	1b5d      	subs	r5, r3, r5
 8005332:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8005336:	4640      	mov	r0, r8
 8005338:	e9d5 2300 	ldrd	r2, r3, [r5]
 800533c:	4649      	mov	r1, r9
 800533e:	f7fb faa9 	bl	8000894 <__aeabi_ddiv>
 8005342:	e79d      	b.n	8005280 <_strtod_l+0x380>
 8005344:	9b07      	ldr	r3, [sp, #28]
 8005346:	1ba6      	subs	r6, r4, r6
 8005348:	441e      	add	r6, r3
 800534a:	2e00      	cmp	r6, #0
 800534c:	dd71      	ble.n	8005432 <_strtod_l+0x532>
 800534e:	f016 030f 	ands.w	r3, r6, #15
 8005352:	d00a      	beq.n	800536a <_strtod_l+0x46a>
 8005354:	494e      	ldr	r1, [pc, #312]	; (8005490 <_strtod_l+0x590>)
 8005356:	4642      	mov	r2, r8
 8005358:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800535c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005360:	464b      	mov	r3, r9
 8005362:	f7fb f96d 	bl	8000640 <__aeabi_dmul>
 8005366:	4680      	mov	r8, r0
 8005368:	4689      	mov	r9, r1
 800536a:	f036 060f 	bics.w	r6, r6, #15
 800536e:	d050      	beq.n	8005412 <_strtod_l+0x512>
 8005370:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8005374:	dd27      	ble.n	80053c6 <_strtod_l+0x4c6>
 8005376:	f04f 0b00 	mov.w	fp, #0
 800537a:	f8cd b010 	str.w	fp, [sp, #16]
 800537e:	f8cd b020 	str.w	fp, [sp, #32]
 8005382:	f8cd b018 	str.w	fp, [sp, #24]
 8005386:	2322      	movs	r3, #34	; 0x22
 8005388:	f04f 0800 	mov.w	r8, #0
 800538c:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8005498 <_strtod_l+0x598>
 8005390:	f8ca 3000 	str.w	r3, [sl]
 8005394:	9b08      	ldr	r3, [sp, #32]
 8005396:	2b00      	cmp	r3, #0
 8005398:	f43f adf3 	beq.w	8004f82 <_strtod_l+0x82>
 800539c:	4650      	mov	r0, sl
 800539e:	991c      	ldr	r1, [sp, #112]	; 0x70
 80053a0:	f001 f89e 	bl	80064e0 <_Bfree>
 80053a4:	4650      	mov	r0, sl
 80053a6:	9906      	ldr	r1, [sp, #24]
 80053a8:	f001 f89a 	bl	80064e0 <_Bfree>
 80053ac:	4650      	mov	r0, sl
 80053ae:	9904      	ldr	r1, [sp, #16]
 80053b0:	f001 f896 	bl	80064e0 <_Bfree>
 80053b4:	4650      	mov	r0, sl
 80053b6:	9908      	ldr	r1, [sp, #32]
 80053b8:	f001 f892 	bl	80064e0 <_Bfree>
 80053bc:	4659      	mov	r1, fp
 80053be:	4650      	mov	r0, sl
 80053c0:	f001 f88e 	bl	80064e0 <_Bfree>
 80053c4:	e5dd      	b.n	8004f82 <_strtod_l+0x82>
 80053c6:	2300      	movs	r3, #0
 80053c8:	4640      	mov	r0, r8
 80053ca:	4649      	mov	r1, r9
 80053cc:	461f      	mov	r7, r3
 80053ce:	1136      	asrs	r6, r6, #4
 80053d0:	2e01      	cmp	r6, #1
 80053d2:	dc21      	bgt.n	8005418 <_strtod_l+0x518>
 80053d4:	b10b      	cbz	r3, 80053da <_strtod_l+0x4da>
 80053d6:	4680      	mov	r8, r0
 80053d8:	4689      	mov	r9, r1
 80053da:	4b2e      	ldr	r3, [pc, #184]	; (8005494 <_strtod_l+0x594>)
 80053dc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80053e0:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80053e4:	4642      	mov	r2, r8
 80053e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053ea:	464b      	mov	r3, r9
 80053ec:	f7fb f928 	bl	8000640 <__aeabi_dmul>
 80053f0:	4b29      	ldr	r3, [pc, #164]	; (8005498 <_strtod_l+0x598>)
 80053f2:	460a      	mov	r2, r1
 80053f4:	400b      	ands	r3, r1
 80053f6:	4929      	ldr	r1, [pc, #164]	; (800549c <_strtod_l+0x59c>)
 80053f8:	4680      	mov	r8, r0
 80053fa:	428b      	cmp	r3, r1
 80053fc:	d8bb      	bhi.n	8005376 <_strtod_l+0x476>
 80053fe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005402:	428b      	cmp	r3, r1
 8005404:	bf86      	itte	hi
 8005406:	f04f 38ff 	movhi.w	r8, #4294967295
 800540a:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80054a0 <_strtod_l+0x5a0>
 800540e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8005412:	2300      	movs	r3, #0
 8005414:	9305      	str	r3, [sp, #20]
 8005416:	e07e      	b.n	8005516 <_strtod_l+0x616>
 8005418:	07f2      	lsls	r2, r6, #31
 800541a:	d507      	bpl.n	800542c <_strtod_l+0x52c>
 800541c:	4b1d      	ldr	r3, [pc, #116]	; (8005494 <_strtod_l+0x594>)
 800541e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005426:	f7fb f90b 	bl	8000640 <__aeabi_dmul>
 800542a:	2301      	movs	r3, #1
 800542c:	3701      	adds	r7, #1
 800542e:	1076      	asrs	r6, r6, #1
 8005430:	e7ce      	b.n	80053d0 <_strtod_l+0x4d0>
 8005432:	d0ee      	beq.n	8005412 <_strtod_l+0x512>
 8005434:	4276      	negs	r6, r6
 8005436:	f016 020f 	ands.w	r2, r6, #15
 800543a:	d00a      	beq.n	8005452 <_strtod_l+0x552>
 800543c:	4b14      	ldr	r3, [pc, #80]	; (8005490 <_strtod_l+0x590>)
 800543e:	4640      	mov	r0, r8
 8005440:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005444:	4649      	mov	r1, r9
 8005446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544a:	f7fb fa23 	bl	8000894 <__aeabi_ddiv>
 800544e:	4680      	mov	r8, r0
 8005450:	4689      	mov	r9, r1
 8005452:	1136      	asrs	r6, r6, #4
 8005454:	d0dd      	beq.n	8005412 <_strtod_l+0x512>
 8005456:	2e1f      	cmp	r6, #31
 8005458:	dd24      	ble.n	80054a4 <_strtod_l+0x5a4>
 800545a:	f04f 0b00 	mov.w	fp, #0
 800545e:	f8cd b010 	str.w	fp, [sp, #16]
 8005462:	f8cd b020 	str.w	fp, [sp, #32]
 8005466:	f8cd b018 	str.w	fp, [sp, #24]
 800546a:	2322      	movs	r3, #34	; 0x22
 800546c:	f04f 0800 	mov.w	r8, #0
 8005470:	f04f 0900 	mov.w	r9, #0
 8005474:	f8ca 3000 	str.w	r3, [sl]
 8005478:	e78c      	b.n	8005394 <_strtod_l+0x494>
 800547a:	bf00      	nop
 800547c:	08009be7 	.word	0x08009be7
 8005480:	08009c00 	.word	0x08009c00
 8005484:	08009be4 	.word	0x08009be4
 8005488:	08009f84 	.word	0x08009f84
 800548c:	08009e7f 	.word	0x08009e7f
 8005490:	08009d70 	.word	0x08009d70
 8005494:	08009d48 	.word	0x08009d48
 8005498:	7ff00000 	.word	0x7ff00000
 800549c:	7ca00000 	.word	0x7ca00000
 80054a0:	7fefffff 	.word	0x7fefffff
 80054a4:	f016 0310 	ands.w	r3, r6, #16
 80054a8:	bf18      	it	ne
 80054aa:	236a      	movne	r3, #106	; 0x6a
 80054ac:	4640      	mov	r0, r8
 80054ae:	9305      	str	r3, [sp, #20]
 80054b0:	4649      	mov	r1, r9
 80054b2:	2300      	movs	r3, #0
 80054b4:	4fb2      	ldr	r7, [pc, #712]	; (8005780 <_strtod_l+0x880>)
 80054b6:	07f2      	lsls	r2, r6, #31
 80054b8:	d504      	bpl.n	80054c4 <_strtod_l+0x5c4>
 80054ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054be:	f7fb f8bf 	bl	8000640 <__aeabi_dmul>
 80054c2:	2301      	movs	r3, #1
 80054c4:	1076      	asrs	r6, r6, #1
 80054c6:	f107 0708 	add.w	r7, r7, #8
 80054ca:	d1f4      	bne.n	80054b6 <_strtod_l+0x5b6>
 80054cc:	b10b      	cbz	r3, 80054d2 <_strtod_l+0x5d2>
 80054ce:	4680      	mov	r8, r0
 80054d0:	4689      	mov	r9, r1
 80054d2:	9b05      	ldr	r3, [sp, #20]
 80054d4:	b1bb      	cbz	r3, 8005506 <_strtod_l+0x606>
 80054d6:	f3c9 530a 	ubfx	r3, r9, #20, #11
 80054da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80054de:	2b00      	cmp	r3, #0
 80054e0:	4649      	mov	r1, r9
 80054e2:	dd10      	ble.n	8005506 <_strtod_l+0x606>
 80054e4:	2b1f      	cmp	r3, #31
 80054e6:	f340 812b 	ble.w	8005740 <_strtod_l+0x840>
 80054ea:	2b34      	cmp	r3, #52	; 0x34
 80054ec:	bfd8      	it	le
 80054ee:	f04f 32ff 	movle.w	r2, #4294967295
 80054f2:	f04f 0800 	mov.w	r8, #0
 80054f6:	bfcf      	iteee	gt
 80054f8:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80054fc:	3b20      	suble	r3, #32
 80054fe:	fa02 f303 	lslle.w	r3, r2, r3
 8005502:	ea03 0901 	andle.w	r9, r3, r1
 8005506:	2200      	movs	r2, #0
 8005508:	2300      	movs	r3, #0
 800550a:	4640      	mov	r0, r8
 800550c:	4649      	mov	r1, r9
 800550e:	f7fb faff 	bl	8000b10 <__aeabi_dcmpeq>
 8005512:	2800      	cmp	r0, #0
 8005514:	d1a1      	bne.n	800545a <_strtod_l+0x55a>
 8005516:	9b06      	ldr	r3, [sp, #24]
 8005518:	465a      	mov	r2, fp
 800551a:	9300      	str	r3, [sp, #0]
 800551c:	4650      	mov	r0, sl
 800551e:	4623      	mov	r3, r4
 8005520:	9908      	ldr	r1, [sp, #32]
 8005522:	f001 f849 	bl	80065b8 <__s2b>
 8005526:	9008      	str	r0, [sp, #32]
 8005528:	2800      	cmp	r0, #0
 800552a:	f43f af24 	beq.w	8005376 <_strtod_l+0x476>
 800552e:	9b04      	ldr	r3, [sp, #16]
 8005530:	f04f 0b00 	mov.w	fp, #0
 8005534:	1b5d      	subs	r5, r3, r5
 8005536:	9b07      	ldr	r3, [sp, #28]
 8005538:	f8cd b010 	str.w	fp, [sp, #16]
 800553c:	2b00      	cmp	r3, #0
 800553e:	bfb4      	ite	lt
 8005540:	462b      	movlt	r3, r5
 8005542:	2300      	movge	r3, #0
 8005544:	930e      	str	r3, [sp, #56]	; 0x38
 8005546:	9b07      	ldr	r3, [sp, #28]
 8005548:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800554c:	9316      	str	r3, [sp, #88]	; 0x58
 800554e:	9b08      	ldr	r3, [sp, #32]
 8005550:	4650      	mov	r0, sl
 8005552:	6859      	ldr	r1, [r3, #4]
 8005554:	f000 ff84 	bl	8006460 <_Balloc>
 8005558:	9006      	str	r0, [sp, #24]
 800555a:	2800      	cmp	r0, #0
 800555c:	f43f af13 	beq.w	8005386 <_strtod_l+0x486>
 8005560:	9b08      	ldr	r3, [sp, #32]
 8005562:	300c      	adds	r0, #12
 8005564:	691a      	ldr	r2, [r3, #16]
 8005566:	f103 010c 	add.w	r1, r3, #12
 800556a:	3202      	adds	r2, #2
 800556c:	0092      	lsls	r2, r2, #2
 800556e:	f7ff fc8f 	bl	8004e90 <memcpy>
 8005572:	ab1e      	add	r3, sp, #120	; 0x78
 8005574:	9301      	str	r3, [sp, #4]
 8005576:	ab1d      	add	r3, sp, #116	; 0x74
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	4642      	mov	r2, r8
 800557c:	464b      	mov	r3, r9
 800557e:	4650      	mov	r0, sl
 8005580:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8005584:	f001 fb56 	bl	8006c34 <__d2b>
 8005588:	901c      	str	r0, [sp, #112]	; 0x70
 800558a:	2800      	cmp	r0, #0
 800558c:	f43f aefb 	beq.w	8005386 <_strtod_l+0x486>
 8005590:	2101      	movs	r1, #1
 8005592:	4650      	mov	r0, sl
 8005594:	f001 f8a8 	bl	80066e8 <__i2b>
 8005598:	4603      	mov	r3, r0
 800559a:	9004      	str	r0, [sp, #16]
 800559c:	2800      	cmp	r0, #0
 800559e:	f43f aef2 	beq.w	8005386 <_strtod_l+0x486>
 80055a2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80055a4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80055a6:	2d00      	cmp	r5, #0
 80055a8:	bfab      	itete	ge
 80055aa:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80055ac:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80055ae:	18ee      	addge	r6, r5, r3
 80055b0:	1b5c      	sublt	r4, r3, r5
 80055b2:	9b05      	ldr	r3, [sp, #20]
 80055b4:	bfa8      	it	ge
 80055b6:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80055b8:	eba5 0503 	sub.w	r5, r5, r3
 80055bc:	4415      	add	r5, r2
 80055be:	4b71      	ldr	r3, [pc, #452]	; (8005784 <_strtod_l+0x884>)
 80055c0:	f105 35ff 	add.w	r5, r5, #4294967295
 80055c4:	bfb8      	it	lt
 80055c6:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80055c8:	429d      	cmp	r5, r3
 80055ca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80055ce:	f280 80c9 	bge.w	8005764 <_strtod_l+0x864>
 80055d2:	1b5b      	subs	r3, r3, r5
 80055d4:	2b1f      	cmp	r3, #31
 80055d6:	f04f 0701 	mov.w	r7, #1
 80055da:	eba2 0203 	sub.w	r2, r2, r3
 80055de:	f300 80b6 	bgt.w	800574e <_strtod_l+0x84e>
 80055e2:	2500      	movs	r5, #0
 80055e4:	fa07 f303 	lsl.w	r3, r7, r3
 80055e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80055ea:	18b7      	adds	r7, r6, r2
 80055ec:	9b05      	ldr	r3, [sp, #20]
 80055ee:	42be      	cmp	r6, r7
 80055f0:	4414      	add	r4, r2
 80055f2:	441c      	add	r4, r3
 80055f4:	4633      	mov	r3, r6
 80055f6:	bfa8      	it	ge
 80055f8:	463b      	movge	r3, r7
 80055fa:	42a3      	cmp	r3, r4
 80055fc:	bfa8      	it	ge
 80055fe:	4623      	movge	r3, r4
 8005600:	2b00      	cmp	r3, #0
 8005602:	bfc2      	ittt	gt
 8005604:	1aff      	subgt	r7, r7, r3
 8005606:	1ae4      	subgt	r4, r4, r3
 8005608:	1af6      	subgt	r6, r6, r3
 800560a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800560c:	2b00      	cmp	r3, #0
 800560e:	dd17      	ble.n	8005640 <_strtod_l+0x740>
 8005610:	461a      	mov	r2, r3
 8005612:	4650      	mov	r0, sl
 8005614:	9904      	ldr	r1, [sp, #16]
 8005616:	f001 f921 	bl	800685c <__pow5mult>
 800561a:	9004      	str	r0, [sp, #16]
 800561c:	2800      	cmp	r0, #0
 800561e:	f43f aeb2 	beq.w	8005386 <_strtod_l+0x486>
 8005622:	4601      	mov	r1, r0
 8005624:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005626:	4650      	mov	r0, sl
 8005628:	f001 f874 	bl	8006714 <__multiply>
 800562c:	9009      	str	r0, [sp, #36]	; 0x24
 800562e:	2800      	cmp	r0, #0
 8005630:	f43f aea9 	beq.w	8005386 <_strtod_l+0x486>
 8005634:	4650      	mov	r0, sl
 8005636:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005638:	f000 ff52 	bl	80064e0 <_Bfree>
 800563c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800563e:	931c      	str	r3, [sp, #112]	; 0x70
 8005640:	2f00      	cmp	r7, #0
 8005642:	f300 8093 	bgt.w	800576c <_strtod_l+0x86c>
 8005646:	9b07      	ldr	r3, [sp, #28]
 8005648:	2b00      	cmp	r3, #0
 800564a:	dd08      	ble.n	800565e <_strtod_l+0x75e>
 800564c:	4650      	mov	r0, sl
 800564e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005650:	9906      	ldr	r1, [sp, #24]
 8005652:	f001 f903 	bl	800685c <__pow5mult>
 8005656:	9006      	str	r0, [sp, #24]
 8005658:	2800      	cmp	r0, #0
 800565a:	f43f ae94 	beq.w	8005386 <_strtod_l+0x486>
 800565e:	2c00      	cmp	r4, #0
 8005660:	dd08      	ble.n	8005674 <_strtod_l+0x774>
 8005662:	4622      	mov	r2, r4
 8005664:	4650      	mov	r0, sl
 8005666:	9906      	ldr	r1, [sp, #24]
 8005668:	f001 f952 	bl	8006910 <__lshift>
 800566c:	9006      	str	r0, [sp, #24]
 800566e:	2800      	cmp	r0, #0
 8005670:	f43f ae89 	beq.w	8005386 <_strtod_l+0x486>
 8005674:	2e00      	cmp	r6, #0
 8005676:	dd08      	ble.n	800568a <_strtod_l+0x78a>
 8005678:	4632      	mov	r2, r6
 800567a:	4650      	mov	r0, sl
 800567c:	9904      	ldr	r1, [sp, #16]
 800567e:	f001 f947 	bl	8006910 <__lshift>
 8005682:	9004      	str	r0, [sp, #16]
 8005684:	2800      	cmp	r0, #0
 8005686:	f43f ae7e 	beq.w	8005386 <_strtod_l+0x486>
 800568a:	4650      	mov	r0, sl
 800568c:	9a06      	ldr	r2, [sp, #24]
 800568e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005690:	f001 f9c6 	bl	8006a20 <__mdiff>
 8005694:	4683      	mov	fp, r0
 8005696:	2800      	cmp	r0, #0
 8005698:	f43f ae75 	beq.w	8005386 <_strtod_l+0x486>
 800569c:	2400      	movs	r4, #0
 800569e:	68c3      	ldr	r3, [r0, #12]
 80056a0:	9904      	ldr	r1, [sp, #16]
 80056a2:	60c4      	str	r4, [r0, #12]
 80056a4:	930d      	str	r3, [sp, #52]	; 0x34
 80056a6:	f001 f99f 	bl	80069e8 <__mcmp>
 80056aa:	42a0      	cmp	r0, r4
 80056ac:	da70      	bge.n	8005790 <_strtod_l+0x890>
 80056ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056b0:	ea53 0308 	orrs.w	r3, r3, r8
 80056b4:	f040 8096 	bne.w	80057e4 <_strtod_l+0x8e4>
 80056b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f040 8091 	bne.w	80057e4 <_strtod_l+0x8e4>
 80056c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80056c6:	0d1b      	lsrs	r3, r3, #20
 80056c8:	051b      	lsls	r3, r3, #20
 80056ca:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80056ce:	f240 8089 	bls.w	80057e4 <_strtod_l+0x8e4>
 80056d2:	f8db 3014 	ldr.w	r3, [fp, #20]
 80056d6:	b923      	cbnz	r3, 80056e2 <_strtod_l+0x7e2>
 80056d8:	f8db 3010 	ldr.w	r3, [fp, #16]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	f340 8081 	ble.w	80057e4 <_strtod_l+0x8e4>
 80056e2:	4659      	mov	r1, fp
 80056e4:	2201      	movs	r2, #1
 80056e6:	4650      	mov	r0, sl
 80056e8:	f001 f912 	bl	8006910 <__lshift>
 80056ec:	9904      	ldr	r1, [sp, #16]
 80056ee:	4683      	mov	fp, r0
 80056f0:	f001 f97a 	bl	80069e8 <__mcmp>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	dd75      	ble.n	80057e4 <_strtod_l+0x8e4>
 80056f8:	9905      	ldr	r1, [sp, #20]
 80056fa:	464b      	mov	r3, r9
 80056fc:	4a22      	ldr	r2, [pc, #136]	; (8005788 <_strtod_l+0x888>)
 80056fe:	2900      	cmp	r1, #0
 8005700:	f000 8091 	beq.w	8005826 <_strtod_l+0x926>
 8005704:	ea02 0109 	and.w	r1, r2, r9
 8005708:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800570c:	f300 808b 	bgt.w	8005826 <_strtod_l+0x926>
 8005710:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005714:	f77f aea9 	ble.w	800546a <_strtod_l+0x56a>
 8005718:	2300      	movs	r3, #0
 800571a:	4a1c      	ldr	r2, [pc, #112]	; (800578c <_strtod_l+0x88c>)
 800571c:	4640      	mov	r0, r8
 800571e:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005722:	4649      	mov	r1, r9
 8005724:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005728:	f7fa ff8a 	bl	8000640 <__aeabi_dmul>
 800572c:	460b      	mov	r3, r1
 800572e:	4303      	orrs	r3, r0
 8005730:	bf08      	it	eq
 8005732:	2322      	moveq	r3, #34	; 0x22
 8005734:	4680      	mov	r8, r0
 8005736:	4689      	mov	r9, r1
 8005738:	bf08      	it	eq
 800573a:	f8ca 3000 	streq.w	r3, [sl]
 800573e:	e62d      	b.n	800539c <_strtod_l+0x49c>
 8005740:	f04f 32ff 	mov.w	r2, #4294967295
 8005744:	fa02 f303 	lsl.w	r3, r2, r3
 8005748:	ea03 0808 	and.w	r8, r3, r8
 800574c:	e6db      	b.n	8005506 <_strtod_l+0x606>
 800574e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8005752:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8005756:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800575a:	35e2      	adds	r5, #226	; 0xe2
 800575c:	fa07 f505 	lsl.w	r5, r7, r5
 8005760:	970f      	str	r7, [sp, #60]	; 0x3c
 8005762:	e742      	b.n	80055ea <_strtod_l+0x6ea>
 8005764:	2301      	movs	r3, #1
 8005766:	2500      	movs	r5, #0
 8005768:	930f      	str	r3, [sp, #60]	; 0x3c
 800576a:	e73e      	b.n	80055ea <_strtod_l+0x6ea>
 800576c:	463a      	mov	r2, r7
 800576e:	4650      	mov	r0, sl
 8005770:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005772:	f001 f8cd 	bl	8006910 <__lshift>
 8005776:	901c      	str	r0, [sp, #112]	; 0x70
 8005778:	2800      	cmp	r0, #0
 800577a:	f47f af64 	bne.w	8005646 <_strtod_l+0x746>
 800577e:	e602      	b.n	8005386 <_strtod_l+0x486>
 8005780:	08009c18 	.word	0x08009c18
 8005784:	fffffc02 	.word	0xfffffc02
 8005788:	7ff00000 	.word	0x7ff00000
 800578c:	39500000 	.word	0x39500000
 8005790:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005794:	d166      	bne.n	8005864 <_strtod_l+0x964>
 8005796:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005798:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800579c:	b35a      	cbz	r2, 80057f6 <_strtod_l+0x8f6>
 800579e:	4a9c      	ldr	r2, [pc, #624]	; (8005a10 <_strtod_l+0xb10>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d12c      	bne.n	80057fe <_strtod_l+0x8fe>
 80057a4:	9b05      	ldr	r3, [sp, #20]
 80057a6:	4640      	mov	r0, r8
 80057a8:	b303      	cbz	r3, 80057ec <_strtod_l+0x8ec>
 80057aa:	464b      	mov	r3, r9
 80057ac:	4a99      	ldr	r2, [pc, #612]	; (8005a14 <_strtod_l+0xb14>)
 80057ae:	f04f 31ff 	mov.w	r1, #4294967295
 80057b2:	401a      	ands	r2, r3
 80057b4:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80057b8:	d81b      	bhi.n	80057f2 <_strtod_l+0x8f2>
 80057ba:	0d12      	lsrs	r2, r2, #20
 80057bc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80057c0:	fa01 f303 	lsl.w	r3, r1, r3
 80057c4:	4298      	cmp	r0, r3
 80057c6:	d11a      	bne.n	80057fe <_strtod_l+0x8fe>
 80057c8:	4b93      	ldr	r3, [pc, #588]	; (8005a18 <_strtod_l+0xb18>)
 80057ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d102      	bne.n	80057d6 <_strtod_l+0x8d6>
 80057d0:	3001      	adds	r0, #1
 80057d2:	f43f add8 	beq.w	8005386 <_strtod_l+0x486>
 80057d6:	f04f 0800 	mov.w	r8, #0
 80057da:	4b8e      	ldr	r3, [pc, #568]	; (8005a14 <_strtod_l+0xb14>)
 80057dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057de:	401a      	ands	r2, r3
 80057e0:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80057e4:	9b05      	ldr	r3, [sp, #20]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d196      	bne.n	8005718 <_strtod_l+0x818>
 80057ea:	e5d7      	b.n	800539c <_strtod_l+0x49c>
 80057ec:	f04f 33ff 	mov.w	r3, #4294967295
 80057f0:	e7e8      	b.n	80057c4 <_strtod_l+0x8c4>
 80057f2:	460b      	mov	r3, r1
 80057f4:	e7e6      	b.n	80057c4 <_strtod_l+0x8c4>
 80057f6:	ea53 0308 	orrs.w	r3, r3, r8
 80057fa:	f43f af7d 	beq.w	80056f8 <_strtod_l+0x7f8>
 80057fe:	b1e5      	cbz	r5, 800583a <_strtod_l+0x93a>
 8005800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005802:	421d      	tst	r5, r3
 8005804:	d0ee      	beq.n	80057e4 <_strtod_l+0x8e4>
 8005806:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005808:	4640      	mov	r0, r8
 800580a:	4649      	mov	r1, r9
 800580c:	9a05      	ldr	r2, [sp, #20]
 800580e:	b1c3      	cbz	r3, 8005842 <_strtod_l+0x942>
 8005810:	f7ff fb54 	bl	8004ebc <sulp>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800581c:	f7fa fd5a 	bl	80002d4 <__adddf3>
 8005820:	4680      	mov	r8, r0
 8005822:	4689      	mov	r9, r1
 8005824:	e7de      	b.n	80057e4 <_strtod_l+0x8e4>
 8005826:	4013      	ands	r3, r2
 8005828:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800582c:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005830:	f04f 38ff 	mov.w	r8, #4294967295
 8005834:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005838:	e7d4      	b.n	80057e4 <_strtod_l+0x8e4>
 800583a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800583c:	ea13 0f08 	tst.w	r3, r8
 8005840:	e7e0      	b.n	8005804 <_strtod_l+0x904>
 8005842:	f7ff fb3b 	bl	8004ebc <sulp>
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800584e:	f7fa fd3f 	bl	80002d0 <__aeabi_dsub>
 8005852:	2200      	movs	r2, #0
 8005854:	2300      	movs	r3, #0
 8005856:	4680      	mov	r8, r0
 8005858:	4689      	mov	r9, r1
 800585a:	f7fb f959 	bl	8000b10 <__aeabi_dcmpeq>
 800585e:	2800      	cmp	r0, #0
 8005860:	d0c0      	beq.n	80057e4 <_strtod_l+0x8e4>
 8005862:	e602      	b.n	800546a <_strtod_l+0x56a>
 8005864:	4658      	mov	r0, fp
 8005866:	9904      	ldr	r1, [sp, #16]
 8005868:	f001 fa40 	bl	8006cec <__ratio>
 800586c:	2200      	movs	r2, #0
 800586e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005872:	4606      	mov	r6, r0
 8005874:	460f      	mov	r7, r1
 8005876:	f7fb f95f 	bl	8000b38 <__aeabi_dcmple>
 800587a:	2800      	cmp	r0, #0
 800587c:	d075      	beq.n	800596a <_strtod_l+0xa6a>
 800587e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005880:	2b00      	cmp	r3, #0
 8005882:	d047      	beq.n	8005914 <_strtod_l+0xa14>
 8005884:	2600      	movs	r6, #0
 8005886:	4f65      	ldr	r7, [pc, #404]	; (8005a1c <_strtod_l+0xb1c>)
 8005888:	4d64      	ldr	r5, [pc, #400]	; (8005a1c <_strtod_l+0xb1c>)
 800588a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800588c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005890:	0d1b      	lsrs	r3, r3, #20
 8005892:	051b      	lsls	r3, r3, #20
 8005894:	930f      	str	r3, [sp, #60]	; 0x3c
 8005896:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005898:	4b61      	ldr	r3, [pc, #388]	; (8005a20 <_strtod_l+0xb20>)
 800589a:	429a      	cmp	r2, r3
 800589c:	f040 80c8 	bne.w	8005a30 <_strtod_l+0xb30>
 80058a0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80058a4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80058a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058aa:	4640      	mov	r0, r8
 80058ac:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80058b0:	4649      	mov	r1, r9
 80058b2:	f001 f945 	bl	8006b40 <__ulp>
 80058b6:	4602      	mov	r2, r0
 80058b8:	460b      	mov	r3, r1
 80058ba:	4630      	mov	r0, r6
 80058bc:	4639      	mov	r1, r7
 80058be:	f7fa febf 	bl	8000640 <__aeabi_dmul>
 80058c2:	4642      	mov	r2, r8
 80058c4:	464b      	mov	r3, r9
 80058c6:	f7fa fd05 	bl	80002d4 <__adddf3>
 80058ca:	460b      	mov	r3, r1
 80058cc:	4951      	ldr	r1, [pc, #324]	; (8005a14 <_strtod_l+0xb14>)
 80058ce:	4a55      	ldr	r2, [pc, #340]	; (8005a24 <_strtod_l+0xb24>)
 80058d0:	4019      	ands	r1, r3
 80058d2:	4291      	cmp	r1, r2
 80058d4:	4680      	mov	r8, r0
 80058d6:	d95e      	bls.n	8005996 <_strtod_l+0xa96>
 80058d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058da:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80058de:	4293      	cmp	r3, r2
 80058e0:	d103      	bne.n	80058ea <_strtod_l+0x9ea>
 80058e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058e4:	3301      	adds	r3, #1
 80058e6:	f43f ad4e 	beq.w	8005386 <_strtod_l+0x486>
 80058ea:	f04f 38ff 	mov.w	r8, #4294967295
 80058ee:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8005a18 <_strtod_l+0xb18>
 80058f2:	4650      	mov	r0, sl
 80058f4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80058f6:	f000 fdf3 	bl	80064e0 <_Bfree>
 80058fa:	4650      	mov	r0, sl
 80058fc:	9906      	ldr	r1, [sp, #24]
 80058fe:	f000 fdef 	bl	80064e0 <_Bfree>
 8005902:	4650      	mov	r0, sl
 8005904:	9904      	ldr	r1, [sp, #16]
 8005906:	f000 fdeb 	bl	80064e0 <_Bfree>
 800590a:	4659      	mov	r1, fp
 800590c:	4650      	mov	r0, sl
 800590e:	f000 fde7 	bl	80064e0 <_Bfree>
 8005912:	e61c      	b.n	800554e <_strtod_l+0x64e>
 8005914:	f1b8 0f00 	cmp.w	r8, #0
 8005918:	d119      	bne.n	800594e <_strtod_l+0xa4e>
 800591a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800591c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005920:	b9e3      	cbnz	r3, 800595c <_strtod_l+0xa5c>
 8005922:	2200      	movs	r2, #0
 8005924:	4630      	mov	r0, r6
 8005926:	4639      	mov	r1, r7
 8005928:	4b3c      	ldr	r3, [pc, #240]	; (8005a1c <_strtod_l+0xb1c>)
 800592a:	f7fb f8fb 	bl	8000b24 <__aeabi_dcmplt>
 800592e:	b9c8      	cbnz	r0, 8005964 <_strtod_l+0xa64>
 8005930:	2200      	movs	r2, #0
 8005932:	4630      	mov	r0, r6
 8005934:	4639      	mov	r1, r7
 8005936:	4b3c      	ldr	r3, [pc, #240]	; (8005a28 <_strtod_l+0xb28>)
 8005938:	f7fa fe82 	bl	8000640 <__aeabi_dmul>
 800593c:	4604      	mov	r4, r0
 800593e:	460d      	mov	r5, r1
 8005940:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005944:	9418      	str	r4, [sp, #96]	; 0x60
 8005946:	9319      	str	r3, [sp, #100]	; 0x64
 8005948:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800594c:	e79d      	b.n	800588a <_strtod_l+0x98a>
 800594e:	f1b8 0f01 	cmp.w	r8, #1
 8005952:	d103      	bne.n	800595c <_strtod_l+0xa5c>
 8005954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005956:	2b00      	cmp	r3, #0
 8005958:	f43f ad87 	beq.w	800546a <_strtod_l+0x56a>
 800595c:	2600      	movs	r6, #0
 800595e:	2400      	movs	r4, #0
 8005960:	4f32      	ldr	r7, [pc, #200]	; (8005a2c <_strtod_l+0xb2c>)
 8005962:	e791      	b.n	8005888 <_strtod_l+0x988>
 8005964:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8005966:	4d30      	ldr	r5, [pc, #192]	; (8005a28 <_strtod_l+0xb28>)
 8005968:	e7ea      	b.n	8005940 <_strtod_l+0xa40>
 800596a:	4b2f      	ldr	r3, [pc, #188]	; (8005a28 <_strtod_l+0xb28>)
 800596c:	2200      	movs	r2, #0
 800596e:	4630      	mov	r0, r6
 8005970:	4639      	mov	r1, r7
 8005972:	f7fa fe65 	bl	8000640 <__aeabi_dmul>
 8005976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005978:	4604      	mov	r4, r0
 800597a:	460d      	mov	r5, r1
 800597c:	b933      	cbnz	r3, 800598c <_strtod_l+0xa8c>
 800597e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005982:	9010      	str	r0, [sp, #64]	; 0x40
 8005984:	9311      	str	r3, [sp, #68]	; 0x44
 8005986:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800598a:	e77e      	b.n	800588a <_strtod_l+0x98a>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005994:	e7f7      	b.n	8005986 <_strtod_l+0xa86>
 8005996:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800599a:	9b05      	ldr	r3, [sp, #20]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1a8      	bne.n	80058f2 <_strtod_l+0x9f2>
 80059a0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80059a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80059a6:	0d1b      	lsrs	r3, r3, #20
 80059a8:	051b      	lsls	r3, r3, #20
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d1a1      	bne.n	80058f2 <_strtod_l+0x9f2>
 80059ae:	4620      	mov	r0, r4
 80059b0:	4629      	mov	r1, r5
 80059b2:	f7fb fafb 	bl	8000fac <__aeabi_d2lz>
 80059b6:	f7fa fe15 	bl	80005e4 <__aeabi_l2d>
 80059ba:	4602      	mov	r2, r0
 80059bc:	460b      	mov	r3, r1
 80059be:	4620      	mov	r0, r4
 80059c0:	4629      	mov	r1, r5
 80059c2:	f7fa fc85 	bl	80002d0 <__aeabi_dsub>
 80059c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80059c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059cc:	ea43 0308 	orr.w	r3, r3, r8
 80059d0:	4313      	orrs	r3, r2
 80059d2:	4604      	mov	r4, r0
 80059d4:	460d      	mov	r5, r1
 80059d6:	d066      	beq.n	8005aa6 <_strtod_l+0xba6>
 80059d8:	a309      	add	r3, pc, #36	; (adr r3, 8005a00 <_strtod_l+0xb00>)
 80059da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059de:	f7fb f8a1 	bl	8000b24 <__aeabi_dcmplt>
 80059e2:	2800      	cmp	r0, #0
 80059e4:	f47f acda 	bne.w	800539c <_strtod_l+0x49c>
 80059e8:	a307      	add	r3, pc, #28	; (adr r3, 8005a08 <_strtod_l+0xb08>)
 80059ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ee:	4620      	mov	r0, r4
 80059f0:	4629      	mov	r1, r5
 80059f2:	f7fb f8b5 	bl	8000b60 <__aeabi_dcmpgt>
 80059f6:	2800      	cmp	r0, #0
 80059f8:	f43f af7b 	beq.w	80058f2 <_strtod_l+0x9f2>
 80059fc:	e4ce      	b.n	800539c <_strtod_l+0x49c>
 80059fe:	bf00      	nop
 8005a00:	94a03595 	.word	0x94a03595
 8005a04:	3fdfffff 	.word	0x3fdfffff
 8005a08:	35afe535 	.word	0x35afe535
 8005a0c:	3fe00000 	.word	0x3fe00000
 8005a10:	000fffff 	.word	0x000fffff
 8005a14:	7ff00000 	.word	0x7ff00000
 8005a18:	7fefffff 	.word	0x7fefffff
 8005a1c:	3ff00000 	.word	0x3ff00000
 8005a20:	7fe00000 	.word	0x7fe00000
 8005a24:	7c9fffff 	.word	0x7c9fffff
 8005a28:	3fe00000 	.word	0x3fe00000
 8005a2c:	bff00000 	.word	0xbff00000
 8005a30:	9b05      	ldr	r3, [sp, #20]
 8005a32:	b313      	cbz	r3, 8005a7a <_strtod_l+0xb7a>
 8005a34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a36:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005a3a:	d81e      	bhi.n	8005a7a <_strtod_l+0xb7a>
 8005a3c:	a326      	add	r3, pc, #152	; (adr r3, 8005ad8 <_strtod_l+0xbd8>)
 8005a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a42:	4620      	mov	r0, r4
 8005a44:	4629      	mov	r1, r5
 8005a46:	f7fb f877 	bl	8000b38 <__aeabi_dcmple>
 8005a4a:	b190      	cbz	r0, 8005a72 <_strtod_l+0xb72>
 8005a4c:	4629      	mov	r1, r5
 8005a4e:	4620      	mov	r0, r4
 8005a50:	f7fb f8b8 	bl	8000bc4 <__aeabi_d2uiz>
 8005a54:	2801      	cmp	r0, #1
 8005a56:	bf38      	it	cc
 8005a58:	2001      	movcc	r0, #1
 8005a5a:	f7fa fd77 	bl	800054c <__aeabi_ui2d>
 8005a5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a60:	4604      	mov	r4, r0
 8005a62:	460d      	mov	r5, r1
 8005a64:	b9d3      	cbnz	r3, 8005a9c <_strtod_l+0xb9c>
 8005a66:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a6a:	9012      	str	r0, [sp, #72]	; 0x48
 8005a6c:	9313      	str	r3, [sp, #76]	; 0x4c
 8005a6e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005a72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a74:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005a78:	1a9f      	subs	r7, r3, r2
 8005a7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a7e:	f001 f85f 	bl	8006b40 <__ulp>
 8005a82:	4602      	mov	r2, r0
 8005a84:	460b      	mov	r3, r1
 8005a86:	4630      	mov	r0, r6
 8005a88:	4639      	mov	r1, r7
 8005a8a:	f7fa fdd9 	bl	8000640 <__aeabi_dmul>
 8005a8e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005a92:	f7fa fc1f 	bl	80002d4 <__adddf3>
 8005a96:	4680      	mov	r8, r0
 8005a98:	4689      	mov	r9, r1
 8005a9a:	e77e      	b.n	800599a <_strtod_l+0xa9a>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005aa4:	e7e3      	b.n	8005a6e <_strtod_l+0xb6e>
 8005aa6:	a30e      	add	r3, pc, #56	; (adr r3, 8005ae0 <_strtod_l+0xbe0>)
 8005aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aac:	f7fb f83a 	bl	8000b24 <__aeabi_dcmplt>
 8005ab0:	e7a1      	b.n	80059f6 <_strtod_l+0xaf6>
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	930c      	str	r3, [sp, #48]	; 0x30
 8005ab6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005ab8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005aba:	6013      	str	r3, [r2, #0]
 8005abc:	f7ff ba65 	b.w	8004f8a <_strtod_l+0x8a>
 8005ac0:	2b65      	cmp	r3, #101	; 0x65
 8005ac2:	f43f ab5c 	beq.w	800517e <_strtod_l+0x27e>
 8005ac6:	2b45      	cmp	r3, #69	; 0x45
 8005ac8:	f43f ab59 	beq.w	800517e <_strtod_l+0x27e>
 8005acc:	2201      	movs	r2, #1
 8005ace:	f7ff bb8d 	b.w	80051ec <_strtod_l+0x2ec>
 8005ad2:	bf00      	nop
 8005ad4:	f3af 8000 	nop.w
 8005ad8:	ffc00000 	.word	0xffc00000
 8005adc:	41dfffff 	.word	0x41dfffff
 8005ae0:	94a03595 	.word	0x94a03595
 8005ae4:	3fcfffff 	.word	0x3fcfffff

08005ae8 <strtod>:
 8005ae8:	460a      	mov	r2, r1
 8005aea:	4601      	mov	r1, r0
 8005aec:	4802      	ldr	r0, [pc, #8]	; (8005af8 <strtod+0x10>)
 8005aee:	4b03      	ldr	r3, [pc, #12]	; (8005afc <strtod+0x14>)
 8005af0:	6800      	ldr	r0, [r0, #0]
 8005af2:	f7ff ba05 	b.w	8004f00 <_strtod_l>
 8005af6:	bf00      	nop
 8005af8:	20000024 	.word	0x20000024
 8005afc:	2000008c 	.word	0x2000008c

08005b00 <print_e>:
 8005b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b02:	b08b      	sub	sp, #44	; 0x2c
 8005b04:	460d      	mov	r5, r1
 8005b06:	a908      	add	r1, sp, #32
 8005b08:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8005b0a:	9104      	str	r1, [sp, #16]
 8005b0c:	a907      	add	r1, sp, #28
 8005b0e:	9103      	str	r1, [sp, #12]
 8005b10:	a909      	add	r1, sp, #36	; 0x24
 8005b12:	9102      	str	r1, [sp, #8]
 8005b14:	1c71      	adds	r1, r6, #1
 8005b16:	9101      	str	r1, [sp, #4]
 8005b18:	2102      	movs	r1, #2
 8005b1a:	9100      	str	r1, [sp, #0]
 8005b1c:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
 8005b20:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8005b22:	f001 fac5 	bl	80070b0 <_dtoa_r>
 8005b26:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b2c:	4601      	mov	r1, r0
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d104      	bne.n	8005b3c <print_e+0x3c>
 8005b32:	4628      	mov	r0, r5
 8005b34:	f001 f9e6 	bl	8006f04 <strcpy>
 8005b38:	b00b      	add	sp, #44	; 0x2c
 8005b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b3c:	462b      	mov	r3, r5
 8005b3e:	7800      	ldrb	r0, [r0, #0]
 8005b40:	2e00      	cmp	r6, #0
 8005b42:	f803 0b01 	strb.w	r0, [r3], #1
 8005b46:	bfc8      	it	gt
 8005b48:	2401      	movgt	r4, #1
 8005b4a:	4608      	mov	r0, r1
 8005b4c:	212e      	movs	r1, #46	; 0x2e
 8005b4e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8005b52:	b10d      	cbz	r5, 8005b58 <print_e+0x58>
 8005b54:	2e00      	cmp	r6, #0
 8005b56:	dc36      	bgt.n	8005bc6 <print_e+0xc6>
 8005b58:	2f67      	cmp	r7, #103	; 0x67
 8005b5a:	d045      	beq.n	8005be8 <print_e+0xe8>
 8005b5c:	2f47      	cmp	r7, #71	; 0x47
 8005b5e:	d045      	beq.n	8005bec <print_e+0xec>
 8005b60:	212e      	movs	r1, #46	; 0x2e
 8005b62:	2030      	movs	r0, #48	; 0x30
 8005b64:	2e00      	cmp	r6, #0
 8005b66:	dc37      	bgt.n	8005bd8 <print_e+0xd8>
 8005b68:	1e51      	subs	r1, r2, #1
 8005b6a:	2900      	cmp	r1, #0
 8005b6c:	9109      	str	r1, [sp, #36]	; 0x24
 8005b6e:	4618      	mov	r0, r3
 8005b70:	bfb7      	itett	lt
 8005b72:	212d      	movlt	r1, #45	; 0x2d
 8005b74:	222b      	movge	r2, #43	; 0x2b
 8005b76:	f1c2 0201 	rsblt	r2, r2, #1
 8005b7a:	9209      	strlt	r2, [sp, #36]	; 0x24
 8005b7c:	f800 7b02 	strb.w	r7, [r0], #2
 8005b80:	bfb8      	it	lt
 8005b82:	7059      	strblt	r1, [r3, #1]
 8005b84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b86:	bfa8      	it	ge
 8005b88:	705a      	strbge	r2, [r3, #1]
 8005b8a:	2963      	cmp	r1, #99	; 0x63
 8005b8c:	dd0b      	ble.n	8005ba6 <print_e+0xa6>
 8005b8e:	2264      	movs	r2, #100	; 0x64
 8005b90:	fb91 f2f2 	sdiv	r2, r1, r2
 8005b94:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8005b98:	1cd8      	adds	r0, r3, #3
 8005b9a:	709c      	strb	r4, [r3, #2]
 8005b9c:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8005ba0:	fb03 1202 	mla	r2, r3, r2, r1
 8005ba4:	9209      	str	r2, [sp, #36]	; 0x24
 8005ba6:	230a      	movs	r3, #10
 8005ba8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005baa:	fb92 f3f3 	sdiv	r3, r2, r3
 8005bae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005bb2:	7001      	strb	r1, [r0, #0]
 8005bb4:	f06f 0109 	mvn.w	r1, #9
 8005bb8:	fb01 2303 	mla	r3, r1, r3, r2
 8005bbc:	3330      	adds	r3, #48	; 0x30
 8005bbe:	7043      	strb	r3, [r0, #1]
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	7083      	strb	r3, [r0, #2]
 8005bc4:	e7b8      	b.n	8005b38 <print_e+0x38>
 8005bc6:	b10c      	cbz	r4, 8005bcc <print_e+0xcc>
 8005bc8:	f803 1b01 	strb.w	r1, [r3], #1
 8005bcc:	7804      	ldrb	r4, [r0, #0]
 8005bce:	3e01      	subs	r6, #1
 8005bd0:	f803 4b01 	strb.w	r4, [r3], #1
 8005bd4:	2400      	movs	r4, #0
 8005bd6:	e7ba      	b.n	8005b4e <print_e+0x4e>
 8005bd8:	b10c      	cbz	r4, 8005bde <print_e+0xde>
 8005bda:	f803 1b01 	strb.w	r1, [r3], #1
 8005bde:	2400      	movs	r4, #0
 8005be0:	f803 0b01 	strb.w	r0, [r3], #1
 8005be4:	3e01      	subs	r6, #1
 8005be6:	e7bd      	b.n	8005b64 <print_e+0x64>
 8005be8:	2765      	movs	r7, #101	; 0x65
 8005bea:	e7bd      	b.n	8005b68 <print_e+0x68>
 8005bec:	2745      	movs	r7, #69	; 0x45
 8005bee:	e7bb      	b.n	8005b68 <print_e+0x68>

08005bf0 <_gcvt>:
 8005bf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005bf4:	4690      	mov	r8, r2
 8005bf6:	461c      	mov	r4, r3
 8005bf8:	b08b      	sub	sp, #44	; 0x2c
 8005bfa:	4681      	mov	r9, r0
 8005bfc:	e9dd 7512 	ldrd	r7, r5, [sp, #72]	; 0x48
 8005c00:	2200      	movs	r2, #0
 8005c02:	2300      	movs	r3, #0
 8005c04:	4640      	mov	r0, r8
 8005c06:	4621      	mov	r1, r4
 8005c08:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8005c0a:	f7fa ff8b 	bl	8000b24 <__aeabi_dcmplt>
 8005c0e:	b108      	cbz	r0, 8005c14 <_gcvt+0x24>
 8005c10:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 8005c14:	2200      	movs	r2, #0
 8005c16:	2300      	movs	r3, #0
 8005c18:	4640      	mov	r0, r8
 8005c1a:	4621      	mov	r1, r4
 8005c1c:	f7fa ff78 	bl	8000b10 <__aeabi_dcmpeq>
 8005c20:	b138      	cbz	r0, 8005c32 <_gcvt+0x42>
 8005c22:	2330      	movs	r3, #48	; 0x30
 8005c24:	702b      	strb	r3, [r5, #0]
 8005c26:	2300      	movs	r3, #0
 8005c28:	706b      	strb	r3, [r5, #1]
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	b00b      	add	sp, #44	; 0x2c
 8005c2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c32:	4640      	mov	r0, r8
 8005c34:	a34c      	add	r3, pc, #304	; (adr r3, 8005d68 <_gcvt+0x178>)
 8005c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3a:	4621      	mov	r1, r4
 8005c3c:	f7fa ff7c 	bl	8000b38 <__aeabi_dcmple>
 8005c40:	b160      	cbz	r0, 8005c5c <_gcvt+0x6c>
 8005c42:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8005c46:	3f01      	subs	r7, #1
 8005c48:	9301      	str	r3, [sp, #4]
 8005c4a:	4642      	mov	r2, r8
 8005c4c:	4623      	mov	r3, r4
 8005c4e:	4629      	mov	r1, r5
 8005c50:	4648      	mov	r0, r9
 8005c52:	9602      	str	r6, [sp, #8]
 8005c54:	9700      	str	r7, [sp, #0]
 8005c56:	f7ff ff53 	bl	8005b00 <print_e>
 8005c5a:	e7e6      	b.n	8005c2a <_gcvt+0x3a>
 8005c5c:	4638      	mov	r0, r7
 8005c5e:	f001 f873 	bl	8006d48 <_mprec_log10>
 8005c62:	4642      	mov	r2, r8
 8005c64:	4623      	mov	r3, r4
 8005c66:	f7fa ff67 	bl	8000b38 <__aeabi_dcmple>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	d1e9      	bne.n	8005c42 <_gcvt+0x52>
 8005c6e:	ab09      	add	r3, sp, #36	; 0x24
 8005c70:	9304      	str	r3, [sp, #16]
 8005c72:	ab08      	add	r3, sp, #32
 8005c74:	9303      	str	r3, [sp, #12]
 8005c76:	ab07      	add	r3, sp, #28
 8005c78:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8005c7c:	2302      	movs	r3, #2
 8005c7e:	4642      	mov	r2, r8
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	4648      	mov	r0, r9
 8005c84:	4623      	mov	r3, r4
 8005c86:	f001 fa13 	bl	80070b0 <_dtoa_r>
 8005c8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c8e:	9a07      	ldr	r2, [sp, #28]
 8005c90:	4601      	mov	r1, r0
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d00f      	beq.n	8005cb6 <_gcvt+0xc6>
 8005c96:	462b      	mov	r3, r5
 8005c98:	442f      	add	r7, r5
 8005c9a:	4608      	mov	r0, r1
 8005c9c:	f811 cb01 	ldrb.w	ip, [r1], #1
 8005ca0:	9a07      	ldr	r2, [sp, #28]
 8005ca2:	1afc      	subs	r4, r7, r3
 8005ca4:	f1bc 0f00 	cmp.w	ip, #0
 8005ca8:	d001      	beq.n	8005cae <_gcvt+0xbe>
 8005caa:	2a00      	cmp	r2, #0
 8005cac:	dc07      	bgt.n	8005cbe <_gcvt+0xce>
 8005cae:	2100      	movs	r1, #0
 8005cb0:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8005cb4:	e00c      	b.n	8005cd0 <_gcvt+0xe0>
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	f001 f924 	bl	8006f04 <strcpy>
 8005cbc:	e7b5      	b.n	8005c2a <_gcvt+0x3a>
 8005cbe:	3a01      	subs	r2, #1
 8005cc0:	f803 cb01 	strb.w	ip, [r3], #1
 8005cc4:	9207      	str	r2, [sp, #28]
 8005cc6:	e7e8      	b.n	8005c9a <_gcvt+0xaa>
 8005cc8:	2101      	movs	r1, #1
 8005cca:	f803 cb01 	strb.w	ip, [r3], #1
 8005cce:	3c01      	subs	r4, #1
 8005cd0:	2a00      	cmp	r2, #0
 8005cd2:	4617      	mov	r7, r2
 8005cd4:	dc2a      	bgt.n	8005d2c <_gcvt+0x13c>
 8005cd6:	b101      	cbz	r1, 8005cda <_gcvt+0xea>
 8005cd8:	9207      	str	r2, [sp, #28]
 8005cda:	b90e      	cbnz	r6, 8005ce0 <_gcvt+0xf0>
 8005cdc:	7802      	ldrb	r2, [r0, #0]
 8005cde:	b312      	cbz	r2, 8005d26 <_gcvt+0x136>
 8005ce0:	42ab      	cmp	r3, r5
 8005ce2:	bf04      	itt	eq
 8005ce4:	2230      	moveq	r2, #48	; 0x30
 8005ce6:	f803 2b01 	strbeq.w	r2, [r3], #1
 8005cea:	222e      	movs	r2, #46	; 0x2e
 8005cec:	4619      	mov	r1, r3
 8005cee:	2700      	movs	r7, #0
 8005cf0:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8005cf4:	701a      	strb	r2, [r3, #0]
 8005cf6:	9a07      	ldr	r2, [sp, #28]
 8005cf8:	eba2 0c03 	sub.w	ip, r2, r3
 8005cfc:	eb1c 0f01 	cmn.w	ip, r1
 8005d00:	d41c      	bmi.n	8005d3c <_gcvt+0x14c>
 8005d02:	2a00      	cmp	r2, #0
 8005d04:	f1c2 0100 	rsb	r1, r2, #0
 8005d08:	bfc8      	it	gt
 8005d0a:	2100      	movgt	r1, #0
 8005d0c:	f101 0c01 	add.w	ip, r1, #1
 8005d10:	4463      	add	r3, ip
 8005d12:	440a      	add	r2, r1
 8005d14:	b107      	cbz	r7, 8005d18 <_gcvt+0x128>
 8005d16:	9207      	str	r2, [sp, #28]
 8005d18:	1e42      	subs	r2, r0, #1
 8005d1a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8005d1e:	b109      	cbz	r1, 8005d24 <_gcvt+0x134>
 8005d20:	2c00      	cmp	r4, #0
 8005d22:	dc0f      	bgt.n	8005d44 <_gcvt+0x154>
 8005d24:	b9de      	cbnz	r6, 8005d5e <_gcvt+0x16e>
 8005d26:	2200      	movs	r2, #0
 8005d28:	701a      	strb	r2, [r3, #0]
 8005d2a:	e77e      	b.n	8005c2a <_gcvt+0x3a>
 8005d2c:	2c00      	cmp	r4, #0
 8005d2e:	f102 32ff 	add.w	r2, r2, #4294967295
 8005d32:	dcc9      	bgt.n	8005cc8 <_gcvt+0xd8>
 8005d34:	2900      	cmp	r1, #0
 8005d36:	d0d0      	beq.n	8005cda <_gcvt+0xea>
 8005d38:	9707      	str	r7, [sp, #28]
 8005d3a:	e7ce      	b.n	8005cda <_gcvt+0xea>
 8005d3c:	2701      	movs	r7, #1
 8005d3e:	f801 ef01 	strb.w	lr, [r1, #1]!
 8005d42:	e7db      	b.n	8005cfc <_gcvt+0x10c>
 8005d44:	f803 1b01 	strb.w	r1, [r3], #1
 8005d48:	3c01      	subs	r4, #1
 8005d4a:	e7e6      	b.n	8005d1a <_gcvt+0x12a>
 8005d4c:	f802 6b01 	strb.w	r6, [r2], #1
 8005d50:	1a81      	subs	r1, r0, r2
 8005d52:	2900      	cmp	r1, #0
 8005d54:	dcfa      	bgt.n	8005d4c <_gcvt+0x15c>
 8005d56:	2c00      	cmp	r4, #0
 8005d58:	bfa8      	it	ge
 8005d5a:	191b      	addge	r3, r3, r4
 8005d5c:	e7e3      	b.n	8005d26 <_gcvt+0x136>
 8005d5e:	461a      	mov	r2, r3
 8005d60:	2630      	movs	r6, #48	; 0x30
 8005d62:	1918      	adds	r0, r3, r4
 8005d64:	e7f4      	b.n	8005d50 <_gcvt+0x160>
 8005d66:	bf00      	nop
 8005d68:	eb1c432d 	.word	0xeb1c432d
 8005d6c:	3f1a36e2 	.word	0x3f1a36e2

08005d70 <rshift>:
 8005d70:	6903      	ldr	r3, [r0, #16]
 8005d72:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005d7a:	f100 0414 	add.w	r4, r0, #20
 8005d7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005d82:	dd46      	ble.n	8005e12 <rshift+0xa2>
 8005d84:	f011 011f 	ands.w	r1, r1, #31
 8005d88:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005d8c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005d90:	d10c      	bne.n	8005dac <rshift+0x3c>
 8005d92:	4629      	mov	r1, r5
 8005d94:	f100 0710 	add.w	r7, r0, #16
 8005d98:	42b1      	cmp	r1, r6
 8005d9a:	d335      	bcc.n	8005e08 <rshift+0x98>
 8005d9c:	1a9b      	subs	r3, r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	1eea      	subs	r2, r5, #3
 8005da2:	4296      	cmp	r6, r2
 8005da4:	bf38      	it	cc
 8005da6:	2300      	movcc	r3, #0
 8005da8:	4423      	add	r3, r4
 8005daa:	e015      	b.n	8005dd8 <rshift+0x68>
 8005dac:	46a1      	mov	r9, r4
 8005dae:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005db2:	f1c1 0820 	rsb	r8, r1, #32
 8005db6:	40cf      	lsrs	r7, r1
 8005db8:	f105 0e04 	add.w	lr, r5, #4
 8005dbc:	4576      	cmp	r6, lr
 8005dbe:	46f4      	mov	ip, lr
 8005dc0:	d816      	bhi.n	8005df0 <rshift+0x80>
 8005dc2:	1a9b      	subs	r3, r3, r2
 8005dc4:	009a      	lsls	r2, r3, #2
 8005dc6:	3a04      	subs	r2, #4
 8005dc8:	3501      	adds	r5, #1
 8005dca:	42ae      	cmp	r6, r5
 8005dcc:	bf38      	it	cc
 8005dce:	2200      	movcc	r2, #0
 8005dd0:	18a3      	adds	r3, r4, r2
 8005dd2:	50a7      	str	r7, [r4, r2]
 8005dd4:	b107      	cbz	r7, 8005dd8 <rshift+0x68>
 8005dd6:	3304      	adds	r3, #4
 8005dd8:	42a3      	cmp	r3, r4
 8005dda:	eba3 0204 	sub.w	r2, r3, r4
 8005dde:	bf08      	it	eq
 8005de0:	2300      	moveq	r3, #0
 8005de2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005de6:	6102      	str	r2, [r0, #16]
 8005de8:	bf08      	it	eq
 8005dea:	6143      	streq	r3, [r0, #20]
 8005dec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005df0:	f8dc c000 	ldr.w	ip, [ip]
 8005df4:	fa0c fc08 	lsl.w	ip, ip, r8
 8005df8:	ea4c 0707 	orr.w	r7, ip, r7
 8005dfc:	f849 7b04 	str.w	r7, [r9], #4
 8005e00:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005e04:	40cf      	lsrs	r7, r1
 8005e06:	e7d9      	b.n	8005dbc <rshift+0x4c>
 8005e08:	f851 cb04 	ldr.w	ip, [r1], #4
 8005e0c:	f847 cf04 	str.w	ip, [r7, #4]!
 8005e10:	e7c2      	b.n	8005d98 <rshift+0x28>
 8005e12:	4623      	mov	r3, r4
 8005e14:	e7e0      	b.n	8005dd8 <rshift+0x68>

08005e16 <__hexdig_fun>:
 8005e16:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005e1a:	2b09      	cmp	r3, #9
 8005e1c:	d802      	bhi.n	8005e24 <__hexdig_fun+0xe>
 8005e1e:	3820      	subs	r0, #32
 8005e20:	b2c0      	uxtb	r0, r0
 8005e22:	4770      	bx	lr
 8005e24:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005e28:	2b05      	cmp	r3, #5
 8005e2a:	d801      	bhi.n	8005e30 <__hexdig_fun+0x1a>
 8005e2c:	3847      	subs	r0, #71	; 0x47
 8005e2e:	e7f7      	b.n	8005e20 <__hexdig_fun+0xa>
 8005e30:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005e34:	2b05      	cmp	r3, #5
 8005e36:	d801      	bhi.n	8005e3c <__hexdig_fun+0x26>
 8005e38:	3827      	subs	r0, #39	; 0x27
 8005e3a:	e7f1      	b.n	8005e20 <__hexdig_fun+0xa>
 8005e3c:	2000      	movs	r0, #0
 8005e3e:	4770      	bx	lr

08005e40 <__gethex>:
 8005e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e44:	b08b      	sub	sp, #44	; 0x2c
 8005e46:	9306      	str	r3, [sp, #24]
 8005e48:	4bb9      	ldr	r3, [pc, #740]	; (8006130 <__gethex+0x2f0>)
 8005e4a:	9002      	str	r0, [sp, #8]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	468b      	mov	fp, r1
 8005e50:	4618      	mov	r0, r3
 8005e52:	4690      	mov	r8, r2
 8005e54:	9303      	str	r3, [sp, #12]
 8005e56:	f7fa f97b 	bl	8000150 <strlen>
 8005e5a:	4682      	mov	sl, r0
 8005e5c:	9b03      	ldr	r3, [sp, #12]
 8005e5e:	f8db 2000 	ldr.w	r2, [fp]
 8005e62:	4403      	add	r3, r0
 8005e64:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005e68:	9307      	str	r3, [sp, #28]
 8005e6a:	1c93      	adds	r3, r2, #2
 8005e6c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005e70:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005e74:	32fe      	adds	r2, #254	; 0xfe
 8005e76:	18d1      	adds	r1, r2, r3
 8005e78:	461f      	mov	r7, r3
 8005e7a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005e7e:	9101      	str	r1, [sp, #4]
 8005e80:	2830      	cmp	r0, #48	; 0x30
 8005e82:	d0f8      	beq.n	8005e76 <__gethex+0x36>
 8005e84:	f7ff ffc7 	bl	8005e16 <__hexdig_fun>
 8005e88:	4604      	mov	r4, r0
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	d13a      	bne.n	8005f04 <__gethex+0xc4>
 8005e8e:	4652      	mov	r2, sl
 8005e90:	4638      	mov	r0, r7
 8005e92:	9903      	ldr	r1, [sp, #12]
 8005e94:	f001 f83e 	bl	8006f14 <strncmp>
 8005e98:	4605      	mov	r5, r0
 8005e9a:	2800      	cmp	r0, #0
 8005e9c:	d166      	bne.n	8005f6c <__gethex+0x12c>
 8005e9e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005ea2:	eb07 060a 	add.w	r6, r7, sl
 8005ea6:	f7ff ffb6 	bl	8005e16 <__hexdig_fun>
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	d060      	beq.n	8005f70 <__gethex+0x130>
 8005eae:	4633      	mov	r3, r6
 8005eb0:	7818      	ldrb	r0, [r3, #0]
 8005eb2:	461f      	mov	r7, r3
 8005eb4:	2830      	cmp	r0, #48	; 0x30
 8005eb6:	f103 0301 	add.w	r3, r3, #1
 8005eba:	d0f9      	beq.n	8005eb0 <__gethex+0x70>
 8005ebc:	f7ff ffab 	bl	8005e16 <__hexdig_fun>
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	fab0 f480 	clz	r4, r0
 8005ec6:	4635      	mov	r5, r6
 8005ec8:	0964      	lsrs	r4, r4, #5
 8005eca:	9301      	str	r3, [sp, #4]
 8005ecc:	463a      	mov	r2, r7
 8005ece:	4616      	mov	r6, r2
 8005ed0:	7830      	ldrb	r0, [r6, #0]
 8005ed2:	3201      	adds	r2, #1
 8005ed4:	f7ff ff9f 	bl	8005e16 <__hexdig_fun>
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	d1f8      	bne.n	8005ece <__gethex+0x8e>
 8005edc:	4652      	mov	r2, sl
 8005ede:	4630      	mov	r0, r6
 8005ee0:	9903      	ldr	r1, [sp, #12]
 8005ee2:	f001 f817 	bl	8006f14 <strncmp>
 8005ee6:	b980      	cbnz	r0, 8005f0a <__gethex+0xca>
 8005ee8:	b94d      	cbnz	r5, 8005efe <__gethex+0xbe>
 8005eea:	eb06 050a 	add.w	r5, r6, sl
 8005eee:	462a      	mov	r2, r5
 8005ef0:	4616      	mov	r6, r2
 8005ef2:	7830      	ldrb	r0, [r6, #0]
 8005ef4:	3201      	adds	r2, #1
 8005ef6:	f7ff ff8e 	bl	8005e16 <__hexdig_fun>
 8005efa:	2800      	cmp	r0, #0
 8005efc:	d1f8      	bne.n	8005ef0 <__gethex+0xb0>
 8005efe:	1bad      	subs	r5, r5, r6
 8005f00:	00ad      	lsls	r5, r5, #2
 8005f02:	e004      	b.n	8005f0e <__gethex+0xce>
 8005f04:	2400      	movs	r4, #0
 8005f06:	4625      	mov	r5, r4
 8005f08:	e7e0      	b.n	8005ecc <__gethex+0x8c>
 8005f0a:	2d00      	cmp	r5, #0
 8005f0c:	d1f7      	bne.n	8005efe <__gethex+0xbe>
 8005f0e:	7833      	ldrb	r3, [r6, #0]
 8005f10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005f14:	2b50      	cmp	r3, #80	; 0x50
 8005f16:	d139      	bne.n	8005f8c <__gethex+0x14c>
 8005f18:	7873      	ldrb	r3, [r6, #1]
 8005f1a:	2b2b      	cmp	r3, #43	; 0x2b
 8005f1c:	d02a      	beq.n	8005f74 <__gethex+0x134>
 8005f1e:	2b2d      	cmp	r3, #45	; 0x2d
 8005f20:	d02c      	beq.n	8005f7c <__gethex+0x13c>
 8005f22:	f04f 0900 	mov.w	r9, #0
 8005f26:	1c71      	adds	r1, r6, #1
 8005f28:	7808      	ldrb	r0, [r1, #0]
 8005f2a:	f7ff ff74 	bl	8005e16 <__hexdig_fun>
 8005f2e:	1e43      	subs	r3, r0, #1
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b18      	cmp	r3, #24
 8005f34:	d82a      	bhi.n	8005f8c <__gethex+0x14c>
 8005f36:	f1a0 0210 	sub.w	r2, r0, #16
 8005f3a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005f3e:	f7ff ff6a 	bl	8005e16 <__hexdig_fun>
 8005f42:	1e43      	subs	r3, r0, #1
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b18      	cmp	r3, #24
 8005f48:	d91b      	bls.n	8005f82 <__gethex+0x142>
 8005f4a:	f1b9 0f00 	cmp.w	r9, #0
 8005f4e:	d000      	beq.n	8005f52 <__gethex+0x112>
 8005f50:	4252      	negs	r2, r2
 8005f52:	4415      	add	r5, r2
 8005f54:	f8cb 1000 	str.w	r1, [fp]
 8005f58:	b1d4      	cbz	r4, 8005f90 <__gethex+0x150>
 8005f5a:	9b01      	ldr	r3, [sp, #4]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	bf14      	ite	ne
 8005f60:	2700      	movne	r7, #0
 8005f62:	2706      	moveq	r7, #6
 8005f64:	4638      	mov	r0, r7
 8005f66:	b00b      	add	sp, #44	; 0x2c
 8005f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f6c:	463e      	mov	r6, r7
 8005f6e:	4625      	mov	r5, r4
 8005f70:	2401      	movs	r4, #1
 8005f72:	e7cc      	b.n	8005f0e <__gethex+0xce>
 8005f74:	f04f 0900 	mov.w	r9, #0
 8005f78:	1cb1      	adds	r1, r6, #2
 8005f7a:	e7d5      	b.n	8005f28 <__gethex+0xe8>
 8005f7c:	f04f 0901 	mov.w	r9, #1
 8005f80:	e7fa      	b.n	8005f78 <__gethex+0x138>
 8005f82:	230a      	movs	r3, #10
 8005f84:	fb03 0202 	mla	r2, r3, r2, r0
 8005f88:	3a10      	subs	r2, #16
 8005f8a:	e7d6      	b.n	8005f3a <__gethex+0xfa>
 8005f8c:	4631      	mov	r1, r6
 8005f8e:	e7e1      	b.n	8005f54 <__gethex+0x114>
 8005f90:	4621      	mov	r1, r4
 8005f92:	1bf3      	subs	r3, r6, r7
 8005f94:	3b01      	subs	r3, #1
 8005f96:	2b07      	cmp	r3, #7
 8005f98:	dc0a      	bgt.n	8005fb0 <__gethex+0x170>
 8005f9a:	9802      	ldr	r0, [sp, #8]
 8005f9c:	f000 fa60 	bl	8006460 <_Balloc>
 8005fa0:	4604      	mov	r4, r0
 8005fa2:	b940      	cbnz	r0, 8005fb6 <__gethex+0x176>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	21de      	movs	r1, #222	; 0xde
 8005fa8:	4b62      	ldr	r3, [pc, #392]	; (8006134 <__gethex+0x2f4>)
 8005faa:	4863      	ldr	r0, [pc, #396]	; (8006138 <__gethex+0x2f8>)
 8005fac:	f000 ffd2 	bl	8006f54 <__assert_func>
 8005fb0:	3101      	adds	r1, #1
 8005fb2:	105b      	asrs	r3, r3, #1
 8005fb4:	e7ef      	b.n	8005f96 <__gethex+0x156>
 8005fb6:	f04f 0b00 	mov.w	fp, #0
 8005fba:	f100 0914 	add.w	r9, r0, #20
 8005fbe:	f1ca 0301 	rsb	r3, sl, #1
 8005fc2:	f8cd 9010 	str.w	r9, [sp, #16]
 8005fc6:	f8cd b004 	str.w	fp, [sp, #4]
 8005fca:	9308      	str	r3, [sp, #32]
 8005fcc:	42b7      	cmp	r7, r6
 8005fce:	d33f      	bcc.n	8006050 <__gethex+0x210>
 8005fd0:	9f04      	ldr	r7, [sp, #16]
 8005fd2:	9b01      	ldr	r3, [sp, #4]
 8005fd4:	f847 3b04 	str.w	r3, [r7], #4
 8005fd8:	eba7 0709 	sub.w	r7, r7, r9
 8005fdc:	10bf      	asrs	r7, r7, #2
 8005fde:	6127      	str	r7, [r4, #16]
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f000 fb33 	bl	800664c <__hi0bits>
 8005fe6:	017f      	lsls	r7, r7, #5
 8005fe8:	f8d8 6000 	ldr.w	r6, [r8]
 8005fec:	1a3f      	subs	r7, r7, r0
 8005fee:	42b7      	cmp	r7, r6
 8005ff0:	dd62      	ble.n	80060b8 <__gethex+0x278>
 8005ff2:	1bbf      	subs	r7, r7, r6
 8005ff4:	4639      	mov	r1, r7
 8005ff6:	4620      	mov	r0, r4
 8005ff8:	f000 fee5 	bl	8006dc6 <__any_on>
 8005ffc:	4682      	mov	sl, r0
 8005ffe:	b1a8      	cbz	r0, 800602c <__gethex+0x1ec>
 8006000:	f04f 0a01 	mov.w	sl, #1
 8006004:	1e7b      	subs	r3, r7, #1
 8006006:	1159      	asrs	r1, r3, #5
 8006008:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800600c:	f003 021f 	and.w	r2, r3, #31
 8006010:	fa0a f202 	lsl.w	r2, sl, r2
 8006014:	420a      	tst	r2, r1
 8006016:	d009      	beq.n	800602c <__gethex+0x1ec>
 8006018:	4553      	cmp	r3, sl
 800601a:	dd05      	ble.n	8006028 <__gethex+0x1e8>
 800601c:	4620      	mov	r0, r4
 800601e:	1eb9      	subs	r1, r7, #2
 8006020:	f000 fed1 	bl	8006dc6 <__any_on>
 8006024:	2800      	cmp	r0, #0
 8006026:	d144      	bne.n	80060b2 <__gethex+0x272>
 8006028:	f04f 0a02 	mov.w	sl, #2
 800602c:	4639      	mov	r1, r7
 800602e:	4620      	mov	r0, r4
 8006030:	f7ff fe9e 	bl	8005d70 <rshift>
 8006034:	443d      	add	r5, r7
 8006036:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800603a:	42ab      	cmp	r3, r5
 800603c:	da4a      	bge.n	80060d4 <__gethex+0x294>
 800603e:	4621      	mov	r1, r4
 8006040:	9802      	ldr	r0, [sp, #8]
 8006042:	f000 fa4d 	bl	80064e0 <_Bfree>
 8006046:	2300      	movs	r3, #0
 8006048:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800604a:	27a3      	movs	r7, #163	; 0xa3
 800604c:	6013      	str	r3, [r2, #0]
 800604e:	e789      	b.n	8005f64 <__gethex+0x124>
 8006050:	1e73      	subs	r3, r6, #1
 8006052:	9a07      	ldr	r2, [sp, #28]
 8006054:	9305      	str	r3, [sp, #20]
 8006056:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800605a:	4293      	cmp	r3, r2
 800605c:	d019      	beq.n	8006092 <__gethex+0x252>
 800605e:	f1bb 0f20 	cmp.w	fp, #32
 8006062:	d107      	bne.n	8006074 <__gethex+0x234>
 8006064:	9b04      	ldr	r3, [sp, #16]
 8006066:	9a01      	ldr	r2, [sp, #4]
 8006068:	f843 2b04 	str.w	r2, [r3], #4
 800606c:	9304      	str	r3, [sp, #16]
 800606e:	2300      	movs	r3, #0
 8006070:	469b      	mov	fp, r3
 8006072:	9301      	str	r3, [sp, #4]
 8006074:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006078:	f7ff fecd 	bl	8005e16 <__hexdig_fun>
 800607c:	9b01      	ldr	r3, [sp, #4]
 800607e:	f000 000f 	and.w	r0, r0, #15
 8006082:	fa00 f00b 	lsl.w	r0, r0, fp
 8006086:	4303      	orrs	r3, r0
 8006088:	9301      	str	r3, [sp, #4]
 800608a:	f10b 0b04 	add.w	fp, fp, #4
 800608e:	9b05      	ldr	r3, [sp, #20]
 8006090:	e00d      	b.n	80060ae <__gethex+0x26e>
 8006092:	9b05      	ldr	r3, [sp, #20]
 8006094:	9a08      	ldr	r2, [sp, #32]
 8006096:	4413      	add	r3, r2
 8006098:	42bb      	cmp	r3, r7
 800609a:	d3e0      	bcc.n	800605e <__gethex+0x21e>
 800609c:	4618      	mov	r0, r3
 800609e:	4652      	mov	r2, sl
 80060a0:	9903      	ldr	r1, [sp, #12]
 80060a2:	9309      	str	r3, [sp, #36]	; 0x24
 80060a4:	f000 ff36 	bl	8006f14 <strncmp>
 80060a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060aa:	2800      	cmp	r0, #0
 80060ac:	d1d7      	bne.n	800605e <__gethex+0x21e>
 80060ae:	461e      	mov	r6, r3
 80060b0:	e78c      	b.n	8005fcc <__gethex+0x18c>
 80060b2:	f04f 0a03 	mov.w	sl, #3
 80060b6:	e7b9      	b.n	800602c <__gethex+0x1ec>
 80060b8:	da09      	bge.n	80060ce <__gethex+0x28e>
 80060ba:	1bf7      	subs	r7, r6, r7
 80060bc:	4621      	mov	r1, r4
 80060be:	463a      	mov	r2, r7
 80060c0:	9802      	ldr	r0, [sp, #8]
 80060c2:	f000 fc25 	bl	8006910 <__lshift>
 80060c6:	4604      	mov	r4, r0
 80060c8:	1bed      	subs	r5, r5, r7
 80060ca:	f100 0914 	add.w	r9, r0, #20
 80060ce:	f04f 0a00 	mov.w	sl, #0
 80060d2:	e7b0      	b.n	8006036 <__gethex+0x1f6>
 80060d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80060d8:	42a8      	cmp	r0, r5
 80060da:	dd71      	ble.n	80061c0 <__gethex+0x380>
 80060dc:	1b45      	subs	r5, r0, r5
 80060de:	42ae      	cmp	r6, r5
 80060e0:	dc34      	bgt.n	800614c <__gethex+0x30c>
 80060e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	d028      	beq.n	800613c <__gethex+0x2fc>
 80060ea:	2b03      	cmp	r3, #3
 80060ec:	d02a      	beq.n	8006144 <__gethex+0x304>
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d115      	bne.n	800611e <__gethex+0x2de>
 80060f2:	42ae      	cmp	r6, r5
 80060f4:	d113      	bne.n	800611e <__gethex+0x2de>
 80060f6:	2e01      	cmp	r6, #1
 80060f8:	d10b      	bne.n	8006112 <__gethex+0x2d2>
 80060fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80060fe:	9a06      	ldr	r2, [sp, #24]
 8006100:	2762      	movs	r7, #98	; 0x62
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	2301      	movs	r3, #1
 8006106:	6123      	str	r3, [r4, #16]
 8006108:	f8c9 3000 	str.w	r3, [r9]
 800610c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800610e:	601c      	str	r4, [r3, #0]
 8006110:	e728      	b.n	8005f64 <__gethex+0x124>
 8006112:	4620      	mov	r0, r4
 8006114:	1e71      	subs	r1, r6, #1
 8006116:	f000 fe56 	bl	8006dc6 <__any_on>
 800611a:	2800      	cmp	r0, #0
 800611c:	d1ed      	bne.n	80060fa <__gethex+0x2ba>
 800611e:	4621      	mov	r1, r4
 8006120:	9802      	ldr	r0, [sp, #8]
 8006122:	f000 f9dd 	bl	80064e0 <_Bfree>
 8006126:	2300      	movs	r3, #0
 8006128:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800612a:	2750      	movs	r7, #80	; 0x50
 800612c:	6013      	str	r3, [r2, #0]
 800612e:	e719      	b.n	8005f64 <__gethex+0x124>
 8006130:	08009cbc 	.word	0x08009cbc
 8006134:	08009c40 	.word	0x08009c40
 8006138:	08009c51 	.word	0x08009c51
 800613c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800613e:	2b00      	cmp	r3, #0
 8006140:	d1ed      	bne.n	800611e <__gethex+0x2de>
 8006142:	e7da      	b.n	80060fa <__gethex+0x2ba>
 8006144:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1d7      	bne.n	80060fa <__gethex+0x2ba>
 800614a:	e7e8      	b.n	800611e <__gethex+0x2de>
 800614c:	1e6f      	subs	r7, r5, #1
 800614e:	f1ba 0f00 	cmp.w	sl, #0
 8006152:	d132      	bne.n	80061ba <__gethex+0x37a>
 8006154:	b127      	cbz	r7, 8006160 <__gethex+0x320>
 8006156:	4639      	mov	r1, r7
 8006158:	4620      	mov	r0, r4
 800615a:	f000 fe34 	bl	8006dc6 <__any_on>
 800615e:	4682      	mov	sl, r0
 8006160:	2101      	movs	r1, #1
 8006162:	117b      	asrs	r3, r7, #5
 8006164:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006168:	f007 071f 	and.w	r7, r7, #31
 800616c:	fa01 f707 	lsl.w	r7, r1, r7
 8006170:	421f      	tst	r7, r3
 8006172:	f04f 0702 	mov.w	r7, #2
 8006176:	4629      	mov	r1, r5
 8006178:	4620      	mov	r0, r4
 800617a:	bf18      	it	ne
 800617c:	f04a 0a02 	orrne.w	sl, sl, #2
 8006180:	1b76      	subs	r6, r6, r5
 8006182:	f7ff fdf5 	bl	8005d70 <rshift>
 8006186:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800618a:	f1ba 0f00 	cmp.w	sl, #0
 800618e:	d048      	beq.n	8006222 <__gethex+0x3e2>
 8006190:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006194:	2b02      	cmp	r3, #2
 8006196:	d015      	beq.n	80061c4 <__gethex+0x384>
 8006198:	2b03      	cmp	r3, #3
 800619a:	d017      	beq.n	80061cc <__gethex+0x38c>
 800619c:	2b01      	cmp	r3, #1
 800619e:	d109      	bne.n	80061b4 <__gethex+0x374>
 80061a0:	f01a 0f02 	tst.w	sl, #2
 80061a4:	d006      	beq.n	80061b4 <__gethex+0x374>
 80061a6:	f8d9 0000 	ldr.w	r0, [r9]
 80061aa:	ea4a 0a00 	orr.w	sl, sl, r0
 80061ae:	f01a 0f01 	tst.w	sl, #1
 80061b2:	d10e      	bne.n	80061d2 <__gethex+0x392>
 80061b4:	f047 0710 	orr.w	r7, r7, #16
 80061b8:	e033      	b.n	8006222 <__gethex+0x3e2>
 80061ba:	f04f 0a01 	mov.w	sl, #1
 80061be:	e7cf      	b.n	8006160 <__gethex+0x320>
 80061c0:	2701      	movs	r7, #1
 80061c2:	e7e2      	b.n	800618a <__gethex+0x34a>
 80061c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061c6:	f1c3 0301 	rsb	r3, r3, #1
 80061ca:	9315      	str	r3, [sp, #84]	; 0x54
 80061cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d0f0      	beq.n	80061b4 <__gethex+0x374>
 80061d2:	f04f 0c00 	mov.w	ip, #0
 80061d6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80061da:	f104 0314 	add.w	r3, r4, #20
 80061de:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80061e2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80061e6:	4618      	mov	r0, r3
 80061e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ec:	f1b2 3fff 	cmp.w	r2, #4294967295
 80061f0:	d01c      	beq.n	800622c <__gethex+0x3ec>
 80061f2:	3201      	adds	r2, #1
 80061f4:	6002      	str	r2, [r0, #0]
 80061f6:	2f02      	cmp	r7, #2
 80061f8:	f104 0314 	add.w	r3, r4, #20
 80061fc:	d13d      	bne.n	800627a <__gethex+0x43a>
 80061fe:	f8d8 2000 	ldr.w	r2, [r8]
 8006202:	3a01      	subs	r2, #1
 8006204:	42b2      	cmp	r2, r6
 8006206:	d10a      	bne.n	800621e <__gethex+0x3de>
 8006208:	2201      	movs	r2, #1
 800620a:	1171      	asrs	r1, r6, #5
 800620c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006210:	f006 061f 	and.w	r6, r6, #31
 8006214:	fa02 f606 	lsl.w	r6, r2, r6
 8006218:	421e      	tst	r6, r3
 800621a:	bf18      	it	ne
 800621c:	4617      	movne	r7, r2
 800621e:	f047 0720 	orr.w	r7, r7, #32
 8006222:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006224:	601c      	str	r4, [r3, #0]
 8006226:	9b06      	ldr	r3, [sp, #24]
 8006228:	601d      	str	r5, [r3, #0]
 800622a:	e69b      	b.n	8005f64 <__gethex+0x124>
 800622c:	4299      	cmp	r1, r3
 800622e:	f843 cc04 	str.w	ip, [r3, #-4]
 8006232:	d8d8      	bhi.n	80061e6 <__gethex+0x3a6>
 8006234:	68a3      	ldr	r3, [r4, #8]
 8006236:	459b      	cmp	fp, r3
 8006238:	db17      	blt.n	800626a <__gethex+0x42a>
 800623a:	6861      	ldr	r1, [r4, #4]
 800623c:	9802      	ldr	r0, [sp, #8]
 800623e:	3101      	adds	r1, #1
 8006240:	f000 f90e 	bl	8006460 <_Balloc>
 8006244:	4681      	mov	r9, r0
 8006246:	b918      	cbnz	r0, 8006250 <__gethex+0x410>
 8006248:	4602      	mov	r2, r0
 800624a:	2184      	movs	r1, #132	; 0x84
 800624c:	4b19      	ldr	r3, [pc, #100]	; (80062b4 <__gethex+0x474>)
 800624e:	e6ac      	b.n	8005faa <__gethex+0x16a>
 8006250:	6922      	ldr	r2, [r4, #16]
 8006252:	f104 010c 	add.w	r1, r4, #12
 8006256:	3202      	adds	r2, #2
 8006258:	0092      	lsls	r2, r2, #2
 800625a:	300c      	adds	r0, #12
 800625c:	f7fe fe18 	bl	8004e90 <memcpy>
 8006260:	4621      	mov	r1, r4
 8006262:	9802      	ldr	r0, [sp, #8]
 8006264:	f000 f93c 	bl	80064e0 <_Bfree>
 8006268:	464c      	mov	r4, r9
 800626a:	6923      	ldr	r3, [r4, #16]
 800626c:	1c5a      	adds	r2, r3, #1
 800626e:	6122      	str	r2, [r4, #16]
 8006270:	2201      	movs	r2, #1
 8006272:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006276:	615a      	str	r2, [r3, #20]
 8006278:	e7bd      	b.n	80061f6 <__gethex+0x3b6>
 800627a:	6922      	ldr	r2, [r4, #16]
 800627c:	455a      	cmp	r2, fp
 800627e:	dd0b      	ble.n	8006298 <__gethex+0x458>
 8006280:	2101      	movs	r1, #1
 8006282:	4620      	mov	r0, r4
 8006284:	f7ff fd74 	bl	8005d70 <rshift>
 8006288:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800628c:	3501      	adds	r5, #1
 800628e:	42ab      	cmp	r3, r5
 8006290:	f6ff aed5 	blt.w	800603e <__gethex+0x1fe>
 8006294:	2701      	movs	r7, #1
 8006296:	e7c2      	b.n	800621e <__gethex+0x3de>
 8006298:	f016 061f 	ands.w	r6, r6, #31
 800629c:	d0fa      	beq.n	8006294 <__gethex+0x454>
 800629e:	449a      	add	sl, r3
 80062a0:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80062a4:	f000 f9d2 	bl	800664c <__hi0bits>
 80062a8:	f1c6 0620 	rsb	r6, r6, #32
 80062ac:	42b0      	cmp	r0, r6
 80062ae:	dbe7      	blt.n	8006280 <__gethex+0x440>
 80062b0:	e7f0      	b.n	8006294 <__gethex+0x454>
 80062b2:	bf00      	nop
 80062b4:	08009c40 	.word	0x08009c40

080062b8 <L_shift>:
 80062b8:	f1c2 0208 	rsb	r2, r2, #8
 80062bc:	0092      	lsls	r2, r2, #2
 80062be:	b570      	push	{r4, r5, r6, lr}
 80062c0:	f1c2 0620 	rsb	r6, r2, #32
 80062c4:	6843      	ldr	r3, [r0, #4]
 80062c6:	6804      	ldr	r4, [r0, #0]
 80062c8:	fa03 f506 	lsl.w	r5, r3, r6
 80062cc:	432c      	orrs	r4, r5
 80062ce:	40d3      	lsrs	r3, r2
 80062d0:	6004      	str	r4, [r0, #0]
 80062d2:	f840 3f04 	str.w	r3, [r0, #4]!
 80062d6:	4288      	cmp	r0, r1
 80062d8:	d3f4      	bcc.n	80062c4 <L_shift+0xc>
 80062da:	bd70      	pop	{r4, r5, r6, pc}

080062dc <__match>:
 80062dc:	b530      	push	{r4, r5, lr}
 80062de:	6803      	ldr	r3, [r0, #0]
 80062e0:	3301      	adds	r3, #1
 80062e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062e6:	b914      	cbnz	r4, 80062ee <__match+0x12>
 80062e8:	6003      	str	r3, [r0, #0]
 80062ea:	2001      	movs	r0, #1
 80062ec:	bd30      	pop	{r4, r5, pc}
 80062ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80062f6:	2d19      	cmp	r5, #25
 80062f8:	bf98      	it	ls
 80062fa:	3220      	addls	r2, #32
 80062fc:	42a2      	cmp	r2, r4
 80062fe:	d0f0      	beq.n	80062e2 <__match+0x6>
 8006300:	2000      	movs	r0, #0
 8006302:	e7f3      	b.n	80062ec <__match+0x10>

08006304 <__hexnan>:
 8006304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006308:	2500      	movs	r5, #0
 800630a:	680b      	ldr	r3, [r1, #0]
 800630c:	4682      	mov	sl, r0
 800630e:	115e      	asrs	r6, r3, #5
 8006310:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006314:	f013 031f 	ands.w	r3, r3, #31
 8006318:	bf18      	it	ne
 800631a:	3604      	addne	r6, #4
 800631c:	1f37      	subs	r7, r6, #4
 800631e:	4690      	mov	r8, r2
 8006320:	46b9      	mov	r9, r7
 8006322:	463c      	mov	r4, r7
 8006324:	46ab      	mov	fp, r5
 8006326:	b087      	sub	sp, #28
 8006328:	6801      	ldr	r1, [r0, #0]
 800632a:	9301      	str	r3, [sp, #4]
 800632c:	f846 5c04 	str.w	r5, [r6, #-4]
 8006330:	9502      	str	r5, [sp, #8]
 8006332:	784a      	ldrb	r2, [r1, #1]
 8006334:	1c4b      	adds	r3, r1, #1
 8006336:	9303      	str	r3, [sp, #12]
 8006338:	b342      	cbz	r2, 800638c <__hexnan+0x88>
 800633a:	4610      	mov	r0, r2
 800633c:	9105      	str	r1, [sp, #20]
 800633e:	9204      	str	r2, [sp, #16]
 8006340:	f7ff fd69 	bl	8005e16 <__hexdig_fun>
 8006344:	2800      	cmp	r0, #0
 8006346:	d14f      	bne.n	80063e8 <__hexnan+0xe4>
 8006348:	9a04      	ldr	r2, [sp, #16]
 800634a:	9905      	ldr	r1, [sp, #20]
 800634c:	2a20      	cmp	r2, #32
 800634e:	d818      	bhi.n	8006382 <__hexnan+0x7e>
 8006350:	9b02      	ldr	r3, [sp, #8]
 8006352:	459b      	cmp	fp, r3
 8006354:	dd13      	ble.n	800637e <__hexnan+0x7a>
 8006356:	454c      	cmp	r4, r9
 8006358:	d206      	bcs.n	8006368 <__hexnan+0x64>
 800635a:	2d07      	cmp	r5, #7
 800635c:	dc04      	bgt.n	8006368 <__hexnan+0x64>
 800635e:	462a      	mov	r2, r5
 8006360:	4649      	mov	r1, r9
 8006362:	4620      	mov	r0, r4
 8006364:	f7ff ffa8 	bl	80062b8 <L_shift>
 8006368:	4544      	cmp	r4, r8
 800636a:	d950      	bls.n	800640e <__hexnan+0x10a>
 800636c:	2300      	movs	r3, #0
 800636e:	f1a4 0904 	sub.w	r9, r4, #4
 8006372:	f844 3c04 	str.w	r3, [r4, #-4]
 8006376:	461d      	mov	r5, r3
 8006378:	464c      	mov	r4, r9
 800637a:	f8cd b008 	str.w	fp, [sp, #8]
 800637e:	9903      	ldr	r1, [sp, #12]
 8006380:	e7d7      	b.n	8006332 <__hexnan+0x2e>
 8006382:	2a29      	cmp	r2, #41	; 0x29
 8006384:	d156      	bne.n	8006434 <__hexnan+0x130>
 8006386:	3102      	adds	r1, #2
 8006388:	f8ca 1000 	str.w	r1, [sl]
 800638c:	f1bb 0f00 	cmp.w	fp, #0
 8006390:	d050      	beq.n	8006434 <__hexnan+0x130>
 8006392:	454c      	cmp	r4, r9
 8006394:	d206      	bcs.n	80063a4 <__hexnan+0xa0>
 8006396:	2d07      	cmp	r5, #7
 8006398:	dc04      	bgt.n	80063a4 <__hexnan+0xa0>
 800639a:	462a      	mov	r2, r5
 800639c:	4649      	mov	r1, r9
 800639e:	4620      	mov	r0, r4
 80063a0:	f7ff ff8a 	bl	80062b8 <L_shift>
 80063a4:	4544      	cmp	r4, r8
 80063a6:	d934      	bls.n	8006412 <__hexnan+0x10e>
 80063a8:	4623      	mov	r3, r4
 80063aa:	f1a8 0204 	sub.w	r2, r8, #4
 80063ae:	f853 1b04 	ldr.w	r1, [r3], #4
 80063b2:	429f      	cmp	r7, r3
 80063b4:	f842 1f04 	str.w	r1, [r2, #4]!
 80063b8:	d2f9      	bcs.n	80063ae <__hexnan+0xaa>
 80063ba:	1b3b      	subs	r3, r7, r4
 80063bc:	f023 0303 	bic.w	r3, r3, #3
 80063c0:	3304      	adds	r3, #4
 80063c2:	3401      	adds	r4, #1
 80063c4:	3e03      	subs	r6, #3
 80063c6:	42b4      	cmp	r4, r6
 80063c8:	bf88      	it	hi
 80063ca:	2304      	movhi	r3, #4
 80063cc:	2200      	movs	r2, #0
 80063ce:	4443      	add	r3, r8
 80063d0:	f843 2b04 	str.w	r2, [r3], #4
 80063d4:	429f      	cmp	r7, r3
 80063d6:	d2fb      	bcs.n	80063d0 <__hexnan+0xcc>
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	b91b      	cbnz	r3, 80063e4 <__hexnan+0xe0>
 80063dc:	4547      	cmp	r7, r8
 80063de:	d127      	bne.n	8006430 <__hexnan+0x12c>
 80063e0:	2301      	movs	r3, #1
 80063e2:	603b      	str	r3, [r7, #0]
 80063e4:	2005      	movs	r0, #5
 80063e6:	e026      	b.n	8006436 <__hexnan+0x132>
 80063e8:	3501      	adds	r5, #1
 80063ea:	2d08      	cmp	r5, #8
 80063ec:	f10b 0b01 	add.w	fp, fp, #1
 80063f0:	dd06      	ble.n	8006400 <__hexnan+0xfc>
 80063f2:	4544      	cmp	r4, r8
 80063f4:	d9c3      	bls.n	800637e <__hexnan+0x7a>
 80063f6:	2300      	movs	r3, #0
 80063f8:	2501      	movs	r5, #1
 80063fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80063fe:	3c04      	subs	r4, #4
 8006400:	6822      	ldr	r2, [r4, #0]
 8006402:	f000 000f 	and.w	r0, r0, #15
 8006406:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800640a:	6022      	str	r2, [r4, #0]
 800640c:	e7b7      	b.n	800637e <__hexnan+0x7a>
 800640e:	2508      	movs	r5, #8
 8006410:	e7b5      	b.n	800637e <__hexnan+0x7a>
 8006412:	9b01      	ldr	r3, [sp, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d0df      	beq.n	80063d8 <__hexnan+0xd4>
 8006418:	f04f 32ff 	mov.w	r2, #4294967295
 800641c:	f1c3 0320 	rsb	r3, r3, #32
 8006420:	fa22 f303 	lsr.w	r3, r2, r3
 8006424:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006428:	401a      	ands	r2, r3
 800642a:	f846 2c04 	str.w	r2, [r6, #-4]
 800642e:	e7d3      	b.n	80063d8 <__hexnan+0xd4>
 8006430:	3f04      	subs	r7, #4
 8006432:	e7d1      	b.n	80063d8 <__hexnan+0xd4>
 8006434:	2004      	movs	r0, #4
 8006436:	b007      	add	sp, #28
 8006438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800643c <__ascii_mbtowc>:
 800643c:	b082      	sub	sp, #8
 800643e:	b901      	cbnz	r1, 8006442 <__ascii_mbtowc+0x6>
 8006440:	a901      	add	r1, sp, #4
 8006442:	b142      	cbz	r2, 8006456 <__ascii_mbtowc+0x1a>
 8006444:	b14b      	cbz	r3, 800645a <__ascii_mbtowc+0x1e>
 8006446:	7813      	ldrb	r3, [r2, #0]
 8006448:	600b      	str	r3, [r1, #0]
 800644a:	7812      	ldrb	r2, [r2, #0]
 800644c:	1e10      	subs	r0, r2, #0
 800644e:	bf18      	it	ne
 8006450:	2001      	movne	r0, #1
 8006452:	b002      	add	sp, #8
 8006454:	4770      	bx	lr
 8006456:	4610      	mov	r0, r2
 8006458:	e7fb      	b.n	8006452 <__ascii_mbtowc+0x16>
 800645a:	f06f 0001 	mvn.w	r0, #1
 800645e:	e7f8      	b.n	8006452 <__ascii_mbtowc+0x16>

08006460 <_Balloc>:
 8006460:	b570      	push	{r4, r5, r6, lr}
 8006462:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006464:	4604      	mov	r4, r0
 8006466:	460d      	mov	r5, r1
 8006468:	b976      	cbnz	r6, 8006488 <_Balloc+0x28>
 800646a:	2010      	movs	r0, #16
 800646c:	f001 fc20 	bl	8007cb0 <malloc>
 8006470:	4602      	mov	r2, r0
 8006472:	6260      	str	r0, [r4, #36]	; 0x24
 8006474:	b920      	cbnz	r0, 8006480 <_Balloc+0x20>
 8006476:	2166      	movs	r1, #102	; 0x66
 8006478:	4b17      	ldr	r3, [pc, #92]	; (80064d8 <_Balloc+0x78>)
 800647a:	4818      	ldr	r0, [pc, #96]	; (80064dc <_Balloc+0x7c>)
 800647c:	f000 fd6a 	bl	8006f54 <__assert_func>
 8006480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006484:	6006      	str	r6, [r0, #0]
 8006486:	60c6      	str	r6, [r0, #12]
 8006488:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800648a:	68f3      	ldr	r3, [r6, #12]
 800648c:	b183      	cbz	r3, 80064b0 <_Balloc+0x50>
 800648e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006496:	b9b8      	cbnz	r0, 80064c8 <_Balloc+0x68>
 8006498:	2101      	movs	r1, #1
 800649a:	fa01 f605 	lsl.w	r6, r1, r5
 800649e:	1d72      	adds	r2, r6, #5
 80064a0:	4620      	mov	r0, r4
 80064a2:	0092      	lsls	r2, r2, #2
 80064a4:	f000 fcb0 	bl	8006e08 <_calloc_r>
 80064a8:	b160      	cbz	r0, 80064c4 <_Balloc+0x64>
 80064aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064ae:	e00e      	b.n	80064ce <_Balloc+0x6e>
 80064b0:	2221      	movs	r2, #33	; 0x21
 80064b2:	2104      	movs	r1, #4
 80064b4:	4620      	mov	r0, r4
 80064b6:	f000 fca7 	bl	8006e08 <_calloc_r>
 80064ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064bc:	60f0      	str	r0, [r6, #12]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e4      	bne.n	800648e <_Balloc+0x2e>
 80064c4:	2000      	movs	r0, #0
 80064c6:	bd70      	pop	{r4, r5, r6, pc}
 80064c8:	6802      	ldr	r2, [r0, #0]
 80064ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064ce:	2300      	movs	r3, #0
 80064d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064d4:	e7f7      	b.n	80064c6 <_Balloc+0x66>
 80064d6:	bf00      	nop
 80064d8:	08009cd0 	.word	0x08009cd0
 80064dc:	08009ce7 	.word	0x08009ce7

080064e0 <_Bfree>:
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80064e4:	4605      	mov	r5, r0
 80064e6:	460c      	mov	r4, r1
 80064e8:	b976      	cbnz	r6, 8006508 <_Bfree+0x28>
 80064ea:	2010      	movs	r0, #16
 80064ec:	f001 fbe0 	bl	8007cb0 <malloc>
 80064f0:	4602      	mov	r2, r0
 80064f2:	6268      	str	r0, [r5, #36]	; 0x24
 80064f4:	b920      	cbnz	r0, 8006500 <_Bfree+0x20>
 80064f6:	218a      	movs	r1, #138	; 0x8a
 80064f8:	4b08      	ldr	r3, [pc, #32]	; (800651c <_Bfree+0x3c>)
 80064fa:	4809      	ldr	r0, [pc, #36]	; (8006520 <_Bfree+0x40>)
 80064fc:	f000 fd2a 	bl	8006f54 <__assert_func>
 8006500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006504:	6006      	str	r6, [r0, #0]
 8006506:	60c6      	str	r6, [r0, #12]
 8006508:	b13c      	cbz	r4, 800651a <_Bfree+0x3a>
 800650a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800650c:	6862      	ldr	r2, [r4, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006514:	6021      	str	r1, [r4, #0]
 8006516:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	08009cd0 	.word	0x08009cd0
 8006520:	08009ce7 	.word	0x08009ce7

08006524 <__multadd>:
 8006524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006528:	4698      	mov	r8, r3
 800652a:	460c      	mov	r4, r1
 800652c:	2300      	movs	r3, #0
 800652e:	690e      	ldr	r6, [r1, #16]
 8006530:	4607      	mov	r7, r0
 8006532:	f101 0014 	add.w	r0, r1, #20
 8006536:	6805      	ldr	r5, [r0, #0]
 8006538:	3301      	adds	r3, #1
 800653a:	b2a9      	uxth	r1, r5
 800653c:	fb02 8101 	mla	r1, r2, r1, r8
 8006540:	0c2d      	lsrs	r5, r5, #16
 8006542:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006546:	fb02 c505 	mla	r5, r2, r5, ip
 800654a:	b289      	uxth	r1, r1
 800654c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006550:	429e      	cmp	r6, r3
 8006552:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006556:	f840 1b04 	str.w	r1, [r0], #4
 800655a:	dcec      	bgt.n	8006536 <__multadd+0x12>
 800655c:	f1b8 0f00 	cmp.w	r8, #0
 8006560:	d022      	beq.n	80065a8 <__multadd+0x84>
 8006562:	68a3      	ldr	r3, [r4, #8]
 8006564:	42b3      	cmp	r3, r6
 8006566:	dc19      	bgt.n	800659c <__multadd+0x78>
 8006568:	6861      	ldr	r1, [r4, #4]
 800656a:	4638      	mov	r0, r7
 800656c:	3101      	adds	r1, #1
 800656e:	f7ff ff77 	bl	8006460 <_Balloc>
 8006572:	4605      	mov	r5, r0
 8006574:	b928      	cbnz	r0, 8006582 <__multadd+0x5e>
 8006576:	4602      	mov	r2, r0
 8006578:	21b5      	movs	r1, #181	; 0xb5
 800657a:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <__multadd+0x8c>)
 800657c:	480d      	ldr	r0, [pc, #52]	; (80065b4 <__multadd+0x90>)
 800657e:	f000 fce9 	bl	8006f54 <__assert_func>
 8006582:	6922      	ldr	r2, [r4, #16]
 8006584:	f104 010c 	add.w	r1, r4, #12
 8006588:	3202      	adds	r2, #2
 800658a:	0092      	lsls	r2, r2, #2
 800658c:	300c      	adds	r0, #12
 800658e:	f7fe fc7f 	bl	8004e90 <memcpy>
 8006592:	4621      	mov	r1, r4
 8006594:	4638      	mov	r0, r7
 8006596:	f7ff ffa3 	bl	80064e0 <_Bfree>
 800659a:	462c      	mov	r4, r5
 800659c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80065a0:	3601      	adds	r6, #1
 80065a2:	f8c3 8014 	str.w	r8, [r3, #20]
 80065a6:	6126      	str	r6, [r4, #16]
 80065a8:	4620      	mov	r0, r4
 80065aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065ae:	bf00      	nop
 80065b0:	08009c40 	.word	0x08009c40
 80065b4:	08009ce7 	.word	0x08009ce7

080065b8 <__s2b>:
 80065b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065bc:	4615      	mov	r5, r2
 80065be:	2209      	movs	r2, #9
 80065c0:	461f      	mov	r7, r3
 80065c2:	3308      	adds	r3, #8
 80065c4:	460c      	mov	r4, r1
 80065c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80065ca:	4606      	mov	r6, r0
 80065cc:	2201      	movs	r2, #1
 80065ce:	2100      	movs	r1, #0
 80065d0:	429a      	cmp	r2, r3
 80065d2:	db09      	blt.n	80065e8 <__s2b+0x30>
 80065d4:	4630      	mov	r0, r6
 80065d6:	f7ff ff43 	bl	8006460 <_Balloc>
 80065da:	b940      	cbnz	r0, 80065ee <__s2b+0x36>
 80065dc:	4602      	mov	r2, r0
 80065de:	21ce      	movs	r1, #206	; 0xce
 80065e0:	4b18      	ldr	r3, [pc, #96]	; (8006644 <__s2b+0x8c>)
 80065e2:	4819      	ldr	r0, [pc, #100]	; (8006648 <__s2b+0x90>)
 80065e4:	f000 fcb6 	bl	8006f54 <__assert_func>
 80065e8:	0052      	lsls	r2, r2, #1
 80065ea:	3101      	adds	r1, #1
 80065ec:	e7f0      	b.n	80065d0 <__s2b+0x18>
 80065ee:	9b08      	ldr	r3, [sp, #32]
 80065f0:	2d09      	cmp	r5, #9
 80065f2:	6143      	str	r3, [r0, #20]
 80065f4:	f04f 0301 	mov.w	r3, #1
 80065f8:	6103      	str	r3, [r0, #16]
 80065fa:	dd16      	ble.n	800662a <__s2b+0x72>
 80065fc:	f104 0909 	add.w	r9, r4, #9
 8006600:	46c8      	mov	r8, r9
 8006602:	442c      	add	r4, r5
 8006604:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006608:	4601      	mov	r1, r0
 800660a:	220a      	movs	r2, #10
 800660c:	4630      	mov	r0, r6
 800660e:	3b30      	subs	r3, #48	; 0x30
 8006610:	f7ff ff88 	bl	8006524 <__multadd>
 8006614:	45a0      	cmp	r8, r4
 8006616:	d1f5      	bne.n	8006604 <__s2b+0x4c>
 8006618:	f1a5 0408 	sub.w	r4, r5, #8
 800661c:	444c      	add	r4, r9
 800661e:	1b2d      	subs	r5, r5, r4
 8006620:	1963      	adds	r3, r4, r5
 8006622:	42bb      	cmp	r3, r7
 8006624:	db04      	blt.n	8006630 <__s2b+0x78>
 8006626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800662a:	2509      	movs	r5, #9
 800662c:	340a      	adds	r4, #10
 800662e:	e7f6      	b.n	800661e <__s2b+0x66>
 8006630:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006634:	4601      	mov	r1, r0
 8006636:	220a      	movs	r2, #10
 8006638:	4630      	mov	r0, r6
 800663a:	3b30      	subs	r3, #48	; 0x30
 800663c:	f7ff ff72 	bl	8006524 <__multadd>
 8006640:	e7ee      	b.n	8006620 <__s2b+0x68>
 8006642:	bf00      	nop
 8006644:	08009c40 	.word	0x08009c40
 8006648:	08009ce7 	.word	0x08009ce7

0800664c <__hi0bits>:
 800664c:	0c02      	lsrs	r2, r0, #16
 800664e:	0412      	lsls	r2, r2, #16
 8006650:	4603      	mov	r3, r0
 8006652:	b9ca      	cbnz	r2, 8006688 <__hi0bits+0x3c>
 8006654:	0403      	lsls	r3, r0, #16
 8006656:	2010      	movs	r0, #16
 8006658:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800665c:	bf04      	itt	eq
 800665e:	021b      	lsleq	r3, r3, #8
 8006660:	3008      	addeq	r0, #8
 8006662:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006666:	bf04      	itt	eq
 8006668:	011b      	lsleq	r3, r3, #4
 800666a:	3004      	addeq	r0, #4
 800666c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006670:	bf04      	itt	eq
 8006672:	009b      	lsleq	r3, r3, #2
 8006674:	3002      	addeq	r0, #2
 8006676:	2b00      	cmp	r3, #0
 8006678:	db05      	blt.n	8006686 <__hi0bits+0x3a>
 800667a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800667e:	f100 0001 	add.w	r0, r0, #1
 8006682:	bf08      	it	eq
 8006684:	2020      	moveq	r0, #32
 8006686:	4770      	bx	lr
 8006688:	2000      	movs	r0, #0
 800668a:	e7e5      	b.n	8006658 <__hi0bits+0xc>

0800668c <__lo0bits>:
 800668c:	6803      	ldr	r3, [r0, #0]
 800668e:	4602      	mov	r2, r0
 8006690:	f013 0007 	ands.w	r0, r3, #7
 8006694:	d00b      	beq.n	80066ae <__lo0bits+0x22>
 8006696:	07d9      	lsls	r1, r3, #31
 8006698:	d422      	bmi.n	80066e0 <__lo0bits+0x54>
 800669a:	0798      	lsls	r0, r3, #30
 800669c:	bf49      	itett	mi
 800669e:	085b      	lsrmi	r3, r3, #1
 80066a0:	089b      	lsrpl	r3, r3, #2
 80066a2:	2001      	movmi	r0, #1
 80066a4:	6013      	strmi	r3, [r2, #0]
 80066a6:	bf5c      	itt	pl
 80066a8:	2002      	movpl	r0, #2
 80066aa:	6013      	strpl	r3, [r2, #0]
 80066ac:	4770      	bx	lr
 80066ae:	b299      	uxth	r1, r3
 80066b0:	b909      	cbnz	r1, 80066b6 <__lo0bits+0x2a>
 80066b2:	2010      	movs	r0, #16
 80066b4:	0c1b      	lsrs	r3, r3, #16
 80066b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80066ba:	bf04      	itt	eq
 80066bc:	0a1b      	lsreq	r3, r3, #8
 80066be:	3008      	addeq	r0, #8
 80066c0:	0719      	lsls	r1, r3, #28
 80066c2:	bf04      	itt	eq
 80066c4:	091b      	lsreq	r3, r3, #4
 80066c6:	3004      	addeq	r0, #4
 80066c8:	0799      	lsls	r1, r3, #30
 80066ca:	bf04      	itt	eq
 80066cc:	089b      	lsreq	r3, r3, #2
 80066ce:	3002      	addeq	r0, #2
 80066d0:	07d9      	lsls	r1, r3, #31
 80066d2:	d403      	bmi.n	80066dc <__lo0bits+0x50>
 80066d4:	085b      	lsrs	r3, r3, #1
 80066d6:	f100 0001 	add.w	r0, r0, #1
 80066da:	d003      	beq.n	80066e4 <__lo0bits+0x58>
 80066dc:	6013      	str	r3, [r2, #0]
 80066de:	4770      	bx	lr
 80066e0:	2000      	movs	r0, #0
 80066e2:	4770      	bx	lr
 80066e4:	2020      	movs	r0, #32
 80066e6:	4770      	bx	lr

080066e8 <__i2b>:
 80066e8:	b510      	push	{r4, lr}
 80066ea:	460c      	mov	r4, r1
 80066ec:	2101      	movs	r1, #1
 80066ee:	f7ff feb7 	bl	8006460 <_Balloc>
 80066f2:	4602      	mov	r2, r0
 80066f4:	b928      	cbnz	r0, 8006702 <__i2b+0x1a>
 80066f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80066fa:	4b04      	ldr	r3, [pc, #16]	; (800670c <__i2b+0x24>)
 80066fc:	4804      	ldr	r0, [pc, #16]	; (8006710 <__i2b+0x28>)
 80066fe:	f000 fc29 	bl	8006f54 <__assert_func>
 8006702:	2301      	movs	r3, #1
 8006704:	6144      	str	r4, [r0, #20]
 8006706:	6103      	str	r3, [r0, #16]
 8006708:	bd10      	pop	{r4, pc}
 800670a:	bf00      	nop
 800670c:	08009c40 	.word	0x08009c40
 8006710:	08009ce7 	.word	0x08009ce7

08006714 <__multiply>:
 8006714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006718:	4614      	mov	r4, r2
 800671a:	690a      	ldr	r2, [r1, #16]
 800671c:	6923      	ldr	r3, [r4, #16]
 800671e:	460d      	mov	r5, r1
 8006720:	429a      	cmp	r2, r3
 8006722:	bfbe      	ittt	lt
 8006724:	460b      	movlt	r3, r1
 8006726:	4625      	movlt	r5, r4
 8006728:	461c      	movlt	r4, r3
 800672a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800672e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006732:	68ab      	ldr	r3, [r5, #8]
 8006734:	6869      	ldr	r1, [r5, #4]
 8006736:	eb0a 0709 	add.w	r7, sl, r9
 800673a:	42bb      	cmp	r3, r7
 800673c:	b085      	sub	sp, #20
 800673e:	bfb8      	it	lt
 8006740:	3101      	addlt	r1, #1
 8006742:	f7ff fe8d 	bl	8006460 <_Balloc>
 8006746:	b930      	cbnz	r0, 8006756 <__multiply+0x42>
 8006748:	4602      	mov	r2, r0
 800674a:	f240 115d 	movw	r1, #349	; 0x15d
 800674e:	4b41      	ldr	r3, [pc, #260]	; (8006854 <__multiply+0x140>)
 8006750:	4841      	ldr	r0, [pc, #260]	; (8006858 <__multiply+0x144>)
 8006752:	f000 fbff 	bl	8006f54 <__assert_func>
 8006756:	f100 0614 	add.w	r6, r0, #20
 800675a:	4633      	mov	r3, r6
 800675c:	2200      	movs	r2, #0
 800675e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006762:	4543      	cmp	r3, r8
 8006764:	d31e      	bcc.n	80067a4 <__multiply+0x90>
 8006766:	f105 0c14 	add.w	ip, r5, #20
 800676a:	f104 0314 	add.w	r3, r4, #20
 800676e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006772:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006776:	9202      	str	r2, [sp, #8]
 8006778:	ebac 0205 	sub.w	r2, ip, r5
 800677c:	3a15      	subs	r2, #21
 800677e:	f022 0203 	bic.w	r2, r2, #3
 8006782:	3204      	adds	r2, #4
 8006784:	f105 0115 	add.w	r1, r5, #21
 8006788:	458c      	cmp	ip, r1
 800678a:	bf38      	it	cc
 800678c:	2204      	movcc	r2, #4
 800678e:	9201      	str	r2, [sp, #4]
 8006790:	9a02      	ldr	r2, [sp, #8]
 8006792:	9303      	str	r3, [sp, #12]
 8006794:	429a      	cmp	r2, r3
 8006796:	d808      	bhi.n	80067aa <__multiply+0x96>
 8006798:	2f00      	cmp	r7, #0
 800679a:	dc55      	bgt.n	8006848 <__multiply+0x134>
 800679c:	6107      	str	r7, [r0, #16]
 800679e:	b005      	add	sp, #20
 80067a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a4:	f843 2b04 	str.w	r2, [r3], #4
 80067a8:	e7db      	b.n	8006762 <__multiply+0x4e>
 80067aa:	f8b3 a000 	ldrh.w	sl, [r3]
 80067ae:	f1ba 0f00 	cmp.w	sl, #0
 80067b2:	d020      	beq.n	80067f6 <__multiply+0xe2>
 80067b4:	46b1      	mov	r9, r6
 80067b6:	2200      	movs	r2, #0
 80067b8:	f105 0e14 	add.w	lr, r5, #20
 80067bc:	f85e 4b04 	ldr.w	r4, [lr], #4
 80067c0:	f8d9 b000 	ldr.w	fp, [r9]
 80067c4:	b2a1      	uxth	r1, r4
 80067c6:	fa1f fb8b 	uxth.w	fp, fp
 80067ca:	fb0a b101 	mla	r1, sl, r1, fp
 80067ce:	4411      	add	r1, r2
 80067d0:	f8d9 2000 	ldr.w	r2, [r9]
 80067d4:	0c24      	lsrs	r4, r4, #16
 80067d6:	0c12      	lsrs	r2, r2, #16
 80067d8:	fb0a 2404 	mla	r4, sl, r4, r2
 80067dc:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80067e0:	b289      	uxth	r1, r1
 80067e2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80067e6:	45f4      	cmp	ip, lr
 80067e8:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80067ec:	f849 1b04 	str.w	r1, [r9], #4
 80067f0:	d8e4      	bhi.n	80067bc <__multiply+0xa8>
 80067f2:	9901      	ldr	r1, [sp, #4]
 80067f4:	5072      	str	r2, [r6, r1]
 80067f6:	9a03      	ldr	r2, [sp, #12]
 80067f8:	3304      	adds	r3, #4
 80067fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80067fe:	f1b9 0f00 	cmp.w	r9, #0
 8006802:	d01f      	beq.n	8006844 <__multiply+0x130>
 8006804:	46b6      	mov	lr, r6
 8006806:	f04f 0a00 	mov.w	sl, #0
 800680a:	6834      	ldr	r4, [r6, #0]
 800680c:	f105 0114 	add.w	r1, r5, #20
 8006810:	880a      	ldrh	r2, [r1, #0]
 8006812:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006816:	b2a4      	uxth	r4, r4
 8006818:	fb09 b202 	mla	r2, r9, r2, fp
 800681c:	4492      	add	sl, r2
 800681e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006822:	f84e 4b04 	str.w	r4, [lr], #4
 8006826:	f851 4b04 	ldr.w	r4, [r1], #4
 800682a:	f8be 2000 	ldrh.w	r2, [lr]
 800682e:	0c24      	lsrs	r4, r4, #16
 8006830:	fb09 2404 	mla	r4, r9, r4, r2
 8006834:	458c      	cmp	ip, r1
 8006836:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800683a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800683e:	d8e7      	bhi.n	8006810 <__multiply+0xfc>
 8006840:	9a01      	ldr	r2, [sp, #4]
 8006842:	50b4      	str	r4, [r6, r2]
 8006844:	3604      	adds	r6, #4
 8006846:	e7a3      	b.n	8006790 <__multiply+0x7c>
 8006848:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1a5      	bne.n	800679c <__multiply+0x88>
 8006850:	3f01      	subs	r7, #1
 8006852:	e7a1      	b.n	8006798 <__multiply+0x84>
 8006854:	08009c40 	.word	0x08009c40
 8006858:	08009ce7 	.word	0x08009ce7

0800685c <__pow5mult>:
 800685c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006860:	4615      	mov	r5, r2
 8006862:	f012 0203 	ands.w	r2, r2, #3
 8006866:	4606      	mov	r6, r0
 8006868:	460f      	mov	r7, r1
 800686a:	d007      	beq.n	800687c <__pow5mult+0x20>
 800686c:	4c25      	ldr	r4, [pc, #148]	; (8006904 <__pow5mult+0xa8>)
 800686e:	3a01      	subs	r2, #1
 8006870:	2300      	movs	r3, #0
 8006872:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006876:	f7ff fe55 	bl	8006524 <__multadd>
 800687a:	4607      	mov	r7, r0
 800687c:	10ad      	asrs	r5, r5, #2
 800687e:	d03d      	beq.n	80068fc <__pow5mult+0xa0>
 8006880:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006882:	b97c      	cbnz	r4, 80068a4 <__pow5mult+0x48>
 8006884:	2010      	movs	r0, #16
 8006886:	f001 fa13 	bl	8007cb0 <malloc>
 800688a:	4602      	mov	r2, r0
 800688c:	6270      	str	r0, [r6, #36]	; 0x24
 800688e:	b928      	cbnz	r0, 800689c <__pow5mult+0x40>
 8006890:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006894:	4b1c      	ldr	r3, [pc, #112]	; (8006908 <__pow5mult+0xac>)
 8006896:	481d      	ldr	r0, [pc, #116]	; (800690c <__pow5mult+0xb0>)
 8006898:	f000 fb5c 	bl	8006f54 <__assert_func>
 800689c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068a0:	6004      	str	r4, [r0, #0]
 80068a2:	60c4      	str	r4, [r0, #12]
 80068a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80068a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80068ac:	b94c      	cbnz	r4, 80068c2 <__pow5mult+0x66>
 80068ae:	f240 2171 	movw	r1, #625	; 0x271
 80068b2:	4630      	mov	r0, r6
 80068b4:	f7ff ff18 	bl	80066e8 <__i2b>
 80068b8:	2300      	movs	r3, #0
 80068ba:	4604      	mov	r4, r0
 80068bc:	f8c8 0008 	str.w	r0, [r8, #8]
 80068c0:	6003      	str	r3, [r0, #0]
 80068c2:	f04f 0900 	mov.w	r9, #0
 80068c6:	07eb      	lsls	r3, r5, #31
 80068c8:	d50a      	bpl.n	80068e0 <__pow5mult+0x84>
 80068ca:	4639      	mov	r1, r7
 80068cc:	4622      	mov	r2, r4
 80068ce:	4630      	mov	r0, r6
 80068d0:	f7ff ff20 	bl	8006714 <__multiply>
 80068d4:	4680      	mov	r8, r0
 80068d6:	4639      	mov	r1, r7
 80068d8:	4630      	mov	r0, r6
 80068da:	f7ff fe01 	bl	80064e0 <_Bfree>
 80068de:	4647      	mov	r7, r8
 80068e0:	106d      	asrs	r5, r5, #1
 80068e2:	d00b      	beq.n	80068fc <__pow5mult+0xa0>
 80068e4:	6820      	ldr	r0, [r4, #0]
 80068e6:	b938      	cbnz	r0, 80068f8 <__pow5mult+0x9c>
 80068e8:	4622      	mov	r2, r4
 80068ea:	4621      	mov	r1, r4
 80068ec:	4630      	mov	r0, r6
 80068ee:	f7ff ff11 	bl	8006714 <__multiply>
 80068f2:	6020      	str	r0, [r4, #0]
 80068f4:	f8c0 9000 	str.w	r9, [r0]
 80068f8:	4604      	mov	r4, r0
 80068fa:	e7e4      	b.n	80068c6 <__pow5mult+0x6a>
 80068fc:	4638      	mov	r0, r7
 80068fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006902:	bf00      	nop
 8006904:	08009e38 	.word	0x08009e38
 8006908:	08009cd0 	.word	0x08009cd0
 800690c:	08009ce7 	.word	0x08009ce7

08006910 <__lshift>:
 8006910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006914:	460c      	mov	r4, r1
 8006916:	4607      	mov	r7, r0
 8006918:	4691      	mov	r9, r2
 800691a:	6923      	ldr	r3, [r4, #16]
 800691c:	6849      	ldr	r1, [r1, #4]
 800691e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006922:	68a3      	ldr	r3, [r4, #8]
 8006924:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006928:	f108 0601 	add.w	r6, r8, #1
 800692c:	42b3      	cmp	r3, r6
 800692e:	db0b      	blt.n	8006948 <__lshift+0x38>
 8006930:	4638      	mov	r0, r7
 8006932:	f7ff fd95 	bl	8006460 <_Balloc>
 8006936:	4605      	mov	r5, r0
 8006938:	b948      	cbnz	r0, 800694e <__lshift+0x3e>
 800693a:	4602      	mov	r2, r0
 800693c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006940:	4b27      	ldr	r3, [pc, #156]	; (80069e0 <__lshift+0xd0>)
 8006942:	4828      	ldr	r0, [pc, #160]	; (80069e4 <__lshift+0xd4>)
 8006944:	f000 fb06 	bl	8006f54 <__assert_func>
 8006948:	3101      	adds	r1, #1
 800694a:	005b      	lsls	r3, r3, #1
 800694c:	e7ee      	b.n	800692c <__lshift+0x1c>
 800694e:	2300      	movs	r3, #0
 8006950:	f100 0114 	add.w	r1, r0, #20
 8006954:	f100 0210 	add.w	r2, r0, #16
 8006958:	4618      	mov	r0, r3
 800695a:	4553      	cmp	r3, sl
 800695c:	db33      	blt.n	80069c6 <__lshift+0xb6>
 800695e:	6920      	ldr	r0, [r4, #16]
 8006960:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006964:	f104 0314 	add.w	r3, r4, #20
 8006968:	f019 091f 	ands.w	r9, r9, #31
 800696c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006970:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006974:	d02b      	beq.n	80069ce <__lshift+0xbe>
 8006976:	468a      	mov	sl, r1
 8006978:	2200      	movs	r2, #0
 800697a:	f1c9 0e20 	rsb	lr, r9, #32
 800697e:	6818      	ldr	r0, [r3, #0]
 8006980:	fa00 f009 	lsl.w	r0, r0, r9
 8006984:	4302      	orrs	r2, r0
 8006986:	f84a 2b04 	str.w	r2, [sl], #4
 800698a:	f853 2b04 	ldr.w	r2, [r3], #4
 800698e:	459c      	cmp	ip, r3
 8006990:	fa22 f20e 	lsr.w	r2, r2, lr
 8006994:	d8f3      	bhi.n	800697e <__lshift+0x6e>
 8006996:	ebac 0304 	sub.w	r3, ip, r4
 800699a:	3b15      	subs	r3, #21
 800699c:	f023 0303 	bic.w	r3, r3, #3
 80069a0:	3304      	adds	r3, #4
 80069a2:	f104 0015 	add.w	r0, r4, #21
 80069a6:	4584      	cmp	ip, r0
 80069a8:	bf38      	it	cc
 80069aa:	2304      	movcc	r3, #4
 80069ac:	50ca      	str	r2, [r1, r3]
 80069ae:	b10a      	cbz	r2, 80069b4 <__lshift+0xa4>
 80069b0:	f108 0602 	add.w	r6, r8, #2
 80069b4:	3e01      	subs	r6, #1
 80069b6:	4638      	mov	r0, r7
 80069b8:	4621      	mov	r1, r4
 80069ba:	612e      	str	r6, [r5, #16]
 80069bc:	f7ff fd90 	bl	80064e0 <_Bfree>
 80069c0:	4628      	mov	r0, r5
 80069c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80069ca:	3301      	adds	r3, #1
 80069cc:	e7c5      	b.n	800695a <__lshift+0x4a>
 80069ce:	3904      	subs	r1, #4
 80069d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80069d4:	459c      	cmp	ip, r3
 80069d6:	f841 2f04 	str.w	r2, [r1, #4]!
 80069da:	d8f9      	bhi.n	80069d0 <__lshift+0xc0>
 80069dc:	e7ea      	b.n	80069b4 <__lshift+0xa4>
 80069de:	bf00      	nop
 80069e0:	08009c40 	.word	0x08009c40
 80069e4:	08009ce7 	.word	0x08009ce7

080069e8 <__mcmp>:
 80069e8:	4603      	mov	r3, r0
 80069ea:	690a      	ldr	r2, [r1, #16]
 80069ec:	6900      	ldr	r0, [r0, #16]
 80069ee:	b530      	push	{r4, r5, lr}
 80069f0:	1a80      	subs	r0, r0, r2
 80069f2:	d10d      	bne.n	8006a10 <__mcmp+0x28>
 80069f4:	3314      	adds	r3, #20
 80069f6:	3114      	adds	r1, #20
 80069f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80069fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006a00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006a04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006a08:	4295      	cmp	r5, r2
 8006a0a:	d002      	beq.n	8006a12 <__mcmp+0x2a>
 8006a0c:	d304      	bcc.n	8006a18 <__mcmp+0x30>
 8006a0e:	2001      	movs	r0, #1
 8006a10:	bd30      	pop	{r4, r5, pc}
 8006a12:	42a3      	cmp	r3, r4
 8006a14:	d3f4      	bcc.n	8006a00 <__mcmp+0x18>
 8006a16:	e7fb      	b.n	8006a10 <__mcmp+0x28>
 8006a18:	f04f 30ff 	mov.w	r0, #4294967295
 8006a1c:	e7f8      	b.n	8006a10 <__mcmp+0x28>
	...

08006a20 <__mdiff>:
 8006a20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a24:	460c      	mov	r4, r1
 8006a26:	4606      	mov	r6, r0
 8006a28:	4611      	mov	r1, r2
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	4692      	mov	sl, r2
 8006a2e:	f7ff ffdb 	bl	80069e8 <__mcmp>
 8006a32:	1e05      	subs	r5, r0, #0
 8006a34:	d111      	bne.n	8006a5a <__mdiff+0x3a>
 8006a36:	4629      	mov	r1, r5
 8006a38:	4630      	mov	r0, r6
 8006a3a:	f7ff fd11 	bl	8006460 <_Balloc>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	b928      	cbnz	r0, 8006a4e <__mdiff+0x2e>
 8006a42:	f240 2132 	movw	r1, #562	; 0x232
 8006a46:	4b3c      	ldr	r3, [pc, #240]	; (8006b38 <__mdiff+0x118>)
 8006a48:	483c      	ldr	r0, [pc, #240]	; (8006b3c <__mdiff+0x11c>)
 8006a4a:	f000 fa83 	bl	8006f54 <__assert_func>
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006a54:	4610      	mov	r0, r2
 8006a56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a5a:	bfa4      	itt	ge
 8006a5c:	4653      	movge	r3, sl
 8006a5e:	46a2      	movge	sl, r4
 8006a60:	4630      	mov	r0, r6
 8006a62:	f8da 1004 	ldr.w	r1, [sl, #4]
 8006a66:	bfa6      	itte	ge
 8006a68:	461c      	movge	r4, r3
 8006a6a:	2500      	movge	r5, #0
 8006a6c:	2501      	movlt	r5, #1
 8006a6e:	f7ff fcf7 	bl	8006460 <_Balloc>
 8006a72:	4602      	mov	r2, r0
 8006a74:	b918      	cbnz	r0, 8006a7e <__mdiff+0x5e>
 8006a76:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006a7a:	4b2f      	ldr	r3, [pc, #188]	; (8006b38 <__mdiff+0x118>)
 8006a7c:	e7e4      	b.n	8006a48 <__mdiff+0x28>
 8006a7e:	f100 0814 	add.w	r8, r0, #20
 8006a82:	f8da 7010 	ldr.w	r7, [sl, #16]
 8006a86:	60c5      	str	r5, [r0, #12]
 8006a88:	f04f 0c00 	mov.w	ip, #0
 8006a8c:	f10a 0514 	add.w	r5, sl, #20
 8006a90:	f10a 0010 	add.w	r0, sl, #16
 8006a94:	46c2      	mov	sl, r8
 8006a96:	6926      	ldr	r6, [r4, #16]
 8006a98:	f104 0914 	add.w	r9, r4, #20
 8006a9c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8006aa0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006aa4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8006aa8:	f859 3b04 	ldr.w	r3, [r9], #4
 8006aac:	fa1f f18b 	uxth.w	r1, fp
 8006ab0:	4461      	add	r1, ip
 8006ab2:	fa1f fc83 	uxth.w	ip, r3
 8006ab6:	0c1b      	lsrs	r3, r3, #16
 8006ab8:	eba1 010c 	sub.w	r1, r1, ip
 8006abc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006ac0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006ac4:	b289      	uxth	r1, r1
 8006ac6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006aca:	454e      	cmp	r6, r9
 8006acc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006ad0:	f84a 3b04 	str.w	r3, [sl], #4
 8006ad4:	d8e6      	bhi.n	8006aa4 <__mdiff+0x84>
 8006ad6:	1b33      	subs	r3, r6, r4
 8006ad8:	3b15      	subs	r3, #21
 8006ada:	f023 0303 	bic.w	r3, r3, #3
 8006ade:	3415      	adds	r4, #21
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	42a6      	cmp	r6, r4
 8006ae4:	bf38      	it	cc
 8006ae6:	2304      	movcc	r3, #4
 8006ae8:	441d      	add	r5, r3
 8006aea:	4443      	add	r3, r8
 8006aec:	461e      	mov	r6, r3
 8006aee:	462c      	mov	r4, r5
 8006af0:	4574      	cmp	r4, lr
 8006af2:	d30e      	bcc.n	8006b12 <__mdiff+0xf2>
 8006af4:	f10e 0103 	add.w	r1, lr, #3
 8006af8:	1b49      	subs	r1, r1, r5
 8006afa:	f021 0103 	bic.w	r1, r1, #3
 8006afe:	3d03      	subs	r5, #3
 8006b00:	45ae      	cmp	lr, r5
 8006b02:	bf38      	it	cc
 8006b04:	2100      	movcc	r1, #0
 8006b06:	4419      	add	r1, r3
 8006b08:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006b0c:	b18b      	cbz	r3, 8006b32 <__mdiff+0x112>
 8006b0e:	6117      	str	r7, [r2, #16]
 8006b10:	e7a0      	b.n	8006a54 <__mdiff+0x34>
 8006b12:	f854 8b04 	ldr.w	r8, [r4], #4
 8006b16:	fa1f f188 	uxth.w	r1, r8
 8006b1a:	4461      	add	r1, ip
 8006b1c:	1408      	asrs	r0, r1, #16
 8006b1e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8006b22:	b289      	uxth	r1, r1
 8006b24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006b28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b2c:	f846 1b04 	str.w	r1, [r6], #4
 8006b30:	e7de      	b.n	8006af0 <__mdiff+0xd0>
 8006b32:	3f01      	subs	r7, #1
 8006b34:	e7e8      	b.n	8006b08 <__mdiff+0xe8>
 8006b36:	bf00      	nop
 8006b38:	08009c40 	.word	0x08009c40
 8006b3c:	08009ce7 	.word	0x08009ce7

08006b40 <__ulp>:
 8006b40:	4b11      	ldr	r3, [pc, #68]	; (8006b88 <__ulp+0x48>)
 8006b42:	400b      	ands	r3, r1
 8006b44:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	dd02      	ble.n	8006b52 <__ulp+0x12>
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	4619      	mov	r1, r3
 8006b50:	4770      	bx	lr
 8006b52:	425b      	negs	r3, r3
 8006b54:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006b58:	f04f 0000 	mov.w	r0, #0
 8006b5c:	f04f 0100 	mov.w	r1, #0
 8006b60:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006b64:	da04      	bge.n	8006b70 <__ulp+0x30>
 8006b66:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006b6a:	fa43 f102 	asr.w	r1, r3, r2
 8006b6e:	4770      	bx	lr
 8006b70:	f1a2 0314 	sub.w	r3, r2, #20
 8006b74:	2b1e      	cmp	r3, #30
 8006b76:	bfd6      	itet	le
 8006b78:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006b7c:	2301      	movgt	r3, #1
 8006b7e:	fa22 f303 	lsrle.w	r3, r2, r3
 8006b82:	4618      	mov	r0, r3
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	7ff00000 	.word	0x7ff00000

08006b8c <__b2d>:
 8006b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b90:	6907      	ldr	r7, [r0, #16]
 8006b92:	f100 0914 	add.w	r9, r0, #20
 8006b96:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8006b9a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8006b9e:	f1a7 0804 	sub.w	r8, r7, #4
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	f7ff fd52 	bl	800664c <__hi0bits>
 8006ba8:	f1c0 0320 	rsb	r3, r0, #32
 8006bac:	280a      	cmp	r0, #10
 8006bae:	600b      	str	r3, [r1, #0]
 8006bb0:	491f      	ldr	r1, [pc, #124]	; (8006c30 <__b2d+0xa4>)
 8006bb2:	dc17      	bgt.n	8006be4 <__b2d+0x58>
 8006bb4:	45c1      	cmp	r9, r8
 8006bb6:	bf28      	it	cs
 8006bb8:	2200      	movcs	r2, #0
 8006bba:	f1c0 0c0b 	rsb	ip, r0, #11
 8006bbe:	fa26 f30c 	lsr.w	r3, r6, ip
 8006bc2:	bf38      	it	cc
 8006bc4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006bc8:	ea43 0501 	orr.w	r5, r3, r1
 8006bcc:	f100 0315 	add.w	r3, r0, #21
 8006bd0:	fa06 f303 	lsl.w	r3, r6, r3
 8006bd4:	fa22 f20c 	lsr.w	r2, r2, ip
 8006bd8:	ea43 0402 	orr.w	r4, r3, r2
 8006bdc:	4620      	mov	r0, r4
 8006bde:	4629      	mov	r1, r5
 8006be0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006be4:	45c1      	cmp	r9, r8
 8006be6:	bf2e      	itee	cs
 8006be8:	2200      	movcs	r2, #0
 8006bea:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006bee:	f1a7 0808 	subcc.w	r8, r7, #8
 8006bf2:	f1b0 030b 	subs.w	r3, r0, #11
 8006bf6:	d016      	beq.n	8006c26 <__b2d+0x9a>
 8006bf8:	f1c3 0720 	rsb	r7, r3, #32
 8006bfc:	fa22 f107 	lsr.w	r1, r2, r7
 8006c00:	45c8      	cmp	r8, r9
 8006c02:	fa06 f603 	lsl.w	r6, r6, r3
 8006c06:	ea46 0601 	orr.w	r6, r6, r1
 8006c0a:	bf94      	ite	ls
 8006c0c:	2100      	movls	r1, #0
 8006c0e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8006c12:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8006c16:	fa02 f003 	lsl.w	r0, r2, r3
 8006c1a:	40f9      	lsrs	r1, r7
 8006c1c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006c20:	ea40 0401 	orr.w	r4, r0, r1
 8006c24:	e7da      	b.n	8006bdc <__b2d+0x50>
 8006c26:	4614      	mov	r4, r2
 8006c28:	ea46 0501 	orr.w	r5, r6, r1
 8006c2c:	e7d6      	b.n	8006bdc <__b2d+0x50>
 8006c2e:	bf00      	nop
 8006c30:	3ff00000 	.word	0x3ff00000

08006c34 <__d2b>:
 8006c34:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006c38:	2101      	movs	r1, #1
 8006c3a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006c3e:	4690      	mov	r8, r2
 8006c40:	461d      	mov	r5, r3
 8006c42:	f7ff fc0d 	bl	8006460 <_Balloc>
 8006c46:	4604      	mov	r4, r0
 8006c48:	b930      	cbnz	r0, 8006c58 <__d2b+0x24>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	f240 310a 	movw	r1, #778	; 0x30a
 8006c50:	4b24      	ldr	r3, [pc, #144]	; (8006ce4 <__d2b+0xb0>)
 8006c52:	4825      	ldr	r0, [pc, #148]	; (8006ce8 <__d2b+0xb4>)
 8006c54:	f000 f97e 	bl	8006f54 <__assert_func>
 8006c58:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006c5c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006c60:	bb2d      	cbnz	r5, 8006cae <__d2b+0x7a>
 8006c62:	9301      	str	r3, [sp, #4]
 8006c64:	f1b8 0300 	subs.w	r3, r8, #0
 8006c68:	d026      	beq.n	8006cb8 <__d2b+0x84>
 8006c6a:	4668      	mov	r0, sp
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	f7ff fd0d 	bl	800668c <__lo0bits>
 8006c72:	9900      	ldr	r1, [sp, #0]
 8006c74:	b1f0      	cbz	r0, 8006cb4 <__d2b+0x80>
 8006c76:	9a01      	ldr	r2, [sp, #4]
 8006c78:	f1c0 0320 	rsb	r3, r0, #32
 8006c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c80:	430b      	orrs	r3, r1
 8006c82:	40c2      	lsrs	r2, r0
 8006c84:	6163      	str	r3, [r4, #20]
 8006c86:	9201      	str	r2, [sp, #4]
 8006c88:	9b01      	ldr	r3, [sp, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	bf14      	ite	ne
 8006c8e:	2102      	movne	r1, #2
 8006c90:	2101      	moveq	r1, #1
 8006c92:	61a3      	str	r3, [r4, #24]
 8006c94:	6121      	str	r1, [r4, #16]
 8006c96:	b1c5      	cbz	r5, 8006cca <__d2b+0x96>
 8006c98:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006c9c:	4405      	add	r5, r0
 8006c9e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006ca2:	603d      	str	r5, [r7, #0]
 8006ca4:	6030      	str	r0, [r6, #0]
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	b002      	add	sp, #8
 8006caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cb2:	e7d6      	b.n	8006c62 <__d2b+0x2e>
 8006cb4:	6161      	str	r1, [r4, #20]
 8006cb6:	e7e7      	b.n	8006c88 <__d2b+0x54>
 8006cb8:	a801      	add	r0, sp, #4
 8006cba:	f7ff fce7 	bl	800668c <__lo0bits>
 8006cbe:	2101      	movs	r1, #1
 8006cc0:	9b01      	ldr	r3, [sp, #4]
 8006cc2:	6121      	str	r1, [r4, #16]
 8006cc4:	6163      	str	r3, [r4, #20]
 8006cc6:	3020      	adds	r0, #32
 8006cc8:	e7e5      	b.n	8006c96 <__d2b+0x62>
 8006cca:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006cce:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006cd2:	6038      	str	r0, [r7, #0]
 8006cd4:	6918      	ldr	r0, [r3, #16]
 8006cd6:	f7ff fcb9 	bl	800664c <__hi0bits>
 8006cda:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006cde:	6031      	str	r1, [r6, #0]
 8006ce0:	e7e1      	b.n	8006ca6 <__d2b+0x72>
 8006ce2:	bf00      	nop
 8006ce4:	08009c40 	.word	0x08009c40
 8006ce8:	08009ce7 	.word	0x08009ce7

08006cec <__ratio>:
 8006cec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf0:	4688      	mov	r8, r1
 8006cf2:	4669      	mov	r1, sp
 8006cf4:	4681      	mov	r9, r0
 8006cf6:	f7ff ff49 	bl	8006b8c <__b2d>
 8006cfa:	460f      	mov	r7, r1
 8006cfc:	4604      	mov	r4, r0
 8006cfe:	460d      	mov	r5, r1
 8006d00:	4640      	mov	r0, r8
 8006d02:	a901      	add	r1, sp, #4
 8006d04:	f7ff ff42 	bl	8006b8c <__b2d>
 8006d08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d0c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006d10:	468b      	mov	fp, r1
 8006d12:	eba3 0c02 	sub.w	ip, r3, r2
 8006d16:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006d1a:	1a9b      	subs	r3, r3, r2
 8006d1c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	bfd5      	itete	le
 8006d24:	460a      	movle	r2, r1
 8006d26:	462a      	movgt	r2, r5
 8006d28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006d2c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006d30:	bfd8      	it	le
 8006d32:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006d36:	465b      	mov	r3, fp
 8006d38:	4602      	mov	r2, r0
 8006d3a:	4639      	mov	r1, r7
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f7f9 fda9 	bl	8000894 <__aeabi_ddiv>
 8006d42:	b003      	add	sp, #12
 8006d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d48 <_mprec_log10>:
 8006d48:	2817      	cmp	r0, #23
 8006d4a:	b5d0      	push	{r4, r6, r7, lr}
 8006d4c:	4604      	mov	r4, r0
 8006d4e:	dc05      	bgt.n	8006d5c <_mprec_log10+0x14>
 8006d50:	4808      	ldr	r0, [pc, #32]	; (8006d74 <_mprec_log10+0x2c>)
 8006d52:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 8006d56:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	2600      	movs	r6, #0
 8006d60:	4905      	ldr	r1, [pc, #20]	; (8006d78 <_mprec_log10+0x30>)
 8006d62:	4f06      	ldr	r7, [pc, #24]	; (8006d7c <_mprec_log10+0x34>)
 8006d64:	4632      	mov	r2, r6
 8006d66:	463b      	mov	r3, r7
 8006d68:	f7f9 fc6a 	bl	8000640 <__aeabi_dmul>
 8006d6c:	3c01      	subs	r4, #1
 8006d6e:	d1f9      	bne.n	8006d64 <_mprec_log10+0x1c>
 8006d70:	e7f3      	b.n	8006d5a <_mprec_log10+0x12>
 8006d72:	bf00      	nop
 8006d74:	08009d70 	.word	0x08009d70
 8006d78:	3ff00000 	.word	0x3ff00000
 8006d7c:	40240000 	.word	0x40240000

08006d80 <__copybits>:
 8006d80:	3901      	subs	r1, #1
 8006d82:	b570      	push	{r4, r5, r6, lr}
 8006d84:	1149      	asrs	r1, r1, #5
 8006d86:	6914      	ldr	r4, [r2, #16]
 8006d88:	3101      	adds	r1, #1
 8006d8a:	f102 0314 	add.w	r3, r2, #20
 8006d8e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006d92:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006d96:	1f05      	subs	r5, r0, #4
 8006d98:	42a3      	cmp	r3, r4
 8006d9a:	d30c      	bcc.n	8006db6 <__copybits+0x36>
 8006d9c:	1aa3      	subs	r3, r4, r2
 8006d9e:	3b11      	subs	r3, #17
 8006da0:	f023 0303 	bic.w	r3, r3, #3
 8006da4:	3211      	adds	r2, #17
 8006da6:	42a2      	cmp	r2, r4
 8006da8:	bf88      	it	hi
 8006daa:	2300      	movhi	r3, #0
 8006dac:	4418      	add	r0, r3
 8006dae:	2300      	movs	r3, #0
 8006db0:	4288      	cmp	r0, r1
 8006db2:	d305      	bcc.n	8006dc0 <__copybits+0x40>
 8006db4:	bd70      	pop	{r4, r5, r6, pc}
 8006db6:	f853 6b04 	ldr.w	r6, [r3], #4
 8006dba:	f845 6f04 	str.w	r6, [r5, #4]!
 8006dbe:	e7eb      	b.n	8006d98 <__copybits+0x18>
 8006dc0:	f840 3b04 	str.w	r3, [r0], #4
 8006dc4:	e7f4      	b.n	8006db0 <__copybits+0x30>

08006dc6 <__any_on>:
 8006dc6:	f100 0214 	add.w	r2, r0, #20
 8006dca:	6900      	ldr	r0, [r0, #16]
 8006dcc:	114b      	asrs	r3, r1, #5
 8006dce:	4298      	cmp	r0, r3
 8006dd0:	b510      	push	{r4, lr}
 8006dd2:	db11      	blt.n	8006df8 <__any_on+0x32>
 8006dd4:	dd0a      	ble.n	8006dec <__any_on+0x26>
 8006dd6:	f011 011f 	ands.w	r1, r1, #31
 8006dda:	d007      	beq.n	8006dec <__any_on+0x26>
 8006ddc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006de0:	fa24 f001 	lsr.w	r0, r4, r1
 8006de4:	fa00 f101 	lsl.w	r1, r0, r1
 8006de8:	428c      	cmp	r4, r1
 8006dea:	d10b      	bne.n	8006e04 <__any_on+0x3e>
 8006dec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d803      	bhi.n	8006dfc <__any_on+0x36>
 8006df4:	2000      	movs	r0, #0
 8006df6:	bd10      	pop	{r4, pc}
 8006df8:	4603      	mov	r3, r0
 8006dfa:	e7f7      	b.n	8006dec <__any_on+0x26>
 8006dfc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e00:	2900      	cmp	r1, #0
 8006e02:	d0f5      	beq.n	8006df0 <__any_on+0x2a>
 8006e04:	2001      	movs	r0, #1
 8006e06:	e7f6      	b.n	8006df6 <__any_on+0x30>

08006e08 <_calloc_r>:
 8006e08:	b538      	push	{r3, r4, r5, lr}
 8006e0a:	fb02 f501 	mul.w	r5, r2, r1
 8006e0e:	4629      	mov	r1, r5
 8006e10:	f000 f808 	bl	8006e24 <_malloc_r>
 8006e14:	4604      	mov	r4, r0
 8006e16:	b118      	cbz	r0, 8006e20 <_calloc_r+0x18>
 8006e18:	462a      	mov	r2, r5
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	f7fe f846 	bl	8004eac <memset>
 8006e20:	4620      	mov	r0, r4
 8006e22:	bd38      	pop	{r3, r4, r5, pc}

08006e24 <_malloc_r>:
 8006e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e26:	1ccd      	adds	r5, r1, #3
 8006e28:	f025 0503 	bic.w	r5, r5, #3
 8006e2c:	3508      	adds	r5, #8
 8006e2e:	2d0c      	cmp	r5, #12
 8006e30:	bf38      	it	cc
 8006e32:	250c      	movcc	r5, #12
 8006e34:	2d00      	cmp	r5, #0
 8006e36:	4606      	mov	r6, r0
 8006e38:	db01      	blt.n	8006e3e <_malloc_r+0x1a>
 8006e3a:	42a9      	cmp	r1, r5
 8006e3c:	d903      	bls.n	8006e46 <_malloc_r+0x22>
 8006e3e:	230c      	movs	r3, #12
 8006e40:	6033      	str	r3, [r6, #0]
 8006e42:	2000      	movs	r0, #0
 8006e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e46:	f000 ff3b 	bl	8007cc0 <__malloc_lock>
 8006e4a:	4921      	ldr	r1, [pc, #132]	; (8006ed0 <_malloc_r+0xac>)
 8006e4c:	680a      	ldr	r2, [r1, #0]
 8006e4e:	4614      	mov	r4, r2
 8006e50:	b99c      	cbnz	r4, 8006e7a <_malloc_r+0x56>
 8006e52:	4f20      	ldr	r7, [pc, #128]	; (8006ed4 <_malloc_r+0xb0>)
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	b923      	cbnz	r3, 8006e62 <_malloc_r+0x3e>
 8006e58:	4621      	mov	r1, r4
 8006e5a:	4630      	mov	r0, r6
 8006e5c:	f000 f842 	bl	8006ee4 <_sbrk_r>
 8006e60:	6038      	str	r0, [r7, #0]
 8006e62:	4629      	mov	r1, r5
 8006e64:	4630      	mov	r0, r6
 8006e66:	f000 f83d 	bl	8006ee4 <_sbrk_r>
 8006e6a:	1c43      	adds	r3, r0, #1
 8006e6c:	d123      	bne.n	8006eb6 <_malloc_r+0x92>
 8006e6e:	230c      	movs	r3, #12
 8006e70:	4630      	mov	r0, r6
 8006e72:	6033      	str	r3, [r6, #0]
 8006e74:	f000 ff2a 	bl	8007ccc <__malloc_unlock>
 8006e78:	e7e3      	b.n	8006e42 <_malloc_r+0x1e>
 8006e7a:	6823      	ldr	r3, [r4, #0]
 8006e7c:	1b5b      	subs	r3, r3, r5
 8006e7e:	d417      	bmi.n	8006eb0 <_malloc_r+0x8c>
 8006e80:	2b0b      	cmp	r3, #11
 8006e82:	d903      	bls.n	8006e8c <_malloc_r+0x68>
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	441c      	add	r4, r3
 8006e88:	6025      	str	r5, [r4, #0]
 8006e8a:	e004      	b.n	8006e96 <_malloc_r+0x72>
 8006e8c:	6863      	ldr	r3, [r4, #4]
 8006e8e:	42a2      	cmp	r2, r4
 8006e90:	bf0c      	ite	eq
 8006e92:	600b      	streq	r3, [r1, #0]
 8006e94:	6053      	strne	r3, [r2, #4]
 8006e96:	4630      	mov	r0, r6
 8006e98:	f000 ff18 	bl	8007ccc <__malloc_unlock>
 8006e9c:	f104 000b 	add.w	r0, r4, #11
 8006ea0:	1d23      	adds	r3, r4, #4
 8006ea2:	f020 0007 	bic.w	r0, r0, #7
 8006ea6:	1ac2      	subs	r2, r0, r3
 8006ea8:	d0cc      	beq.n	8006e44 <_malloc_r+0x20>
 8006eaa:	1a1b      	subs	r3, r3, r0
 8006eac:	50a3      	str	r3, [r4, r2]
 8006eae:	e7c9      	b.n	8006e44 <_malloc_r+0x20>
 8006eb0:	4622      	mov	r2, r4
 8006eb2:	6864      	ldr	r4, [r4, #4]
 8006eb4:	e7cc      	b.n	8006e50 <_malloc_r+0x2c>
 8006eb6:	1cc4      	adds	r4, r0, #3
 8006eb8:	f024 0403 	bic.w	r4, r4, #3
 8006ebc:	42a0      	cmp	r0, r4
 8006ebe:	d0e3      	beq.n	8006e88 <_malloc_r+0x64>
 8006ec0:	1a21      	subs	r1, r4, r0
 8006ec2:	4630      	mov	r0, r6
 8006ec4:	f000 f80e 	bl	8006ee4 <_sbrk_r>
 8006ec8:	3001      	adds	r0, #1
 8006eca:	d1dd      	bne.n	8006e88 <_malloc_r+0x64>
 8006ecc:	e7cf      	b.n	8006e6e <_malloc_r+0x4a>
 8006ece:	bf00      	nop
 8006ed0:	2000022c 	.word	0x2000022c
 8006ed4:	20000230 	.word	0x20000230

08006ed8 <nan>:
 8006ed8:	2000      	movs	r0, #0
 8006eda:	4901      	ldr	r1, [pc, #4]	; (8006ee0 <nan+0x8>)
 8006edc:	4770      	bx	lr
 8006ede:	bf00      	nop
 8006ee0:	7ff80000 	.word	0x7ff80000

08006ee4 <_sbrk_r>:
 8006ee4:	b538      	push	{r3, r4, r5, lr}
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	4d05      	ldr	r5, [pc, #20]	; (8006f00 <_sbrk_r+0x1c>)
 8006eea:	4604      	mov	r4, r0
 8006eec:	4608      	mov	r0, r1
 8006eee:	602b      	str	r3, [r5, #0]
 8006ef0:	f7fb f86e 	bl	8001fd0 <_sbrk>
 8006ef4:	1c43      	adds	r3, r0, #1
 8006ef6:	d102      	bne.n	8006efe <_sbrk_r+0x1a>
 8006ef8:	682b      	ldr	r3, [r5, #0]
 8006efa:	b103      	cbz	r3, 8006efe <_sbrk_r+0x1a>
 8006efc:	6023      	str	r3, [r4, #0]
 8006efe:	bd38      	pop	{r3, r4, r5, pc}
 8006f00:	200005b4 	.word	0x200005b4

08006f04 <strcpy>:
 8006f04:	4603      	mov	r3, r0
 8006f06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f0a:	f803 2b01 	strb.w	r2, [r3], #1
 8006f0e:	2a00      	cmp	r2, #0
 8006f10:	d1f9      	bne.n	8006f06 <strcpy+0x2>
 8006f12:	4770      	bx	lr

08006f14 <strncmp>:
 8006f14:	b510      	push	{r4, lr}
 8006f16:	b16a      	cbz	r2, 8006f34 <strncmp+0x20>
 8006f18:	3901      	subs	r1, #1
 8006f1a:	1884      	adds	r4, r0, r2
 8006f1c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006f20:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d103      	bne.n	8006f30 <strncmp+0x1c>
 8006f28:	42a0      	cmp	r0, r4
 8006f2a:	d001      	beq.n	8006f30 <strncmp+0x1c>
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1f5      	bne.n	8006f1c <strncmp+0x8>
 8006f30:	1a98      	subs	r0, r3, r2
 8006f32:	bd10      	pop	{r4, pc}
 8006f34:	4610      	mov	r0, r2
 8006f36:	e7fc      	b.n	8006f32 <strncmp+0x1e>

08006f38 <__ascii_wctomb>:
 8006f38:	4603      	mov	r3, r0
 8006f3a:	4608      	mov	r0, r1
 8006f3c:	b141      	cbz	r1, 8006f50 <__ascii_wctomb+0x18>
 8006f3e:	2aff      	cmp	r2, #255	; 0xff
 8006f40:	d904      	bls.n	8006f4c <__ascii_wctomb+0x14>
 8006f42:	228a      	movs	r2, #138	; 0x8a
 8006f44:	f04f 30ff 	mov.w	r0, #4294967295
 8006f48:	601a      	str	r2, [r3, #0]
 8006f4a:	4770      	bx	lr
 8006f4c:	2001      	movs	r0, #1
 8006f4e:	700a      	strb	r2, [r1, #0]
 8006f50:	4770      	bx	lr
	...

08006f54 <__assert_func>:
 8006f54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f56:	4614      	mov	r4, r2
 8006f58:	461a      	mov	r2, r3
 8006f5a:	4b09      	ldr	r3, [pc, #36]	; (8006f80 <__assert_func+0x2c>)
 8006f5c:	4605      	mov	r5, r0
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	68d8      	ldr	r0, [r3, #12]
 8006f62:	b14c      	cbz	r4, 8006f78 <__assert_func+0x24>
 8006f64:	4b07      	ldr	r3, [pc, #28]	; (8006f84 <__assert_func+0x30>)
 8006f66:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f6a:	9100      	str	r1, [sp, #0]
 8006f6c:	462b      	mov	r3, r5
 8006f6e:	4906      	ldr	r1, [pc, #24]	; (8006f88 <__assert_func+0x34>)
 8006f70:	f000 fe8c 	bl	8007c8c <fiprintf>
 8006f74:	f001 faaa 	bl	80084cc <abort>
 8006f78:	4b04      	ldr	r3, [pc, #16]	; (8006f8c <__assert_func+0x38>)
 8006f7a:	461c      	mov	r4, r3
 8006f7c:	e7f3      	b.n	8006f66 <__assert_func+0x12>
 8006f7e:	bf00      	nop
 8006f80:	20000024 	.word	0x20000024
 8006f84:	08009e44 	.word	0x08009e44
 8006f88:	08009e51 	.word	0x08009e51
 8006f8c:	08009e7f 	.word	0x08009e7f

08006f90 <quorem>:
 8006f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f94:	6903      	ldr	r3, [r0, #16]
 8006f96:	690c      	ldr	r4, [r1, #16]
 8006f98:	4607      	mov	r7, r0
 8006f9a:	42a3      	cmp	r3, r4
 8006f9c:	f2c0 8083 	blt.w	80070a6 <quorem+0x116>
 8006fa0:	3c01      	subs	r4, #1
 8006fa2:	f100 0514 	add.w	r5, r0, #20
 8006fa6:	f101 0814 	add.w	r8, r1, #20
 8006faa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fae:	9301      	str	r3, [sp, #4]
 8006fb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fc0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006fc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fc8:	d332      	bcc.n	8007030 <quorem+0xa0>
 8006fca:	f04f 0e00 	mov.w	lr, #0
 8006fce:	4640      	mov	r0, r8
 8006fd0:	46ac      	mov	ip, r5
 8006fd2:	46f2      	mov	sl, lr
 8006fd4:	f850 2b04 	ldr.w	r2, [r0], #4
 8006fd8:	b293      	uxth	r3, r2
 8006fda:	fb06 e303 	mla	r3, r6, r3, lr
 8006fde:	0c12      	lsrs	r2, r2, #16
 8006fe0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006fe4:	fb06 e202 	mla	r2, r6, r2, lr
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	ebaa 0303 	sub.w	r3, sl, r3
 8006fee:	f8dc a000 	ldr.w	sl, [ip]
 8006ff2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ff6:	fa1f fa8a 	uxth.w	sl, sl
 8006ffa:	4453      	add	r3, sl
 8006ffc:	fa1f fa82 	uxth.w	sl, r2
 8007000:	f8dc 2000 	ldr.w	r2, [ip]
 8007004:	4581      	cmp	r9, r0
 8007006:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800700a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800700e:	b29b      	uxth	r3, r3
 8007010:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007014:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007018:	f84c 3b04 	str.w	r3, [ip], #4
 800701c:	d2da      	bcs.n	8006fd4 <quorem+0x44>
 800701e:	f855 300b 	ldr.w	r3, [r5, fp]
 8007022:	b92b      	cbnz	r3, 8007030 <quorem+0xa0>
 8007024:	9b01      	ldr	r3, [sp, #4]
 8007026:	3b04      	subs	r3, #4
 8007028:	429d      	cmp	r5, r3
 800702a:	461a      	mov	r2, r3
 800702c:	d32f      	bcc.n	800708e <quorem+0xfe>
 800702e:	613c      	str	r4, [r7, #16]
 8007030:	4638      	mov	r0, r7
 8007032:	f7ff fcd9 	bl	80069e8 <__mcmp>
 8007036:	2800      	cmp	r0, #0
 8007038:	db25      	blt.n	8007086 <quorem+0xf6>
 800703a:	4628      	mov	r0, r5
 800703c:	f04f 0c00 	mov.w	ip, #0
 8007040:	3601      	adds	r6, #1
 8007042:	f858 1b04 	ldr.w	r1, [r8], #4
 8007046:	f8d0 e000 	ldr.w	lr, [r0]
 800704a:	b28b      	uxth	r3, r1
 800704c:	ebac 0303 	sub.w	r3, ip, r3
 8007050:	fa1f f28e 	uxth.w	r2, lr
 8007054:	4413      	add	r3, r2
 8007056:	0c0a      	lsrs	r2, r1, #16
 8007058:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800705c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007060:	b29b      	uxth	r3, r3
 8007062:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007066:	45c1      	cmp	r9, r8
 8007068:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800706c:	f840 3b04 	str.w	r3, [r0], #4
 8007070:	d2e7      	bcs.n	8007042 <quorem+0xb2>
 8007072:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007076:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800707a:	b922      	cbnz	r2, 8007086 <quorem+0xf6>
 800707c:	3b04      	subs	r3, #4
 800707e:	429d      	cmp	r5, r3
 8007080:	461a      	mov	r2, r3
 8007082:	d30a      	bcc.n	800709a <quorem+0x10a>
 8007084:	613c      	str	r4, [r7, #16]
 8007086:	4630      	mov	r0, r6
 8007088:	b003      	add	sp, #12
 800708a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708e:	6812      	ldr	r2, [r2, #0]
 8007090:	3b04      	subs	r3, #4
 8007092:	2a00      	cmp	r2, #0
 8007094:	d1cb      	bne.n	800702e <quorem+0x9e>
 8007096:	3c01      	subs	r4, #1
 8007098:	e7c6      	b.n	8007028 <quorem+0x98>
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	3b04      	subs	r3, #4
 800709e:	2a00      	cmp	r2, #0
 80070a0:	d1f0      	bne.n	8007084 <quorem+0xf4>
 80070a2:	3c01      	subs	r4, #1
 80070a4:	e7eb      	b.n	800707e <quorem+0xee>
 80070a6:	2000      	movs	r0, #0
 80070a8:	e7ee      	b.n	8007088 <quorem+0xf8>
 80070aa:	0000      	movs	r0, r0
 80070ac:	0000      	movs	r0, r0
	...

080070b0 <_dtoa_r>:
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	4616      	mov	r6, r2
 80070b6:	461f      	mov	r7, r3
 80070b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80070ba:	b099      	sub	sp, #100	; 0x64
 80070bc:	4605      	mov	r5, r0
 80070be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80070c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80070c6:	b974      	cbnz	r4, 80070e6 <_dtoa_r+0x36>
 80070c8:	2010      	movs	r0, #16
 80070ca:	f000 fdf1 	bl	8007cb0 <malloc>
 80070ce:	4602      	mov	r2, r0
 80070d0:	6268      	str	r0, [r5, #36]	; 0x24
 80070d2:	b920      	cbnz	r0, 80070de <_dtoa_r+0x2e>
 80070d4:	21ea      	movs	r1, #234	; 0xea
 80070d6:	4bae      	ldr	r3, [pc, #696]	; (8007390 <_dtoa_r+0x2e0>)
 80070d8:	48ae      	ldr	r0, [pc, #696]	; (8007394 <_dtoa_r+0x2e4>)
 80070da:	f7ff ff3b 	bl	8006f54 <__assert_func>
 80070de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070e2:	6004      	str	r4, [r0, #0]
 80070e4:	60c4      	str	r4, [r0, #12]
 80070e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80070e8:	6819      	ldr	r1, [r3, #0]
 80070ea:	b151      	cbz	r1, 8007102 <_dtoa_r+0x52>
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	2301      	movs	r3, #1
 80070f0:	4093      	lsls	r3, r2
 80070f2:	604a      	str	r2, [r1, #4]
 80070f4:	608b      	str	r3, [r1, #8]
 80070f6:	4628      	mov	r0, r5
 80070f8:	f7ff f9f2 	bl	80064e0 <_Bfree>
 80070fc:	2200      	movs	r2, #0
 80070fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007100:	601a      	str	r2, [r3, #0]
 8007102:	1e3b      	subs	r3, r7, #0
 8007104:	bfaf      	iteee	ge
 8007106:	2300      	movge	r3, #0
 8007108:	2201      	movlt	r2, #1
 800710a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800710e:	9305      	strlt	r3, [sp, #20]
 8007110:	bfa8      	it	ge
 8007112:	f8c8 3000 	strge.w	r3, [r8]
 8007116:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800711a:	4b9f      	ldr	r3, [pc, #636]	; (8007398 <_dtoa_r+0x2e8>)
 800711c:	bfb8      	it	lt
 800711e:	f8c8 2000 	strlt.w	r2, [r8]
 8007122:	ea33 0309 	bics.w	r3, r3, r9
 8007126:	d119      	bne.n	800715c <_dtoa_r+0xac>
 8007128:	f242 730f 	movw	r3, #9999	; 0x270f
 800712c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800712e:	6013      	str	r3, [r2, #0]
 8007130:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007134:	4333      	orrs	r3, r6
 8007136:	f000 8580 	beq.w	8007c3a <_dtoa_r+0xb8a>
 800713a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800713c:	b953      	cbnz	r3, 8007154 <_dtoa_r+0xa4>
 800713e:	4b97      	ldr	r3, [pc, #604]	; (800739c <_dtoa_r+0x2ec>)
 8007140:	e022      	b.n	8007188 <_dtoa_r+0xd8>
 8007142:	4b97      	ldr	r3, [pc, #604]	; (80073a0 <_dtoa_r+0x2f0>)
 8007144:	9308      	str	r3, [sp, #32]
 8007146:	3308      	adds	r3, #8
 8007148:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800714a:	6013      	str	r3, [r2, #0]
 800714c:	9808      	ldr	r0, [sp, #32]
 800714e:	b019      	add	sp, #100	; 0x64
 8007150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007154:	4b91      	ldr	r3, [pc, #580]	; (800739c <_dtoa_r+0x2ec>)
 8007156:	9308      	str	r3, [sp, #32]
 8007158:	3303      	adds	r3, #3
 800715a:	e7f5      	b.n	8007148 <_dtoa_r+0x98>
 800715c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007160:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007164:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007168:	2200      	movs	r2, #0
 800716a:	2300      	movs	r3, #0
 800716c:	f7f9 fcd0 	bl	8000b10 <__aeabi_dcmpeq>
 8007170:	4680      	mov	r8, r0
 8007172:	b158      	cbz	r0, 800718c <_dtoa_r+0xdc>
 8007174:	2301      	movs	r3, #1
 8007176:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007178:	6013      	str	r3, [r2, #0]
 800717a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 8559 	beq.w	8007c34 <_dtoa_r+0xb84>
 8007182:	4888      	ldr	r0, [pc, #544]	; (80073a4 <_dtoa_r+0x2f4>)
 8007184:	6018      	str	r0, [r3, #0]
 8007186:	1e43      	subs	r3, r0, #1
 8007188:	9308      	str	r3, [sp, #32]
 800718a:	e7df      	b.n	800714c <_dtoa_r+0x9c>
 800718c:	ab16      	add	r3, sp, #88	; 0x58
 800718e:	9301      	str	r3, [sp, #4]
 8007190:	ab17      	add	r3, sp, #92	; 0x5c
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	4628      	mov	r0, r5
 8007196:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800719a:	f7ff fd4b 	bl	8006c34 <__d2b>
 800719e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80071a2:	4682      	mov	sl, r0
 80071a4:	2c00      	cmp	r4, #0
 80071a6:	d07e      	beq.n	80072a6 <_dtoa_r+0x1f6>
 80071a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071ae:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80071b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80071ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80071be:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80071c2:	2200      	movs	r2, #0
 80071c4:	4b78      	ldr	r3, [pc, #480]	; (80073a8 <_dtoa_r+0x2f8>)
 80071c6:	f7f9 f883 	bl	80002d0 <__aeabi_dsub>
 80071ca:	a36b      	add	r3, pc, #428	; (adr r3, 8007378 <_dtoa_r+0x2c8>)
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f7f9 fa36 	bl	8000640 <__aeabi_dmul>
 80071d4:	a36a      	add	r3, pc, #424	; (adr r3, 8007380 <_dtoa_r+0x2d0>)
 80071d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071da:	f7f9 f87b 	bl	80002d4 <__adddf3>
 80071de:	4606      	mov	r6, r0
 80071e0:	4620      	mov	r0, r4
 80071e2:	460f      	mov	r7, r1
 80071e4:	f7f9 f9c2 	bl	800056c <__aeabi_i2d>
 80071e8:	a367      	add	r3, pc, #412	; (adr r3, 8007388 <_dtoa_r+0x2d8>)
 80071ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ee:	f7f9 fa27 	bl	8000640 <__aeabi_dmul>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	4630      	mov	r0, r6
 80071f8:	4639      	mov	r1, r7
 80071fa:	f7f9 f86b 	bl	80002d4 <__adddf3>
 80071fe:	4606      	mov	r6, r0
 8007200:	460f      	mov	r7, r1
 8007202:	f7f9 fcb7 	bl	8000b74 <__aeabi_d2iz>
 8007206:	2200      	movs	r2, #0
 8007208:	4681      	mov	r9, r0
 800720a:	2300      	movs	r3, #0
 800720c:	4630      	mov	r0, r6
 800720e:	4639      	mov	r1, r7
 8007210:	f7f9 fc88 	bl	8000b24 <__aeabi_dcmplt>
 8007214:	b148      	cbz	r0, 800722a <_dtoa_r+0x17a>
 8007216:	4648      	mov	r0, r9
 8007218:	f7f9 f9a8 	bl	800056c <__aeabi_i2d>
 800721c:	4632      	mov	r2, r6
 800721e:	463b      	mov	r3, r7
 8007220:	f7f9 fc76 	bl	8000b10 <__aeabi_dcmpeq>
 8007224:	b908      	cbnz	r0, 800722a <_dtoa_r+0x17a>
 8007226:	f109 39ff 	add.w	r9, r9, #4294967295
 800722a:	f1b9 0f16 	cmp.w	r9, #22
 800722e:	d857      	bhi.n	80072e0 <_dtoa_r+0x230>
 8007230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007234:	4b5d      	ldr	r3, [pc, #372]	; (80073ac <_dtoa_r+0x2fc>)
 8007236:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800723a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723e:	f7f9 fc71 	bl	8000b24 <__aeabi_dcmplt>
 8007242:	2800      	cmp	r0, #0
 8007244:	d04e      	beq.n	80072e4 <_dtoa_r+0x234>
 8007246:	2300      	movs	r3, #0
 8007248:	f109 39ff 	add.w	r9, r9, #4294967295
 800724c:	930f      	str	r3, [sp, #60]	; 0x3c
 800724e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007250:	1b1c      	subs	r4, r3, r4
 8007252:	1e63      	subs	r3, r4, #1
 8007254:	9309      	str	r3, [sp, #36]	; 0x24
 8007256:	bf49      	itett	mi
 8007258:	f1c4 0301 	rsbmi	r3, r4, #1
 800725c:	2300      	movpl	r3, #0
 800725e:	9306      	strmi	r3, [sp, #24]
 8007260:	2300      	movmi	r3, #0
 8007262:	bf54      	ite	pl
 8007264:	9306      	strpl	r3, [sp, #24]
 8007266:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007268:	f1b9 0f00 	cmp.w	r9, #0
 800726c:	db3c      	blt.n	80072e8 <_dtoa_r+0x238>
 800726e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007270:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007274:	444b      	add	r3, r9
 8007276:	9309      	str	r3, [sp, #36]	; 0x24
 8007278:	2300      	movs	r3, #0
 800727a:	930a      	str	r3, [sp, #40]	; 0x28
 800727c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800727e:	2b09      	cmp	r3, #9
 8007280:	d86c      	bhi.n	800735c <_dtoa_r+0x2ac>
 8007282:	2b05      	cmp	r3, #5
 8007284:	bfc4      	itt	gt
 8007286:	3b04      	subgt	r3, #4
 8007288:	9322      	strgt	r3, [sp, #136]	; 0x88
 800728a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800728c:	bfc8      	it	gt
 800728e:	2400      	movgt	r4, #0
 8007290:	f1a3 0302 	sub.w	r3, r3, #2
 8007294:	bfd8      	it	le
 8007296:	2401      	movle	r4, #1
 8007298:	2b03      	cmp	r3, #3
 800729a:	f200 808b 	bhi.w	80073b4 <_dtoa_r+0x304>
 800729e:	e8df f003 	tbb	[pc, r3]
 80072a2:	4f2d      	.short	0x4f2d
 80072a4:	5b4d      	.short	0x5b4d
 80072a6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80072aa:	441c      	add	r4, r3
 80072ac:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80072b0:	2b20      	cmp	r3, #32
 80072b2:	bfc3      	ittte	gt
 80072b4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80072b8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80072bc:	fa09 f303 	lslgt.w	r3, r9, r3
 80072c0:	f1c3 0320 	rsble	r3, r3, #32
 80072c4:	bfc6      	itte	gt
 80072c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80072ca:	4318      	orrgt	r0, r3
 80072cc:	fa06 f003 	lslle.w	r0, r6, r3
 80072d0:	f7f9 f93c 	bl	800054c <__aeabi_ui2d>
 80072d4:	2301      	movs	r3, #1
 80072d6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80072da:	3c01      	subs	r4, #1
 80072dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80072de:	e770      	b.n	80071c2 <_dtoa_r+0x112>
 80072e0:	2301      	movs	r3, #1
 80072e2:	e7b3      	b.n	800724c <_dtoa_r+0x19c>
 80072e4:	900f      	str	r0, [sp, #60]	; 0x3c
 80072e6:	e7b2      	b.n	800724e <_dtoa_r+0x19e>
 80072e8:	9b06      	ldr	r3, [sp, #24]
 80072ea:	eba3 0309 	sub.w	r3, r3, r9
 80072ee:	9306      	str	r3, [sp, #24]
 80072f0:	f1c9 0300 	rsb	r3, r9, #0
 80072f4:	930a      	str	r3, [sp, #40]	; 0x28
 80072f6:	2300      	movs	r3, #0
 80072f8:	930e      	str	r3, [sp, #56]	; 0x38
 80072fa:	e7bf      	b.n	800727c <_dtoa_r+0x1cc>
 80072fc:	2300      	movs	r3, #0
 80072fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007300:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007302:	2b00      	cmp	r3, #0
 8007304:	dc59      	bgt.n	80073ba <_dtoa_r+0x30a>
 8007306:	f04f 0b01 	mov.w	fp, #1
 800730a:	465b      	mov	r3, fp
 800730c:	f8cd b008 	str.w	fp, [sp, #8]
 8007310:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8007314:	2200      	movs	r2, #0
 8007316:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007318:	6042      	str	r2, [r0, #4]
 800731a:	2204      	movs	r2, #4
 800731c:	f102 0614 	add.w	r6, r2, #20
 8007320:	429e      	cmp	r6, r3
 8007322:	6841      	ldr	r1, [r0, #4]
 8007324:	d94f      	bls.n	80073c6 <_dtoa_r+0x316>
 8007326:	4628      	mov	r0, r5
 8007328:	f7ff f89a 	bl	8006460 <_Balloc>
 800732c:	9008      	str	r0, [sp, #32]
 800732e:	2800      	cmp	r0, #0
 8007330:	d14d      	bne.n	80073ce <_dtoa_r+0x31e>
 8007332:	4602      	mov	r2, r0
 8007334:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007338:	4b1d      	ldr	r3, [pc, #116]	; (80073b0 <_dtoa_r+0x300>)
 800733a:	e6cd      	b.n	80070d8 <_dtoa_r+0x28>
 800733c:	2301      	movs	r3, #1
 800733e:	e7de      	b.n	80072fe <_dtoa_r+0x24e>
 8007340:	2300      	movs	r3, #0
 8007342:	930b      	str	r3, [sp, #44]	; 0x2c
 8007344:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007346:	eb09 0b03 	add.w	fp, r9, r3
 800734a:	f10b 0301 	add.w	r3, fp, #1
 800734e:	2b01      	cmp	r3, #1
 8007350:	9302      	str	r3, [sp, #8]
 8007352:	bfb8      	it	lt
 8007354:	2301      	movlt	r3, #1
 8007356:	e7dd      	b.n	8007314 <_dtoa_r+0x264>
 8007358:	2301      	movs	r3, #1
 800735a:	e7f2      	b.n	8007342 <_dtoa_r+0x292>
 800735c:	2401      	movs	r4, #1
 800735e:	2300      	movs	r3, #0
 8007360:	940b      	str	r4, [sp, #44]	; 0x2c
 8007362:	9322      	str	r3, [sp, #136]	; 0x88
 8007364:	f04f 3bff 	mov.w	fp, #4294967295
 8007368:	2200      	movs	r2, #0
 800736a:	2312      	movs	r3, #18
 800736c:	f8cd b008 	str.w	fp, [sp, #8]
 8007370:	9223      	str	r2, [sp, #140]	; 0x8c
 8007372:	e7cf      	b.n	8007314 <_dtoa_r+0x264>
 8007374:	f3af 8000 	nop.w
 8007378:	636f4361 	.word	0x636f4361
 800737c:	3fd287a7 	.word	0x3fd287a7
 8007380:	8b60c8b3 	.word	0x8b60c8b3
 8007384:	3fc68a28 	.word	0x3fc68a28
 8007388:	509f79fb 	.word	0x509f79fb
 800738c:	3fd34413 	.word	0x3fd34413
 8007390:	08009cd0 	.word	0x08009cd0
 8007394:	08009f90 	.word	0x08009f90
 8007398:	7ff00000 	.word	0x7ff00000
 800739c:	08009f8a 	.word	0x08009f8a
 80073a0:	08009f81 	.word	0x08009f81
 80073a4:	08009f8f 	.word	0x08009f8f
 80073a8:	3ff80000 	.word	0x3ff80000
 80073ac:	08009d70 	.word	0x08009d70
 80073b0:	08009c40 	.word	0x08009c40
 80073b4:	2301      	movs	r3, #1
 80073b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80073b8:	e7d4      	b.n	8007364 <_dtoa_r+0x2b4>
 80073ba:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80073be:	465b      	mov	r3, fp
 80073c0:	f8cd b008 	str.w	fp, [sp, #8]
 80073c4:	e7a6      	b.n	8007314 <_dtoa_r+0x264>
 80073c6:	3101      	adds	r1, #1
 80073c8:	6041      	str	r1, [r0, #4]
 80073ca:	0052      	lsls	r2, r2, #1
 80073cc:	e7a6      	b.n	800731c <_dtoa_r+0x26c>
 80073ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80073d0:	9a08      	ldr	r2, [sp, #32]
 80073d2:	601a      	str	r2, [r3, #0]
 80073d4:	9b02      	ldr	r3, [sp, #8]
 80073d6:	2b0e      	cmp	r3, #14
 80073d8:	f200 80a8 	bhi.w	800752c <_dtoa_r+0x47c>
 80073dc:	2c00      	cmp	r4, #0
 80073de:	f000 80a5 	beq.w	800752c <_dtoa_r+0x47c>
 80073e2:	f1b9 0f00 	cmp.w	r9, #0
 80073e6:	dd34      	ble.n	8007452 <_dtoa_r+0x3a2>
 80073e8:	4a9a      	ldr	r2, [pc, #616]	; (8007654 <_dtoa_r+0x5a4>)
 80073ea:	f009 030f 	and.w	r3, r9, #15
 80073ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80073f2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80073f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80073fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80073fe:	ea4f 1429 	mov.w	r4, r9, asr #4
 8007402:	d016      	beq.n	8007432 <_dtoa_r+0x382>
 8007404:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007408:	4b93      	ldr	r3, [pc, #588]	; (8007658 <_dtoa_r+0x5a8>)
 800740a:	2703      	movs	r7, #3
 800740c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007410:	f7f9 fa40 	bl	8000894 <__aeabi_ddiv>
 8007414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007418:	f004 040f 	and.w	r4, r4, #15
 800741c:	4e8e      	ldr	r6, [pc, #568]	; (8007658 <_dtoa_r+0x5a8>)
 800741e:	b954      	cbnz	r4, 8007436 <_dtoa_r+0x386>
 8007420:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007424:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007428:	f7f9 fa34 	bl	8000894 <__aeabi_ddiv>
 800742c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007430:	e029      	b.n	8007486 <_dtoa_r+0x3d6>
 8007432:	2702      	movs	r7, #2
 8007434:	e7f2      	b.n	800741c <_dtoa_r+0x36c>
 8007436:	07e1      	lsls	r1, r4, #31
 8007438:	d508      	bpl.n	800744c <_dtoa_r+0x39c>
 800743a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800743e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007442:	f7f9 f8fd 	bl	8000640 <__aeabi_dmul>
 8007446:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800744a:	3701      	adds	r7, #1
 800744c:	1064      	asrs	r4, r4, #1
 800744e:	3608      	adds	r6, #8
 8007450:	e7e5      	b.n	800741e <_dtoa_r+0x36e>
 8007452:	f000 80a5 	beq.w	80075a0 <_dtoa_r+0x4f0>
 8007456:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800745a:	f1c9 0400 	rsb	r4, r9, #0
 800745e:	4b7d      	ldr	r3, [pc, #500]	; (8007654 <_dtoa_r+0x5a4>)
 8007460:	f004 020f 	and.w	r2, r4, #15
 8007464:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746c:	f7f9 f8e8 	bl	8000640 <__aeabi_dmul>
 8007470:	2702      	movs	r7, #2
 8007472:	2300      	movs	r3, #0
 8007474:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007478:	4e77      	ldr	r6, [pc, #476]	; (8007658 <_dtoa_r+0x5a8>)
 800747a:	1124      	asrs	r4, r4, #4
 800747c:	2c00      	cmp	r4, #0
 800747e:	f040 8084 	bne.w	800758a <_dtoa_r+0x4da>
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1d2      	bne.n	800742c <_dtoa_r+0x37c>
 8007486:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 808b 	beq.w	80075a4 <_dtoa_r+0x4f4>
 800748e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007492:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007496:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800749a:	2200      	movs	r2, #0
 800749c:	4b6f      	ldr	r3, [pc, #444]	; (800765c <_dtoa_r+0x5ac>)
 800749e:	f7f9 fb41 	bl	8000b24 <__aeabi_dcmplt>
 80074a2:	2800      	cmp	r0, #0
 80074a4:	d07e      	beq.n	80075a4 <_dtoa_r+0x4f4>
 80074a6:	9b02      	ldr	r3, [sp, #8]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d07b      	beq.n	80075a4 <_dtoa_r+0x4f4>
 80074ac:	f1bb 0f00 	cmp.w	fp, #0
 80074b0:	dd38      	ble.n	8007524 <_dtoa_r+0x474>
 80074b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074b6:	2200      	movs	r2, #0
 80074b8:	4b69      	ldr	r3, [pc, #420]	; (8007660 <_dtoa_r+0x5b0>)
 80074ba:	f7f9 f8c1 	bl	8000640 <__aeabi_dmul>
 80074be:	465c      	mov	r4, fp
 80074c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074c4:	f109 38ff 	add.w	r8, r9, #4294967295
 80074c8:	3701      	adds	r7, #1
 80074ca:	4638      	mov	r0, r7
 80074cc:	f7f9 f84e 	bl	800056c <__aeabi_i2d>
 80074d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074d4:	f7f9 f8b4 	bl	8000640 <__aeabi_dmul>
 80074d8:	2200      	movs	r2, #0
 80074da:	4b62      	ldr	r3, [pc, #392]	; (8007664 <_dtoa_r+0x5b4>)
 80074dc:	f7f8 fefa 	bl	80002d4 <__adddf3>
 80074e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80074e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074e8:	9611      	str	r6, [sp, #68]	; 0x44
 80074ea:	2c00      	cmp	r4, #0
 80074ec:	d15d      	bne.n	80075aa <_dtoa_r+0x4fa>
 80074ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074f2:	2200      	movs	r2, #0
 80074f4:	4b5c      	ldr	r3, [pc, #368]	; (8007668 <_dtoa_r+0x5b8>)
 80074f6:	f7f8 feeb 	bl	80002d0 <__aeabi_dsub>
 80074fa:	4602      	mov	r2, r0
 80074fc:	460b      	mov	r3, r1
 80074fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007502:	4633      	mov	r3, r6
 8007504:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007506:	f7f9 fb2b 	bl	8000b60 <__aeabi_dcmpgt>
 800750a:	2800      	cmp	r0, #0
 800750c:	f040 829e 	bne.w	8007a4c <_dtoa_r+0x99c>
 8007510:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007514:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007516:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800751a:	f7f9 fb03 	bl	8000b24 <__aeabi_dcmplt>
 800751e:	2800      	cmp	r0, #0
 8007520:	f040 8292 	bne.w	8007a48 <_dtoa_r+0x998>
 8007524:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007528:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800752c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800752e:	2b00      	cmp	r3, #0
 8007530:	f2c0 8153 	blt.w	80077da <_dtoa_r+0x72a>
 8007534:	f1b9 0f0e 	cmp.w	r9, #14
 8007538:	f300 814f 	bgt.w	80077da <_dtoa_r+0x72a>
 800753c:	4b45      	ldr	r3, [pc, #276]	; (8007654 <_dtoa_r+0x5a4>)
 800753e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007542:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007546:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800754a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800754c:	2b00      	cmp	r3, #0
 800754e:	f280 80db 	bge.w	8007708 <_dtoa_r+0x658>
 8007552:	9b02      	ldr	r3, [sp, #8]
 8007554:	2b00      	cmp	r3, #0
 8007556:	f300 80d7 	bgt.w	8007708 <_dtoa_r+0x658>
 800755a:	f040 8274 	bne.w	8007a46 <_dtoa_r+0x996>
 800755e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007562:	2200      	movs	r2, #0
 8007564:	4b40      	ldr	r3, [pc, #256]	; (8007668 <_dtoa_r+0x5b8>)
 8007566:	f7f9 f86b 	bl	8000640 <__aeabi_dmul>
 800756a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800756e:	f7f9 faed 	bl	8000b4c <__aeabi_dcmpge>
 8007572:	9c02      	ldr	r4, [sp, #8]
 8007574:	4626      	mov	r6, r4
 8007576:	2800      	cmp	r0, #0
 8007578:	f040 824a 	bne.w	8007a10 <_dtoa_r+0x960>
 800757c:	2331      	movs	r3, #49	; 0x31
 800757e:	9f08      	ldr	r7, [sp, #32]
 8007580:	f109 0901 	add.w	r9, r9, #1
 8007584:	f807 3b01 	strb.w	r3, [r7], #1
 8007588:	e246      	b.n	8007a18 <_dtoa_r+0x968>
 800758a:	07e2      	lsls	r2, r4, #31
 800758c:	d505      	bpl.n	800759a <_dtoa_r+0x4ea>
 800758e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007592:	f7f9 f855 	bl	8000640 <__aeabi_dmul>
 8007596:	2301      	movs	r3, #1
 8007598:	3701      	adds	r7, #1
 800759a:	1064      	asrs	r4, r4, #1
 800759c:	3608      	adds	r6, #8
 800759e:	e76d      	b.n	800747c <_dtoa_r+0x3cc>
 80075a0:	2702      	movs	r7, #2
 80075a2:	e770      	b.n	8007486 <_dtoa_r+0x3d6>
 80075a4:	46c8      	mov	r8, r9
 80075a6:	9c02      	ldr	r4, [sp, #8]
 80075a8:	e78f      	b.n	80074ca <_dtoa_r+0x41a>
 80075aa:	9908      	ldr	r1, [sp, #32]
 80075ac:	4b29      	ldr	r3, [pc, #164]	; (8007654 <_dtoa_r+0x5a4>)
 80075ae:	4421      	add	r1, r4
 80075b0:	9112      	str	r1, [sp, #72]	; 0x48
 80075b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075b8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80075bc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075c0:	2900      	cmp	r1, #0
 80075c2:	d055      	beq.n	8007670 <_dtoa_r+0x5c0>
 80075c4:	2000      	movs	r0, #0
 80075c6:	4929      	ldr	r1, [pc, #164]	; (800766c <_dtoa_r+0x5bc>)
 80075c8:	f7f9 f964 	bl	8000894 <__aeabi_ddiv>
 80075cc:	463b      	mov	r3, r7
 80075ce:	4632      	mov	r2, r6
 80075d0:	f7f8 fe7e 	bl	80002d0 <__aeabi_dsub>
 80075d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80075d8:	9f08      	ldr	r7, [sp, #32]
 80075da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075de:	f7f9 fac9 	bl	8000b74 <__aeabi_d2iz>
 80075e2:	4604      	mov	r4, r0
 80075e4:	f7f8 ffc2 	bl	800056c <__aeabi_i2d>
 80075e8:	4602      	mov	r2, r0
 80075ea:	460b      	mov	r3, r1
 80075ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075f0:	f7f8 fe6e 	bl	80002d0 <__aeabi_dsub>
 80075f4:	4602      	mov	r2, r0
 80075f6:	460b      	mov	r3, r1
 80075f8:	3430      	adds	r4, #48	; 0x30
 80075fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80075fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007602:	f807 4b01 	strb.w	r4, [r7], #1
 8007606:	f7f9 fa8d 	bl	8000b24 <__aeabi_dcmplt>
 800760a:	2800      	cmp	r0, #0
 800760c:	d174      	bne.n	80076f8 <_dtoa_r+0x648>
 800760e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007612:	2000      	movs	r0, #0
 8007614:	4911      	ldr	r1, [pc, #68]	; (800765c <_dtoa_r+0x5ac>)
 8007616:	f7f8 fe5b 	bl	80002d0 <__aeabi_dsub>
 800761a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800761e:	f7f9 fa81 	bl	8000b24 <__aeabi_dcmplt>
 8007622:	2800      	cmp	r0, #0
 8007624:	f040 80b6 	bne.w	8007794 <_dtoa_r+0x6e4>
 8007628:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800762a:	429f      	cmp	r7, r3
 800762c:	f43f af7a 	beq.w	8007524 <_dtoa_r+0x474>
 8007630:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007634:	2200      	movs	r2, #0
 8007636:	4b0a      	ldr	r3, [pc, #40]	; (8007660 <_dtoa_r+0x5b0>)
 8007638:	f7f9 f802 	bl	8000640 <__aeabi_dmul>
 800763c:	2200      	movs	r2, #0
 800763e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007646:	4b06      	ldr	r3, [pc, #24]	; (8007660 <_dtoa_r+0x5b0>)
 8007648:	f7f8 fffa 	bl	8000640 <__aeabi_dmul>
 800764c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007650:	e7c3      	b.n	80075da <_dtoa_r+0x52a>
 8007652:	bf00      	nop
 8007654:	08009d70 	.word	0x08009d70
 8007658:	08009d48 	.word	0x08009d48
 800765c:	3ff00000 	.word	0x3ff00000
 8007660:	40240000 	.word	0x40240000
 8007664:	401c0000 	.word	0x401c0000
 8007668:	40140000 	.word	0x40140000
 800766c:	3fe00000 	.word	0x3fe00000
 8007670:	4630      	mov	r0, r6
 8007672:	4639      	mov	r1, r7
 8007674:	f7f8 ffe4 	bl	8000640 <__aeabi_dmul>
 8007678:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800767a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800767e:	9c08      	ldr	r4, [sp, #32]
 8007680:	9314      	str	r3, [sp, #80]	; 0x50
 8007682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007686:	f7f9 fa75 	bl	8000b74 <__aeabi_d2iz>
 800768a:	9015      	str	r0, [sp, #84]	; 0x54
 800768c:	f7f8 ff6e 	bl	800056c <__aeabi_i2d>
 8007690:	4602      	mov	r2, r0
 8007692:	460b      	mov	r3, r1
 8007694:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007698:	f7f8 fe1a 	bl	80002d0 <__aeabi_dsub>
 800769c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800769e:	4606      	mov	r6, r0
 80076a0:	3330      	adds	r3, #48	; 0x30
 80076a2:	f804 3b01 	strb.w	r3, [r4], #1
 80076a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076a8:	460f      	mov	r7, r1
 80076aa:	429c      	cmp	r4, r3
 80076ac:	f04f 0200 	mov.w	r2, #0
 80076b0:	d124      	bne.n	80076fc <_dtoa_r+0x64c>
 80076b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80076b6:	4bb3      	ldr	r3, [pc, #716]	; (8007984 <_dtoa_r+0x8d4>)
 80076b8:	f7f8 fe0c 	bl	80002d4 <__adddf3>
 80076bc:	4602      	mov	r2, r0
 80076be:	460b      	mov	r3, r1
 80076c0:	4630      	mov	r0, r6
 80076c2:	4639      	mov	r1, r7
 80076c4:	f7f9 fa4c 	bl	8000b60 <__aeabi_dcmpgt>
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d162      	bne.n	8007792 <_dtoa_r+0x6e2>
 80076cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80076d0:	2000      	movs	r0, #0
 80076d2:	49ac      	ldr	r1, [pc, #688]	; (8007984 <_dtoa_r+0x8d4>)
 80076d4:	f7f8 fdfc 	bl	80002d0 <__aeabi_dsub>
 80076d8:	4602      	mov	r2, r0
 80076da:	460b      	mov	r3, r1
 80076dc:	4630      	mov	r0, r6
 80076de:	4639      	mov	r1, r7
 80076e0:	f7f9 fa20 	bl	8000b24 <__aeabi_dcmplt>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	f43f af1d 	beq.w	8007524 <_dtoa_r+0x474>
 80076ea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80076ec:	1e7b      	subs	r3, r7, #1
 80076ee:	9314      	str	r3, [sp, #80]	; 0x50
 80076f0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80076f4:	2b30      	cmp	r3, #48	; 0x30
 80076f6:	d0f8      	beq.n	80076ea <_dtoa_r+0x63a>
 80076f8:	46c1      	mov	r9, r8
 80076fa:	e03a      	b.n	8007772 <_dtoa_r+0x6c2>
 80076fc:	4ba2      	ldr	r3, [pc, #648]	; (8007988 <_dtoa_r+0x8d8>)
 80076fe:	f7f8 ff9f 	bl	8000640 <__aeabi_dmul>
 8007702:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007706:	e7bc      	b.n	8007682 <_dtoa_r+0x5d2>
 8007708:	9f08      	ldr	r7, [sp, #32]
 800770a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800770e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007712:	f7f9 f8bf 	bl	8000894 <__aeabi_ddiv>
 8007716:	f7f9 fa2d 	bl	8000b74 <__aeabi_d2iz>
 800771a:	4604      	mov	r4, r0
 800771c:	f7f8 ff26 	bl	800056c <__aeabi_i2d>
 8007720:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007724:	f7f8 ff8c 	bl	8000640 <__aeabi_dmul>
 8007728:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800772c:	460b      	mov	r3, r1
 800772e:	4602      	mov	r2, r0
 8007730:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007734:	f7f8 fdcc 	bl	80002d0 <__aeabi_dsub>
 8007738:	f807 6b01 	strb.w	r6, [r7], #1
 800773c:	9e08      	ldr	r6, [sp, #32]
 800773e:	9b02      	ldr	r3, [sp, #8]
 8007740:	1bbe      	subs	r6, r7, r6
 8007742:	42b3      	cmp	r3, r6
 8007744:	d13a      	bne.n	80077bc <_dtoa_r+0x70c>
 8007746:	4602      	mov	r2, r0
 8007748:	460b      	mov	r3, r1
 800774a:	f7f8 fdc3 	bl	80002d4 <__adddf3>
 800774e:	4602      	mov	r2, r0
 8007750:	460b      	mov	r3, r1
 8007752:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007756:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800775a:	f7f9 fa01 	bl	8000b60 <__aeabi_dcmpgt>
 800775e:	bb58      	cbnz	r0, 80077b8 <_dtoa_r+0x708>
 8007760:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007764:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007768:	f7f9 f9d2 	bl	8000b10 <__aeabi_dcmpeq>
 800776c:	b108      	cbz	r0, 8007772 <_dtoa_r+0x6c2>
 800776e:	07e1      	lsls	r1, r4, #31
 8007770:	d422      	bmi.n	80077b8 <_dtoa_r+0x708>
 8007772:	4628      	mov	r0, r5
 8007774:	4651      	mov	r1, sl
 8007776:	f7fe feb3 	bl	80064e0 <_Bfree>
 800777a:	2300      	movs	r3, #0
 800777c:	703b      	strb	r3, [r7, #0]
 800777e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007780:	f109 0001 	add.w	r0, r9, #1
 8007784:	6018      	str	r0, [r3, #0]
 8007786:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007788:	2b00      	cmp	r3, #0
 800778a:	f43f acdf 	beq.w	800714c <_dtoa_r+0x9c>
 800778e:	601f      	str	r7, [r3, #0]
 8007790:	e4dc      	b.n	800714c <_dtoa_r+0x9c>
 8007792:	4627      	mov	r7, r4
 8007794:	463b      	mov	r3, r7
 8007796:	461f      	mov	r7, r3
 8007798:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800779c:	2a39      	cmp	r2, #57	; 0x39
 800779e:	d107      	bne.n	80077b0 <_dtoa_r+0x700>
 80077a0:	9a08      	ldr	r2, [sp, #32]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d1f7      	bne.n	8007796 <_dtoa_r+0x6e6>
 80077a6:	2230      	movs	r2, #48	; 0x30
 80077a8:	9908      	ldr	r1, [sp, #32]
 80077aa:	f108 0801 	add.w	r8, r8, #1
 80077ae:	700a      	strb	r2, [r1, #0]
 80077b0:	781a      	ldrb	r2, [r3, #0]
 80077b2:	3201      	adds	r2, #1
 80077b4:	701a      	strb	r2, [r3, #0]
 80077b6:	e79f      	b.n	80076f8 <_dtoa_r+0x648>
 80077b8:	46c8      	mov	r8, r9
 80077ba:	e7eb      	b.n	8007794 <_dtoa_r+0x6e4>
 80077bc:	2200      	movs	r2, #0
 80077be:	4b72      	ldr	r3, [pc, #456]	; (8007988 <_dtoa_r+0x8d8>)
 80077c0:	f7f8 ff3e 	bl	8000640 <__aeabi_dmul>
 80077c4:	4602      	mov	r2, r0
 80077c6:	460b      	mov	r3, r1
 80077c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077cc:	2200      	movs	r2, #0
 80077ce:	2300      	movs	r3, #0
 80077d0:	f7f9 f99e 	bl	8000b10 <__aeabi_dcmpeq>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	d098      	beq.n	800770a <_dtoa_r+0x65a>
 80077d8:	e7cb      	b.n	8007772 <_dtoa_r+0x6c2>
 80077da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077dc:	2a00      	cmp	r2, #0
 80077de:	f000 80cd 	beq.w	800797c <_dtoa_r+0x8cc>
 80077e2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80077e4:	2a01      	cmp	r2, #1
 80077e6:	f300 80af 	bgt.w	8007948 <_dtoa_r+0x898>
 80077ea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80077ec:	2a00      	cmp	r2, #0
 80077ee:	f000 80a7 	beq.w	8007940 <_dtoa_r+0x890>
 80077f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80077f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80077f8:	9f06      	ldr	r7, [sp, #24]
 80077fa:	9a06      	ldr	r2, [sp, #24]
 80077fc:	2101      	movs	r1, #1
 80077fe:	441a      	add	r2, r3
 8007800:	9206      	str	r2, [sp, #24]
 8007802:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007804:	4628      	mov	r0, r5
 8007806:	441a      	add	r2, r3
 8007808:	9209      	str	r2, [sp, #36]	; 0x24
 800780a:	f7fe ff6d 	bl	80066e8 <__i2b>
 800780e:	4606      	mov	r6, r0
 8007810:	2f00      	cmp	r7, #0
 8007812:	dd0c      	ble.n	800782e <_dtoa_r+0x77e>
 8007814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007816:	2b00      	cmp	r3, #0
 8007818:	dd09      	ble.n	800782e <_dtoa_r+0x77e>
 800781a:	42bb      	cmp	r3, r7
 800781c:	bfa8      	it	ge
 800781e:	463b      	movge	r3, r7
 8007820:	9a06      	ldr	r2, [sp, #24]
 8007822:	1aff      	subs	r7, r7, r3
 8007824:	1ad2      	subs	r2, r2, r3
 8007826:	9206      	str	r2, [sp, #24]
 8007828:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800782a:	1ad3      	subs	r3, r2, r3
 800782c:	9309      	str	r3, [sp, #36]	; 0x24
 800782e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007830:	b1f3      	cbz	r3, 8007870 <_dtoa_r+0x7c0>
 8007832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007834:	2b00      	cmp	r3, #0
 8007836:	f000 80a9 	beq.w	800798c <_dtoa_r+0x8dc>
 800783a:	2c00      	cmp	r4, #0
 800783c:	dd10      	ble.n	8007860 <_dtoa_r+0x7b0>
 800783e:	4631      	mov	r1, r6
 8007840:	4622      	mov	r2, r4
 8007842:	4628      	mov	r0, r5
 8007844:	f7ff f80a 	bl	800685c <__pow5mult>
 8007848:	4652      	mov	r2, sl
 800784a:	4601      	mov	r1, r0
 800784c:	4606      	mov	r6, r0
 800784e:	4628      	mov	r0, r5
 8007850:	f7fe ff60 	bl	8006714 <__multiply>
 8007854:	4680      	mov	r8, r0
 8007856:	4651      	mov	r1, sl
 8007858:	4628      	mov	r0, r5
 800785a:	f7fe fe41 	bl	80064e0 <_Bfree>
 800785e:	46c2      	mov	sl, r8
 8007860:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007862:	1b1a      	subs	r2, r3, r4
 8007864:	d004      	beq.n	8007870 <_dtoa_r+0x7c0>
 8007866:	4651      	mov	r1, sl
 8007868:	4628      	mov	r0, r5
 800786a:	f7fe fff7 	bl	800685c <__pow5mult>
 800786e:	4682      	mov	sl, r0
 8007870:	2101      	movs	r1, #1
 8007872:	4628      	mov	r0, r5
 8007874:	f7fe ff38 	bl	80066e8 <__i2b>
 8007878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800787a:	4604      	mov	r4, r0
 800787c:	2b00      	cmp	r3, #0
 800787e:	f340 8087 	ble.w	8007990 <_dtoa_r+0x8e0>
 8007882:	461a      	mov	r2, r3
 8007884:	4601      	mov	r1, r0
 8007886:	4628      	mov	r0, r5
 8007888:	f7fe ffe8 	bl	800685c <__pow5mult>
 800788c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800788e:	4604      	mov	r4, r0
 8007890:	2b01      	cmp	r3, #1
 8007892:	f340 8080 	ble.w	8007996 <_dtoa_r+0x8e6>
 8007896:	f04f 0800 	mov.w	r8, #0
 800789a:	6923      	ldr	r3, [r4, #16]
 800789c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80078a0:	6918      	ldr	r0, [r3, #16]
 80078a2:	f7fe fed3 	bl	800664c <__hi0bits>
 80078a6:	f1c0 0020 	rsb	r0, r0, #32
 80078aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ac:	4418      	add	r0, r3
 80078ae:	f010 001f 	ands.w	r0, r0, #31
 80078b2:	f000 8092 	beq.w	80079da <_dtoa_r+0x92a>
 80078b6:	f1c0 0320 	rsb	r3, r0, #32
 80078ba:	2b04      	cmp	r3, #4
 80078bc:	f340 808a 	ble.w	80079d4 <_dtoa_r+0x924>
 80078c0:	f1c0 001c 	rsb	r0, r0, #28
 80078c4:	9b06      	ldr	r3, [sp, #24]
 80078c6:	4407      	add	r7, r0
 80078c8:	4403      	add	r3, r0
 80078ca:	9306      	str	r3, [sp, #24]
 80078cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ce:	4403      	add	r3, r0
 80078d0:	9309      	str	r3, [sp, #36]	; 0x24
 80078d2:	9b06      	ldr	r3, [sp, #24]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	dd05      	ble.n	80078e4 <_dtoa_r+0x834>
 80078d8:	4651      	mov	r1, sl
 80078da:	461a      	mov	r2, r3
 80078dc:	4628      	mov	r0, r5
 80078de:	f7ff f817 	bl	8006910 <__lshift>
 80078e2:	4682      	mov	sl, r0
 80078e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	dd05      	ble.n	80078f6 <_dtoa_r+0x846>
 80078ea:	4621      	mov	r1, r4
 80078ec:	461a      	mov	r2, r3
 80078ee:	4628      	mov	r0, r5
 80078f0:	f7ff f80e 	bl	8006910 <__lshift>
 80078f4:	4604      	mov	r4, r0
 80078f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d070      	beq.n	80079de <_dtoa_r+0x92e>
 80078fc:	4621      	mov	r1, r4
 80078fe:	4650      	mov	r0, sl
 8007900:	f7ff f872 	bl	80069e8 <__mcmp>
 8007904:	2800      	cmp	r0, #0
 8007906:	da6a      	bge.n	80079de <_dtoa_r+0x92e>
 8007908:	2300      	movs	r3, #0
 800790a:	4651      	mov	r1, sl
 800790c:	220a      	movs	r2, #10
 800790e:	4628      	mov	r0, r5
 8007910:	f7fe fe08 	bl	8006524 <__multadd>
 8007914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007916:	4682      	mov	sl, r0
 8007918:	f109 39ff 	add.w	r9, r9, #4294967295
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 8193 	beq.w	8007c48 <_dtoa_r+0xb98>
 8007922:	4631      	mov	r1, r6
 8007924:	2300      	movs	r3, #0
 8007926:	220a      	movs	r2, #10
 8007928:	4628      	mov	r0, r5
 800792a:	f7fe fdfb 	bl	8006524 <__multadd>
 800792e:	f1bb 0f00 	cmp.w	fp, #0
 8007932:	4606      	mov	r6, r0
 8007934:	f300 8093 	bgt.w	8007a5e <_dtoa_r+0x9ae>
 8007938:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800793a:	2b02      	cmp	r3, #2
 800793c:	dc57      	bgt.n	80079ee <_dtoa_r+0x93e>
 800793e:	e08e      	b.n	8007a5e <_dtoa_r+0x9ae>
 8007940:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007942:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007946:	e756      	b.n	80077f6 <_dtoa_r+0x746>
 8007948:	9b02      	ldr	r3, [sp, #8]
 800794a:	1e5c      	subs	r4, r3, #1
 800794c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800794e:	42a3      	cmp	r3, r4
 8007950:	bfb7      	itett	lt
 8007952:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007954:	1b1c      	subge	r4, r3, r4
 8007956:	1ae2      	sublt	r2, r4, r3
 8007958:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800795a:	bfbe      	ittt	lt
 800795c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800795e:	189b      	addlt	r3, r3, r2
 8007960:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007962:	9b02      	ldr	r3, [sp, #8]
 8007964:	bfb8      	it	lt
 8007966:	2400      	movlt	r4, #0
 8007968:	2b00      	cmp	r3, #0
 800796a:	bfbb      	ittet	lt
 800796c:	9b06      	ldrlt	r3, [sp, #24]
 800796e:	9a02      	ldrlt	r2, [sp, #8]
 8007970:	9f06      	ldrge	r7, [sp, #24]
 8007972:	1a9f      	sublt	r7, r3, r2
 8007974:	bfac      	ite	ge
 8007976:	9b02      	ldrge	r3, [sp, #8]
 8007978:	2300      	movlt	r3, #0
 800797a:	e73e      	b.n	80077fa <_dtoa_r+0x74a>
 800797c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800797e:	9f06      	ldr	r7, [sp, #24]
 8007980:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007982:	e745      	b.n	8007810 <_dtoa_r+0x760>
 8007984:	3fe00000 	.word	0x3fe00000
 8007988:	40240000 	.word	0x40240000
 800798c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800798e:	e76a      	b.n	8007866 <_dtoa_r+0x7b6>
 8007990:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007992:	2b01      	cmp	r3, #1
 8007994:	dc19      	bgt.n	80079ca <_dtoa_r+0x91a>
 8007996:	9b04      	ldr	r3, [sp, #16]
 8007998:	b9bb      	cbnz	r3, 80079ca <_dtoa_r+0x91a>
 800799a:	9b05      	ldr	r3, [sp, #20]
 800799c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079a0:	b99b      	cbnz	r3, 80079ca <_dtoa_r+0x91a>
 80079a2:	9b05      	ldr	r3, [sp, #20]
 80079a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079a8:	0d1b      	lsrs	r3, r3, #20
 80079aa:	051b      	lsls	r3, r3, #20
 80079ac:	b183      	cbz	r3, 80079d0 <_dtoa_r+0x920>
 80079ae:	f04f 0801 	mov.w	r8, #1
 80079b2:	9b06      	ldr	r3, [sp, #24]
 80079b4:	3301      	adds	r3, #1
 80079b6:	9306      	str	r3, [sp, #24]
 80079b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ba:	3301      	adds	r3, #1
 80079bc:	9309      	str	r3, [sp, #36]	; 0x24
 80079be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f47f af6a 	bne.w	800789a <_dtoa_r+0x7ea>
 80079c6:	2001      	movs	r0, #1
 80079c8:	e76f      	b.n	80078aa <_dtoa_r+0x7fa>
 80079ca:	f04f 0800 	mov.w	r8, #0
 80079ce:	e7f6      	b.n	80079be <_dtoa_r+0x90e>
 80079d0:	4698      	mov	r8, r3
 80079d2:	e7f4      	b.n	80079be <_dtoa_r+0x90e>
 80079d4:	f43f af7d 	beq.w	80078d2 <_dtoa_r+0x822>
 80079d8:	4618      	mov	r0, r3
 80079da:	301c      	adds	r0, #28
 80079dc:	e772      	b.n	80078c4 <_dtoa_r+0x814>
 80079de:	9b02      	ldr	r3, [sp, #8]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	dc36      	bgt.n	8007a52 <_dtoa_r+0x9a2>
 80079e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	dd33      	ble.n	8007a52 <_dtoa_r+0x9a2>
 80079ea:	f8dd b008 	ldr.w	fp, [sp, #8]
 80079ee:	f1bb 0f00 	cmp.w	fp, #0
 80079f2:	d10d      	bne.n	8007a10 <_dtoa_r+0x960>
 80079f4:	4621      	mov	r1, r4
 80079f6:	465b      	mov	r3, fp
 80079f8:	2205      	movs	r2, #5
 80079fa:	4628      	mov	r0, r5
 80079fc:	f7fe fd92 	bl	8006524 <__multadd>
 8007a00:	4601      	mov	r1, r0
 8007a02:	4604      	mov	r4, r0
 8007a04:	4650      	mov	r0, sl
 8007a06:	f7fe ffef 	bl	80069e8 <__mcmp>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f73f adb6 	bgt.w	800757c <_dtoa_r+0x4cc>
 8007a10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a12:	9f08      	ldr	r7, [sp, #32]
 8007a14:	ea6f 0903 	mvn.w	r9, r3
 8007a18:	f04f 0800 	mov.w	r8, #0
 8007a1c:	4621      	mov	r1, r4
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f7fe fd5e 	bl	80064e0 <_Bfree>
 8007a24:	2e00      	cmp	r6, #0
 8007a26:	f43f aea4 	beq.w	8007772 <_dtoa_r+0x6c2>
 8007a2a:	f1b8 0f00 	cmp.w	r8, #0
 8007a2e:	d005      	beq.n	8007a3c <_dtoa_r+0x98c>
 8007a30:	45b0      	cmp	r8, r6
 8007a32:	d003      	beq.n	8007a3c <_dtoa_r+0x98c>
 8007a34:	4641      	mov	r1, r8
 8007a36:	4628      	mov	r0, r5
 8007a38:	f7fe fd52 	bl	80064e0 <_Bfree>
 8007a3c:	4631      	mov	r1, r6
 8007a3e:	4628      	mov	r0, r5
 8007a40:	f7fe fd4e 	bl	80064e0 <_Bfree>
 8007a44:	e695      	b.n	8007772 <_dtoa_r+0x6c2>
 8007a46:	2400      	movs	r4, #0
 8007a48:	4626      	mov	r6, r4
 8007a4a:	e7e1      	b.n	8007a10 <_dtoa_r+0x960>
 8007a4c:	46c1      	mov	r9, r8
 8007a4e:	4626      	mov	r6, r4
 8007a50:	e594      	b.n	800757c <_dtoa_r+0x4cc>
 8007a52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a54:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 80fc 	beq.w	8007c56 <_dtoa_r+0xba6>
 8007a5e:	2f00      	cmp	r7, #0
 8007a60:	dd05      	ble.n	8007a6e <_dtoa_r+0x9be>
 8007a62:	4631      	mov	r1, r6
 8007a64:	463a      	mov	r2, r7
 8007a66:	4628      	mov	r0, r5
 8007a68:	f7fe ff52 	bl	8006910 <__lshift>
 8007a6c:	4606      	mov	r6, r0
 8007a6e:	f1b8 0f00 	cmp.w	r8, #0
 8007a72:	d05c      	beq.n	8007b2e <_dtoa_r+0xa7e>
 8007a74:	4628      	mov	r0, r5
 8007a76:	6871      	ldr	r1, [r6, #4]
 8007a78:	f7fe fcf2 	bl	8006460 <_Balloc>
 8007a7c:	4607      	mov	r7, r0
 8007a7e:	b928      	cbnz	r0, 8007a8c <_dtoa_r+0x9dc>
 8007a80:	4602      	mov	r2, r0
 8007a82:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007a86:	4b7e      	ldr	r3, [pc, #504]	; (8007c80 <_dtoa_r+0xbd0>)
 8007a88:	f7ff bb26 	b.w	80070d8 <_dtoa_r+0x28>
 8007a8c:	6932      	ldr	r2, [r6, #16]
 8007a8e:	f106 010c 	add.w	r1, r6, #12
 8007a92:	3202      	adds	r2, #2
 8007a94:	0092      	lsls	r2, r2, #2
 8007a96:	300c      	adds	r0, #12
 8007a98:	f7fd f9fa 	bl	8004e90 <memcpy>
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	f7fe ff35 	bl	8006910 <__lshift>
 8007aa6:	46b0      	mov	r8, r6
 8007aa8:	4606      	mov	r6, r0
 8007aaa:	9b08      	ldr	r3, [sp, #32]
 8007aac:	3301      	adds	r3, #1
 8007aae:	9302      	str	r3, [sp, #8]
 8007ab0:	9b08      	ldr	r3, [sp, #32]
 8007ab2:	445b      	add	r3, fp
 8007ab4:	930a      	str	r3, [sp, #40]	; 0x28
 8007ab6:	9b04      	ldr	r3, [sp, #16]
 8007ab8:	f003 0301 	and.w	r3, r3, #1
 8007abc:	9309      	str	r3, [sp, #36]	; 0x24
 8007abe:	9b02      	ldr	r3, [sp, #8]
 8007ac0:	4621      	mov	r1, r4
 8007ac2:	4650      	mov	r0, sl
 8007ac4:	f103 3bff 	add.w	fp, r3, #4294967295
 8007ac8:	f7ff fa62 	bl	8006f90 <quorem>
 8007acc:	4603      	mov	r3, r0
 8007ace:	4641      	mov	r1, r8
 8007ad0:	3330      	adds	r3, #48	; 0x30
 8007ad2:	9004      	str	r0, [sp, #16]
 8007ad4:	4650      	mov	r0, sl
 8007ad6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ad8:	f7fe ff86 	bl	80069e8 <__mcmp>
 8007adc:	4632      	mov	r2, r6
 8007ade:	9006      	str	r0, [sp, #24]
 8007ae0:	4621      	mov	r1, r4
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	f7fe ff9c 	bl	8006a20 <__mdiff>
 8007ae8:	68c2      	ldr	r2, [r0, #12]
 8007aea:	4607      	mov	r7, r0
 8007aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aee:	bb02      	cbnz	r2, 8007b32 <_dtoa_r+0xa82>
 8007af0:	4601      	mov	r1, r0
 8007af2:	4650      	mov	r0, sl
 8007af4:	f7fe ff78 	bl	80069e8 <__mcmp>
 8007af8:	4602      	mov	r2, r0
 8007afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007afc:	4639      	mov	r1, r7
 8007afe:	4628      	mov	r0, r5
 8007b00:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007b04:	f7fe fcec 	bl	80064e0 <_Bfree>
 8007b08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b0c:	9f02      	ldr	r7, [sp, #8]
 8007b0e:	ea43 0102 	orr.w	r1, r3, r2
 8007b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b14:	430b      	orrs	r3, r1
 8007b16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b18:	d10d      	bne.n	8007b36 <_dtoa_r+0xa86>
 8007b1a:	2b39      	cmp	r3, #57	; 0x39
 8007b1c:	d027      	beq.n	8007b6e <_dtoa_r+0xabe>
 8007b1e:	9a06      	ldr	r2, [sp, #24]
 8007b20:	2a00      	cmp	r2, #0
 8007b22:	dd01      	ble.n	8007b28 <_dtoa_r+0xa78>
 8007b24:	9b04      	ldr	r3, [sp, #16]
 8007b26:	3331      	adds	r3, #49	; 0x31
 8007b28:	f88b 3000 	strb.w	r3, [fp]
 8007b2c:	e776      	b.n	8007a1c <_dtoa_r+0x96c>
 8007b2e:	4630      	mov	r0, r6
 8007b30:	e7b9      	b.n	8007aa6 <_dtoa_r+0x9f6>
 8007b32:	2201      	movs	r2, #1
 8007b34:	e7e2      	b.n	8007afc <_dtoa_r+0xa4c>
 8007b36:	9906      	ldr	r1, [sp, #24]
 8007b38:	2900      	cmp	r1, #0
 8007b3a:	db04      	blt.n	8007b46 <_dtoa_r+0xa96>
 8007b3c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8007b3e:	4301      	orrs	r1, r0
 8007b40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b42:	4301      	orrs	r1, r0
 8007b44:	d120      	bne.n	8007b88 <_dtoa_r+0xad8>
 8007b46:	2a00      	cmp	r2, #0
 8007b48:	ddee      	ble.n	8007b28 <_dtoa_r+0xa78>
 8007b4a:	4651      	mov	r1, sl
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	4628      	mov	r0, r5
 8007b50:	9302      	str	r3, [sp, #8]
 8007b52:	f7fe fedd 	bl	8006910 <__lshift>
 8007b56:	4621      	mov	r1, r4
 8007b58:	4682      	mov	sl, r0
 8007b5a:	f7fe ff45 	bl	80069e8 <__mcmp>
 8007b5e:	2800      	cmp	r0, #0
 8007b60:	9b02      	ldr	r3, [sp, #8]
 8007b62:	dc02      	bgt.n	8007b6a <_dtoa_r+0xaba>
 8007b64:	d1e0      	bne.n	8007b28 <_dtoa_r+0xa78>
 8007b66:	07da      	lsls	r2, r3, #31
 8007b68:	d5de      	bpl.n	8007b28 <_dtoa_r+0xa78>
 8007b6a:	2b39      	cmp	r3, #57	; 0x39
 8007b6c:	d1da      	bne.n	8007b24 <_dtoa_r+0xa74>
 8007b6e:	2339      	movs	r3, #57	; 0x39
 8007b70:	f88b 3000 	strb.w	r3, [fp]
 8007b74:	463b      	mov	r3, r7
 8007b76:	461f      	mov	r7, r3
 8007b78:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	2a39      	cmp	r2, #57	; 0x39
 8007b80:	d050      	beq.n	8007c24 <_dtoa_r+0xb74>
 8007b82:	3201      	adds	r2, #1
 8007b84:	701a      	strb	r2, [r3, #0]
 8007b86:	e749      	b.n	8007a1c <_dtoa_r+0x96c>
 8007b88:	2a00      	cmp	r2, #0
 8007b8a:	dd03      	ble.n	8007b94 <_dtoa_r+0xae4>
 8007b8c:	2b39      	cmp	r3, #57	; 0x39
 8007b8e:	d0ee      	beq.n	8007b6e <_dtoa_r+0xabe>
 8007b90:	3301      	adds	r3, #1
 8007b92:	e7c9      	b.n	8007b28 <_dtoa_r+0xa78>
 8007b94:	9a02      	ldr	r2, [sp, #8]
 8007b96:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007b98:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007b9c:	428a      	cmp	r2, r1
 8007b9e:	d02a      	beq.n	8007bf6 <_dtoa_r+0xb46>
 8007ba0:	4651      	mov	r1, sl
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	220a      	movs	r2, #10
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	f7fe fcbc 	bl	8006524 <__multadd>
 8007bac:	45b0      	cmp	r8, r6
 8007bae:	4682      	mov	sl, r0
 8007bb0:	f04f 0300 	mov.w	r3, #0
 8007bb4:	f04f 020a 	mov.w	r2, #10
 8007bb8:	4641      	mov	r1, r8
 8007bba:	4628      	mov	r0, r5
 8007bbc:	d107      	bne.n	8007bce <_dtoa_r+0xb1e>
 8007bbe:	f7fe fcb1 	bl	8006524 <__multadd>
 8007bc2:	4680      	mov	r8, r0
 8007bc4:	4606      	mov	r6, r0
 8007bc6:	9b02      	ldr	r3, [sp, #8]
 8007bc8:	3301      	adds	r3, #1
 8007bca:	9302      	str	r3, [sp, #8]
 8007bcc:	e777      	b.n	8007abe <_dtoa_r+0xa0e>
 8007bce:	f7fe fca9 	bl	8006524 <__multadd>
 8007bd2:	4631      	mov	r1, r6
 8007bd4:	4680      	mov	r8, r0
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	220a      	movs	r2, #10
 8007bda:	4628      	mov	r0, r5
 8007bdc:	f7fe fca2 	bl	8006524 <__multadd>
 8007be0:	4606      	mov	r6, r0
 8007be2:	e7f0      	b.n	8007bc6 <_dtoa_r+0xb16>
 8007be4:	f1bb 0f00 	cmp.w	fp, #0
 8007be8:	bfcc      	ite	gt
 8007bea:	465f      	movgt	r7, fp
 8007bec:	2701      	movle	r7, #1
 8007bee:	f04f 0800 	mov.w	r8, #0
 8007bf2:	9a08      	ldr	r2, [sp, #32]
 8007bf4:	4417      	add	r7, r2
 8007bf6:	4651      	mov	r1, sl
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	9302      	str	r3, [sp, #8]
 8007bfe:	f7fe fe87 	bl	8006910 <__lshift>
 8007c02:	4621      	mov	r1, r4
 8007c04:	4682      	mov	sl, r0
 8007c06:	f7fe feef 	bl	80069e8 <__mcmp>
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	dcb2      	bgt.n	8007b74 <_dtoa_r+0xac4>
 8007c0e:	d102      	bne.n	8007c16 <_dtoa_r+0xb66>
 8007c10:	9b02      	ldr	r3, [sp, #8]
 8007c12:	07db      	lsls	r3, r3, #31
 8007c14:	d4ae      	bmi.n	8007b74 <_dtoa_r+0xac4>
 8007c16:	463b      	mov	r3, r7
 8007c18:	461f      	mov	r7, r3
 8007c1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c1e:	2a30      	cmp	r2, #48	; 0x30
 8007c20:	d0fa      	beq.n	8007c18 <_dtoa_r+0xb68>
 8007c22:	e6fb      	b.n	8007a1c <_dtoa_r+0x96c>
 8007c24:	9a08      	ldr	r2, [sp, #32]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d1a5      	bne.n	8007b76 <_dtoa_r+0xac6>
 8007c2a:	2331      	movs	r3, #49	; 0x31
 8007c2c:	f109 0901 	add.w	r9, r9, #1
 8007c30:	7013      	strb	r3, [r2, #0]
 8007c32:	e6f3      	b.n	8007a1c <_dtoa_r+0x96c>
 8007c34:	4b13      	ldr	r3, [pc, #76]	; (8007c84 <_dtoa_r+0xbd4>)
 8007c36:	f7ff baa7 	b.w	8007188 <_dtoa_r+0xd8>
 8007c3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f47f aa80 	bne.w	8007142 <_dtoa_r+0x92>
 8007c42:	4b11      	ldr	r3, [pc, #68]	; (8007c88 <_dtoa_r+0xbd8>)
 8007c44:	f7ff baa0 	b.w	8007188 <_dtoa_r+0xd8>
 8007c48:	f1bb 0f00 	cmp.w	fp, #0
 8007c4c:	dc03      	bgt.n	8007c56 <_dtoa_r+0xba6>
 8007c4e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	f73f aecc 	bgt.w	80079ee <_dtoa_r+0x93e>
 8007c56:	9f08      	ldr	r7, [sp, #32]
 8007c58:	4621      	mov	r1, r4
 8007c5a:	4650      	mov	r0, sl
 8007c5c:	f7ff f998 	bl	8006f90 <quorem>
 8007c60:	9a08      	ldr	r2, [sp, #32]
 8007c62:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007c66:	f807 3b01 	strb.w	r3, [r7], #1
 8007c6a:	1aba      	subs	r2, r7, r2
 8007c6c:	4593      	cmp	fp, r2
 8007c6e:	ddb9      	ble.n	8007be4 <_dtoa_r+0xb34>
 8007c70:	4651      	mov	r1, sl
 8007c72:	2300      	movs	r3, #0
 8007c74:	220a      	movs	r2, #10
 8007c76:	4628      	mov	r0, r5
 8007c78:	f7fe fc54 	bl	8006524 <__multadd>
 8007c7c:	4682      	mov	sl, r0
 8007c7e:	e7eb      	b.n	8007c58 <_dtoa_r+0xba8>
 8007c80:	08009c40 	.word	0x08009c40
 8007c84:	08009f8e 	.word	0x08009f8e
 8007c88:	08009f81 	.word	0x08009f81

08007c8c <fiprintf>:
 8007c8c:	b40e      	push	{r1, r2, r3}
 8007c8e:	b503      	push	{r0, r1, lr}
 8007c90:	4601      	mov	r1, r0
 8007c92:	ab03      	add	r3, sp, #12
 8007c94:	4805      	ldr	r0, [pc, #20]	; (8007cac <fiprintf+0x20>)
 8007c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c9a:	6800      	ldr	r0, [r0, #0]
 8007c9c:	9301      	str	r3, [sp, #4]
 8007c9e:	f000 f88f 	bl	8007dc0 <_vfiprintf_r>
 8007ca2:	b002      	add	sp, #8
 8007ca4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ca8:	b003      	add	sp, #12
 8007caa:	4770      	bx	lr
 8007cac:	20000024 	.word	0x20000024

08007cb0 <malloc>:
 8007cb0:	4b02      	ldr	r3, [pc, #8]	; (8007cbc <malloc+0xc>)
 8007cb2:	4601      	mov	r1, r0
 8007cb4:	6818      	ldr	r0, [r3, #0]
 8007cb6:	f7ff b8b5 	b.w	8006e24 <_malloc_r>
 8007cba:	bf00      	nop
 8007cbc:	20000024 	.word	0x20000024

08007cc0 <__malloc_lock>:
 8007cc0:	4801      	ldr	r0, [pc, #4]	; (8007cc8 <__malloc_lock+0x8>)
 8007cc2:	f000 bdc3 	b.w	800884c <__retarget_lock_acquire_recursive>
 8007cc6:	bf00      	nop
 8007cc8:	200005bc 	.word	0x200005bc

08007ccc <__malloc_unlock>:
 8007ccc:	4801      	ldr	r0, [pc, #4]	; (8007cd4 <__malloc_unlock+0x8>)
 8007cce:	f000 bdbe 	b.w	800884e <__retarget_lock_release_recursive>
 8007cd2:	bf00      	nop
 8007cd4:	200005bc 	.word	0x200005bc

08007cd8 <_free_r>:
 8007cd8:	b538      	push	{r3, r4, r5, lr}
 8007cda:	4605      	mov	r5, r0
 8007cdc:	2900      	cmp	r1, #0
 8007cde:	d043      	beq.n	8007d68 <_free_r+0x90>
 8007ce0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ce4:	1f0c      	subs	r4, r1, #4
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	bfb8      	it	lt
 8007cea:	18e4      	addlt	r4, r4, r3
 8007cec:	f7ff ffe8 	bl	8007cc0 <__malloc_lock>
 8007cf0:	4a1e      	ldr	r2, [pc, #120]	; (8007d6c <_free_r+0x94>)
 8007cf2:	6813      	ldr	r3, [r2, #0]
 8007cf4:	4610      	mov	r0, r2
 8007cf6:	b933      	cbnz	r3, 8007d06 <_free_r+0x2e>
 8007cf8:	6063      	str	r3, [r4, #4]
 8007cfa:	6014      	str	r4, [r2, #0]
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d02:	f7ff bfe3 	b.w	8007ccc <__malloc_unlock>
 8007d06:	42a3      	cmp	r3, r4
 8007d08:	d90a      	bls.n	8007d20 <_free_r+0x48>
 8007d0a:	6821      	ldr	r1, [r4, #0]
 8007d0c:	1862      	adds	r2, r4, r1
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	bf01      	itttt	eq
 8007d12:	681a      	ldreq	r2, [r3, #0]
 8007d14:	685b      	ldreq	r3, [r3, #4]
 8007d16:	1852      	addeq	r2, r2, r1
 8007d18:	6022      	streq	r2, [r4, #0]
 8007d1a:	6063      	str	r3, [r4, #4]
 8007d1c:	6004      	str	r4, [r0, #0]
 8007d1e:	e7ed      	b.n	8007cfc <_free_r+0x24>
 8007d20:	461a      	mov	r2, r3
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	b10b      	cbz	r3, 8007d2a <_free_r+0x52>
 8007d26:	42a3      	cmp	r3, r4
 8007d28:	d9fa      	bls.n	8007d20 <_free_r+0x48>
 8007d2a:	6811      	ldr	r1, [r2, #0]
 8007d2c:	1850      	adds	r0, r2, r1
 8007d2e:	42a0      	cmp	r0, r4
 8007d30:	d10b      	bne.n	8007d4a <_free_r+0x72>
 8007d32:	6820      	ldr	r0, [r4, #0]
 8007d34:	4401      	add	r1, r0
 8007d36:	1850      	adds	r0, r2, r1
 8007d38:	4283      	cmp	r3, r0
 8007d3a:	6011      	str	r1, [r2, #0]
 8007d3c:	d1de      	bne.n	8007cfc <_free_r+0x24>
 8007d3e:	6818      	ldr	r0, [r3, #0]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	4401      	add	r1, r0
 8007d44:	6011      	str	r1, [r2, #0]
 8007d46:	6053      	str	r3, [r2, #4]
 8007d48:	e7d8      	b.n	8007cfc <_free_r+0x24>
 8007d4a:	d902      	bls.n	8007d52 <_free_r+0x7a>
 8007d4c:	230c      	movs	r3, #12
 8007d4e:	602b      	str	r3, [r5, #0]
 8007d50:	e7d4      	b.n	8007cfc <_free_r+0x24>
 8007d52:	6820      	ldr	r0, [r4, #0]
 8007d54:	1821      	adds	r1, r4, r0
 8007d56:	428b      	cmp	r3, r1
 8007d58:	bf01      	itttt	eq
 8007d5a:	6819      	ldreq	r1, [r3, #0]
 8007d5c:	685b      	ldreq	r3, [r3, #4]
 8007d5e:	1809      	addeq	r1, r1, r0
 8007d60:	6021      	streq	r1, [r4, #0]
 8007d62:	6063      	str	r3, [r4, #4]
 8007d64:	6054      	str	r4, [r2, #4]
 8007d66:	e7c9      	b.n	8007cfc <_free_r+0x24>
 8007d68:	bd38      	pop	{r3, r4, r5, pc}
 8007d6a:	bf00      	nop
 8007d6c:	2000022c 	.word	0x2000022c

08007d70 <__sfputc_r>:
 8007d70:	6893      	ldr	r3, [r2, #8]
 8007d72:	b410      	push	{r4}
 8007d74:	3b01      	subs	r3, #1
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	6093      	str	r3, [r2, #8]
 8007d7a:	da07      	bge.n	8007d8c <__sfputc_r+0x1c>
 8007d7c:	6994      	ldr	r4, [r2, #24]
 8007d7e:	42a3      	cmp	r3, r4
 8007d80:	db01      	blt.n	8007d86 <__sfputc_r+0x16>
 8007d82:	290a      	cmp	r1, #10
 8007d84:	d102      	bne.n	8007d8c <__sfputc_r+0x1c>
 8007d86:	bc10      	pop	{r4}
 8007d88:	f000 bae0 	b.w	800834c <__swbuf_r>
 8007d8c:	6813      	ldr	r3, [r2, #0]
 8007d8e:	1c58      	adds	r0, r3, #1
 8007d90:	6010      	str	r0, [r2, #0]
 8007d92:	7019      	strb	r1, [r3, #0]
 8007d94:	4608      	mov	r0, r1
 8007d96:	bc10      	pop	{r4}
 8007d98:	4770      	bx	lr

08007d9a <__sfputs_r>:
 8007d9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9c:	4606      	mov	r6, r0
 8007d9e:	460f      	mov	r7, r1
 8007da0:	4614      	mov	r4, r2
 8007da2:	18d5      	adds	r5, r2, r3
 8007da4:	42ac      	cmp	r4, r5
 8007da6:	d101      	bne.n	8007dac <__sfputs_r+0x12>
 8007da8:	2000      	movs	r0, #0
 8007daa:	e007      	b.n	8007dbc <__sfputs_r+0x22>
 8007dac:	463a      	mov	r2, r7
 8007dae:	4630      	mov	r0, r6
 8007db0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007db4:	f7ff ffdc 	bl	8007d70 <__sfputc_r>
 8007db8:	1c43      	adds	r3, r0, #1
 8007dba:	d1f3      	bne.n	8007da4 <__sfputs_r+0xa>
 8007dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007dc0 <_vfiprintf_r>:
 8007dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc4:	460d      	mov	r5, r1
 8007dc6:	4614      	mov	r4, r2
 8007dc8:	4698      	mov	r8, r3
 8007dca:	4606      	mov	r6, r0
 8007dcc:	b09d      	sub	sp, #116	; 0x74
 8007dce:	b118      	cbz	r0, 8007dd8 <_vfiprintf_r+0x18>
 8007dd0:	6983      	ldr	r3, [r0, #24]
 8007dd2:	b90b      	cbnz	r3, 8007dd8 <_vfiprintf_r+0x18>
 8007dd4:	f000 fc9c 	bl	8008710 <__sinit>
 8007dd8:	4b89      	ldr	r3, [pc, #548]	; (8008000 <_vfiprintf_r+0x240>)
 8007dda:	429d      	cmp	r5, r3
 8007ddc:	d11b      	bne.n	8007e16 <_vfiprintf_r+0x56>
 8007dde:	6875      	ldr	r5, [r6, #4]
 8007de0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007de2:	07d9      	lsls	r1, r3, #31
 8007de4:	d405      	bmi.n	8007df2 <_vfiprintf_r+0x32>
 8007de6:	89ab      	ldrh	r3, [r5, #12]
 8007de8:	059a      	lsls	r2, r3, #22
 8007dea:	d402      	bmi.n	8007df2 <_vfiprintf_r+0x32>
 8007dec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007dee:	f000 fd2d 	bl	800884c <__retarget_lock_acquire_recursive>
 8007df2:	89ab      	ldrh	r3, [r5, #12]
 8007df4:	071b      	lsls	r3, r3, #28
 8007df6:	d501      	bpl.n	8007dfc <_vfiprintf_r+0x3c>
 8007df8:	692b      	ldr	r3, [r5, #16]
 8007dfa:	b9eb      	cbnz	r3, 8007e38 <_vfiprintf_r+0x78>
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	4630      	mov	r0, r6
 8007e00:	f000 faf6 	bl	80083f0 <__swsetup_r>
 8007e04:	b1c0      	cbz	r0, 8007e38 <_vfiprintf_r+0x78>
 8007e06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e08:	07dc      	lsls	r4, r3, #31
 8007e0a:	d50e      	bpl.n	8007e2a <_vfiprintf_r+0x6a>
 8007e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e10:	b01d      	add	sp, #116	; 0x74
 8007e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e16:	4b7b      	ldr	r3, [pc, #492]	; (8008004 <_vfiprintf_r+0x244>)
 8007e18:	429d      	cmp	r5, r3
 8007e1a:	d101      	bne.n	8007e20 <_vfiprintf_r+0x60>
 8007e1c:	68b5      	ldr	r5, [r6, #8]
 8007e1e:	e7df      	b.n	8007de0 <_vfiprintf_r+0x20>
 8007e20:	4b79      	ldr	r3, [pc, #484]	; (8008008 <_vfiprintf_r+0x248>)
 8007e22:	429d      	cmp	r5, r3
 8007e24:	bf08      	it	eq
 8007e26:	68f5      	ldreq	r5, [r6, #12]
 8007e28:	e7da      	b.n	8007de0 <_vfiprintf_r+0x20>
 8007e2a:	89ab      	ldrh	r3, [r5, #12]
 8007e2c:	0598      	lsls	r0, r3, #22
 8007e2e:	d4ed      	bmi.n	8007e0c <_vfiprintf_r+0x4c>
 8007e30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e32:	f000 fd0c 	bl	800884e <__retarget_lock_release_recursive>
 8007e36:	e7e9      	b.n	8007e0c <_vfiprintf_r+0x4c>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e3c:	2320      	movs	r3, #32
 8007e3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e42:	2330      	movs	r3, #48	; 0x30
 8007e44:	f04f 0901 	mov.w	r9, #1
 8007e48:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e4c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800800c <_vfiprintf_r+0x24c>
 8007e50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e54:	4623      	mov	r3, r4
 8007e56:	469a      	mov	sl, r3
 8007e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e5c:	b10a      	cbz	r2, 8007e62 <_vfiprintf_r+0xa2>
 8007e5e:	2a25      	cmp	r2, #37	; 0x25
 8007e60:	d1f9      	bne.n	8007e56 <_vfiprintf_r+0x96>
 8007e62:	ebba 0b04 	subs.w	fp, sl, r4
 8007e66:	d00b      	beq.n	8007e80 <_vfiprintf_r+0xc0>
 8007e68:	465b      	mov	r3, fp
 8007e6a:	4622      	mov	r2, r4
 8007e6c:	4629      	mov	r1, r5
 8007e6e:	4630      	mov	r0, r6
 8007e70:	f7ff ff93 	bl	8007d9a <__sfputs_r>
 8007e74:	3001      	adds	r0, #1
 8007e76:	f000 80aa 	beq.w	8007fce <_vfiprintf_r+0x20e>
 8007e7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e7c:	445a      	add	r2, fp
 8007e7e:	9209      	str	r2, [sp, #36]	; 0x24
 8007e80:	f89a 3000 	ldrb.w	r3, [sl]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	f000 80a2 	beq.w	8007fce <_vfiprintf_r+0x20e>
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8007e90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e94:	f10a 0a01 	add.w	sl, sl, #1
 8007e98:	9304      	str	r3, [sp, #16]
 8007e9a:	9307      	str	r3, [sp, #28]
 8007e9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ea0:	931a      	str	r3, [sp, #104]	; 0x68
 8007ea2:	4654      	mov	r4, sl
 8007ea4:	2205      	movs	r2, #5
 8007ea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eaa:	4858      	ldr	r0, [pc, #352]	; (800800c <_vfiprintf_r+0x24c>)
 8007eac:	f000 fd34 	bl	8008918 <memchr>
 8007eb0:	9a04      	ldr	r2, [sp, #16]
 8007eb2:	b9d8      	cbnz	r0, 8007eec <_vfiprintf_r+0x12c>
 8007eb4:	06d1      	lsls	r1, r2, #27
 8007eb6:	bf44      	itt	mi
 8007eb8:	2320      	movmi	r3, #32
 8007eba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ebe:	0713      	lsls	r3, r2, #28
 8007ec0:	bf44      	itt	mi
 8007ec2:	232b      	movmi	r3, #43	; 0x2b
 8007ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ec8:	f89a 3000 	ldrb.w	r3, [sl]
 8007ecc:	2b2a      	cmp	r3, #42	; 0x2a
 8007ece:	d015      	beq.n	8007efc <_vfiprintf_r+0x13c>
 8007ed0:	4654      	mov	r4, sl
 8007ed2:	2000      	movs	r0, #0
 8007ed4:	f04f 0c0a 	mov.w	ip, #10
 8007ed8:	9a07      	ldr	r2, [sp, #28]
 8007eda:	4621      	mov	r1, r4
 8007edc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ee0:	3b30      	subs	r3, #48	; 0x30
 8007ee2:	2b09      	cmp	r3, #9
 8007ee4:	d94e      	bls.n	8007f84 <_vfiprintf_r+0x1c4>
 8007ee6:	b1b0      	cbz	r0, 8007f16 <_vfiprintf_r+0x156>
 8007ee8:	9207      	str	r2, [sp, #28]
 8007eea:	e014      	b.n	8007f16 <_vfiprintf_r+0x156>
 8007eec:	eba0 0308 	sub.w	r3, r0, r8
 8007ef0:	fa09 f303 	lsl.w	r3, r9, r3
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	46a2      	mov	sl, r4
 8007ef8:	9304      	str	r3, [sp, #16]
 8007efa:	e7d2      	b.n	8007ea2 <_vfiprintf_r+0xe2>
 8007efc:	9b03      	ldr	r3, [sp, #12]
 8007efe:	1d19      	adds	r1, r3, #4
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	9103      	str	r1, [sp, #12]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	bfbb      	ittet	lt
 8007f08:	425b      	neglt	r3, r3
 8007f0a:	f042 0202 	orrlt.w	r2, r2, #2
 8007f0e:	9307      	strge	r3, [sp, #28]
 8007f10:	9307      	strlt	r3, [sp, #28]
 8007f12:	bfb8      	it	lt
 8007f14:	9204      	strlt	r2, [sp, #16]
 8007f16:	7823      	ldrb	r3, [r4, #0]
 8007f18:	2b2e      	cmp	r3, #46	; 0x2e
 8007f1a:	d10c      	bne.n	8007f36 <_vfiprintf_r+0x176>
 8007f1c:	7863      	ldrb	r3, [r4, #1]
 8007f1e:	2b2a      	cmp	r3, #42	; 0x2a
 8007f20:	d135      	bne.n	8007f8e <_vfiprintf_r+0x1ce>
 8007f22:	9b03      	ldr	r3, [sp, #12]
 8007f24:	3402      	adds	r4, #2
 8007f26:	1d1a      	adds	r2, r3, #4
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	9203      	str	r2, [sp, #12]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	bfb8      	it	lt
 8007f30:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f34:	9305      	str	r3, [sp, #20]
 8007f36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800801c <_vfiprintf_r+0x25c>
 8007f3a:	2203      	movs	r2, #3
 8007f3c:	4650      	mov	r0, sl
 8007f3e:	7821      	ldrb	r1, [r4, #0]
 8007f40:	f000 fcea 	bl	8008918 <memchr>
 8007f44:	b140      	cbz	r0, 8007f58 <_vfiprintf_r+0x198>
 8007f46:	2340      	movs	r3, #64	; 0x40
 8007f48:	eba0 000a 	sub.w	r0, r0, sl
 8007f4c:	fa03 f000 	lsl.w	r0, r3, r0
 8007f50:	9b04      	ldr	r3, [sp, #16]
 8007f52:	3401      	adds	r4, #1
 8007f54:	4303      	orrs	r3, r0
 8007f56:	9304      	str	r3, [sp, #16]
 8007f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f5c:	2206      	movs	r2, #6
 8007f5e:	482c      	ldr	r0, [pc, #176]	; (8008010 <_vfiprintf_r+0x250>)
 8007f60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f64:	f000 fcd8 	bl	8008918 <memchr>
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	d03f      	beq.n	8007fec <_vfiprintf_r+0x22c>
 8007f6c:	4b29      	ldr	r3, [pc, #164]	; (8008014 <_vfiprintf_r+0x254>)
 8007f6e:	bb1b      	cbnz	r3, 8007fb8 <_vfiprintf_r+0x1f8>
 8007f70:	9b03      	ldr	r3, [sp, #12]
 8007f72:	3307      	adds	r3, #7
 8007f74:	f023 0307 	bic.w	r3, r3, #7
 8007f78:	3308      	adds	r3, #8
 8007f7a:	9303      	str	r3, [sp, #12]
 8007f7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f7e:	443b      	add	r3, r7
 8007f80:	9309      	str	r3, [sp, #36]	; 0x24
 8007f82:	e767      	b.n	8007e54 <_vfiprintf_r+0x94>
 8007f84:	460c      	mov	r4, r1
 8007f86:	2001      	movs	r0, #1
 8007f88:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f8c:	e7a5      	b.n	8007eda <_vfiprintf_r+0x11a>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	f04f 0c0a 	mov.w	ip, #10
 8007f94:	4619      	mov	r1, r3
 8007f96:	3401      	adds	r4, #1
 8007f98:	9305      	str	r3, [sp, #20]
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fa0:	3a30      	subs	r2, #48	; 0x30
 8007fa2:	2a09      	cmp	r2, #9
 8007fa4:	d903      	bls.n	8007fae <_vfiprintf_r+0x1ee>
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d0c5      	beq.n	8007f36 <_vfiprintf_r+0x176>
 8007faa:	9105      	str	r1, [sp, #20]
 8007fac:	e7c3      	b.n	8007f36 <_vfiprintf_r+0x176>
 8007fae:	4604      	mov	r4, r0
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fb6:	e7f0      	b.n	8007f9a <_vfiprintf_r+0x1da>
 8007fb8:	ab03      	add	r3, sp, #12
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	462a      	mov	r2, r5
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	4b15      	ldr	r3, [pc, #84]	; (8008018 <_vfiprintf_r+0x258>)
 8007fc2:	a904      	add	r1, sp, #16
 8007fc4:	f3af 8000 	nop.w
 8007fc8:	4607      	mov	r7, r0
 8007fca:	1c78      	adds	r0, r7, #1
 8007fcc:	d1d6      	bne.n	8007f7c <_vfiprintf_r+0x1bc>
 8007fce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fd0:	07d9      	lsls	r1, r3, #31
 8007fd2:	d405      	bmi.n	8007fe0 <_vfiprintf_r+0x220>
 8007fd4:	89ab      	ldrh	r3, [r5, #12]
 8007fd6:	059a      	lsls	r2, r3, #22
 8007fd8:	d402      	bmi.n	8007fe0 <_vfiprintf_r+0x220>
 8007fda:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fdc:	f000 fc37 	bl	800884e <__retarget_lock_release_recursive>
 8007fe0:	89ab      	ldrh	r3, [r5, #12]
 8007fe2:	065b      	lsls	r3, r3, #25
 8007fe4:	f53f af12 	bmi.w	8007e0c <_vfiprintf_r+0x4c>
 8007fe8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fea:	e711      	b.n	8007e10 <_vfiprintf_r+0x50>
 8007fec:	ab03      	add	r3, sp, #12
 8007fee:	9300      	str	r3, [sp, #0]
 8007ff0:	462a      	mov	r2, r5
 8007ff2:	4630      	mov	r0, r6
 8007ff4:	4b08      	ldr	r3, [pc, #32]	; (8008018 <_vfiprintf_r+0x258>)
 8007ff6:	a904      	add	r1, sp, #16
 8007ff8:	f000 f882 	bl	8008100 <_printf_i>
 8007ffc:	e7e4      	b.n	8007fc8 <_vfiprintf_r+0x208>
 8007ffe:	bf00      	nop
 8008000:	0800a044 	.word	0x0800a044
 8008004:	0800a064 	.word	0x0800a064
 8008008:	0800a024 	.word	0x0800a024
 800800c:	08009fef 	.word	0x08009fef
 8008010:	08009ff9 	.word	0x08009ff9
 8008014:	00000000 	.word	0x00000000
 8008018:	08007d9b 	.word	0x08007d9b
 800801c:	08009ff5 	.word	0x08009ff5

08008020 <_printf_common>:
 8008020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008024:	4616      	mov	r6, r2
 8008026:	4699      	mov	r9, r3
 8008028:	688a      	ldr	r2, [r1, #8]
 800802a:	690b      	ldr	r3, [r1, #16]
 800802c:	4607      	mov	r7, r0
 800802e:	4293      	cmp	r3, r2
 8008030:	bfb8      	it	lt
 8008032:	4613      	movlt	r3, r2
 8008034:	6033      	str	r3, [r6, #0]
 8008036:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800803a:	460c      	mov	r4, r1
 800803c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008040:	b10a      	cbz	r2, 8008046 <_printf_common+0x26>
 8008042:	3301      	adds	r3, #1
 8008044:	6033      	str	r3, [r6, #0]
 8008046:	6823      	ldr	r3, [r4, #0]
 8008048:	0699      	lsls	r1, r3, #26
 800804a:	bf42      	ittt	mi
 800804c:	6833      	ldrmi	r3, [r6, #0]
 800804e:	3302      	addmi	r3, #2
 8008050:	6033      	strmi	r3, [r6, #0]
 8008052:	6825      	ldr	r5, [r4, #0]
 8008054:	f015 0506 	ands.w	r5, r5, #6
 8008058:	d106      	bne.n	8008068 <_printf_common+0x48>
 800805a:	f104 0a19 	add.w	sl, r4, #25
 800805e:	68e3      	ldr	r3, [r4, #12]
 8008060:	6832      	ldr	r2, [r6, #0]
 8008062:	1a9b      	subs	r3, r3, r2
 8008064:	42ab      	cmp	r3, r5
 8008066:	dc28      	bgt.n	80080ba <_printf_common+0x9a>
 8008068:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800806c:	1e13      	subs	r3, r2, #0
 800806e:	6822      	ldr	r2, [r4, #0]
 8008070:	bf18      	it	ne
 8008072:	2301      	movne	r3, #1
 8008074:	0692      	lsls	r2, r2, #26
 8008076:	d42d      	bmi.n	80080d4 <_printf_common+0xb4>
 8008078:	4649      	mov	r1, r9
 800807a:	4638      	mov	r0, r7
 800807c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008080:	47c0      	blx	r8
 8008082:	3001      	adds	r0, #1
 8008084:	d020      	beq.n	80080c8 <_printf_common+0xa8>
 8008086:	6823      	ldr	r3, [r4, #0]
 8008088:	68e5      	ldr	r5, [r4, #12]
 800808a:	f003 0306 	and.w	r3, r3, #6
 800808e:	2b04      	cmp	r3, #4
 8008090:	bf18      	it	ne
 8008092:	2500      	movne	r5, #0
 8008094:	6832      	ldr	r2, [r6, #0]
 8008096:	f04f 0600 	mov.w	r6, #0
 800809a:	68a3      	ldr	r3, [r4, #8]
 800809c:	bf08      	it	eq
 800809e:	1aad      	subeq	r5, r5, r2
 80080a0:	6922      	ldr	r2, [r4, #16]
 80080a2:	bf08      	it	eq
 80080a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080a8:	4293      	cmp	r3, r2
 80080aa:	bfc4      	itt	gt
 80080ac:	1a9b      	subgt	r3, r3, r2
 80080ae:	18ed      	addgt	r5, r5, r3
 80080b0:	341a      	adds	r4, #26
 80080b2:	42b5      	cmp	r5, r6
 80080b4:	d11a      	bne.n	80080ec <_printf_common+0xcc>
 80080b6:	2000      	movs	r0, #0
 80080b8:	e008      	b.n	80080cc <_printf_common+0xac>
 80080ba:	2301      	movs	r3, #1
 80080bc:	4652      	mov	r2, sl
 80080be:	4649      	mov	r1, r9
 80080c0:	4638      	mov	r0, r7
 80080c2:	47c0      	blx	r8
 80080c4:	3001      	adds	r0, #1
 80080c6:	d103      	bne.n	80080d0 <_printf_common+0xb0>
 80080c8:	f04f 30ff 	mov.w	r0, #4294967295
 80080cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080d0:	3501      	adds	r5, #1
 80080d2:	e7c4      	b.n	800805e <_printf_common+0x3e>
 80080d4:	2030      	movs	r0, #48	; 0x30
 80080d6:	18e1      	adds	r1, r4, r3
 80080d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80080dc:	1c5a      	adds	r2, r3, #1
 80080de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80080e2:	4422      	add	r2, r4
 80080e4:	3302      	adds	r3, #2
 80080e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80080ea:	e7c5      	b.n	8008078 <_printf_common+0x58>
 80080ec:	2301      	movs	r3, #1
 80080ee:	4622      	mov	r2, r4
 80080f0:	4649      	mov	r1, r9
 80080f2:	4638      	mov	r0, r7
 80080f4:	47c0      	blx	r8
 80080f6:	3001      	adds	r0, #1
 80080f8:	d0e6      	beq.n	80080c8 <_printf_common+0xa8>
 80080fa:	3601      	adds	r6, #1
 80080fc:	e7d9      	b.n	80080b2 <_printf_common+0x92>
	...

08008100 <_printf_i>:
 8008100:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008104:	460c      	mov	r4, r1
 8008106:	7e27      	ldrb	r7, [r4, #24]
 8008108:	4691      	mov	r9, r2
 800810a:	2f78      	cmp	r7, #120	; 0x78
 800810c:	4680      	mov	r8, r0
 800810e:	469a      	mov	sl, r3
 8008110:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008112:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008116:	d807      	bhi.n	8008128 <_printf_i+0x28>
 8008118:	2f62      	cmp	r7, #98	; 0x62
 800811a:	d80a      	bhi.n	8008132 <_printf_i+0x32>
 800811c:	2f00      	cmp	r7, #0
 800811e:	f000 80d9 	beq.w	80082d4 <_printf_i+0x1d4>
 8008122:	2f58      	cmp	r7, #88	; 0x58
 8008124:	f000 80a4 	beq.w	8008270 <_printf_i+0x170>
 8008128:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800812c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008130:	e03a      	b.n	80081a8 <_printf_i+0xa8>
 8008132:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008136:	2b15      	cmp	r3, #21
 8008138:	d8f6      	bhi.n	8008128 <_printf_i+0x28>
 800813a:	a001      	add	r0, pc, #4	; (adr r0, 8008140 <_printf_i+0x40>)
 800813c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008140:	08008199 	.word	0x08008199
 8008144:	080081ad 	.word	0x080081ad
 8008148:	08008129 	.word	0x08008129
 800814c:	08008129 	.word	0x08008129
 8008150:	08008129 	.word	0x08008129
 8008154:	08008129 	.word	0x08008129
 8008158:	080081ad 	.word	0x080081ad
 800815c:	08008129 	.word	0x08008129
 8008160:	08008129 	.word	0x08008129
 8008164:	08008129 	.word	0x08008129
 8008168:	08008129 	.word	0x08008129
 800816c:	080082bb 	.word	0x080082bb
 8008170:	080081dd 	.word	0x080081dd
 8008174:	0800829d 	.word	0x0800829d
 8008178:	08008129 	.word	0x08008129
 800817c:	08008129 	.word	0x08008129
 8008180:	080082dd 	.word	0x080082dd
 8008184:	08008129 	.word	0x08008129
 8008188:	080081dd 	.word	0x080081dd
 800818c:	08008129 	.word	0x08008129
 8008190:	08008129 	.word	0x08008129
 8008194:	080082a5 	.word	0x080082a5
 8008198:	680b      	ldr	r3, [r1, #0]
 800819a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800819e:	1d1a      	adds	r2, r3, #4
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	600a      	str	r2, [r1, #0]
 80081a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80081a8:	2301      	movs	r3, #1
 80081aa:	e0a4      	b.n	80082f6 <_printf_i+0x1f6>
 80081ac:	6825      	ldr	r5, [r4, #0]
 80081ae:	6808      	ldr	r0, [r1, #0]
 80081b0:	062e      	lsls	r6, r5, #24
 80081b2:	f100 0304 	add.w	r3, r0, #4
 80081b6:	d50a      	bpl.n	80081ce <_printf_i+0xce>
 80081b8:	6805      	ldr	r5, [r0, #0]
 80081ba:	600b      	str	r3, [r1, #0]
 80081bc:	2d00      	cmp	r5, #0
 80081be:	da03      	bge.n	80081c8 <_printf_i+0xc8>
 80081c0:	232d      	movs	r3, #45	; 0x2d
 80081c2:	426d      	negs	r5, r5
 80081c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081c8:	230a      	movs	r3, #10
 80081ca:	485e      	ldr	r0, [pc, #376]	; (8008344 <_printf_i+0x244>)
 80081cc:	e019      	b.n	8008202 <_printf_i+0x102>
 80081ce:	f015 0f40 	tst.w	r5, #64	; 0x40
 80081d2:	6805      	ldr	r5, [r0, #0]
 80081d4:	600b      	str	r3, [r1, #0]
 80081d6:	bf18      	it	ne
 80081d8:	b22d      	sxthne	r5, r5
 80081da:	e7ef      	b.n	80081bc <_printf_i+0xbc>
 80081dc:	680b      	ldr	r3, [r1, #0]
 80081de:	6825      	ldr	r5, [r4, #0]
 80081e0:	1d18      	adds	r0, r3, #4
 80081e2:	6008      	str	r0, [r1, #0]
 80081e4:	0628      	lsls	r0, r5, #24
 80081e6:	d501      	bpl.n	80081ec <_printf_i+0xec>
 80081e8:	681d      	ldr	r5, [r3, #0]
 80081ea:	e002      	b.n	80081f2 <_printf_i+0xf2>
 80081ec:	0669      	lsls	r1, r5, #25
 80081ee:	d5fb      	bpl.n	80081e8 <_printf_i+0xe8>
 80081f0:	881d      	ldrh	r5, [r3, #0]
 80081f2:	2f6f      	cmp	r7, #111	; 0x6f
 80081f4:	bf0c      	ite	eq
 80081f6:	2308      	moveq	r3, #8
 80081f8:	230a      	movne	r3, #10
 80081fa:	4852      	ldr	r0, [pc, #328]	; (8008344 <_printf_i+0x244>)
 80081fc:	2100      	movs	r1, #0
 80081fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008202:	6866      	ldr	r6, [r4, #4]
 8008204:	2e00      	cmp	r6, #0
 8008206:	bfa8      	it	ge
 8008208:	6821      	ldrge	r1, [r4, #0]
 800820a:	60a6      	str	r6, [r4, #8]
 800820c:	bfa4      	itt	ge
 800820e:	f021 0104 	bicge.w	r1, r1, #4
 8008212:	6021      	strge	r1, [r4, #0]
 8008214:	b90d      	cbnz	r5, 800821a <_printf_i+0x11a>
 8008216:	2e00      	cmp	r6, #0
 8008218:	d04d      	beq.n	80082b6 <_printf_i+0x1b6>
 800821a:	4616      	mov	r6, r2
 800821c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008220:	fb03 5711 	mls	r7, r3, r1, r5
 8008224:	5dc7      	ldrb	r7, [r0, r7]
 8008226:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800822a:	462f      	mov	r7, r5
 800822c:	42bb      	cmp	r3, r7
 800822e:	460d      	mov	r5, r1
 8008230:	d9f4      	bls.n	800821c <_printf_i+0x11c>
 8008232:	2b08      	cmp	r3, #8
 8008234:	d10b      	bne.n	800824e <_printf_i+0x14e>
 8008236:	6823      	ldr	r3, [r4, #0]
 8008238:	07df      	lsls	r7, r3, #31
 800823a:	d508      	bpl.n	800824e <_printf_i+0x14e>
 800823c:	6923      	ldr	r3, [r4, #16]
 800823e:	6861      	ldr	r1, [r4, #4]
 8008240:	4299      	cmp	r1, r3
 8008242:	bfde      	ittt	le
 8008244:	2330      	movle	r3, #48	; 0x30
 8008246:	f806 3c01 	strble.w	r3, [r6, #-1]
 800824a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800824e:	1b92      	subs	r2, r2, r6
 8008250:	6122      	str	r2, [r4, #16]
 8008252:	464b      	mov	r3, r9
 8008254:	4621      	mov	r1, r4
 8008256:	4640      	mov	r0, r8
 8008258:	f8cd a000 	str.w	sl, [sp]
 800825c:	aa03      	add	r2, sp, #12
 800825e:	f7ff fedf 	bl	8008020 <_printf_common>
 8008262:	3001      	adds	r0, #1
 8008264:	d14c      	bne.n	8008300 <_printf_i+0x200>
 8008266:	f04f 30ff 	mov.w	r0, #4294967295
 800826a:	b004      	add	sp, #16
 800826c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008270:	4834      	ldr	r0, [pc, #208]	; (8008344 <_printf_i+0x244>)
 8008272:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008276:	680e      	ldr	r6, [r1, #0]
 8008278:	6823      	ldr	r3, [r4, #0]
 800827a:	f856 5b04 	ldr.w	r5, [r6], #4
 800827e:	061f      	lsls	r7, r3, #24
 8008280:	600e      	str	r6, [r1, #0]
 8008282:	d514      	bpl.n	80082ae <_printf_i+0x1ae>
 8008284:	07d9      	lsls	r1, r3, #31
 8008286:	bf44      	itt	mi
 8008288:	f043 0320 	orrmi.w	r3, r3, #32
 800828c:	6023      	strmi	r3, [r4, #0]
 800828e:	b91d      	cbnz	r5, 8008298 <_printf_i+0x198>
 8008290:	6823      	ldr	r3, [r4, #0]
 8008292:	f023 0320 	bic.w	r3, r3, #32
 8008296:	6023      	str	r3, [r4, #0]
 8008298:	2310      	movs	r3, #16
 800829a:	e7af      	b.n	80081fc <_printf_i+0xfc>
 800829c:	6823      	ldr	r3, [r4, #0]
 800829e:	f043 0320 	orr.w	r3, r3, #32
 80082a2:	6023      	str	r3, [r4, #0]
 80082a4:	2378      	movs	r3, #120	; 0x78
 80082a6:	4828      	ldr	r0, [pc, #160]	; (8008348 <_printf_i+0x248>)
 80082a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80082ac:	e7e3      	b.n	8008276 <_printf_i+0x176>
 80082ae:	065e      	lsls	r6, r3, #25
 80082b0:	bf48      	it	mi
 80082b2:	b2ad      	uxthmi	r5, r5
 80082b4:	e7e6      	b.n	8008284 <_printf_i+0x184>
 80082b6:	4616      	mov	r6, r2
 80082b8:	e7bb      	b.n	8008232 <_printf_i+0x132>
 80082ba:	680b      	ldr	r3, [r1, #0]
 80082bc:	6826      	ldr	r6, [r4, #0]
 80082be:	1d1d      	adds	r5, r3, #4
 80082c0:	6960      	ldr	r0, [r4, #20]
 80082c2:	600d      	str	r5, [r1, #0]
 80082c4:	0635      	lsls	r5, r6, #24
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	d501      	bpl.n	80082ce <_printf_i+0x1ce>
 80082ca:	6018      	str	r0, [r3, #0]
 80082cc:	e002      	b.n	80082d4 <_printf_i+0x1d4>
 80082ce:	0671      	lsls	r1, r6, #25
 80082d0:	d5fb      	bpl.n	80082ca <_printf_i+0x1ca>
 80082d2:	8018      	strh	r0, [r3, #0]
 80082d4:	2300      	movs	r3, #0
 80082d6:	4616      	mov	r6, r2
 80082d8:	6123      	str	r3, [r4, #16]
 80082da:	e7ba      	b.n	8008252 <_printf_i+0x152>
 80082dc:	680b      	ldr	r3, [r1, #0]
 80082de:	1d1a      	adds	r2, r3, #4
 80082e0:	600a      	str	r2, [r1, #0]
 80082e2:	681e      	ldr	r6, [r3, #0]
 80082e4:	2100      	movs	r1, #0
 80082e6:	4630      	mov	r0, r6
 80082e8:	6862      	ldr	r2, [r4, #4]
 80082ea:	f000 fb15 	bl	8008918 <memchr>
 80082ee:	b108      	cbz	r0, 80082f4 <_printf_i+0x1f4>
 80082f0:	1b80      	subs	r0, r0, r6
 80082f2:	6060      	str	r0, [r4, #4]
 80082f4:	6863      	ldr	r3, [r4, #4]
 80082f6:	6123      	str	r3, [r4, #16]
 80082f8:	2300      	movs	r3, #0
 80082fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082fe:	e7a8      	b.n	8008252 <_printf_i+0x152>
 8008300:	4632      	mov	r2, r6
 8008302:	4649      	mov	r1, r9
 8008304:	4640      	mov	r0, r8
 8008306:	6923      	ldr	r3, [r4, #16]
 8008308:	47d0      	blx	sl
 800830a:	3001      	adds	r0, #1
 800830c:	d0ab      	beq.n	8008266 <_printf_i+0x166>
 800830e:	6823      	ldr	r3, [r4, #0]
 8008310:	079b      	lsls	r3, r3, #30
 8008312:	d413      	bmi.n	800833c <_printf_i+0x23c>
 8008314:	68e0      	ldr	r0, [r4, #12]
 8008316:	9b03      	ldr	r3, [sp, #12]
 8008318:	4298      	cmp	r0, r3
 800831a:	bfb8      	it	lt
 800831c:	4618      	movlt	r0, r3
 800831e:	e7a4      	b.n	800826a <_printf_i+0x16a>
 8008320:	2301      	movs	r3, #1
 8008322:	4632      	mov	r2, r6
 8008324:	4649      	mov	r1, r9
 8008326:	4640      	mov	r0, r8
 8008328:	47d0      	blx	sl
 800832a:	3001      	adds	r0, #1
 800832c:	d09b      	beq.n	8008266 <_printf_i+0x166>
 800832e:	3501      	adds	r5, #1
 8008330:	68e3      	ldr	r3, [r4, #12]
 8008332:	9903      	ldr	r1, [sp, #12]
 8008334:	1a5b      	subs	r3, r3, r1
 8008336:	42ab      	cmp	r3, r5
 8008338:	dcf2      	bgt.n	8008320 <_printf_i+0x220>
 800833a:	e7eb      	b.n	8008314 <_printf_i+0x214>
 800833c:	2500      	movs	r5, #0
 800833e:	f104 0619 	add.w	r6, r4, #25
 8008342:	e7f5      	b.n	8008330 <_printf_i+0x230>
 8008344:	0800a000 	.word	0x0800a000
 8008348:	0800a011 	.word	0x0800a011

0800834c <__swbuf_r>:
 800834c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800834e:	460e      	mov	r6, r1
 8008350:	4614      	mov	r4, r2
 8008352:	4605      	mov	r5, r0
 8008354:	b118      	cbz	r0, 800835e <__swbuf_r+0x12>
 8008356:	6983      	ldr	r3, [r0, #24]
 8008358:	b90b      	cbnz	r3, 800835e <__swbuf_r+0x12>
 800835a:	f000 f9d9 	bl	8008710 <__sinit>
 800835e:	4b21      	ldr	r3, [pc, #132]	; (80083e4 <__swbuf_r+0x98>)
 8008360:	429c      	cmp	r4, r3
 8008362:	d12b      	bne.n	80083bc <__swbuf_r+0x70>
 8008364:	686c      	ldr	r4, [r5, #4]
 8008366:	69a3      	ldr	r3, [r4, #24]
 8008368:	60a3      	str	r3, [r4, #8]
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	071a      	lsls	r2, r3, #28
 800836e:	d52f      	bpl.n	80083d0 <__swbuf_r+0x84>
 8008370:	6923      	ldr	r3, [r4, #16]
 8008372:	b36b      	cbz	r3, 80083d0 <__swbuf_r+0x84>
 8008374:	6923      	ldr	r3, [r4, #16]
 8008376:	6820      	ldr	r0, [r4, #0]
 8008378:	b2f6      	uxtb	r6, r6
 800837a:	1ac0      	subs	r0, r0, r3
 800837c:	6963      	ldr	r3, [r4, #20]
 800837e:	4637      	mov	r7, r6
 8008380:	4283      	cmp	r3, r0
 8008382:	dc04      	bgt.n	800838e <__swbuf_r+0x42>
 8008384:	4621      	mov	r1, r4
 8008386:	4628      	mov	r0, r5
 8008388:	f000 f92e 	bl	80085e8 <_fflush_r>
 800838c:	bb30      	cbnz	r0, 80083dc <__swbuf_r+0x90>
 800838e:	68a3      	ldr	r3, [r4, #8]
 8008390:	3001      	adds	r0, #1
 8008392:	3b01      	subs	r3, #1
 8008394:	60a3      	str	r3, [r4, #8]
 8008396:	6823      	ldr	r3, [r4, #0]
 8008398:	1c5a      	adds	r2, r3, #1
 800839a:	6022      	str	r2, [r4, #0]
 800839c:	701e      	strb	r6, [r3, #0]
 800839e:	6963      	ldr	r3, [r4, #20]
 80083a0:	4283      	cmp	r3, r0
 80083a2:	d004      	beq.n	80083ae <__swbuf_r+0x62>
 80083a4:	89a3      	ldrh	r3, [r4, #12]
 80083a6:	07db      	lsls	r3, r3, #31
 80083a8:	d506      	bpl.n	80083b8 <__swbuf_r+0x6c>
 80083aa:	2e0a      	cmp	r6, #10
 80083ac:	d104      	bne.n	80083b8 <__swbuf_r+0x6c>
 80083ae:	4621      	mov	r1, r4
 80083b0:	4628      	mov	r0, r5
 80083b2:	f000 f919 	bl	80085e8 <_fflush_r>
 80083b6:	b988      	cbnz	r0, 80083dc <__swbuf_r+0x90>
 80083b8:	4638      	mov	r0, r7
 80083ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083bc:	4b0a      	ldr	r3, [pc, #40]	; (80083e8 <__swbuf_r+0x9c>)
 80083be:	429c      	cmp	r4, r3
 80083c0:	d101      	bne.n	80083c6 <__swbuf_r+0x7a>
 80083c2:	68ac      	ldr	r4, [r5, #8]
 80083c4:	e7cf      	b.n	8008366 <__swbuf_r+0x1a>
 80083c6:	4b09      	ldr	r3, [pc, #36]	; (80083ec <__swbuf_r+0xa0>)
 80083c8:	429c      	cmp	r4, r3
 80083ca:	bf08      	it	eq
 80083cc:	68ec      	ldreq	r4, [r5, #12]
 80083ce:	e7ca      	b.n	8008366 <__swbuf_r+0x1a>
 80083d0:	4621      	mov	r1, r4
 80083d2:	4628      	mov	r0, r5
 80083d4:	f000 f80c 	bl	80083f0 <__swsetup_r>
 80083d8:	2800      	cmp	r0, #0
 80083da:	d0cb      	beq.n	8008374 <__swbuf_r+0x28>
 80083dc:	f04f 37ff 	mov.w	r7, #4294967295
 80083e0:	e7ea      	b.n	80083b8 <__swbuf_r+0x6c>
 80083e2:	bf00      	nop
 80083e4:	0800a044 	.word	0x0800a044
 80083e8:	0800a064 	.word	0x0800a064
 80083ec:	0800a024 	.word	0x0800a024

080083f0 <__swsetup_r>:
 80083f0:	4b32      	ldr	r3, [pc, #200]	; (80084bc <__swsetup_r+0xcc>)
 80083f2:	b570      	push	{r4, r5, r6, lr}
 80083f4:	681d      	ldr	r5, [r3, #0]
 80083f6:	4606      	mov	r6, r0
 80083f8:	460c      	mov	r4, r1
 80083fa:	b125      	cbz	r5, 8008406 <__swsetup_r+0x16>
 80083fc:	69ab      	ldr	r3, [r5, #24]
 80083fe:	b913      	cbnz	r3, 8008406 <__swsetup_r+0x16>
 8008400:	4628      	mov	r0, r5
 8008402:	f000 f985 	bl	8008710 <__sinit>
 8008406:	4b2e      	ldr	r3, [pc, #184]	; (80084c0 <__swsetup_r+0xd0>)
 8008408:	429c      	cmp	r4, r3
 800840a:	d10f      	bne.n	800842c <__swsetup_r+0x3c>
 800840c:	686c      	ldr	r4, [r5, #4]
 800840e:	89a3      	ldrh	r3, [r4, #12]
 8008410:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008414:	0719      	lsls	r1, r3, #28
 8008416:	d42c      	bmi.n	8008472 <__swsetup_r+0x82>
 8008418:	06dd      	lsls	r5, r3, #27
 800841a:	d411      	bmi.n	8008440 <__swsetup_r+0x50>
 800841c:	2309      	movs	r3, #9
 800841e:	6033      	str	r3, [r6, #0]
 8008420:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008424:	f04f 30ff 	mov.w	r0, #4294967295
 8008428:	81a3      	strh	r3, [r4, #12]
 800842a:	e03e      	b.n	80084aa <__swsetup_r+0xba>
 800842c:	4b25      	ldr	r3, [pc, #148]	; (80084c4 <__swsetup_r+0xd4>)
 800842e:	429c      	cmp	r4, r3
 8008430:	d101      	bne.n	8008436 <__swsetup_r+0x46>
 8008432:	68ac      	ldr	r4, [r5, #8]
 8008434:	e7eb      	b.n	800840e <__swsetup_r+0x1e>
 8008436:	4b24      	ldr	r3, [pc, #144]	; (80084c8 <__swsetup_r+0xd8>)
 8008438:	429c      	cmp	r4, r3
 800843a:	bf08      	it	eq
 800843c:	68ec      	ldreq	r4, [r5, #12]
 800843e:	e7e6      	b.n	800840e <__swsetup_r+0x1e>
 8008440:	0758      	lsls	r0, r3, #29
 8008442:	d512      	bpl.n	800846a <__swsetup_r+0x7a>
 8008444:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008446:	b141      	cbz	r1, 800845a <__swsetup_r+0x6a>
 8008448:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800844c:	4299      	cmp	r1, r3
 800844e:	d002      	beq.n	8008456 <__swsetup_r+0x66>
 8008450:	4630      	mov	r0, r6
 8008452:	f7ff fc41 	bl	8007cd8 <_free_r>
 8008456:	2300      	movs	r3, #0
 8008458:	6363      	str	r3, [r4, #52]	; 0x34
 800845a:	89a3      	ldrh	r3, [r4, #12]
 800845c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008460:	81a3      	strh	r3, [r4, #12]
 8008462:	2300      	movs	r3, #0
 8008464:	6063      	str	r3, [r4, #4]
 8008466:	6923      	ldr	r3, [r4, #16]
 8008468:	6023      	str	r3, [r4, #0]
 800846a:	89a3      	ldrh	r3, [r4, #12]
 800846c:	f043 0308 	orr.w	r3, r3, #8
 8008470:	81a3      	strh	r3, [r4, #12]
 8008472:	6923      	ldr	r3, [r4, #16]
 8008474:	b94b      	cbnz	r3, 800848a <__swsetup_r+0x9a>
 8008476:	89a3      	ldrh	r3, [r4, #12]
 8008478:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800847c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008480:	d003      	beq.n	800848a <__swsetup_r+0x9a>
 8008482:	4621      	mov	r1, r4
 8008484:	4630      	mov	r0, r6
 8008486:	f000 fa07 	bl	8008898 <__smakebuf_r>
 800848a:	89a0      	ldrh	r0, [r4, #12]
 800848c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008490:	f010 0301 	ands.w	r3, r0, #1
 8008494:	d00a      	beq.n	80084ac <__swsetup_r+0xbc>
 8008496:	2300      	movs	r3, #0
 8008498:	60a3      	str	r3, [r4, #8]
 800849a:	6963      	ldr	r3, [r4, #20]
 800849c:	425b      	negs	r3, r3
 800849e:	61a3      	str	r3, [r4, #24]
 80084a0:	6923      	ldr	r3, [r4, #16]
 80084a2:	b943      	cbnz	r3, 80084b6 <__swsetup_r+0xc6>
 80084a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80084a8:	d1ba      	bne.n	8008420 <__swsetup_r+0x30>
 80084aa:	bd70      	pop	{r4, r5, r6, pc}
 80084ac:	0781      	lsls	r1, r0, #30
 80084ae:	bf58      	it	pl
 80084b0:	6963      	ldrpl	r3, [r4, #20]
 80084b2:	60a3      	str	r3, [r4, #8]
 80084b4:	e7f4      	b.n	80084a0 <__swsetup_r+0xb0>
 80084b6:	2000      	movs	r0, #0
 80084b8:	e7f7      	b.n	80084aa <__swsetup_r+0xba>
 80084ba:	bf00      	nop
 80084bc:	20000024 	.word	0x20000024
 80084c0:	0800a044 	.word	0x0800a044
 80084c4:	0800a064 	.word	0x0800a064
 80084c8:	0800a024 	.word	0x0800a024

080084cc <abort>:
 80084cc:	2006      	movs	r0, #6
 80084ce:	b508      	push	{r3, lr}
 80084d0:	f000 fa58 	bl	8008984 <raise>
 80084d4:	2001      	movs	r0, #1
 80084d6:	f7f9 fd08 	bl	8001eea <_exit>
	...

080084dc <__sflush_r>:
 80084dc:	898a      	ldrh	r2, [r1, #12]
 80084de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084e2:	4605      	mov	r5, r0
 80084e4:	0710      	lsls	r0, r2, #28
 80084e6:	460c      	mov	r4, r1
 80084e8:	d458      	bmi.n	800859c <__sflush_r+0xc0>
 80084ea:	684b      	ldr	r3, [r1, #4]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	dc05      	bgt.n	80084fc <__sflush_r+0x20>
 80084f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	dc02      	bgt.n	80084fc <__sflush_r+0x20>
 80084f6:	2000      	movs	r0, #0
 80084f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084fe:	2e00      	cmp	r6, #0
 8008500:	d0f9      	beq.n	80084f6 <__sflush_r+0x1a>
 8008502:	2300      	movs	r3, #0
 8008504:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008508:	682f      	ldr	r7, [r5, #0]
 800850a:	602b      	str	r3, [r5, #0]
 800850c:	d032      	beq.n	8008574 <__sflush_r+0x98>
 800850e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008510:	89a3      	ldrh	r3, [r4, #12]
 8008512:	075a      	lsls	r2, r3, #29
 8008514:	d505      	bpl.n	8008522 <__sflush_r+0x46>
 8008516:	6863      	ldr	r3, [r4, #4]
 8008518:	1ac0      	subs	r0, r0, r3
 800851a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800851c:	b10b      	cbz	r3, 8008522 <__sflush_r+0x46>
 800851e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008520:	1ac0      	subs	r0, r0, r3
 8008522:	2300      	movs	r3, #0
 8008524:	4602      	mov	r2, r0
 8008526:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008528:	4628      	mov	r0, r5
 800852a:	6a21      	ldr	r1, [r4, #32]
 800852c:	47b0      	blx	r6
 800852e:	1c43      	adds	r3, r0, #1
 8008530:	89a3      	ldrh	r3, [r4, #12]
 8008532:	d106      	bne.n	8008542 <__sflush_r+0x66>
 8008534:	6829      	ldr	r1, [r5, #0]
 8008536:	291d      	cmp	r1, #29
 8008538:	d82c      	bhi.n	8008594 <__sflush_r+0xb8>
 800853a:	4a2a      	ldr	r2, [pc, #168]	; (80085e4 <__sflush_r+0x108>)
 800853c:	40ca      	lsrs	r2, r1
 800853e:	07d6      	lsls	r6, r2, #31
 8008540:	d528      	bpl.n	8008594 <__sflush_r+0xb8>
 8008542:	2200      	movs	r2, #0
 8008544:	6062      	str	r2, [r4, #4]
 8008546:	6922      	ldr	r2, [r4, #16]
 8008548:	04d9      	lsls	r1, r3, #19
 800854a:	6022      	str	r2, [r4, #0]
 800854c:	d504      	bpl.n	8008558 <__sflush_r+0x7c>
 800854e:	1c42      	adds	r2, r0, #1
 8008550:	d101      	bne.n	8008556 <__sflush_r+0x7a>
 8008552:	682b      	ldr	r3, [r5, #0]
 8008554:	b903      	cbnz	r3, 8008558 <__sflush_r+0x7c>
 8008556:	6560      	str	r0, [r4, #84]	; 0x54
 8008558:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800855a:	602f      	str	r7, [r5, #0]
 800855c:	2900      	cmp	r1, #0
 800855e:	d0ca      	beq.n	80084f6 <__sflush_r+0x1a>
 8008560:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008564:	4299      	cmp	r1, r3
 8008566:	d002      	beq.n	800856e <__sflush_r+0x92>
 8008568:	4628      	mov	r0, r5
 800856a:	f7ff fbb5 	bl	8007cd8 <_free_r>
 800856e:	2000      	movs	r0, #0
 8008570:	6360      	str	r0, [r4, #52]	; 0x34
 8008572:	e7c1      	b.n	80084f8 <__sflush_r+0x1c>
 8008574:	6a21      	ldr	r1, [r4, #32]
 8008576:	2301      	movs	r3, #1
 8008578:	4628      	mov	r0, r5
 800857a:	47b0      	blx	r6
 800857c:	1c41      	adds	r1, r0, #1
 800857e:	d1c7      	bne.n	8008510 <__sflush_r+0x34>
 8008580:	682b      	ldr	r3, [r5, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d0c4      	beq.n	8008510 <__sflush_r+0x34>
 8008586:	2b1d      	cmp	r3, #29
 8008588:	d001      	beq.n	800858e <__sflush_r+0xb2>
 800858a:	2b16      	cmp	r3, #22
 800858c:	d101      	bne.n	8008592 <__sflush_r+0xb6>
 800858e:	602f      	str	r7, [r5, #0]
 8008590:	e7b1      	b.n	80084f6 <__sflush_r+0x1a>
 8008592:	89a3      	ldrh	r3, [r4, #12]
 8008594:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008598:	81a3      	strh	r3, [r4, #12]
 800859a:	e7ad      	b.n	80084f8 <__sflush_r+0x1c>
 800859c:	690f      	ldr	r7, [r1, #16]
 800859e:	2f00      	cmp	r7, #0
 80085a0:	d0a9      	beq.n	80084f6 <__sflush_r+0x1a>
 80085a2:	0793      	lsls	r3, r2, #30
 80085a4:	bf18      	it	ne
 80085a6:	2300      	movne	r3, #0
 80085a8:	680e      	ldr	r6, [r1, #0]
 80085aa:	bf08      	it	eq
 80085ac:	694b      	ldreq	r3, [r1, #20]
 80085ae:	eba6 0807 	sub.w	r8, r6, r7
 80085b2:	600f      	str	r7, [r1, #0]
 80085b4:	608b      	str	r3, [r1, #8]
 80085b6:	f1b8 0f00 	cmp.w	r8, #0
 80085ba:	dd9c      	ble.n	80084f6 <__sflush_r+0x1a>
 80085bc:	4643      	mov	r3, r8
 80085be:	463a      	mov	r2, r7
 80085c0:	4628      	mov	r0, r5
 80085c2:	6a21      	ldr	r1, [r4, #32]
 80085c4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80085c6:	47b0      	blx	r6
 80085c8:	2800      	cmp	r0, #0
 80085ca:	dc06      	bgt.n	80085da <__sflush_r+0xfe>
 80085cc:	89a3      	ldrh	r3, [r4, #12]
 80085ce:	f04f 30ff 	mov.w	r0, #4294967295
 80085d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085d6:	81a3      	strh	r3, [r4, #12]
 80085d8:	e78e      	b.n	80084f8 <__sflush_r+0x1c>
 80085da:	4407      	add	r7, r0
 80085dc:	eba8 0800 	sub.w	r8, r8, r0
 80085e0:	e7e9      	b.n	80085b6 <__sflush_r+0xda>
 80085e2:	bf00      	nop
 80085e4:	20400001 	.word	0x20400001

080085e8 <_fflush_r>:
 80085e8:	b538      	push	{r3, r4, r5, lr}
 80085ea:	690b      	ldr	r3, [r1, #16]
 80085ec:	4605      	mov	r5, r0
 80085ee:	460c      	mov	r4, r1
 80085f0:	b913      	cbnz	r3, 80085f8 <_fflush_r+0x10>
 80085f2:	2500      	movs	r5, #0
 80085f4:	4628      	mov	r0, r5
 80085f6:	bd38      	pop	{r3, r4, r5, pc}
 80085f8:	b118      	cbz	r0, 8008602 <_fflush_r+0x1a>
 80085fa:	6983      	ldr	r3, [r0, #24]
 80085fc:	b90b      	cbnz	r3, 8008602 <_fflush_r+0x1a>
 80085fe:	f000 f887 	bl	8008710 <__sinit>
 8008602:	4b14      	ldr	r3, [pc, #80]	; (8008654 <_fflush_r+0x6c>)
 8008604:	429c      	cmp	r4, r3
 8008606:	d11b      	bne.n	8008640 <_fflush_r+0x58>
 8008608:	686c      	ldr	r4, [r5, #4]
 800860a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d0ef      	beq.n	80085f2 <_fflush_r+0xa>
 8008612:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008614:	07d0      	lsls	r0, r2, #31
 8008616:	d404      	bmi.n	8008622 <_fflush_r+0x3a>
 8008618:	0599      	lsls	r1, r3, #22
 800861a:	d402      	bmi.n	8008622 <_fflush_r+0x3a>
 800861c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800861e:	f000 f915 	bl	800884c <__retarget_lock_acquire_recursive>
 8008622:	4628      	mov	r0, r5
 8008624:	4621      	mov	r1, r4
 8008626:	f7ff ff59 	bl	80084dc <__sflush_r>
 800862a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800862c:	4605      	mov	r5, r0
 800862e:	07da      	lsls	r2, r3, #31
 8008630:	d4e0      	bmi.n	80085f4 <_fflush_r+0xc>
 8008632:	89a3      	ldrh	r3, [r4, #12]
 8008634:	059b      	lsls	r3, r3, #22
 8008636:	d4dd      	bmi.n	80085f4 <_fflush_r+0xc>
 8008638:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800863a:	f000 f908 	bl	800884e <__retarget_lock_release_recursive>
 800863e:	e7d9      	b.n	80085f4 <_fflush_r+0xc>
 8008640:	4b05      	ldr	r3, [pc, #20]	; (8008658 <_fflush_r+0x70>)
 8008642:	429c      	cmp	r4, r3
 8008644:	d101      	bne.n	800864a <_fflush_r+0x62>
 8008646:	68ac      	ldr	r4, [r5, #8]
 8008648:	e7df      	b.n	800860a <_fflush_r+0x22>
 800864a:	4b04      	ldr	r3, [pc, #16]	; (800865c <_fflush_r+0x74>)
 800864c:	429c      	cmp	r4, r3
 800864e:	bf08      	it	eq
 8008650:	68ec      	ldreq	r4, [r5, #12]
 8008652:	e7da      	b.n	800860a <_fflush_r+0x22>
 8008654:	0800a044 	.word	0x0800a044
 8008658:	0800a064 	.word	0x0800a064
 800865c:	0800a024 	.word	0x0800a024

08008660 <std>:
 8008660:	2300      	movs	r3, #0
 8008662:	b510      	push	{r4, lr}
 8008664:	4604      	mov	r4, r0
 8008666:	e9c0 3300 	strd	r3, r3, [r0]
 800866a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800866e:	6083      	str	r3, [r0, #8]
 8008670:	8181      	strh	r1, [r0, #12]
 8008672:	6643      	str	r3, [r0, #100]	; 0x64
 8008674:	81c2      	strh	r2, [r0, #14]
 8008676:	6183      	str	r3, [r0, #24]
 8008678:	4619      	mov	r1, r3
 800867a:	2208      	movs	r2, #8
 800867c:	305c      	adds	r0, #92	; 0x5c
 800867e:	f7fc fc15 	bl	8004eac <memset>
 8008682:	4b05      	ldr	r3, [pc, #20]	; (8008698 <std+0x38>)
 8008684:	6224      	str	r4, [r4, #32]
 8008686:	6263      	str	r3, [r4, #36]	; 0x24
 8008688:	4b04      	ldr	r3, [pc, #16]	; (800869c <std+0x3c>)
 800868a:	62a3      	str	r3, [r4, #40]	; 0x28
 800868c:	4b04      	ldr	r3, [pc, #16]	; (80086a0 <std+0x40>)
 800868e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008690:	4b04      	ldr	r3, [pc, #16]	; (80086a4 <std+0x44>)
 8008692:	6323      	str	r3, [r4, #48]	; 0x30
 8008694:	bd10      	pop	{r4, pc}
 8008696:	bf00      	nop
 8008698:	080089bd 	.word	0x080089bd
 800869c:	080089df 	.word	0x080089df
 80086a0:	08008a17 	.word	0x08008a17
 80086a4:	08008a3b 	.word	0x08008a3b

080086a8 <_cleanup_r>:
 80086a8:	4901      	ldr	r1, [pc, #4]	; (80086b0 <_cleanup_r+0x8>)
 80086aa:	f000 b8af 	b.w	800880c <_fwalk_reent>
 80086ae:	bf00      	nop
 80086b0:	080085e9 	.word	0x080085e9

080086b4 <__sfmoreglue>:
 80086b4:	b570      	push	{r4, r5, r6, lr}
 80086b6:	2568      	movs	r5, #104	; 0x68
 80086b8:	1e4a      	subs	r2, r1, #1
 80086ba:	4355      	muls	r5, r2
 80086bc:	460e      	mov	r6, r1
 80086be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80086c2:	f7fe fbaf 	bl	8006e24 <_malloc_r>
 80086c6:	4604      	mov	r4, r0
 80086c8:	b140      	cbz	r0, 80086dc <__sfmoreglue+0x28>
 80086ca:	2100      	movs	r1, #0
 80086cc:	e9c0 1600 	strd	r1, r6, [r0]
 80086d0:	300c      	adds	r0, #12
 80086d2:	60a0      	str	r0, [r4, #8]
 80086d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80086d8:	f7fc fbe8 	bl	8004eac <memset>
 80086dc:	4620      	mov	r0, r4
 80086de:	bd70      	pop	{r4, r5, r6, pc}

080086e0 <__sfp_lock_acquire>:
 80086e0:	4801      	ldr	r0, [pc, #4]	; (80086e8 <__sfp_lock_acquire+0x8>)
 80086e2:	f000 b8b3 	b.w	800884c <__retarget_lock_acquire_recursive>
 80086e6:	bf00      	nop
 80086e8:	200005c0 	.word	0x200005c0

080086ec <__sfp_lock_release>:
 80086ec:	4801      	ldr	r0, [pc, #4]	; (80086f4 <__sfp_lock_release+0x8>)
 80086ee:	f000 b8ae 	b.w	800884e <__retarget_lock_release_recursive>
 80086f2:	bf00      	nop
 80086f4:	200005c0 	.word	0x200005c0

080086f8 <__sinit_lock_acquire>:
 80086f8:	4801      	ldr	r0, [pc, #4]	; (8008700 <__sinit_lock_acquire+0x8>)
 80086fa:	f000 b8a7 	b.w	800884c <__retarget_lock_acquire_recursive>
 80086fe:	bf00      	nop
 8008700:	200005bb 	.word	0x200005bb

08008704 <__sinit_lock_release>:
 8008704:	4801      	ldr	r0, [pc, #4]	; (800870c <__sinit_lock_release+0x8>)
 8008706:	f000 b8a2 	b.w	800884e <__retarget_lock_release_recursive>
 800870a:	bf00      	nop
 800870c:	200005bb 	.word	0x200005bb

08008710 <__sinit>:
 8008710:	b510      	push	{r4, lr}
 8008712:	4604      	mov	r4, r0
 8008714:	f7ff fff0 	bl	80086f8 <__sinit_lock_acquire>
 8008718:	69a3      	ldr	r3, [r4, #24]
 800871a:	b11b      	cbz	r3, 8008724 <__sinit+0x14>
 800871c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008720:	f7ff bff0 	b.w	8008704 <__sinit_lock_release>
 8008724:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008728:	6523      	str	r3, [r4, #80]	; 0x50
 800872a:	4b13      	ldr	r3, [pc, #76]	; (8008778 <__sinit+0x68>)
 800872c:	4a13      	ldr	r2, [pc, #76]	; (800877c <__sinit+0x6c>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	62a2      	str	r2, [r4, #40]	; 0x28
 8008732:	42a3      	cmp	r3, r4
 8008734:	bf08      	it	eq
 8008736:	2301      	moveq	r3, #1
 8008738:	4620      	mov	r0, r4
 800873a:	bf08      	it	eq
 800873c:	61a3      	streq	r3, [r4, #24]
 800873e:	f000 f81f 	bl	8008780 <__sfp>
 8008742:	6060      	str	r0, [r4, #4]
 8008744:	4620      	mov	r0, r4
 8008746:	f000 f81b 	bl	8008780 <__sfp>
 800874a:	60a0      	str	r0, [r4, #8]
 800874c:	4620      	mov	r0, r4
 800874e:	f000 f817 	bl	8008780 <__sfp>
 8008752:	2200      	movs	r2, #0
 8008754:	2104      	movs	r1, #4
 8008756:	60e0      	str	r0, [r4, #12]
 8008758:	6860      	ldr	r0, [r4, #4]
 800875a:	f7ff ff81 	bl	8008660 <std>
 800875e:	2201      	movs	r2, #1
 8008760:	2109      	movs	r1, #9
 8008762:	68a0      	ldr	r0, [r4, #8]
 8008764:	f7ff ff7c 	bl	8008660 <std>
 8008768:	2202      	movs	r2, #2
 800876a:	2112      	movs	r1, #18
 800876c:	68e0      	ldr	r0, [r4, #12]
 800876e:	f7ff ff77 	bl	8008660 <std>
 8008772:	2301      	movs	r3, #1
 8008774:	61a3      	str	r3, [r4, #24]
 8008776:	e7d1      	b.n	800871c <__sinit+0xc>
 8008778:	08009be0 	.word	0x08009be0
 800877c:	080086a9 	.word	0x080086a9

08008780 <__sfp>:
 8008780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008782:	4607      	mov	r7, r0
 8008784:	f7ff ffac 	bl	80086e0 <__sfp_lock_acquire>
 8008788:	4b1e      	ldr	r3, [pc, #120]	; (8008804 <__sfp+0x84>)
 800878a:	681e      	ldr	r6, [r3, #0]
 800878c:	69b3      	ldr	r3, [r6, #24]
 800878e:	b913      	cbnz	r3, 8008796 <__sfp+0x16>
 8008790:	4630      	mov	r0, r6
 8008792:	f7ff ffbd 	bl	8008710 <__sinit>
 8008796:	3648      	adds	r6, #72	; 0x48
 8008798:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800879c:	3b01      	subs	r3, #1
 800879e:	d503      	bpl.n	80087a8 <__sfp+0x28>
 80087a0:	6833      	ldr	r3, [r6, #0]
 80087a2:	b30b      	cbz	r3, 80087e8 <__sfp+0x68>
 80087a4:	6836      	ldr	r6, [r6, #0]
 80087a6:	e7f7      	b.n	8008798 <__sfp+0x18>
 80087a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80087ac:	b9d5      	cbnz	r5, 80087e4 <__sfp+0x64>
 80087ae:	4b16      	ldr	r3, [pc, #88]	; (8008808 <__sfp+0x88>)
 80087b0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80087b4:	60e3      	str	r3, [r4, #12]
 80087b6:	6665      	str	r5, [r4, #100]	; 0x64
 80087b8:	f000 f847 	bl	800884a <__retarget_lock_init_recursive>
 80087bc:	f7ff ff96 	bl	80086ec <__sfp_lock_release>
 80087c0:	2208      	movs	r2, #8
 80087c2:	4629      	mov	r1, r5
 80087c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80087c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80087cc:	6025      	str	r5, [r4, #0]
 80087ce:	61a5      	str	r5, [r4, #24]
 80087d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80087d4:	f7fc fb6a 	bl	8004eac <memset>
 80087d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80087dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80087e0:	4620      	mov	r0, r4
 80087e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087e4:	3468      	adds	r4, #104	; 0x68
 80087e6:	e7d9      	b.n	800879c <__sfp+0x1c>
 80087e8:	2104      	movs	r1, #4
 80087ea:	4638      	mov	r0, r7
 80087ec:	f7ff ff62 	bl	80086b4 <__sfmoreglue>
 80087f0:	4604      	mov	r4, r0
 80087f2:	6030      	str	r0, [r6, #0]
 80087f4:	2800      	cmp	r0, #0
 80087f6:	d1d5      	bne.n	80087a4 <__sfp+0x24>
 80087f8:	f7ff ff78 	bl	80086ec <__sfp_lock_release>
 80087fc:	230c      	movs	r3, #12
 80087fe:	603b      	str	r3, [r7, #0]
 8008800:	e7ee      	b.n	80087e0 <__sfp+0x60>
 8008802:	bf00      	nop
 8008804:	08009be0 	.word	0x08009be0
 8008808:	ffff0001 	.word	0xffff0001

0800880c <_fwalk_reent>:
 800880c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008810:	4606      	mov	r6, r0
 8008812:	4688      	mov	r8, r1
 8008814:	2700      	movs	r7, #0
 8008816:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800881a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800881e:	f1b9 0901 	subs.w	r9, r9, #1
 8008822:	d505      	bpl.n	8008830 <_fwalk_reent+0x24>
 8008824:	6824      	ldr	r4, [r4, #0]
 8008826:	2c00      	cmp	r4, #0
 8008828:	d1f7      	bne.n	800881a <_fwalk_reent+0xe>
 800882a:	4638      	mov	r0, r7
 800882c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008830:	89ab      	ldrh	r3, [r5, #12]
 8008832:	2b01      	cmp	r3, #1
 8008834:	d907      	bls.n	8008846 <_fwalk_reent+0x3a>
 8008836:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800883a:	3301      	adds	r3, #1
 800883c:	d003      	beq.n	8008846 <_fwalk_reent+0x3a>
 800883e:	4629      	mov	r1, r5
 8008840:	4630      	mov	r0, r6
 8008842:	47c0      	blx	r8
 8008844:	4307      	orrs	r7, r0
 8008846:	3568      	adds	r5, #104	; 0x68
 8008848:	e7e9      	b.n	800881e <_fwalk_reent+0x12>

0800884a <__retarget_lock_init_recursive>:
 800884a:	4770      	bx	lr

0800884c <__retarget_lock_acquire_recursive>:
 800884c:	4770      	bx	lr

0800884e <__retarget_lock_release_recursive>:
 800884e:	4770      	bx	lr

08008850 <__swhatbuf_r>:
 8008850:	b570      	push	{r4, r5, r6, lr}
 8008852:	460e      	mov	r6, r1
 8008854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008858:	4614      	mov	r4, r2
 800885a:	2900      	cmp	r1, #0
 800885c:	461d      	mov	r5, r3
 800885e:	b096      	sub	sp, #88	; 0x58
 8008860:	da07      	bge.n	8008872 <__swhatbuf_r+0x22>
 8008862:	2300      	movs	r3, #0
 8008864:	602b      	str	r3, [r5, #0]
 8008866:	89b3      	ldrh	r3, [r6, #12]
 8008868:	061a      	lsls	r2, r3, #24
 800886a:	d410      	bmi.n	800888e <__swhatbuf_r+0x3e>
 800886c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008870:	e00e      	b.n	8008890 <__swhatbuf_r+0x40>
 8008872:	466a      	mov	r2, sp
 8008874:	f000 f908 	bl	8008a88 <_fstat_r>
 8008878:	2800      	cmp	r0, #0
 800887a:	dbf2      	blt.n	8008862 <__swhatbuf_r+0x12>
 800887c:	9a01      	ldr	r2, [sp, #4]
 800887e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008882:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008886:	425a      	negs	r2, r3
 8008888:	415a      	adcs	r2, r3
 800888a:	602a      	str	r2, [r5, #0]
 800888c:	e7ee      	b.n	800886c <__swhatbuf_r+0x1c>
 800888e:	2340      	movs	r3, #64	; 0x40
 8008890:	2000      	movs	r0, #0
 8008892:	6023      	str	r3, [r4, #0]
 8008894:	b016      	add	sp, #88	; 0x58
 8008896:	bd70      	pop	{r4, r5, r6, pc}

08008898 <__smakebuf_r>:
 8008898:	898b      	ldrh	r3, [r1, #12]
 800889a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800889c:	079d      	lsls	r5, r3, #30
 800889e:	4606      	mov	r6, r0
 80088a0:	460c      	mov	r4, r1
 80088a2:	d507      	bpl.n	80088b4 <__smakebuf_r+0x1c>
 80088a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80088a8:	6023      	str	r3, [r4, #0]
 80088aa:	6123      	str	r3, [r4, #16]
 80088ac:	2301      	movs	r3, #1
 80088ae:	6163      	str	r3, [r4, #20]
 80088b0:	b002      	add	sp, #8
 80088b2:	bd70      	pop	{r4, r5, r6, pc}
 80088b4:	466a      	mov	r2, sp
 80088b6:	ab01      	add	r3, sp, #4
 80088b8:	f7ff ffca 	bl	8008850 <__swhatbuf_r>
 80088bc:	9900      	ldr	r1, [sp, #0]
 80088be:	4605      	mov	r5, r0
 80088c0:	4630      	mov	r0, r6
 80088c2:	f7fe faaf 	bl	8006e24 <_malloc_r>
 80088c6:	b948      	cbnz	r0, 80088dc <__smakebuf_r+0x44>
 80088c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088cc:	059a      	lsls	r2, r3, #22
 80088ce:	d4ef      	bmi.n	80088b0 <__smakebuf_r+0x18>
 80088d0:	f023 0303 	bic.w	r3, r3, #3
 80088d4:	f043 0302 	orr.w	r3, r3, #2
 80088d8:	81a3      	strh	r3, [r4, #12]
 80088da:	e7e3      	b.n	80088a4 <__smakebuf_r+0xc>
 80088dc:	4b0d      	ldr	r3, [pc, #52]	; (8008914 <__smakebuf_r+0x7c>)
 80088de:	62b3      	str	r3, [r6, #40]	; 0x28
 80088e0:	89a3      	ldrh	r3, [r4, #12]
 80088e2:	6020      	str	r0, [r4, #0]
 80088e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088e8:	81a3      	strh	r3, [r4, #12]
 80088ea:	9b00      	ldr	r3, [sp, #0]
 80088ec:	6120      	str	r0, [r4, #16]
 80088ee:	6163      	str	r3, [r4, #20]
 80088f0:	9b01      	ldr	r3, [sp, #4]
 80088f2:	b15b      	cbz	r3, 800890c <__smakebuf_r+0x74>
 80088f4:	4630      	mov	r0, r6
 80088f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088fa:	f000 f8d7 	bl	8008aac <_isatty_r>
 80088fe:	b128      	cbz	r0, 800890c <__smakebuf_r+0x74>
 8008900:	89a3      	ldrh	r3, [r4, #12]
 8008902:	f023 0303 	bic.w	r3, r3, #3
 8008906:	f043 0301 	orr.w	r3, r3, #1
 800890a:	81a3      	strh	r3, [r4, #12]
 800890c:	89a0      	ldrh	r0, [r4, #12]
 800890e:	4305      	orrs	r5, r0
 8008910:	81a5      	strh	r5, [r4, #12]
 8008912:	e7cd      	b.n	80088b0 <__smakebuf_r+0x18>
 8008914:	080086a9 	.word	0x080086a9

08008918 <memchr>:
 8008918:	4603      	mov	r3, r0
 800891a:	b510      	push	{r4, lr}
 800891c:	b2c9      	uxtb	r1, r1
 800891e:	4402      	add	r2, r0
 8008920:	4293      	cmp	r3, r2
 8008922:	4618      	mov	r0, r3
 8008924:	d101      	bne.n	800892a <memchr+0x12>
 8008926:	2000      	movs	r0, #0
 8008928:	e003      	b.n	8008932 <memchr+0x1a>
 800892a:	7804      	ldrb	r4, [r0, #0]
 800892c:	3301      	adds	r3, #1
 800892e:	428c      	cmp	r4, r1
 8008930:	d1f6      	bne.n	8008920 <memchr+0x8>
 8008932:	bd10      	pop	{r4, pc}

08008934 <_raise_r>:
 8008934:	291f      	cmp	r1, #31
 8008936:	b538      	push	{r3, r4, r5, lr}
 8008938:	4604      	mov	r4, r0
 800893a:	460d      	mov	r5, r1
 800893c:	d904      	bls.n	8008948 <_raise_r+0x14>
 800893e:	2316      	movs	r3, #22
 8008940:	6003      	str	r3, [r0, #0]
 8008942:	f04f 30ff 	mov.w	r0, #4294967295
 8008946:	bd38      	pop	{r3, r4, r5, pc}
 8008948:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800894a:	b112      	cbz	r2, 8008952 <_raise_r+0x1e>
 800894c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008950:	b94b      	cbnz	r3, 8008966 <_raise_r+0x32>
 8008952:	4620      	mov	r0, r4
 8008954:	f000 f830 	bl	80089b8 <_getpid_r>
 8008958:	462a      	mov	r2, r5
 800895a:	4601      	mov	r1, r0
 800895c:	4620      	mov	r0, r4
 800895e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008962:	f000 b817 	b.w	8008994 <_kill_r>
 8008966:	2b01      	cmp	r3, #1
 8008968:	d00a      	beq.n	8008980 <_raise_r+0x4c>
 800896a:	1c59      	adds	r1, r3, #1
 800896c:	d103      	bne.n	8008976 <_raise_r+0x42>
 800896e:	2316      	movs	r3, #22
 8008970:	6003      	str	r3, [r0, #0]
 8008972:	2001      	movs	r0, #1
 8008974:	e7e7      	b.n	8008946 <_raise_r+0x12>
 8008976:	2400      	movs	r4, #0
 8008978:	4628      	mov	r0, r5
 800897a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800897e:	4798      	blx	r3
 8008980:	2000      	movs	r0, #0
 8008982:	e7e0      	b.n	8008946 <_raise_r+0x12>

08008984 <raise>:
 8008984:	4b02      	ldr	r3, [pc, #8]	; (8008990 <raise+0xc>)
 8008986:	4601      	mov	r1, r0
 8008988:	6818      	ldr	r0, [r3, #0]
 800898a:	f7ff bfd3 	b.w	8008934 <_raise_r>
 800898e:	bf00      	nop
 8008990:	20000024 	.word	0x20000024

08008994 <_kill_r>:
 8008994:	b538      	push	{r3, r4, r5, lr}
 8008996:	2300      	movs	r3, #0
 8008998:	4d06      	ldr	r5, [pc, #24]	; (80089b4 <_kill_r+0x20>)
 800899a:	4604      	mov	r4, r0
 800899c:	4608      	mov	r0, r1
 800899e:	4611      	mov	r1, r2
 80089a0:	602b      	str	r3, [r5, #0]
 80089a2:	f7f9 fa92 	bl	8001eca <_kill>
 80089a6:	1c43      	adds	r3, r0, #1
 80089a8:	d102      	bne.n	80089b0 <_kill_r+0x1c>
 80089aa:	682b      	ldr	r3, [r5, #0]
 80089ac:	b103      	cbz	r3, 80089b0 <_kill_r+0x1c>
 80089ae:	6023      	str	r3, [r4, #0]
 80089b0:	bd38      	pop	{r3, r4, r5, pc}
 80089b2:	bf00      	nop
 80089b4:	200005b4 	.word	0x200005b4

080089b8 <_getpid_r>:
 80089b8:	f7f9 ba80 	b.w	8001ebc <_getpid>

080089bc <__sread>:
 80089bc:	b510      	push	{r4, lr}
 80089be:	460c      	mov	r4, r1
 80089c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c4:	f000 f894 	bl	8008af0 <_read_r>
 80089c8:	2800      	cmp	r0, #0
 80089ca:	bfab      	itete	ge
 80089cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089ce:	89a3      	ldrhlt	r3, [r4, #12]
 80089d0:	181b      	addge	r3, r3, r0
 80089d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089d6:	bfac      	ite	ge
 80089d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80089da:	81a3      	strhlt	r3, [r4, #12]
 80089dc:	bd10      	pop	{r4, pc}

080089de <__swrite>:
 80089de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e2:	461f      	mov	r7, r3
 80089e4:	898b      	ldrh	r3, [r1, #12]
 80089e6:	4605      	mov	r5, r0
 80089e8:	05db      	lsls	r3, r3, #23
 80089ea:	460c      	mov	r4, r1
 80089ec:	4616      	mov	r6, r2
 80089ee:	d505      	bpl.n	80089fc <__swrite+0x1e>
 80089f0:	2302      	movs	r3, #2
 80089f2:	2200      	movs	r2, #0
 80089f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089f8:	f000 f868 	bl	8008acc <_lseek_r>
 80089fc:	89a3      	ldrh	r3, [r4, #12]
 80089fe:	4632      	mov	r2, r6
 8008a00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a04:	81a3      	strh	r3, [r4, #12]
 8008a06:	4628      	mov	r0, r5
 8008a08:	463b      	mov	r3, r7
 8008a0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a12:	f000 b817 	b.w	8008a44 <_write_r>

08008a16 <__sseek>:
 8008a16:	b510      	push	{r4, lr}
 8008a18:	460c      	mov	r4, r1
 8008a1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a1e:	f000 f855 	bl	8008acc <_lseek_r>
 8008a22:	1c43      	adds	r3, r0, #1
 8008a24:	89a3      	ldrh	r3, [r4, #12]
 8008a26:	bf15      	itete	ne
 8008a28:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a32:	81a3      	strheq	r3, [r4, #12]
 8008a34:	bf18      	it	ne
 8008a36:	81a3      	strhne	r3, [r4, #12]
 8008a38:	bd10      	pop	{r4, pc}

08008a3a <__sclose>:
 8008a3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a3e:	f000 b813 	b.w	8008a68 <_close_r>
	...

08008a44 <_write_r>:
 8008a44:	b538      	push	{r3, r4, r5, lr}
 8008a46:	4604      	mov	r4, r0
 8008a48:	4608      	mov	r0, r1
 8008a4a:	4611      	mov	r1, r2
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	4d05      	ldr	r5, [pc, #20]	; (8008a64 <_write_r+0x20>)
 8008a50:	602a      	str	r2, [r5, #0]
 8008a52:	461a      	mov	r2, r3
 8008a54:	f7f9 fa70 	bl	8001f38 <_write>
 8008a58:	1c43      	adds	r3, r0, #1
 8008a5a:	d102      	bne.n	8008a62 <_write_r+0x1e>
 8008a5c:	682b      	ldr	r3, [r5, #0]
 8008a5e:	b103      	cbz	r3, 8008a62 <_write_r+0x1e>
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	bd38      	pop	{r3, r4, r5, pc}
 8008a64:	200005b4 	.word	0x200005b4

08008a68 <_close_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	4d05      	ldr	r5, [pc, #20]	; (8008a84 <_close_r+0x1c>)
 8008a6e:	4604      	mov	r4, r0
 8008a70:	4608      	mov	r0, r1
 8008a72:	602b      	str	r3, [r5, #0]
 8008a74:	f7f9 fa7c 	bl	8001f70 <_close>
 8008a78:	1c43      	adds	r3, r0, #1
 8008a7a:	d102      	bne.n	8008a82 <_close_r+0x1a>
 8008a7c:	682b      	ldr	r3, [r5, #0]
 8008a7e:	b103      	cbz	r3, 8008a82 <_close_r+0x1a>
 8008a80:	6023      	str	r3, [r4, #0]
 8008a82:	bd38      	pop	{r3, r4, r5, pc}
 8008a84:	200005b4 	.word	0x200005b4

08008a88 <_fstat_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	4d06      	ldr	r5, [pc, #24]	; (8008aa8 <_fstat_r+0x20>)
 8008a8e:	4604      	mov	r4, r0
 8008a90:	4608      	mov	r0, r1
 8008a92:	4611      	mov	r1, r2
 8008a94:	602b      	str	r3, [r5, #0]
 8008a96:	f7f9 fa76 	bl	8001f86 <_fstat>
 8008a9a:	1c43      	adds	r3, r0, #1
 8008a9c:	d102      	bne.n	8008aa4 <_fstat_r+0x1c>
 8008a9e:	682b      	ldr	r3, [r5, #0]
 8008aa0:	b103      	cbz	r3, 8008aa4 <_fstat_r+0x1c>
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	bd38      	pop	{r3, r4, r5, pc}
 8008aa6:	bf00      	nop
 8008aa8:	200005b4 	.word	0x200005b4

08008aac <_isatty_r>:
 8008aac:	b538      	push	{r3, r4, r5, lr}
 8008aae:	2300      	movs	r3, #0
 8008ab0:	4d05      	ldr	r5, [pc, #20]	; (8008ac8 <_isatty_r+0x1c>)
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	4608      	mov	r0, r1
 8008ab6:	602b      	str	r3, [r5, #0]
 8008ab8:	f7f9 fa74 	bl	8001fa4 <_isatty>
 8008abc:	1c43      	adds	r3, r0, #1
 8008abe:	d102      	bne.n	8008ac6 <_isatty_r+0x1a>
 8008ac0:	682b      	ldr	r3, [r5, #0]
 8008ac2:	b103      	cbz	r3, 8008ac6 <_isatty_r+0x1a>
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	bd38      	pop	{r3, r4, r5, pc}
 8008ac8:	200005b4 	.word	0x200005b4

08008acc <_lseek_r>:
 8008acc:	b538      	push	{r3, r4, r5, lr}
 8008ace:	4604      	mov	r4, r0
 8008ad0:	4608      	mov	r0, r1
 8008ad2:	4611      	mov	r1, r2
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	4d05      	ldr	r5, [pc, #20]	; (8008aec <_lseek_r+0x20>)
 8008ad8:	602a      	str	r2, [r5, #0]
 8008ada:	461a      	mov	r2, r3
 8008adc:	f7f9 fa6c 	bl	8001fb8 <_lseek>
 8008ae0:	1c43      	adds	r3, r0, #1
 8008ae2:	d102      	bne.n	8008aea <_lseek_r+0x1e>
 8008ae4:	682b      	ldr	r3, [r5, #0]
 8008ae6:	b103      	cbz	r3, 8008aea <_lseek_r+0x1e>
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	200005b4 	.word	0x200005b4

08008af0 <_read_r>:
 8008af0:	b538      	push	{r3, r4, r5, lr}
 8008af2:	4604      	mov	r4, r0
 8008af4:	4608      	mov	r0, r1
 8008af6:	4611      	mov	r1, r2
 8008af8:	2200      	movs	r2, #0
 8008afa:	4d05      	ldr	r5, [pc, #20]	; (8008b10 <_read_r+0x20>)
 8008afc:	602a      	str	r2, [r5, #0]
 8008afe:	461a      	mov	r2, r3
 8008b00:	f7f9 f9fd 	bl	8001efe <_read>
 8008b04:	1c43      	adds	r3, r0, #1
 8008b06:	d102      	bne.n	8008b0e <_read_r+0x1e>
 8008b08:	682b      	ldr	r3, [r5, #0]
 8008b0a:	b103      	cbz	r3, 8008b0e <_read_r+0x1e>
 8008b0c:	6023      	str	r3, [r4, #0]
 8008b0e:	bd38      	pop	{r3, r4, r5, pc}
 8008b10:	200005b4 	.word	0x200005b4

08008b14 <cos>:
 8008b14:	b530      	push	{r4, r5, lr}
 8008b16:	4a1e      	ldr	r2, [pc, #120]	; (8008b90 <cos+0x7c>)
 8008b18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	b087      	sub	sp, #28
 8008b20:	dc04      	bgt.n	8008b2c <cos+0x18>
 8008b22:	2200      	movs	r2, #0
 8008b24:	2300      	movs	r3, #0
 8008b26:	f000 fa6f 	bl	8009008 <__kernel_cos>
 8008b2a:	e006      	b.n	8008b3a <cos+0x26>
 8008b2c:	4a19      	ldr	r2, [pc, #100]	; (8008b94 <cos+0x80>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	dd05      	ble.n	8008b3e <cos+0x2a>
 8008b32:	4602      	mov	r2, r0
 8008b34:	460b      	mov	r3, r1
 8008b36:	f7f7 fbcb 	bl	80002d0 <__aeabi_dsub>
 8008b3a:	b007      	add	sp, #28
 8008b3c:	bd30      	pop	{r4, r5, pc}
 8008b3e:	aa02      	add	r2, sp, #8
 8008b40:	f000 f872 	bl	8008c28 <__ieee754_rem_pio2>
 8008b44:	f000 0003 	and.w	r0, r0, #3
 8008b48:	2801      	cmp	r0, #1
 8008b4a:	d007      	beq.n	8008b5c <cos+0x48>
 8008b4c:	2802      	cmp	r0, #2
 8008b4e:	d00f      	beq.n	8008b70 <cos+0x5c>
 8008b50:	b9a8      	cbnz	r0, 8008b7e <cos+0x6a>
 8008b52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b5a:	e7e4      	b.n	8008b26 <cos+0x12>
 8008b5c:	9000      	str	r0, [sp, #0]
 8008b5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b66:	f000 fe57 	bl	8009818 <__kernel_sin>
 8008b6a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8008b6e:	e7e4      	b.n	8008b3a <cos+0x26>
 8008b70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b78:	f000 fa46 	bl	8009008 <__kernel_cos>
 8008b7c:	e7f5      	b.n	8008b6a <cos+0x56>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b84:	9300      	str	r3, [sp, #0]
 8008b86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b8a:	f000 fe45 	bl	8009818 <__kernel_sin>
 8008b8e:	e7d4      	b.n	8008b3a <cos+0x26>
 8008b90:	3fe921fb 	.word	0x3fe921fb
 8008b94:	7fefffff 	.word	0x7fefffff

08008b98 <sin>:
 8008b98:	b530      	push	{r4, r5, lr}
 8008b9a:	4a20      	ldr	r2, [pc, #128]	; (8008c1c <sin+0x84>)
 8008b9c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	b087      	sub	sp, #28
 8008ba4:	dc06      	bgt.n	8008bb4 <sin+0x1c>
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	2200      	movs	r2, #0
 8008baa:	9300      	str	r3, [sp, #0]
 8008bac:	2300      	movs	r3, #0
 8008bae:	f000 fe33 	bl	8009818 <__kernel_sin>
 8008bb2:	e006      	b.n	8008bc2 <sin+0x2a>
 8008bb4:	4a1a      	ldr	r2, [pc, #104]	; (8008c20 <sin+0x88>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	dd05      	ble.n	8008bc6 <sin+0x2e>
 8008bba:	4602      	mov	r2, r0
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	f7f7 fb87 	bl	80002d0 <__aeabi_dsub>
 8008bc2:	b007      	add	sp, #28
 8008bc4:	bd30      	pop	{r4, r5, pc}
 8008bc6:	aa02      	add	r2, sp, #8
 8008bc8:	f000 f82e 	bl	8008c28 <__ieee754_rem_pio2>
 8008bcc:	f000 0003 	and.w	r0, r0, #3
 8008bd0:	2801      	cmp	r0, #1
 8008bd2:	d009      	beq.n	8008be8 <sin+0x50>
 8008bd4:	2802      	cmp	r0, #2
 8008bd6:	d00e      	beq.n	8008bf6 <sin+0x5e>
 8008bd8:	b9c0      	cbnz	r0, 8008c0c <sin+0x74>
 8008bda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bde:	2301      	movs	r3, #1
 8008be0:	9300      	str	r3, [sp, #0]
 8008be2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008be6:	e7e2      	b.n	8008bae <sin+0x16>
 8008be8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bf0:	f000 fa0a 	bl	8009008 <__kernel_cos>
 8008bf4:	e7e5      	b.n	8008bc2 <sin+0x2a>
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bfc:	9300      	str	r3, [sp, #0]
 8008bfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c02:	f000 fe09 	bl	8009818 <__kernel_sin>
 8008c06:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8008c0a:	e7da      	b.n	8008bc2 <sin+0x2a>
 8008c0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c14:	f000 f9f8 	bl	8009008 <__kernel_cos>
 8008c18:	e7f5      	b.n	8008c06 <sin+0x6e>
 8008c1a:	bf00      	nop
 8008c1c:	3fe921fb 	.word	0x3fe921fb
 8008c20:	7fefffff 	.word	0x7fefffff
 8008c24:	00000000 	.word	0x00000000

08008c28 <__ieee754_rem_pio2>:
 8008c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c2c:	4614      	mov	r4, r2
 8008c2e:	4ac4      	ldr	r2, [pc, #784]	; (8008f40 <__ieee754_rem_pio2+0x318>)
 8008c30:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8008c34:	b08d      	sub	sp, #52	; 0x34
 8008c36:	4592      	cmp	sl, r2
 8008c38:	9104      	str	r1, [sp, #16]
 8008c3a:	dc07      	bgt.n	8008c4c <__ieee754_rem_pio2+0x24>
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	2300      	movs	r3, #0
 8008c40:	e9c4 0100 	strd	r0, r1, [r4]
 8008c44:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8008c48:	2500      	movs	r5, #0
 8008c4a:	e024      	b.n	8008c96 <__ieee754_rem_pio2+0x6e>
 8008c4c:	4abd      	ldr	r2, [pc, #756]	; (8008f44 <__ieee754_rem_pio2+0x31c>)
 8008c4e:	4592      	cmp	sl, r2
 8008c50:	dc72      	bgt.n	8008d38 <__ieee754_rem_pio2+0x110>
 8008c52:	9b04      	ldr	r3, [sp, #16]
 8008c54:	4dbc      	ldr	r5, [pc, #752]	; (8008f48 <__ieee754_rem_pio2+0x320>)
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	a3ab      	add	r3, pc, #684	; (adr r3, 8008f08 <__ieee754_rem_pio2+0x2e0>)
 8008c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5e:	dd36      	ble.n	8008cce <__ieee754_rem_pio2+0xa6>
 8008c60:	f7f7 fb36 	bl	80002d0 <__aeabi_dsub>
 8008c64:	45aa      	cmp	sl, r5
 8008c66:	4606      	mov	r6, r0
 8008c68:	460f      	mov	r7, r1
 8008c6a:	d018      	beq.n	8008c9e <__ieee754_rem_pio2+0x76>
 8008c6c:	a3a8      	add	r3, pc, #672	; (adr r3, 8008f10 <__ieee754_rem_pio2+0x2e8>)
 8008c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c72:	f7f7 fb2d 	bl	80002d0 <__aeabi_dsub>
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4630      	mov	r0, r6
 8008c7c:	e9c4 2300 	strd	r2, r3, [r4]
 8008c80:	4639      	mov	r1, r7
 8008c82:	f7f7 fb25 	bl	80002d0 <__aeabi_dsub>
 8008c86:	a3a2      	add	r3, pc, #648	; (adr r3, 8008f10 <__ieee754_rem_pio2+0x2e8>)
 8008c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8c:	f7f7 fb20 	bl	80002d0 <__aeabi_dsub>
 8008c90:	2501      	movs	r5, #1
 8008c92:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008c96:	4628      	mov	r0, r5
 8008c98:	b00d      	add	sp, #52	; 0x34
 8008c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c9e:	a39e      	add	r3, pc, #632	; (adr r3, 8008f18 <__ieee754_rem_pio2+0x2f0>)
 8008ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca4:	f7f7 fb14 	bl	80002d0 <__aeabi_dsub>
 8008ca8:	a39d      	add	r3, pc, #628	; (adr r3, 8008f20 <__ieee754_rem_pio2+0x2f8>)
 8008caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cae:	4606      	mov	r6, r0
 8008cb0:	460f      	mov	r7, r1
 8008cb2:	f7f7 fb0d 	bl	80002d0 <__aeabi_dsub>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	460b      	mov	r3, r1
 8008cba:	4630      	mov	r0, r6
 8008cbc:	e9c4 2300 	strd	r2, r3, [r4]
 8008cc0:	4639      	mov	r1, r7
 8008cc2:	f7f7 fb05 	bl	80002d0 <__aeabi_dsub>
 8008cc6:	a396      	add	r3, pc, #600	; (adr r3, 8008f20 <__ieee754_rem_pio2+0x2f8>)
 8008cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ccc:	e7de      	b.n	8008c8c <__ieee754_rem_pio2+0x64>
 8008cce:	f7f7 fb01 	bl	80002d4 <__adddf3>
 8008cd2:	45aa      	cmp	sl, r5
 8008cd4:	4606      	mov	r6, r0
 8008cd6:	460f      	mov	r7, r1
 8008cd8:	d016      	beq.n	8008d08 <__ieee754_rem_pio2+0xe0>
 8008cda:	a38d      	add	r3, pc, #564	; (adr r3, 8008f10 <__ieee754_rem_pio2+0x2e8>)
 8008cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce0:	f7f7 faf8 	bl	80002d4 <__adddf3>
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	460b      	mov	r3, r1
 8008ce8:	4630      	mov	r0, r6
 8008cea:	e9c4 2300 	strd	r2, r3, [r4]
 8008cee:	4639      	mov	r1, r7
 8008cf0:	f7f7 faee 	bl	80002d0 <__aeabi_dsub>
 8008cf4:	a386      	add	r3, pc, #536	; (adr r3, 8008f10 <__ieee754_rem_pio2+0x2e8>)
 8008cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfa:	f7f7 faeb 	bl	80002d4 <__adddf3>
 8008cfe:	f04f 35ff 	mov.w	r5, #4294967295
 8008d02:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008d06:	e7c6      	b.n	8008c96 <__ieee754_rem_pio2+0x6e>
 8008d08:	a383      	add	r3, pc, #524	; (adr r3, 8008f18 <__ieee754_rem_pio2+0x2f0>)
 8008d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0e:	f7f7 fae1 	bl	80002d4 <__adddf3>
 8008d12:	a383      	add	r3, pc, #524	; (adr r3, 8008f20 <__ieee754_rem_pio2+0x2f8>)
 8008d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d18:	4606      	mov	r6, r0
 8008d1a:	460f      	mov	r7, r1
 8008d1c:	f7f7 fada 	bl	80002d4 <__adddf3>
 8008d20:	4602      	mov	r2, r0
 8008d22:	460b      	mov	r3, r1
 8008d24:	4630      	mov	r0, r6
 8008d26:	e9c4 2300 	strd	r2, r3, [r4]
 8008d2a:	4639      	mov	r1, r7
 8008d2c:	f7f7 fad0 	bl	80002d0 <__aeabi_dsub>
 8008d30:	a37b      	add	r3, pc, #492	; (adr r3, 8008f20 <__ieee754_rem_pio2+0x2f8>)
 8008d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d36:	e7e0      	b.n	8008cfa <__ieee754_rem_pio2+0xd2>
 8008d38:	4a84      	ldr	r2, [pc, #528]	; (8008f4c <__ieee754_rem_pio2+0x324>)
 8008d3a:	4592      	cmp	sl, r2
 8008d3c:	f300 80d5 	bgt.w	8008eea <__ieee754_rem_pio2+0x2c2>
 8008d40:	f000 fe20 	bl	8009984 <fabs>
 8008d44:	a378      	add	r3, pc, #480	; (adr r3, 8008f28 <__ieee754_rem_pio2+0x300>)
 8008d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4a:	4606      	mov	r6, r0
 8008d4c:	460f      	mov	r7, r1
 8008d4e:	f7f7 fc77 	bl	8000640 <__aeabi_dmul>
 8008d52:	2200      	movs	r2, #0
 8008d54:	4b7e      	ldr	r3, [pc, #504]	; (8008f50 <__ieee754_rem_pio2+0x328>)
 8008d56:	f7f7 fabd 	bl	80002d4 <__adddf3>
 8008d5a:	f7f7 ff0b 	bl	8000b74 <__aeabi_d2iz>
 8008d5e:	4605      	mov	r5, r0
 8008d60:	f7f7 fc04 	bl	800056c <__aeabi_i2d>
 8008d64:	4602      	mov	r2, r0
 8008d66:	460b      	mov	r3, r1
 8008d68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008d6c:	a366      	add	r3, pc, #408	; (adr r3, 8008f08 <__ieee754_rem_pio2+0x2e0>)
 8008d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d72:	f7f7 fc65 	bl	8000640 <__aeabi_dmul>
 8008d76:	4602      	mov	r2, r0
 8008d78:	460b      	mov	r3, r1
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	4639      	mov	r1, r7
 8008d7e:	f7f7 faa7 	bl	80002d0 <__aeabi_dsub>
 8008d82:	a363      	add	r3, pc, #396	; (adr r3, 8008f10 <__ieee754_rem_pio2+0x2e8>)
 8008d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d88:	4680      	mov	r8, r0
 8008d8a:	4689      	mov	r9, r1
 8008d8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d90:	f7f7 fc56 	bl	8000640 <__aeabi_dmul>
 8008d94:	2d1f      	cmp	r5, #31
 8008d96:	4606      	mov	r6, r0
 8008d98:	460f      	mov	r7, r1
 8008d9a:	dc0e      	bgt.n	8008dba <__ieee754_rem_pio2+0x192>
 8008d9c:	4b6d      	ldr	r3, [pc, #436]	; (8008f54 <__ieee754_rem_pio2+0x32c>)
 8008d9e:	1e6a      	subs	r2, r5, #1
 8008da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008da4:	4553      	cmp	r3, sl
 8008da6:	d008      	beq.n	8008dba <__ieee754_rem_pio2+0x192>
 8008da8:	4632      	mov	r2, r6
 8008daa:	463b      	mov	r3, r7
 8008dac:	4640      	mov	r0, r8
 8008dae:	4649      	mov	r1, r9
 8008db0:	f7f7 fa8e 	bl	80002d0 <__aeabi_dsub>
 8008db4:	e9c4 0100 	strd	r0, r1, [r4]
 8008db8:	e013      	b.n	8008de2 <__ieee754_rem_pio2+0x1ba>
 8008dba:	463b      	mov	r3, r7
 8008dbc:	4632      	mov	r2, r6
 8008dbe:	4640      	mov	r0, r8
 8008dc0:	4649      	mov	r1, r9
 8008dc2:	f7f7 fa85 	bl	80002d0 <__aeabi_dsub>
 8008dc6:	ea4f 532a 	mov.w	r3, sl, asr #20
 8008dca:	9305      	str	r3, [sp, #20]
 8008dcc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008dd0:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8008dd4:	f1ba 0f10 	cmp.w	sl, #16
 8008dd8:	dc1f      	bgt.n	8008e1a <__ieee754_rem_pio2+0x1f2>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	e9c4 2300 	strd	r2, r3, [r4]
 8008de2:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8008de6:	4640      	mov	r0, r8
 8008de8:	4653      	mov	r3, sl
 8008dea:	4649      	mov	r1, r9
 8008dec:	f7f7 fa70 	bl	80002d0 <__aeabi_dsub>
 8008df0:	4632      	mov	r2, r6
 8008df2:	463b      	mov	r3, r7
 8008df4:	f7f7 fa6c 	bl	80002d0 <__aeabi_dsub>
 8008df8:	460b      	mov	r3, r1
 8008dfa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008dfe:	9904      	ldr	r1, [sp, #16]
 8008e00:	4602      	mov	r2, r0
 8008e02:	2900      	cmp	r1, #0
 8008e04:	f6bf af47 	bge.w	8008c96 <__ieee754_rem_pio2+0x6e>
 8008e08:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8008e0c:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8008e10:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008e14:	60e3      	str	r3, [r4, #12]
 8008e16:	426d      	negs	r5, r5
 8008e18:	e73d      	b.n	8008c96 <__ieee754_rem_pio2+0x6e>
 8008e1a:	a33f      	add	r3, pc, #252	; (adr r3, 8008f18 <__ieee754_rem_pio2+0x2f0>)
 8008e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e24:	f7f7 fc0c 	bl	8000640 <__aeabi_dmul>
 8008e28:	4606      	mov	r6, r0
 8008e2a:	460f      	mov	r7, r1
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	460b      	mov	r3, r1
 8008e30:	4640      	mov	r0, r8
 8008e32:	4649      	mov	r1, r9
 8008e34:	f7f7 fa4c 	bl	80002d0 <__aeabi_dsub>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	460b      	mov	r3, r1
 8008e3c:	4682      	mov	sl, r0
 8008e3e:	468b      	mov	fp, r1
 8008e40:	4640      	mov	r0, r8
 8008e42:	4649      	mov	r1, r9
 8008e44:	f7f7 fa44 	bl	80002d0 <__aeabi_dsub>
 8008e48:	4632      	mov	r2, r6
 8008e4a:	463b      	mov	r3, r7
 8008e4c:	f7f7 fa40 	bl	80002d0 <__aeabi_dsub>
 8008e50:	a333      	add	r3, pc, #204	; (adr r3, 8008f20 <__ieee754_rem_pio2+0x2f8>)
 8008e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e56:	4606      	mov	r6, r0
 8008e58:	460f      	mov	r7, r1
 8008e5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e5e:	f7f7 fbef 	bl	8000640 <__aeabi_dmul>
 8008e62:	4632      	mov	r2, r6
 8008e64:	463b      	mov	r3, r7
 8008e66:	f7f7 fa33 	bl	80002d0 <__aeabi_dsub>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	4606      	mov	r6, r0
 8008e70:	460f      	mov	r7, r1
 8008e72:	4650      	mov	r0, sl
 8008e74:	4659      	mov	r1, fp
 8008e76:	f7f7 fa2b 	bl	80002d0 <__aeabi_dsub>
 8008e7a:	9a05      	ldr	r2, [sp, #20]
 8008e7c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008e80:	1ad3      	subs	r3, r2, r3
 8008e82:	2b31      	cmp	r3, #49	; 0x31
 8008e84:	dc06      	bgt.n	8008e94 <__ieee754_rem_pio2+0x26c>
 8008e86:	4602      	mov	r2, r0
 8008e88:	460b      	mov	r3, r1
 8008e8a:	46d0      	mov	r8, sl
 8008e8c:	46d9      	mov	r9, fp
 8008e8e:	e9c4 2300 	strd	r2, r3, [r4]
 8008e92:	e7a6      	b.n	8008de2 <__ieee754_rem_pio2+0x1ba>
 8008e94:	a326      	add	r3, pc, #152	; (adr r3, 8008f30 <__ieee754_rem_pio2+0x308>)
 8008e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e9e:	f7f7 fbcf 	bl	8000640 <__aeabi_dmul>
 8008ea2:	4606      	mov	r6, r0
 8008ea4:	460f      	mov	r7, r1
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	460b      	mov	r3, r1
 8008eaa:	4650      	mov	r0, sl
 8008eac:	4659      	mov	r1, fp
 8008eae:	f7f7 fa0f 	bl	80002d0 <__aeabi_dsub>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	4680      	mov	r8, r0
 8008eb8:	4689      	mov	r9, r1
 8008eba:	4650      	mov	r0, sl
 8008ebc:	4659      	mov	r1, fp
 8008ebe:	f7f7 fa07 	bl	80002d0 <__aeabi_dsub>
 8008ec2:	4632      	mov	r2, r6
 8008ec4:	463b      	mov	r3, r7
 8008ec6:	f7f7 fa03 	bl	80002d0 <__aeabi_dsub>
 8008eca:	a31b      	add	r3, pc, #108	; (adr r3, 8008f38 <__ieee754_rem_pio2+0x310>)
 8008ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed0:	4606      	mov	r6, r0
 8008ed2:	460f      	mov	r7, r1
 8008ed4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ed8:	f7f7 fbb2 	bl	8000640 <__aeabi_dmul>
 8008edc:	4632      	mov	r2, r6
 8008ede:	463b      	mov	r3, r7
 8008ee0:	f7f7 f9f6 	bl	80002d0 <__aeabi_dsub>
 8008ee4:	4606      	mov	r6, r0
 8008ee6:	460f      	mov	r7, r1
 8008ee8:	e75e      	b.n	8008da8 <__ieee754_rem_pio2+0x180>
 8008eea:	4a1b      	ldr	r2, [pc, #108]	; (8008f58 <__ieee754_rem_pio2+0x330>)
 8008eec:	4592      	cmp	sl, r2
 8008eee:	dd35      	ble.n	8008f5c <__ieee754_rem_pio2+0x334>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	f7f7 f9ec 	bl	80002d0 <__aeabi_dsub>
 8008ef8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008efc:	e9c4 0100 	strd	r0, r1, [r4]
 8008f00:	e6a2      	b.n	8008c48 <__ieee754_rem_pio2+0x20>
 8008f02:	bf00      	nop
 8008f04:	f3af 8000 	nop.w
 8008f08:	54400000 	.word	0x54400000
 8008f0c:	3ff921fb 	.word	0x3ff921fb
 8008f10:	1a626331 	.word	0x1a626331
 8008f14:	3dd0b461 	.word	0x3dd0b461
 8008f18:	1a600000 	.word	0x1a600000
 8008f1c:	3dd0b461 	.word	0x3dd0b461
 8008f20:	2e037073 	.word	0x2e037073
 8008f24:	3ba3198a 	.word	0x3ba3198a
 8008f28:	6dc9c883 	.word	0x6dc9c883
 8008f2c:	3fe45f30 	.word	0x3fe45f30
 8008f30:	2e000000 	.word	0x2e000000
 8008f34:	3ba3198a 	.word	0x3ba3198a
 8008f38:	252049c1 	.word	0x252049c1
 8008f3c:	397b839a 	.word	0x397b839a
 8008f40:	3fe921fb 	.word	0x3fe921fb
 8008f44:	4002d97b 	.word	0x4002d97b
 8008f48:	3ff921fb 	.word	0x3ff921fb
 8008f4c:	413921fb 	.word	0x413921fb
 8008f50:	3fe00000 	.word	0x3fe00000
 8008f54:	0800a084 	.word	0x0800a084
 8008f58:	7fefffff 	.word	0x7fefffff
 8008f5c:	ea4f 552a 	mov.w	r5, sl, asr #20
 8008f60:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8008f64:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8008f68:	460f      	mov	r7, r1
 8008f6a:	4606      	mov	r6, r0
 8008f6c:	f7f7 fe02 	bl	8000b74 <__aeabi_d2iz>
 8008f70:	f7f7 fafc 	bl	800056c <__aeabi_i2d>
 8008f74:	4602      	mov	r2, r0
 8008f76:	460b      	mov	r3, r1
 8008f78:	4630      	mov	r0, r6
 8008f7a:	4639      	mov	r1, r7
 8008f7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f80:	f7f7 f9a6 	bl	80002d0 <__aeabi_dsub>
 8008f84:	2200      	movs	r2, #0
 8008f86:	4b1e      	ldr	r3, [pc, #120]	; (8009000 <__ieee754_rem_pio2+0x3d8>)
 8008f88:	f7f7 fb5a 	bl	8000640 <__aeabi_dmul>
 8008f8c:	460f      	mov	r7, r1
 8008f8e:	4606      	mov	r6, r0
 8008f90:	f7f7 fdf0 	bl	8000b74 <__aeabi_d2iz>
 8008f94:	f7f7 faea 	bl	800056c <__aeabi_i2d>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	4639      	mov	r1, r7
 8008fa0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008fa4:	f7f7 f994 	bl	80002d0 <__aeabi_dsub>
 8008fa8:	2200      	movs	r2, #0
 8008faa:	4b15      	ldr	r3, [pc, #84]	; (8009000 <__ieee754_rem_pio2+0x3d8>)
 8008fac:	f7f7 fb48 	bl	8000640 <__aeabi_dmul>
 8008fb0:	f04f 0803 	mov.w	r8, #3
 8008fb4:	2600      	movs	r6, #0
 8008fb6:	2700      	movs	r7, #0
 8008fb8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008fbc:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8008fc0:	4632      	mov	r2, r6
 8008fc2:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8008fc6:	463b      	mov	r3, r7
 8008fc8:	46c2      	mov	sl, r8
 8008fca:	f108 38ff 	add.w	r8, r8, #4294967295
 8008fce:	f7f7 fd9f 	bl	8000b10 <__aeabi_dcmpeq>
 8008fd2:	2800      	cmp	r0, #0
 8008fd4:	d1f4      	bne.n	8008fc0 <__ieee754_rem_pio2+0x398>
 8008fd6:	4b0b      	ldr	r3, [pc, #44]	; (8009004 <__ieee754_rem_pio2+0x3dc>)
 8008fd8:	462a      	mov	r2, r5
 8008fda:	9301      	str	r3, [sp, #4]
 8008fdc:	2302      	movs	r3, #2
 8008fde:	4621      	mov	r1, r4
 8008fe0:	9300      	str	r3, [sp, #0]
 8008fe2:	a806      	add	r0, sp, #24
 8008fe4:	4653      	mov	r3, sl
 8008fe6:	f000 f8cd 	bl	8009184 <__kernel_rem_pio2>
 8008fea:	9b04      	ldr	r3, [sp, #16]
 8008fec:	4605      	mov	r5, r0
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	f6bf ae51 	bge.w	8008c96 <__ieee754_rem_pio2+0x6e>
 8008ff4:	6863      	ldr	r3, [r4, #4]
 8008ff6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008ffa:	6063      	str	r3, [r4, #4]
 8008ffc:	68e3      	ldr	r3, [r4, #12]
 8008ffe:	e707      	b.n	8008e10 <__ieee754_rem_pio2+0x1e8>
 8009000:	41700000 	.word	0x41700000
 8009004:	0800a104 	.word	0x0800a104

08009008 <__kernel_cos>:
 8009008:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800900c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009010:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8009014:	4680      	mov	r8, r0
 8009016:	460f      	mov	r7, r1
 8009018:	e9cd 2300 	strd	r2, r3, [sp]
 800901c:	da04      	bge.n	8009028 <__kernel_cos+0x20>
 800901e:	f7f7 fda9 	bl	8000b74 <__aeabi_d2iz>
 8009022:	2800      	cmp	r0, #0
 8009024:	f000 8086 	beq.w	8009134 <__kernel_cos+0x12c>
 8009028:	4642      	mov	r2, r8
 800902a:	463b      	mov	r3, r7
 800902c:	4640      	mov	r0, r8
 800902e:	4639      	mov	r1, r7
 8009030:	f7f7 fb06 	bl	8000640 <__aeabi_dmul>
 8009034:	2200      	movs	r2, #0
 8009036:	4b4e      	ldr	r3, [pc, #312]	; (8009170 <__kernel_cos+0x168>)
 8009038:	4604      	mov	r4, r0
 800903a:	460d      	mov	r5, r1
 800903c:	f7f7 fb00 	bl	8000640 <__aeabi_dmul>
 8009040:	a33f      	add	r3, pc, #252	; (adr r3, 8009140 <__kernel_cos+0x138>)
 8009042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009046:	4682      	mov	sl, r0
 8009048:	468b      	mov	fp, r1
 800904a:	4620      	mov	r0, r4
 800904c:	4629      	mov	r1, r5
 800904e:	f7f7 faf7 	bl	8000640 <__aeabi_dmul>
 8009052:	a33d      	add	r3, pc, #244	; (adr r3, 8009148 <__kernel_cos+0x140>)
 8009054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009058:	f7f7 f93c 	bl	80002d4 <__adddf3>
 800905c:	4622      	mov	r2, r4
 800905e:	462b      	mov	r3, r5
 8009060:	f7f7 faee 	bl	8000640 <__aeabi_dmul>
 8009064:	a33a      	add	r3, pc, #232	; (adr r3, 8009150 <__kernel_cos+0x148>)
 8009066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800906a:	f7f7 f931 	bl	80002d0 <__aeabi_dsub>
 800906e:	4622      	mov	r2, r4
 8009070:	462b      	mov	r3, r5
 8009072:	f7f7 fae5 	bl	8000640 <__aeabi_dmul>
 8009076:	a338      	add	r3, pc, #224	; (adr r3, 8009158 <__kernel_cos+0x150>)
 8009078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800907c:	f7f7 f92a 	bl	80002d4 <__adddf3>
 8009080:	4622      	mov	r2, r4
 8009082:	462b      	mov	r3, r5
 8009084:	f7f7 fadc 	bl	8000640 <__aeabi_dmul>
 8009088:	a335      	add	r3, pc, #212	; (adr r3, 8009160 <__kernel_cos+0x158>)
 800908a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908e:	f7f7 f91f 	bl	80002d0 <__aeabi_dsub>
 8009092:	4622      	mov	r2, r4
 8009094:	462b      	mov	r3, r5
 8009096:	f7f7 fad3 	bl	8000640 <__aeabi_dmul>
 800909a:	a333      	add	r3, pc, #204	; (adr r3, 8009168 <__kernel_cos+0x160>)
 800909c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a0:	f7f7 f918 	bl	80002d4 <__adddf3>
 80090a4:	4622      	mov	r2, r4
 80090a6:	462b      	mov	r3, r5
 80090a8:	f7f7 faca 	bl	8000640 <__aeabi_dmul>
 80090ac:	4622      	mov	r2, r4
 80090ae:	462b      	mov	r3, r5
 80090b0:	f7f7 fac6 	bl	8000640 <__aeabi_dmul>
 80090b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090b8:	4604      	mov	r4, r0
 80090ba:	460d      	mov	r5, r1
 80090bc:	4640      	mov	r0, r8
 80090be:	4639      	mov	r1, r7
 80090c0:	f7f7 fabe 	bl	8000640 <__aeabi_dmul>
 80090c4:	460b      	mov	r3, r1
 80090c6:	4602      	mov	r2, r0
 80090c8:	4629      	mov	r1, r5
 80090ca:	4620      	mov	r0, r4
 80090cc:	f7f7 f900 	bl	80002d0 <__aeabi_dsub>
 80090d0:	4b28      	ldr	r3, [pc, #160]	; (8009174 <__kernel_cos+0x16c>)
 80090d2:	4680      	mov	r8, r0
 80090d4:	429e      	cmp	r6, r3
 80090d6:	4689      	mov	r9, r1
 80090d8:	dc0e      	bgt.n	80090f8 <__kernel_cos+0xf0>
 80090da:	4602      	mov	r2, r0
 80090dc:	460b      	mov	r3, r1
 80090de:	4650      	mov	r0, sl
 80090e0:	4659      	mov	r1, fp
 80090e2:	f7f7 f8f5 	bl	80002d0 <__aeabi_dsub>
 80090e6:	4602      	mov	r2, r0
 80090e8:	2000      	movs	r0, #0
 80090ea:	460b      	mov	r3, r1
 80090ec:	4922      	ldr	r1, [pc, #136]	; (8009178 <__kernel_cos+0x170>)
 80090ee:	f7f7 f8ef 	bl	80002d0 <__aeabi_dsub>
 80090f2:	b003      	add	sp, #12
 80090f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090f8:	2400      	movs	r4, #0
 80090fa:	4b20      	ldr	r3, [pc, #128]	; (800917c <__kernel_cos+0x174>)
 80090fc:	4622      	mov	r2, r4
 80090fe:	429e      	cmp	r6, r3
 8009100:	bfcc      	ite	gt
 8009102:	4d1f      	ldrgt	r5, [pc, #124]	; (8009180 <__kernel_cos+0x178>)
 8009104:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8009108:	462b      	mov	r3, r5
 800910a:	2000      	movs	r0, #0
 800910c:	491a      	ldr	r1, [pc, #104]	; (8009178 <__kernel_cos+0x170>)
 800910e:	f7f7 f8df 	bl	80002d0 <__aeabi_dsub>
 8009112:	4622      	mov	r2, r4
 8009114:	4606      	mov	r6, r0
 8009116:	460f      	mov	r7, r1
 8009118:	462b      	mov	r3, r5
 800911a:	4650      	mov	r0, sl
 800911c:	4659      	mov	r1, fp
 800911e:	f7f7 f8d7 	bl	80002d0 <__aeabi_dsub>
 8009122:	4642      	mov	r2, r8
 8009124:	464b      	mov	r3, r9
 8009126:	f7f7 f8d3 	bl	80002d0 <__aeabi_dsub>
 800912a:	4602      	mov	r2, r0
 800912c:	460b      	mov	r3, r1
 800912e:	4630      	mov	r0, r6
 8009130:	4639      	mov	r1, r7
 8009132:	e7dc      	b.n	80090ee <__kernel_cos+0xe6>
 8009134:	2000      	movs	r0, #0
 8009136:	4910      	ldr	r1, [pc, #64]	; (8009178 <__kernel_cos+0x170>)
 8009138:	e7db      	b.n	80090f2 <__kernel_cos+0xea>
 800913a:	bf00      	nop
 800913c:	f3af 8000 	nop.w
 8009140:	be8838d4 	.word	0xbe8838d4
 8009144:	bda8fae9 	.word	0xbda8fae9
 8009148:	bdb4b1c4 	.word	0xbdb4b1c4
 800914c:	3e21ee9e 	.word	0x3e21ee9e
 8009150:	809c52ad 	.word	0x809c52ad
 8009154:	3e927e4f 	.word	0x3e927e4f
 8009158:	19cb1590 	.word	0x19cb1590
 800915c:	3efa01a0 	.word	0x3efa01a0
 8009160:	16c15177 	.word	0x16c15177
 8009164:	3f56c16c 	.word	0x3f56c16c
 8009168:	5555554c 	.word	0x5555554c
 800916c:	3fa55555 	.word	0x3fa55555
 8009170:	3fe00000 	.word	0x3fe00000
 8009174:	3fd33332 	.word	0x3fd33332
 8009178:	3ff00000 	.word	0x3ff00000
 800917c:	3fe90000 	.word	0x3fe90000
 8009180:	3fd20000 	.word	0x3fd20000

08009184 <__kernel_rem_pio2>:
 8009184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009188:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800918c:	9308      	str	r3, [sp, #32]
 800918e:	9101      	str	r1, [sp, #4]
 8009190:	4bc0      	ldr	r3, [pc, #768]	; (8009494 <__kernel_rem_pio2+0x310>)
 8009192:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8009194:	f112 0f14 	cmn.w	r2, #20
 8009198:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800919c:	bfa8      	it	ge
 800919e:	1ed4      	subge	r4, r2, #3
 80091a0:	9304      	str	r3, [sp, #16]
 80091a2:	9b08      	ldr	r3, [sp, #32]
 80091a4:	bfb8      	it	lt
 80091a6:	2400      	movlt	r4, #0
 80091a8:	f103 33ff 	add.w	r3, r3, #4294967295
 80091ac:	9306      	str	r3, [sp, #24]
 80091ae:	bfa4      	itt	ge
 80091b0:	2318      	movge	r3, #24
 80091b2:	fb94 f4f3 	sdivge	r4, r4, r3
 80091b6:	f06f 0317 	mvn.w	r3, #23
 80091ba:	fb04 3303 	mla	r3, r4, r3, r3
 80091be:	eb03 0a02 	add.w	sl, r3, r2
 80091c2:	9a06      	ldr	r2, [sp, #24]
 80091c4:	9b04      	ldr	r3, [sp, #16]
 80091c6:	1aa7      	subs	r7, r4, r2
 80091c8:	eb03 0802 	add.w	r8, r3, r2
 80091cc:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80091ce:	2500      	movs	r5, #0
 80091d0:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80091d4:	2200      	movs	r2, #0
 80091d6:	2300      	movs	r3, #0
 80091d8:	9009      	str	r0, [sp, #36]	; 0x24
 80091da:	ae20      	add	r6, sp, #128	; 0x80
 80091dc:	4545      	cmp	r5, r8
 80091de:	dd19      	ble.n	8009214 <__kernel_rem_pio2+0x90>
 80091e0:	9b08      	ldr	r3, [sp, #32]
 80091e2:	aa20      	add	r2, sp, #128	; 0x80
 80091e4:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80091e8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80091ec:	f1c3 0301 	rsb	r3, r3, #1
 80091f0:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80091f4:	9307      	str	r3, [sp, #28]
 80091f6:	9b07      	ldr	r3, [sp, #28]
 80091f8:	9a04      	ldr	r2, [sp, #16]
 80091fa:	4443      	add	r3, r8
 80091fc:	429a      	cmp	r2, r3
 80091fe:	db35      	blt.n	800926c <__kernel_rem_pio2+0xe8>
 8009200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009202:	2200      	movs	r2, #0
 8009204:	f1a3 0908 	sub.w	r9, r3, #8
 8009208:	2300      	movs	r3, #0
 800920a:	462f      	mov	r7, r5
 800920c:	2600      	movs	r6, #0
 800920e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009212:	e01f      	b.n	8009254 <__kernel_rem_pio2+0xd0>
 8009214:	42ef      	cmn	r7, r5
 8009216:	d40b      	bmi.n	8009230 <__kernel_rem_pio2+0xac>
 8009218:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800921c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009220:	f7f7 f9a4 	bl	800056c <__aeabi_i2d>
 8009224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009228:	e8e6 0102 	strd	r0, r1, [r6], #8
 800922c:	3501      	adds	r5, #1
 800922e:	e7d5      	b.n	80091dc <__kernel_rem_pio2+0x58>
 8009230:	4610      	mov	r0, r2
 8009232:	4619      	mov	r1, r3
 8009234:	e7f8      	b.n	8009228 <__kernel_rem_pio2+0xa4>
 8009236:	e9d7 2300 	ldrd	r2, r3, [r7]
 800923a:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800923e:	f7f7 f9ff 	bl	8000640 <__aeabi_dmul>
 8009242:	4602      	mov	r2, r0
 8009244:	460b      	mov	r3, r1
 8009246:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800924a:	f7f7 f843 	bl	80002d4 <__adddf3>
 800924e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009252:	3601      	adds	r6, #1
 8009254:	9b06      	ldr	r3, [sp, #24]
 8009256:	3f08      	subs	r7, #8
 8009258:	429e      	cmp	r6, r3
 800925a:	ddec      	ble.n	8009236 <__kernel_rem_pio2+0xb2>
 800925c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009260:	3508      	adds	r5, #8
 8009262:	e8eb 2302 	strd	r2, r3, [fp], #8
 8009266:	f108 0801 	add.w	r8, r8, #1
 800926a:	e7c4      	b.n	80091f6 <__kernel_rem_pio2+0x72>
 800926c:	9b04      	ldr	r3, [sp, #16]
 800926e:	aa0c      	add	r2, sp, #48	; 0x30
 8009270:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009274:	930b      	str	r3, [sp, #44]	; 0x2c
 8009276:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009278:	9f04      	ldr	r7, [sp, #16]
 800927a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800927e:	930a      	str	r3, [sp, #40]	; 0x28
 8009280:	463e      	mov	r6, r7
 8009282:	ab98      	add	r3, sp, #608	; 0x260
 8009284:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8009288:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800928c:	f8cd b008 	str.w	fp, [sp, #8]
 8009290:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8009294:	2e00      	cmp	r6, #0
 8009296:	dc71      	bgt.n	800937c <__kernel_rem_pio2+0x1f8>
 8009298:	4652      	mov	r2, sl
 800929a:	4620      	mov	r0, r4
 800929c:	4629      	mov	r1, r5
 800929e:	f000 fbf7 	bl	8009a90 <scalbn>
 80092a2:	2200      	movs	r2, #0
 80092a4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80092a8:	4604      	mov	r4, r0
 80092aa:	460d      	mov	r5, r1
 80092ac:	f7f7 f9c8 	bl	8000640 <__aeabi_dmul>
 80092b0:	f000 fb6e 	bl	8009990 <floor>
 80092b4:	2200      	movs	r2, #0
 80092b6:	4b78      	ldr	r3, [pc, #480]	; (8009498 <__kernel_rem_pio2+0x314>)
 80092b8:	f7f7 f9c2 	bl	8000640 <__aeabi_dmul>
 80092bc:	4602      	mov	r2, r0
 80092be:	460b      	mov	r3, r1
 80092c0:	4620      	mov	r0, r4
 80092c2:	4629      	mov	r1, r5
 80092c4:	f7f7 f804 	bl	80002d0 <__aeabi_dsub>
 80092c8:	460d      	mov	r5, r1
 80092ca:	4604      	mov	r4, r0
 80092cc:	f7f7 fc52 	bl	8000b74 <__aeabi_d2iz>
 80092d0:	9007      	str	r0, [sp, #28]
 80092d2:	f7f7 f94b 	bl	800056c <__aeabi_i2d>
 80092d6:	4602      	mov	r2, r0
 80092d8:	460b      	mov	r3, r1
 80092da:	4620      	mov	r0, r4
 80092dc:	4629      	mov	r1, r5
 80092de:	f7f6 fff7 	bl	80002d0 <__aeabi_dsub>
 80092e2:	f1ba 0f00 	cmp.w	sl, #0
 80092e6:	4680      	mov	r8, r0
 80092e8:	4689      	mov	r9, r1
 80092ea:	dd70      	ble.n	80093ce <__kernel_rem_pio2+0x24a>
 80092ec:	1e7a      	subs	r2, r7, #1
 80092ee:	ab0c      	add	r3, sp, #48	; 0x30
 80092f0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80092f4:	9c07      	ldr	r4, [sp, #28]
 80092f6:	f1ca 0118 	rsb	r1, sl, #24
 80092fa:	fa40 f301 	asr.w	r3, r0, r1
 80092fe:	441c      	add	r4, r3
 8009300:	408b      	lsls	r3, r1
 8009302:	1ac0      	subs	r0, r0, r3
 8009304:	ab0c      	add	r3, sp, #48	; 0x30
 8009306:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800930a:	f1ca 0317 	rsb	r3, sl, #23
 800930e:	9407      	str	r4, [sp, #28]
 8009310:	fa40 f303 	asr.w	r3, r0, r3
 8009314:	9302      	str	r3, [sp, #8]
 8009316:	9b02      	ldr	r3, [sp, #8]
 8009318:	2b00      	cmp	r3, #0
 800931a:	dd66      	ble.n	80093ea <__kernel_rem_pio2+0x266>
 800931c:	2200      	movs	r2, #0
 800931e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009322:	4614      	mov	r4, r2
 8009324:	9b07      	ldr	r3, [sp, #28]
 8009326:	3301      	adds	r3, #1
 8009328:	9307      	str	r3, [sp, #28]
 800932a:	4297      	cmp	r7, r2
 800932c:	f300 809f 	bgt.w	800946e <__kernel_rem_pio2+0x2ea>
 8009330:	f1ba 0f00 	cmp.w	sl, #0
 8009334:	dd07      	ble.n	8009346 <__kernel_rem_pio2+0x1c2>
 8009336:	f1ba 0f01 	cmp.w	sl, #1
 800933a:	f000 80b9 	beq.w	80094b0 <__kernel_rem_pio2+0x32c>
 800933e:	f1ba 0f02 	cmp.w	sl, #2
 8009342:	f000 80bf 	beq.w	80094c4 <__kernel_rem_pio2+0x340>
 8009346:	9b02      	ldr	r3, [sp, #8]
 8009348:	2b02      	cmp	r3, #2
 800934a:	d14e      	bne.n	80093ea <__kernel_rem_pio2+0x266>
 800934c:	4642      	mov	r2, r8
 800934e:	464b      	mov	r3, r9
 8009350:	2000      	movs	r0, #0
 8009352:	4952      	ldr	r1, [pc, #328]	; (800949c <__kernel_rem_pio2+0x318>)
 8009354:	f7f6 ffbc 	bl	80002d0 <__aeabi_dsub>
 8009358:	4680      	mov	r8, r0
 800935a:	4689      	mov	r9, r1
 800935c:	2c00      	cmp	r4, #0
 800935e:	d044      	beq.n	80093ea <__kernel_rem_pio2+0x266>
 8009360:	4652      	mov	r2, sl
 8009362:	2000      	movs	r0, #0
 8009364:	494d      	ldr	r1, [pc, #308]	; (800949c <__kernel_rem_pio2+0x318>)
 8009366:	f000 fb93 	bl	8009a90 <scalbn>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4640      	mov	r0, r8
 8009370:	4649      	mov	r1, r9
 8009372:	f7f6 ffad 	bl	80002d0 <__aeabi_dsub>
 8009376:	4680      	mov	r8, r0
 8009378:	4689      	mov	r9, r1
 800937a:	e036      	b.n	80093ea <__kernel_rem_pio2+0x266>
 800937c:	2200      	movs	r2, #0
 800937e:	4b48      	ldr	r3, [pc, #288]	; (80094a0 <__kernel_rem_pio2+0x31c>)
 8009380:	4620      	mov	r0, r4
 8009382:	4629      	mov	r1, r5
 8009384:	f7f7 f95c 	bl	8000640 <__aeabi_dmul>
 8009388:	f7f7 fbf4 	bl	8000b74 <__aeabi_d2iz>
 800938c:	f7f7 f8ee 	bl	800056c <__aeabi_i2d>
 8009390:	2200      	movs	r2, #0
 8009392:	4b44      	ldr	r3, [pc, #272]	; (80094a4 <__kernel_rem_pio2+0x320>)
 8009394:	4680      	mov	r8, r0
 8009396:	4689      	mov	r9, r1
 8009398:	f7f7 f952 	bl	8000640 <__aeabi_dmul>
 800939c:	4602      	mov	r2, r0
 800939e:	460b      	mov	r3, r1
 80093a0:	4620      	mov	r0, r4
 80093a2:	4629      	mov	r1, r5
 80093a4:	f7f6 ff94 	bl	80002d0 <__aeabi_dsub>
 80093a8:	f7f7 fbe4 	bl	8000b74 <__aeabi_d2iz>
 80093ac:	9b02      	ldr	r3, [sp, #8]
 80093ae:	3e01      	subs	r6, #1
 80093b0:	f843 0b04 	str.w	r0, [r3], #4
 80093b4:	9302      	str	r3, [sp, #8]
 80093b6:	ab70      	add	r3, sp, #448	; 0x1c0
 80093b8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80093bc:	4640      	mov	r0, r8
 80093be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c2:	4649      	mov	r1, r9
 80093c4:	f7f6 ff86 	bl	80002d4 <__adddf3>
 80093c8:	4604      	mov	r4, r0
 80093ca:	460d      	mov	r5, r1
 80093cc:	e762      	b.n	8009294 <__kernel_rem_pio2+0x110>
 80093ce:	d105      	bne.n	80093dc <__kernel_rem_pio2+0x258>
 80093d0:	1e7b      	subs	r3, r7, #1
 80093d2:	aa0c      	add	r2, sp, #48	; 0x30
 80093d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80093d8:	15c3      	asrs	r3, r0, #23
 80093da:	e79b      	b.n	8009314 <__kernel_rem_pio2+0x190>
 80093dc:	2200      	movs	r2, #0
 80093de:	4b32      	ldr	r3, [pc, #200]	; (80094a8 <__kernel_rem_pio2+0x324>)
 80093e0:	f7f7 fbb4 	bl	8000b4c <__aeabi_dcmpge>
 80093e4:	2800      	cmp	r0, #0
 80093e6:	d13f      	bne.n	8009468 <__kernel_rem_pio2+0x2e4>
 80093e8:	9002      	str	r0, [sp, #8]
 80093ea:	2200      	movs	r2, #0
 80093ec:	2300      	movs	r3, #0
 80093ee:	4640      	mov	r0, r8
 80093f0:	4649      	mov	r1, r9
 80093f2:	f7f7 fb8d 	bl	8000b10 <__aeabi_dcmpeq>
 80093f6:	2800      	cmp	r0, #0
 80093f8:	f000 80b5 	beq.w	8009566 <__kernel_rem_pio2+0x3e2>
 80093fc:	1e7c      	subs	r4, r7, #1
 80093fe:	4623      	mov	r3, r4
 8009400:	2200      	movs	r2, #0
 8009402:	9904      	ldr	r1, [sp, #16]
 8009404:	428b      	cmp	r3, r1
 8009406:	da64      	bge.n	80094d2 <__kernel_rem_pio2+0x34e>
 8009408:	2a00      	cmp	r2, #0
 800940a:	d078      	beq.n	80094fe <__kernel_rem_pio2+0x37a>
 800940c:	ab0c      	add	r3, sp, #48	; 0x30
 800940e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009412:	f1aa 0a18 	sub.w	sl, sl, #24
 8009416:	2b00      	cmp	r3, #0
 8009418:	f000 80a3 	beq.w	8009562 <__kernel_rem_pio2+0x3de>
 800941c:	4652      	mov	r2, sl
 800941e:	2000      	movs	r0, #0
 8009420:	491e      	ldr	r1, [pc, #120]	; (800949c <__kernel_rem_pio2+0x318>)
 8009422:	f000 fb35 	bl	8009a90 <scalbn>
 8009426:	46a2      	mov	sl, r4
 8009428:	4606      	mov	r6, r0
 800942a:	460f      	mov	r7, r1
 800942c:	f04f 0800 	mov.w	r8, #0
 8009430:	00e3      	lsls	r3, r4, #3
 8009432:	9306      	str	r3, [sp, #24]
 8009434:	f8df 9068 	ldr.w	r9, [pc, #104]	; 80094a0 <__kernel_rem_pio2+0x31c>
 8009438:	ab70      	add	r3, sp, #448	; 0x1c0
 800943a:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 800943e:	f1ba 0f00 	cmp.w	sl, #0
 8009442:	f280 80c6 	bge.w	80095d2 <__kernel_rem_pio2+0x44e>
 8009446:	4627      	mov	r7, r4
 8009448:	f04f 0800 	mov.w	r8, #0
 800944c:	2f00      	cmp	r7, #0
 800944e:	f2c0 80f3 	blt.w	8009638 <__kernel_rem_pio2+0x4b4>
 8009452:	4b16      	ldr	r3, [pc, #88]	; (80094ac <__kernel_rem_pio2+0x328>)
 8009454:	f04f 0a00 	mov.w	sl, #0
 8009458:	461d      	mov	r5, r3
 800945a:	ab70      	add	r3, sp, #448	; 0x1c0
 800945c:	f04f 0b00 	mov.w	fp, #0
 8009460:	2600      	movs	r6, #0
 8009462:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8009466:	e0d9      	b.n	800961c <__kernel_rem_pio2+0x498>
 8009468:	2302      	movs	r3, #2
 800946a:	9302      	str	r3, [sp, #8]
 800946c:	e756      	b.n	800931c <__kernel_rem_pio2+0x198>
 800946e:	f8db 3000 	ldr.w	r3, [fp]
 8009472:	b954      	cbnz	r4, 800948a <__kernel_rem_pio2+0x306>
 8009474:	b123      	cbz	r3, 8009480 <__kernel_rem_pio2+0x2fc>
 8009476:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800947a:	f8cb 3000 	str.w	r3, [fp]
 800947e:	2301      	movs	r3, #1
 8009480:	461c      	mov	r4, r3
 8009482:	3201      	adds	r2, #1
 8009484:	f10b 0b04 	add.w	fp, fp, #4
 8009488:	e74f      	b.n	800932a <__kernel_rem_pio2+0x1a6>
 800948a:	1acb      	subs	r3, r1, r3
 800948c:	f8cb 3000 	str.w	r3, [fp]
 8009490:	4623      	mov	r3, r4
 8009492:	e7f5      	b.n	8009480 <__kernel_rem_pio2+0x2fc>
 8009494:	0800a250 	.word	0x0800a250
 8009498:	40200000 	.word	0x40200000
 800949c:	3ff00000 	.word	0x3ff00000
 80094a0:	3e700000 	.word	0x3e700000
 80094a4:	41700000 	.word	0x41700000
 80094a8:	3fe00000 	.word	0x3fe00000
 80094ac:	0800a210 	.word	0x0800a210
 80094b0:	1e7a      	subs	r2, r7, #1
 80094b2:	ab0c      	add	r3, sp, #48	; 0x30
 80094b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094b8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80094bc:	a90c      	add	r1, sp, #48	; 0x30
 80094be:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80094c2:	e740      	b.n	8009346 <__kernel_rem_pio2+0x1c2>
 80094c4:	1e7a      	subs	r2, r7, #1
 80094c6:	ab0c      	add	r3, sp, #48	; 0x30
 80094c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094cc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80094d0:	e7f4      	b.n	80094bc <__kernel_rem_pio2+0x338>
 80094d2:	a90c      	add	r1, sp, #48	; 0x30
 80094d4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80094d8:	3b01      	subs	r3, #1
 80094da:	430a      	orrs	r2, r1
 80094dc:	e791      	b.n	8009402 <__kernel_rem_pio2+0x27e>
 80094de:	3401      	adds	r4, #1
 80094e0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80094e4:	2a00      	cmp	r2, #0
 80094e6:	d0fa      	beq.n	80094de <__kernel_rem_pio2+0x35a>
 80094e8:	9b08      	ldr	r3, [sp, #32]
 80094ea:	1c7e      	adds	r6, r7, #1
 80094ec:	18fd      	adds	r5, r7, r3
 80094ee:	ab20      	add	r3, sp, #128	; 0x80
 80094f0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80094f4:	443c      	add	r4, r7
 80094f6:	42b4      	cmp	r4, r6
 80094f8:	da04      	bge.n	8009504 <__kernel_rem_pio2+0x380>
 80094fa:	4627      	mov	r7, r4
 80094fc:	e6c0      	b.n	8009280 <__kernel_rem_pio2+0xfc>
 80094fe:	2401      	movs	r4, #1
 8009500:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009502:	e7ed      	b.n	80094e0 <__kernel_rem_pio2+0x35c>
 8009504:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009506:	462f      	mov	r7, r5
 8009508:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800950c:	f7f7 f82e 	bl	800056c <__aeabi_i2d>
 8009510:	f04f 0b00 	mov.w	fp, #0
 8009514:	f04f 0800 	mov.w	r8, #0
 8009518:	f04f 0900 	mov.w	r9, #0
 800951c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800951e:	e8e7 0102 	strd	r0, r1, [r7], #8
 8009522:	3b08      	subs	r3, #8
 8009524:	9302      	str	r3, [sp, #8]
 8009526:	9b06      	ldr	r3, [sp, #24]
 8009528:	459b      	cmp	fp, r3
 800952a:	dd07      	ble.n	800953c <__kernel_rem_pio2+0x3b8>
 800952c:	ab70      	add	r3, sp, #448	; 0x1c0
 800952e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009532:	463d      	mov	r5, r7
 8009534:	e9c3 8900 	strd	r8, r9, [r3]
 8009538:	3601      	adds	r6, #1
 800953a:	e7dc      	b.n	80094f6 <__kernel_rem_pio2+0x372>
 800953c:	9902      	ldr	r1, [sp, #8]
 800953e:	f10b 0b01 	add.w	fp, fp, #1
 8009542:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8009546:	9102      	str	r1, [sp, #8]
 8009548:	e875 0102 	ldrd	r0, r1, [r5], #-8
 800954c:	f7f7 f878 	bl	8000640 <__aeabi_dmul>
 8009550:	4602      	mov	r2, r0
 8009552:	460b      	mov	r3, r1
 8009554:	4640      	mov	r0, r8
 8009556:	4649      	mov	r1, r9
 8009558:	f7f6 febc 	bl	80002d4 <__adddf3>
 800955c:	4680      	mov	r8, r0
 800955e:	4689      	mov	r9, r1
 8009560:	e7e1      	b.n	8009526 <__kernel_rem_pio2+0x3a2>
 8009562:	3c01      	subs	r4, #1
 8009564:	e752      	b.n	800940c <__kernel_rem_pio2+0x288>
 8009566:	f1ca 0200 	rsb	r2, sl, #0
 800956a:	4640      	mov	r0, r8
 800956c:	4649      	mov	r1, r9
 800956e:	f000 fa8f 	bl	8009a90 <scalbn>
 8009572:	2200      	movs	r2, #0
 8009574:	4ba5      	ldr	r3, [pc, #660]	; (800980c <__kernel_rem_pio2+0x688>)
 8009576:	4604      	mov	r4, r0
 8009578:	460d      	mov	r5, r1
 800957a:	f7f7 fae7 	bl	8000b4c <__aeabi_dcmpge>
 800957e:	b1f8      	cbz	r0, 80095c0 <__kernel_rem_pio2+0x43c>
 8009580:	2200      	movs	r2, #0
 8009582:	4ba3      	ldr	r3, [pc, #652]	; (8009810 <__kernel_rem_pio2+0x68c>)
 8009584:	4620      	mov	r0, r4
 8009586:	4629      	mov	r1, r5
 8009588:	f7f7 f85a 	bl	8000640 <__aeabi_dmul>
 800958c:	f7f7 faf2 	bl	8000b74 <__aeabi_d2iz>
 8009590:	4606      	mov	r6, r0
 8009592:	f7f6 ffeb 	bl	800056c <__aeabi_i2d>
 8009596:	2200      	movs	r2, #0
 8009598:	4b9c      	ldr	r3, [pc, #624]	; (800980c <__kernel_rem_pio2+0x688>)
 800959a:	f7f7 f851 	bl	8000640 <__aeabi_dmul>
 800959e:	460b      	mov	r3, r1
 80095a0:	4602      	mov	r2, r0
 80095a2:	4629      	mov	r1, r5
 80095a4:	4620      	mov	r0, r4
 80095a6:	f7f6 fe93 	bl	80002d0 <__aeabi_dsub>
 80095aa:	f7f7 fae3 	bl	8000b74 <__aeabi_d2iz>
 80095ae:	1c7c      	adds	r4, r7, #1
 80095b0:	ab0c      	add	r3, sp, #48	; 0x30
 80095b2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80095b6:	f10a 0a18 	add.w	sl, sl, #24
 80095ba:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80095be:	e72d      	b.n	800941c <__kernel_rem_pio2+0x298>
 80095c0:	4620      	mov	r0, r4
 80095c2:	4629      	mov	r1, r5
 80095c4:	f7f7 fad6 	bl	8000b74 <__aeabi_d2iz>
 80095c8:	ab0c      	add	r3, sp, #48	; 0x30
 80095ca:	463c      	mov	r4, r7
 80095cc:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80095d0:	e724      	b.n	800941c <__kernel_rem_pio2+0x298>
 80095d2:	ab0c      	add	r3, sp, #48	; 0x30
 80095d4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80095d8:	f7f6 ffc8 	bl	800056c <__aeabi_i2d>
 80095dc:	4632      	mov	r2, r6
 80095de:	463b      	mov	r3, r7
 80095e0:	f7f7 f82e 	bl	8000640 <__aeabi_dmul>
 80095e4:	4642      	mov	r2, r8
 80095e6:	e86b 0102 	strd	r0, r1, [fp], #-8
 80095ea:	464b      	mov	r3, r9
 80095ec:	4630      	mov	r0, r6
 80095ee:	4639      	mov	r1, r7
 80095f0:	f7f7 f826 	bl	8000640 <__aeabi_dmul>
 80095f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095f8:	4606      	mov	r6, r0
 80095fa:	460f      	mov	r7, r1
 80095fc:	e71f      	b.n	800943e <__kernel_rem_pio2+0x2ba>
 80095fe:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8009602:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8009606:	f7f7 f81b 	bl	8000640 <__aeabi_dmul>
 800960a:	4602      	mov	r2, r0
 800960c:	460b      	mov	r3, r1
 800960e:	4650      	mov	r0, sl
 8009610:	4659      	mov	r1, fp
 8009612:	f7f6 fe5f 	bl	80002d4 <__adddf3>
 8009616:	4682      	mov	sl, r0
 8009618:	468b      	mov	fp, r1
 800961a:	3601      	adds	r6, #1
 800961c:	9b04      	ldr	r3, [sp, #16]
 800961e:	429e      	cmp	r6, r3
 8009620:	dc01      	bgt.n	8009626 <__kernel_rem_pio2+0x4a2>
 8009622:	45b0      	cmp	r8, r6
 8009624:	daeb      	bge.n	80095fe <__kernel_rem_pio2+0x47a>
 8009626:	ab48      	add	r3, sp, #288	; 0x120
 8009628:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800962c:	e9c3 ab00 	strd	sl, fp, [r3]
 8009630:	3f01      	subs	r7, #1
 8009632:	f108 0801 	add.w	r8, r8, #1
 8009636:	e709      	b.n	800944c <__kernel_rem_pio2+0x2c8>
 8009638:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800963a:	2b02      	cmp	r3, #2
 800963c:	dc09      	bgt.n	8009652 <__kernel_rem_pio2+0x4ce>
 800963e:	2b00      	cmp	r3, #0
 8009640:	dc34      	bgt.n	80096ac <__kernel_rem_pio2+0x528>
 8009642:	d05e      	beq.n	8009702 <__kernel_rem_pio2+0x57e>
 8009644:	9b07      	ldr	r3, [sp, #28]
 8009646:	f003 0007 	and.w	r0, r3, #7
 800964a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800964e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009652:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8009654:	2b03      	cmp	r3, #3
 8009656:	d1f5      	bne.n	8009644 <__kernel_rem_pio2+0x4c0>
 8009658:	9a06      	ldr	r2, [sp, #24]
 800965a:	ab48      	add	r3, sp, #288	; 0x120
 800965c:	441a      	add	r2, r3
 800965e:	4615      	mov	r5, r2
 8009660:	4692      	mov	sl, r2
 8009662:	46a3      	mov	fp, r4
 8009664:	f1bb 0f00 	cmp.w	fp, #0
 8009668:	dc7a      	bgt.n	8009760 <__kernel_rem_pio2+0x5dc>
 800966a:	46aa      	mov	sl, r5
 800966c:	46a3      	mov	fp, r4
 800966e:	f1bb 0f01 	cmp.w	fp, #1
 8009672:	f300 8094 	bgt.w	800979e <__kernel_rem_pio2+0x61a>
 8009676:	2700      	movs	r7, #0
 8009678:	463e      	mov	r6, r7
 800967a:	2c01      	cmp	r4, #1
 800967c:	f300 80ae 	bgt.w	80097dc <__kernel_rem_pio2+0x658>
 8009680:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8009684:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8009688:	9b02      	ldr	r3, [sp, #8]
 800968a:	2b00      	cmp	r3, #0
 800968c:	f040 80b0 	bne.w	80097f0 <__kernel_rem_pio2+0x66c>
 8009690:	4603      	mov	r3, r0
 8009692:	462a      	mov	r2, r5
 8009694:	9801      	ldr	r0, [sp, #4]
 8009696:	e9c0 2300 	strd	r2, r3, [r0]
 800969a:	4622      	mov	r2, r4
 800969c:	460b      	mov	r3, r1
 800969e:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80096a2:	463a      	mov	r2, r7
 80096a4:	4633      	mov	r3, r6
 80096a6:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80096aa:	e7cb      	b.n	8009644 <__kernel_rem_pio2+0x4c0>
 80096ac:	2000      	movs	r0, #0
 80096ae:	9a06      	ldr	r2, [sp, #24]
 80096b0:	ab48      	add	r3, sp, #288	; 0x120
 80096b2:	441a      	add	r2, r3
 80096b4:	4615      	mov	r5, r2
 80096b6:	46a0      	mov	r8, r4
 80096b8:	4601      	mov	r1, r0
 80096ba:	f1b8 0f00 	cmp.w	r8, #0
 80096be:	da3c      	bge.n	800973a <__kernel_rem_pio2+0x5b6>
 80096c0:	9b02      	ldr	r3, [sp, #8]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d040      	beq.n	8009748 <__kernel_rem_pio2+0x5c4>
 80096c6:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 80096ca:	4602      	mov	r2, r0
 80096cc:	462b      	mov	r3, r5
 80096ce:	9d01      	ldr	r5, [sp, #4]
 80096d0:	2601      	movs	r6, #1
 80096d2:	e9c5 2300 	strd	r2, r3, [r5]
 80096d6:	460b      	mov	r3, r1
 80096d8:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80096dc:	f7f6 fdf8 	bl	80002d0 <__aeabi_dsub>
 80096e0:	4684      	mov	ip, r0
 80096e2:	460f      	mov	r7, r1
 80096e4:	ad48      	add	r5, sp, #288	; 0x120
 80096e6:	42b4      	cmp	r4, r6
 80096e8:	f105 0508 	add.w	r5, r5, #8
 80096ec:	da2e      	bge.n	800974c <__kernel_rem_pio2+0x5c8>
 80096ee:	9b02      	ldr	r3, [sp, #8]
 80096f0:	b10b      	cbz	r3, 80096f6 <__kernel_rem_pio2+0x572>
 80096f2:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80096f6:	4662      	mov	r2, ip
 80096f8:	463b      	mov	r3, r7
 80096fa:	9901      	ldr	r1, [sp, #4]
 80096fc:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8009700:	e7a0      	b.n	8009644 <__kernel_rem_pio2+0x4c0>
 8009702:	9a06      	ldr	r2, [sp, #24]
 8009704:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8009706:	ab48      	add	r3, sp, #288	; 0x120
 8009708:	441a      	add	r2, r3
 800970a:	4615      	mov	r5, r2
 800970c:	4637      	mov	r7, r6
 800970e:	2c00      	cmp	r4, #0
 8009710:	da09      	bge.n	8009726 <__kernel_rem_pio2+0x5a2>
 8009712:	9b02      	ldr	r3, [sp, #8]
 8009714:	b10b      	cbz	r3, 800971a <__kernel_rem_pio2+0x596>
 8009716:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800971a:	4632      	mov	r2, r6
 800971c:	463b      	mov	r3, r7
 800971e:	9901      	ldr	r1, [sp, #4]
 8009720:	e9c1 2300 	strd	r2, r3, [r1]
 8009724:	e78e      	b.n	8009644 <__kernel_rem_pio2+0x4c0>
 8009726:	4630      	mov	r0, r6
 8009728:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800972c:	4639      	mov	r1, r7
 800972e:	f7f6 fdd1 	bl	80002d4 <__adddf3>
 8009732:	3c01      	subs	r4, #1
 8009734:	4606      	mov	r6, r0
 8009736:	460f      	mov	r7, r1
 8009738:	e7e9      	b.n	800970e <__kernel_rem_pio2+0x58a>
 800973a:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800973e:	f7f6 fdc9 	bl	80002d4 <__adddf3>
 8009742:	f108 38ff 	add.w	r8, r8, #4294967295
 8009746:	e7b8      	b.n	80096ba <__kernel_rem_pio2+0x536>
 8009748:	460d      	mov	r5, r1
 800974a:	e7be      	b.n	80096ca <__kernel_rem_pio2+0x546>
 800974c:	4660      	mov	r0, ip
 800974e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009752:	4639      	mov	r1, r7
 8009754:	f7f6 fdbe 	bl	80002d4 <__adddf3>
 8009758:	3601      	adds	r6, #1
 800975a:	4684      	mov	ip, r0
 800975c:	460f      	mov	r7, r1
 800975e:	e7c2      	b.n	80096e6 <__kernel_rem_pio2+0x562>
 8009760:	e9da 6700 	ldrd	r6, r7, [sl]
 8009764:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8009768:	4632      	mov	r2, r6
 800976a:	463b      	mov	r3, r7
 800976c:	4640      	mov	r0, r8
 800976e:	4649      	mov	r1, r9
 8009770:	f7f6 fdb0 	bl	80002d4 <__adddf3>
 8009774:	4602      	mov	r2, r0
 8009776:	460b      	mov	r3, r1
 8009778:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800977c:	4640      	mov	r0, r8
 800977e:	4649      	mov	r1, r9
 8009780:	f7f6 fda6 	bl	80002d0 <__aeabi_dsub>
 8009784:	4632      	mov	r2, r6
 8009786:	463b      	mov	r3, r7
 8009788:	f7f6 fda4 	bl	80002d4 <__adddf3>
 800978c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009790:	e86a 0102 	strd	r0, r1, [sl], #-8
 8009794:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009798:	e9ca 2300 	strd	r2, r3, [sl]
 800979c:	e762      	b.n	8009664 <__kernel_rem_pio2+0x4e0>
 800979e:	e9da 8900 	ldrd	r8, r9, [sl]
 80097a2:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 80097a6:	4642      	mov	r2, r8
 80097a8:	464b      	mov	r3, r9
 80097aa:	4630      	mov	r0, r6
 80097ac:	4639      	mov	r1, r7
 80097ae:	f7f6 fd91 	bl	80002d4 <__adddf3>
 80097b2:	4602      	mov	r2, r0
 80097b4:	460b      	mov	r3, r1
 80097b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80097ba:	4630      	mov	r0, r6
 80097bc:	4639      	mov	r1, r7
 80097be:	f7f6 fd87 	bl	80002d0 <__aeabi_dsub>
 80097c2:	4642      	mov	r2, r8
 80097c4:	464b      	mov	r3, r9
 80097c6:	f7f6 fd85 	bl	80002d4 <__adddf3>
 80097ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097ce:	e86a 0102 	strd	r0, r1, [sl], #-8
 80097d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80097d6:	e9ca 2300 	strd	r2, r3, [sl]
 80097da:	e748      	b.n	800966e <__kernel_rem_pio2+0x4ea>
 80097dc:	4638      	mov	r0, r7
 80097de:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80097e2:	4631      	mov	r1, r6
 80097e4:	f7f6 fd76 	bl	80002d4 <__adddf3>
 80097e8:	3c01      	subs	r4, #1
 80097ea:	4607      	mov	r7, r0
 80097ec:	460e      	mov	r6, r1
 80097ee:	e744      	b.n	800967a <__kernel_rem_pio2+0x4f6>
 80097f0:	9b01      	ldr	r3, [sp, #4]
 80097f2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80097f6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80097fa:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80097fe:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8009802:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8009806:	601d      	str	r5, [r3, #0]
 8009808:	615e      	str	r6, [r3, #20]
 800980a:	e71b      	b.n	8009644 <__kernel_rem_pio2+0x4c0>
 800980c:	41700000 	.word	0x41700000
 8009810:	3e700000 	.word	0x3e700000
 8009814:	00000000 	.word	0x00000000

08009818 <__kernel_sin>:
 8009818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800981c:	b086      	sub	sp, #24
 800981e:	e9cd 2300 	strd	r2, r3, [sp]
 8009822:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009826:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800982a:	4682      	mov	sl, r0
 800982c:	460c      	mov	r4, r1
 800982e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8009830:	da03      	bge.n	800983a <__kernel_sin+0x22>
 8009832:	f7f7 f99f 	bl	8000b74 <__aeabi_d2iz>
 8009836:	2800      	cmp	r0, #0
 8009838:	d050      	beq.n	80098dc <__kernel_sin+0xc4>
 800983a:	4652      	mov	r2, sl
 800983c:	4623      	mov	r3, r4
 800983e:	4650      	mov	r0, sl
 8009840:	4621      	mov	r1, r4
 8009842:	f7f6 fefd 	bl	8000640 <__aeabi_dmul>
 8009846:	4606      	mov	r6, r0
 8009848:	460f      	mov	r7, r1
 800984a:	4602      	mov	r2, r0
 800984c:	460b      	mov	r3, r1
 800984e:	4650      	mov	r0, sl
 8009850:	4621      	mov	r1, r4
 8009852:	f7f6 fef5 	bl	8000640 <__aeabi_dmul>
 8009856:	a33e      	add	r3, pc, #248	; (adr r3, 8009950 <__kernel_sin+0x138>)
 8009858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985c:	4680      	mov	r8, r0
 800985e:	4689      	mov	r9, r1
 8009860:	4630      	mov	r0, r6
 8009862:	4639      	mov	r1, r7
 8009864:	f7f6 feec 	bl	8000640 <__aeabi_dmul>
 8009868:	a33b      	add	r3, pc, #236	; (adr r3, 8009958 <__kernel_sin+0x140>)
 800986a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986e:	f7f6 fd2f 	bl	80002d0 <__aeabi_dsub>
 8009872:	4632      	mov	r2, r6
 8009874:	463b      	mov	r3, r7
 8009876:	f7f6 fee3 	bl	8000640 <__aeabi_dmul>
 800987a:	a339      	add	r3, pc, #228	; (adr r3, 8009960 <__kernel_sin+0x148>)
 800987c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009880:	f7f6 fd28 	bl	80002d4 <__adddf3>
 8009884:	4632      	mov	r2, r6
 8009886:	463b      	mov	r3, r7
 8009888:	f7f6 feda 	bl	8000640 <__aeabi_dmul>
 800988c:	a336      	add	r3, pc, #216	; (adr r3, 8009968 <__kernel_sin+0x150>)
 800988e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009892:	f7f6 fd1d 	bl	80002d0 <__aeabi_dsub>
 8009896:	4632      	mov	r2, r6
 8009898:	463b      	mov	r3, r7
 800989a:	f7f6 fed1 	bl	8000640 <__aeabi_dmul>
 800989e:	a334      	add	r3, pc, #208	; (adr r3, 8009970 <__kernel_sin+0x158>)
 80098a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a4:	f7f6 fd16 	bl	80002d4 <__adddf3>
 80098a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098ac:	b9dd      	cbnz	r5, 80098e6 <__kernel_sin+0xce>
 80098ae:	4602      	mov	r2, r0
 80098b0:	460b      	mov	r3, r1
 80098b2:	4630      	mov	r0, r6
 80098b4:	4639      	mov	r1, r7
 80098b6:	f7f6 fec3 	bl	8000640 <__aeabi_dmul>
 80098ba:	a32f      	add	r3, pc, #188	; (adr r3, 8009978 <__kernel_sin+0x160>)
 80098bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c0:	f7f6 fd06 	bl	80002d0 <__aeabi_dsub>
 80098c4:	4642      	mov	r2, r8
 80098c6:	464b      	mov	r3, r9
 80098c8:	f7f6 feba 	bl	8000640 <__aeabi_dmul>
 80098cc:	4602      	mov	r2, r0
 80098ce:	460b      	mov	r3, r1
 80098d0:	4650      	mov	r0, sl
 80098d2:	4621      	mov	r1, r4
 80098d4:	f7f6 fcfe 	bl	80002d4 <__adddf3>
 80098d8:	4682      	mov	sl, r0
 80098da:	460c      	mov	r4, r1
 80098dc:	4650      	mov	r0, sl
 80098de:	4621      	mov	r1, r4
 80098e0:	b006      	add	sp, #24
 80098e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098e6:	2200      	movs	r2, #0
 80098e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098ec:	4b24      	ldr	r3, [pc, #144]	; (8009980 <__kernel_sin+0x168>)
 80098ee:	f7f6 fea7 	bl	8000640 <__aeabi_dmul>
 80098f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80098f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098fa:	4640      	mov	r0, r8
 80098fc:	4649      	mov	r1, r9
 80098fe:	f7f6 fe9f 	bl	8000640 <__aeabi_dmul>
 8009902:	4602      	mov	r2, r0
 8009904:	460b      	mov	r3, r1
 8009906:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800990a:	f7f6 fce1 	bl	80002d0 <__aeabi_dsub>
 800990e:	4632      	mov	r2, r6
 8009910:	463b      	mov	r3, r7
 8009912:	f7f6 fe95 	bl	8000640 <__aeabi_dmul>
 8009916:	e9dd 2300 	ldrd	r2, r3, [sp]
 800991a:	f7f6 fcd9 	bl	80002d0 <__aeabi_dsub>
 800991e:	a316      	add	r3, pc, #88	; (adr r3, 8009978 <__kernel_sin+0x160>)
 8009920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009924:	4606      	mov	r6, r0
 8009926:	460f      	mov	r7, r1
 8009928:	4640      	mov	r0, r8
 800992a:	4649      	mov	r1, r9
 800992c:	f7f6 fe88 	bl	8000640 <__aeabi_dmul>
 8009930:	4602      	mov	r2, r0
 8009932:	460b      	mov	r3, r1
 8009934:	4630      	mov	r0, r6
 8009936:	4639      	mov	r1, r7
 8009938:	f7f6 fccc 	bl	80002d4 <__adddf3>
 800993c:	4602      	mov	r2, r0
 800993e:	460b      	mov	r3, r1
 8009940:	4650      	mov	r0, sl
 8009942:	4621      	mov	r1, r4
 8009944:	f7f6 fcc4 	bl	80002d0 <__aeabi_dsub>
 8009948:	e7c6      	b.n	80098d8 <__kernel_sin+0xc0>
 800994a:	bf00      	nop
 800994c:	f3af 8000 	nop.w
 8009950:	5acfd57c 	.word	0x5acfd57c
 8009954:	3de5d93a 	.word	0x3de5d93a
 8009958:	8a2b9ceb 	.word	0x8a2b9ceb
 800995c:	3e5ae5e6 	.word	0x3e5ae5e6
 8009960:	57b1fe7d 	.word	0x57b1fe7d
 8009964:	3ec71de3 	.word	0x3ec71de3
 8009968:	19c161d5 	.word	0x19c161d5
 800996c:	3f2a01a0 	.word	0x3f2a01a0
 8009970:	1110f8a6 	.word	0x1110f8a6
 8009974:	3f811111 	.word	0x3f811111
 8009978:	55555549 	.word	0x55555549
 800997c:	3fc55555 	.word	0x3fc55555
 8009980:	3fe00000 	.word	0x3fe00000

08009984 <fabs>:
 8009984:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009988:	4770      	bx	lr
 800998a:	0000      	movs	r0, r0
 800998c:	0000      	movs	r0, r0
	...

08009990 <floor>:
 8009990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009994:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8009998:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800999c:	2e13      	cmp	r6, #19
 800999e:	4602      	mov	r2, r0
 80099a0:	460b      	mov	r3, r1
 80099a2:	4607      	mov	r7, r0
 80099a4:	460c      	mov	r4, r1
 80099a6:	4605      	mov	r5, r0
 80099a8:	dc34      	bgt.n	8009a14 <floor+0x84>
 80099aa:	2e00      	cmp	r6, #0
 80099ac:	da15      	bge.n	80099da <floor+0x4a>
 80099ae:	a334      	add	r3, pc, #208	; (adr r3, 8009a80 <floor+0xf0>)
 80099b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b4:	f7f6 fc8e 	bl	80002d4 <__adddf3>
 80099b8:	2200      	movs	r2, #0
 80099ba:	2300      	movs	r3, #0
 80099bc:	f7f7 f8d0 	bl	8000b60 <__aeabi_dcmpgt>
 80099c0:	b140      	cbz	r0, 80099d4 <floor+0x44>
 80099c2:	2c00      	cmp	r4, #0
 80099c4:	da59      	bge.n	8009a7a <floor+0xea>
 80099c6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80099ca:	ea57 0503 	orrs.w	r5, r7, r3
 80099ce:	d001      	beq.n	80099d4 <floor+0x44>
 80099d0:	2500      	movs	r5, #0
 80099d2:	4c2d      	ldr	r4, [pc, #180]	; (8009a88 <floor+0xf8>)
 80099d4:	4623      	mov	r3, r4
 80099d6:	462f      	mov	r7, r5
 80099d8:	e025      	b.n	8009a26 <floor+0x96>
 80099da:	4a2c      	ldr	r2, [pc, #176]	; (8009a8c <floor+0xfc>)
 80099dc:	fa42 f806 	asr.w	r8, r2, r6
 80099e0:	ea01 0208 	and.w	r2, r1, r8
 80099e4:	4302      	orrs	r2, r0
 80099e6:	d01e      	beq.n	8009a26 <floor+0x96>
 80099e8:	a325      	add	r3, pc, #148	; (adr r3, 8009a80 <floor+0xf0>)
 80099ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ee:	f7f6 fc71 	bl	80002d4 <__adddf3>
 80099f2:	2200      	movs	r2, #0
 80099f4:	2300      	movs	r3, #0
 80099f6:	f7f7 f8b3 	bl	8000b60 <__aeabi_dcmpgt>
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d0ea      	beq.n	80099d4 <floor+0x44>
 80099fe:	2c00      	cmp	r4, #0
 8009a00:	bfbe      	ittt	lt
 8009a02:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009a06:	fa43 f606 	asrlt.w	r6, r3, r6
 8009a0a:	19a4      	addlt	r4, r4, r6
 8009a0c:	2500      	movs	r5, #0
 8009a0e:	ea24 0408 	bic.w	r4, r4, r8
 8009a12:	e7df      	b.n	80099d4 <floor+0x44>
 8009a14:	2e33      	cmp	r6, #51	; 0x33
 8009a16:	dd0a      	ble.n	8009a2e <floor+0x9e>
 8009a18:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009a1c:	d103      	bne.n	8009a26 <floor+0x96>
 8009a1e:	f7f6 fc59 	bl	80002d4 <__adddf3>
 8009a22:	4607      	mov	r7, r0
 8009a24:	460b      	mov	r3, r1
 8009a26:	4638      	mov	r0, r7
 8009a28:	4619      	mov	r1, r3
 8009a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a32:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8009a36:	fa22 f808 	lsr.w	r8, r2, r8
 8009a3a:	ea18 0f00 	tst.w	r8, r0
 8009a3e:	d0f2      	beq.n	8009a26 <floor+0x96>
 8009a40:	a30f      	add	r3, pc, #60	; (adr r3, 8009a80 <floor+0xf0>)
 8009a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a46:	f7f6 fc45 	bl	80002d4 <__adddf3>
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	f7f7 f887 	bl	8000b60 <__aeabi_dcmpgt>
 8009a52:	2800      	cmp	r0, #0
 8009a54:	d0be      	beq.n	80099d4 <floor+0x44>
 8009a56:	2c00      	cmp	r4, #0
 8009a58:	da02      	bge.n	8009a60 <floor+0xd0>
 8009a5a:	2e14      	cmp	r6, #20
 8009a5c:	d103      	bne.n	8009a66 <floor+0xd6>
 8009a5e:	3401      	adds	r4, #1
 8009a60:	ea25 0508 	bic.w	r5, r5, r8
 8009a64:	e7b6      	b.n	80099d4 <floor+0x44>
 8009a66:	2301      	movs	r3, #1
 8009a68:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009a6c:	fa03 f606 	lsl.w	r6, r3, r6
 8009a70:	4435      	add	r5, r6
 8009a72:	42bd      	cmp	r5, r7
 8009a74:	bf38      	it	cc
 8009a76:	18e4      	addcc	r4, r4, r3
 8009a78:	e7f2      	b.n	8009a60 <floor+0xd0>
 8009a7a:	2500      	movs	r5, #0
 8009a7c:	462c      	mov	r4, r5
 8009a7e:	e7a9      	b.n	80099d4 <floor+0x44>
 8009a80:	8800759c 	.word	0x8800759c
 8009a84:	7e37e43c 	.word	0x7e37e43c
 8009a88:	bff00000 	.word	0xbff00000
 8009a8c:	000fffff 	.word	0x000fffff

08009a90 <scalbn>:
 8009a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a92:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8009a96:	4604      	mov	r4, r0
 8009a98:	460d      	mov	r5, r1
 8009a9a:	4617      	mov	r7, r2
 8009a9c:	460b      	mov	r3, r1
 8009a9e:	b996      	cbnz	r6, 8009ac6 <scalbn+0x36>
 8009aa0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009aa4:	4303      	orrs	r3, r0
 8009aa6:	d039      	beq.n	8009b1c <scalbn+0x8c>
 8009aa8:	4b35      	ldr	r3, [pc, #212]	; (8009b80 <scalbn+0xf0>)
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f7f6 fdc8 	bl	8000640 <__aeabi_dmul>
 8009ab0:	4b34      	ldr	r3, [pc, #208]	; (8009b84 <scalbn+0xf4>)
 8009ab2:	4604      	mov	r4, r0
 8009ab4:	429f      	cmp	r7, r3
 8009ab6:	460d      	mov	r5, r1
 8009ab8:	da0f      	bge.n	8009ada <scalbn+0x4a>
 8009aba:	a32d      	add	r3, pc, #180	; (adr r3, 8009b70 <scalbn+0xe0>)
 8009abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac0:	f7f6 fdbe 	bl	8000640 <__aeabi_dmul>
 8009ac4:	e006      	b.n	8009ad4 <scalbn+0x44>
 8009ac6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8009aca:	4296      	cmp	r6, r2
 8009acc:	d10a      	bne.n	8009ae4 <scalbn+0x54>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	f7f6 fc00 	bl	80002d4 <__adddf3>
 8009ad4:	4604      	mov	r4, r0
 8009ad6:	460d      	mov	r5, r1
 8009ad8:	e020      	b.n	8009b1c <scalbn+0x8c>
 8009ada:	460b      	mov	r3, r1
 8009adc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009ae0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8009ae4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8009ae8:	19b9      	adds	r1, r7, r6
 8009aea:	4291      	cmp	r1, r2
 8009aec:	dd0e      	ble.n	8009b0c <scalbn+0x7c>
 8009aee:	a322      	add	r3, pc, #136	; (adr r3, 8009b78 <scalbn+0xe8>)
 8009af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af4:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8009af8:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8009afc:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8009b00:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8009b04:	4820      	ldr	r0, [pc, #128]	; (8009b88 <scalbn+0xf8>)
 8009b06:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8009b0a:	e7d9      	b.n	8009ac0 <scalbn+0x30>
 8009b0c:	2900      	cmp	r1, #0
 8009b0e:	dd08      	ble.n	8009b22 <scalbn+0x92>
 8009b10:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009b14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009b18:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8009b1c:	4620      	mov	r0, r4
 8009b1e:	4629      	mov	r1, r5
 8009b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b22:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8009b26:	da16      	bge.n	8009b56 <scalbn+0xc6>
 8009b28:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009b2c:	429f      	cmp	r7, r3
 8009b2e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8009b32:	dd08      	ble.n	8009b46 <scalbn+0xb6>
 8009b34:	4c15      	ldr	r4, [pc, #84]	; (8009b8c <scalbn+0xfc>)
 8009b36:	4814      	ldr	r0, [pc, #80]	; (8009b88 <scalbn+0xf8>)
 8009b38:	f363 74df 	bfi	r4, r3, #31, #1
 8009b3c:	a30e      	add	r3, pc, #56	; (adr r3, 8009b78 <scalbn+0xe8>)
 8009b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b42:	4621      	mov	r1, r4
 8009b44:	e7bc      	b.n	8009ac0 <scalbn+0x30>
 8009b46:	4c12      	ldr	r4, [pc, #72]	; (8009b90 <scalbn+0x100>)
 8009b48:	4812      	ldr	r0, [pc, #72]	; (8009b94 <scalbn+0x104>)
 8009b4a:	f363 74df 	bfi	r4, r3, #31, #1
 8009b4e:	a308      	add	r3, pc, #32	; (adr r3, 8009b70 <scalbn+0xe0>)
 8009b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b54:	e7f5      	b.n	8009b42 <scalbn+0xb2>
 8009b56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009b5a:	3136      	adds	r1, #54	; 0x36
 8009b5c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009b60:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8009b64:	4620      	mov	r0, r4
 8009b66:	4629      	mov	r1, r5
 8009b68:	2200      	movs	r2, #0
 8009b6a:	4b0b      	ldr	r3, [pc, #44]	; (8009b98 <scalbn+0x108>)
 8009b6c:	e7a8      	b.n	8009ac0 <scalbn+0x30>
 8009b6e:	bf00      	nop
 8009b70:	c2f8f359 	.word	0xc2f8f359
 8009b74:	01a56e1f 	.word	0x01a56e1f
 8009b78:	8800759c 	.word	0x8800759c
 8009b7c:	7e37e43c 	.word	0x7e37e43c
 8009b80:	43500000 	.word	0x43500000
 8009b84:	ffff3cb0 	.word	0xffff3cb0
 8009b88:	8800759c 	.word	0x8800759c
 8009b8c:	7e37e43c 	.word	0x7e37e43c
 8009b90:	01a56e1f 	.word	0x01a56e1f
 8009b94:	c2f8f359 	.word	0xc2f8f359
 8009b98:	3c900000 	.word	0x3c900000

08009b9c <_init>:
 8009b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9e:	bf00      	nop
 8009ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba2:	bc08      	pop	{r3}
 8009ba4:	469e      	mov	lr, r3
 8009ba6:	4770      	bx	lr

08009ba8 <_fini>:
 8009ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009baa:	bf00      	nop
 8009bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bae:	bc08      	pop	{r3}
 8009bb0:	469e      	mov	lr, r3
 8009bb2:	4770      	bx	lr
