#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug  1 18:32:08 2019
# Process ID: 19144
# Current directory: X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware
# Command line: vivado.exe -mode batch -source top.tcl
# Log file: X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/vivado.log
# Journal file: X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/antti3/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in C:/Users/antti3/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source top.tcl
# create_project -force -name top -part xc7s25ftgb196-1
# add_files {top.v}
# add_files {C:\Python37\lib\site-packages\litex-0.2.dev0-py3.7.egg\litex\soc\cores\cpu\vexriscv\verilog\VexRiscv.v}
# read_xdc top.xdc
# synth_design -top top -part xc7s25ftgb196-1
Command: synth_design -top top -part xc7s25ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25ftgb196-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 775.477 ; gain = 182.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:260]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:407]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:407]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:408]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:408]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1335]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1355]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1375]
INFO: [Synth 8-155] case statement is not full and has no default [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1067]
INFO: [Synth 8-155] case statement is not full and has no default [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1112]
INFO: [Synth 8-155] case statement is not full and has no default [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1202]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [X:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [X:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:1037]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2206]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:146]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:147]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:316]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:317]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:318]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (2#1) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:44]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:333]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:474]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:475]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:476]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:477]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:478]
INFO: [Synth 8-251] ERROR writeBack stuck by another plugin is not allowed [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:984]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:936]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:937]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:938]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:939]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:940]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:941]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:962]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:967]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:969]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (3#1) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:333]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:5208]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:5212]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:5228]
WARNING: [Synth 8-6014] Unused sequential element _zz_134__reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:4072]
WARNING: [Synth 8-6014] Unused sequential element _zz_141__reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:4080]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:5498]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:5500]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3342]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3341]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3340]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3354]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:5754]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (4#1) [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:1037]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [X:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (5#1) [X:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 5 given [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1456]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [X:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (6#1) [X:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
WARNING: [Synth 8-6014] Unused sequential element ctrl_re_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1109]
WARNING: [Synth 8-6014] Unused sequential element timer0_load_re_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1178]
WARNING: [Synth 8-6014] Unused sequential element timer0_reload_re_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1191]
WARNING: [Synth 8-6014] Unused sequential element timer0_en_re_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1195]
WARNING: [Synth 8-6014] Unused sequential element timer0_eventmanager_re_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1199]
WARNING: [Synth 8-6014] Unused sequential element uart_eventmanager_re_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1226]
WARNING: [Synth 8-6014] Unused sequential element uart_phy_re_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1256]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1384]
WARNING: [Synth 8-6014] Unused sequential element memdat_2_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1401]
WARNING: [Synth 8-3936] Found unconnected internal register 'array_muxed0_reg' and it is trimmed from '30' to '29' bits. [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:562]
INFO: [Synth 8-4471] merging register 'memadr_2_reg[12:0]' into 'memadr_reg[12:0]' [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1369]
WARNING: [Synth 8-6014] Unused sequential element memadr_2_reg was removed.  [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1369]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_busy
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_isIoAccess
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowRead
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowWrite
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 840.152 ; gain = 246.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 859.016 ; gain = 265.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 859.016 ; gain = 265.750
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk100_IBUF'. [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 988.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 988.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.262 ; gain = 394.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.262 ; gain = 394.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.262 ; gain = 394.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:531]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:501]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1406]
WARNING: [Synth 8-6841] Block RAM (mem_2_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 988.262 ; gain = 394.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 47    
	               30 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 122   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              32K Bit         RAMs := 2     
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 82    
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 161   
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 4     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 70    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 58    
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 93    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3344]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3349]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator _zz_28_ is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator _zz_30_ is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator _zz_29_ is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator _zz_31_ is absorbed into DSP execute_to_memory_MUL_LL_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'memadr_reg' and it is trimmed from '13' to '12' bits. [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1329]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ways_0_datas_reg to conserve power
INFO: [Synth 8-3971] The signal "VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (mem_2_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[10]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[11]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[12]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[13]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[14]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[18]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[19]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[20]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[21]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[22]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[26]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[27]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[28]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[29]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[30]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[15]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[23]' (FDR) to 'bus_wishbone_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[31]' (FDR) to 'bus_wishbone_dat_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[8]' (FDR) to 'bus_wishbone_dat_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[16]' (FDR) to 'bus_wishbone_dat_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[24]' (FDR) to 'bus_wishbone_dat_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]' (FDE) to 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[9]' (FDR) to 'bus_wishbone_dat_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'bus_wishbone_dat_r_reg[17]' (FDR) to 'bus_wishbone_dat_r_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_wishbone_dat_r_reg[25] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_interrupt_code_reg[1]' (FDSE) to 'VexRiscv/CsrPlugin_interrupt_code_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[0]' (FDSE) to 'VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[0]' (FDE) to 'VexRiscv/_zz_115__reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1_/loader_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[31] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'VexRiscv/decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1_/\loader_waysAllocator_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_PC_reg[0]' (FDE) to 'VexRiscv/decode_to_execute_PC_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1_/stageB_mmuRsp_refilling_reg' (FDE) to 'VexRiscv/dataCache_1_/stageB_mmuRsp_exception_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1_/stageB_mmuRsp_exception_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_reg' (FDE) to 'VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_133__reg[1]' (FDE) to 'VexRiscv/_zz_133__reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_133__reg[0]' (FDE) to 'VexRiscv/_zz_133__reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg' (FDE) to 'VexRiscv/_zz_115__reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/execute_to_memory_MEMORY_WR_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_PC_reg[1]' (FDE) to 'VexRiscv/execute_to_memory_PC_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_PC_reg[1]' (FDE) to 'VexRiscv/memory_to_writeBack_PC_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_115__reg[1] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_140__reg[1]' (FDE) to 'VexRiscv/_zz_140__reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_140__reg[0]' (FDE) to 'VexRiscv/_zz_140__reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\memory_to_writeBack_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 996.031 ; gain = 402.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | memadr_reg | 4096x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | ways_0_datas_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | mem_1_reg               | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top               | mem_2_reg               | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_7/ways_0_datas_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_13/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1_/i_16/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_0/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_0/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_58/mem_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_2_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_2_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_2_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_2_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_59/memadr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_59/memadr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_59/memadr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_59/memadr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1026.762 ; gain = 433.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1413.480 ; gain = 820.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | ways_0_datas_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | mem_1_reg               | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top               | mem_2_reg               | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'uart_rx_fifo_consume_reg_rep[3]' (FDRE) to 'uart_rx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_rx_fifo_consume_reg_rep[2]' (FDRE) to 'uart_rx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_rx_fifo_consume_reg_rep[0]' (FDRE) to 'uart_rx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_rx_fifo_consume_reg_rep[1]' (FDRE) to 'uart_rx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_MEMORY_WR_reg' (FDE) to 'VexRiscv/dataCache_1_/stageA_request_wr_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_MEMORY_WR_reg' (FDE) to 'VexRiscv/dataCache_1_/stageB_request_wr_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[13]' (FDE) to 'VexRiscv/dataCache_1_/stageA_request_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[12]' (FDE) to 'VexRiscv/dataCache_1_/stageA_request_size_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[19]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[20]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[22]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[16]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[17]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[21]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[18]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[23]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31]' (FDE) to 'VexRiscv/_zz_115__reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[6]' (FDE) to 'VexRiscv/_zz_115__reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[7]' (FDE) to 'VexRiscv/_zz_115__reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[8]' (FDE) to 'VexRiscv/_zz_115__reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]' (FDE) to 'VexRiscv/_zz_115__reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[10]' (FDE) to 'VexRiscv/_zz_115__reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[27]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[28]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[30]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[29]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_115__reg[26]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[26]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1_/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memadr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memadr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memadr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memadr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1414.492 ; gain = 821.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3868]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3867]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3866]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3865]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:5503]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2217]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:5214]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3853]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1329]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1329]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1329]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1329]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1383]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1383]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1389]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.v:1346]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2510]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2510]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2510]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2510]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:520]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:520]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:514]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:514]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:497]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:497]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:155]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:155]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:796]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:796]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:796]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:796]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:796]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:796]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Python37/lib/site-packages/litex-0.2.dev0-py3.7.egg/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:796]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1414.492 ; gain = 821.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1414.492 ; gain = 821.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1414.492 ; gain = 821.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1414.492 ; gain = 821.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1414.492 ; gain = 821.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1414.492 ; gain = 821.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   138|
|3     |DSP48E1    |     1|
|4     |DSP48E1_2  |     3|
|5     |LUT1       |    97|
|6     |LUT2       |   318|
|7     |LUT3       |   312|
|8     |LUT4       |   346|
|9     |LUT5       |   490|
|10    |LUT6       |   885|
|11    |MUXF7      |     2|
|12    |PLLE2_ADV  |     1|
|13    |RAM32M     |     4|
|14    |RAMB18E1   |     4|
|15    |RAMB18E1_2 |     4|
|16    |RAMB36E1   |     1|
|17    |RAMB36E1_1 |     1|
|18    |RAMB36E1_2 |     8|
|19    |RAMB36E1_3 |     1|
|20    |RAMB36E1_4 |     1|
|21    |RAMB36E1_5 |     1|
|22    |RAMB36E1_6 |     1|
|23    |FDPE       |     2|
|24    |FDRE       |  1653|
|25    |FDSE       |    72|
|26    |IBUF       |     3|
|27    |OBUF       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  4353|
|2     |  VexRiscv                 |VexRiscv         |  3401|
|3     |    IBusCachedPlugin_cache |InstructionCache |   657|
|4     |    dataCache_1_           |DataCache        |   734|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1414.492 ; gain = 821.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1889 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 1414.492 ; gain = 691.980
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1414.492 ; gain = 821.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.xdc]
Finished Parsing XDC File [X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
243 Infos, 243 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1418.500 ; gain = 1067.414
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.862 . Memory (MB): peak = 1418.500 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1d0cf1979

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.500 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a24a258f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1418.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e91446fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1418.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1924b99ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1418.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1924b99ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1418.500 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1924b99ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1418.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1924b99ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 1418.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              26  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              5  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1418.500 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13f42757b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 1418.500 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.139 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 1f5373983

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1617.313 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f5373983

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1617.313 ; gain = 198.813

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f5373983

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.313 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.313 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1453bedcf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.313 ; gain = 198.813
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11af9d2c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1617.313 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-172] Sub-optimal placement for a clock-capable IO pin and PLL pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	clk100_IBUF_inst (IBUF.O) is locked to IOB_X1Y0
	PLLE2_ADV (PLLE2_ADV.CLKIN1) is provisionally placed by clockplacer on PLLE2_ADV_X1Y0
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The PLL is placed in the same clock region as the CCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 104097a1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eeecb092

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eeecb092

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1eeecb092

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ca542c62

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.313 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13ebdb306

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 142a48e09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 2 Global Placement | Checksum: 142a48e09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 80e762a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cb532dfb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 50fe24b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9a4286a0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dd6557f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ab607a6a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e284d442

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e284d442

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15218f446

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15218f446

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12bf3ecf2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12bf3ecf2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12bf3ecf2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12bf3ecf2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 153b22a9a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153b22a9a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000
Ending Placer Task | Checksum: e430b6ab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1617.313 ; gain = 0.000
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1617.313 ; gain = 0.000
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1617.313 ; gain = 0.000
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-20] Clock Placer Checks: Sub-optimal placement for a clock-capable IO pin and PLL pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The PLL is placed in the same clock region as the CCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	clk100_IBUF_inst (IBUF.O) is locked to IOB_X1Y0
	PLLE2_ADV (PLLE2_ADV.CLKIN1) is provisionally placed by clockplacer on PLLE2_ADV_X1Y0
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 64bf67a2 ConstDB: 0 ShapeSum: 7f714f09 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c3f5f851

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000
Post Restoration Checksum: NetGraph: de9c3180 NumContArr: e559c6d1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c3f5f851

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c3f5f851

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c3f5f851

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.313 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 234b57eca

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.651  | TNS=0.000  | WHS=-0.218 | THS=-36.730|

Phase 2 Router Initialization | Checksum: 1b0a15319

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1617.313 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0109056 %
  Global Horizontal Routing Utilization  = 0.00128999 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3822
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3822
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17a8e4f49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 710
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 122a69aee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 122a69aee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 122fddab0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.197  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 122fddab0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 122fddab0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 122fddab0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 150628c17

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.197  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11db4c912

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.313 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 11db4c912

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.0539 %
  Global Horizontal Routing Utilization  = 4.08798 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 160a73842

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 160a73842

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d5f7a941

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.313 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.197  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d5f7a941

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1617.313 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1617.313 ; gain = 0.000
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.206        0.000                      0                 4803        0.045        0.000                      0                 4802        3.000        0.000                       0                  1799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
clk100        {0.000 5.000}      10.000          100.000         
  crg_clkout  {0.000 5.000}      10.000          100.000         
  pll_fb      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                          3.000        0.000                       0                     1  
  crg_clkout        1.206        0.000                      0                 4802        0.045        0.000                      0                 4802        3.750        0.000                       0                  1796  
  pll_fb                                                                                                                                                        8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              crg_clkout          3.771        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# write_checkpoint -force top_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1617.313 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file X:/GIT/litex-boards/litex_boards/partner/targets/soc_basesoc_s7mini/gateware/top_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1903.355 ; gain = 286.043
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 top.bit" -file top.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 top.bit} -file top.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile top.bit
Writing file ./top.bin
Writing log file ./top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0012F2CB    Aug  1 18:34:45 2019    top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 18:34:46 2019...
