{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712741303069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712741303070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 10:28:22 2024 " "Processing started: Wed Apr 10 10:28:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712741303070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712741303070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModuleCounter12 -c ModuleCounter12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModuleCounter12 -c ModuleCounter12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712741303070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712741303699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712741303699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulecounter12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulecounter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModuleCounter12-Behavioral " "Found design unit 1: ModuleCounter12-Behavioral" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712741316485 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModuleCounter12 " "Found entity 1: ModuleCounter12" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712741316485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712741316485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_modulecounter12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demo_modulecounter12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Demo_ModuleCounter12 " "Found entity 1: Demo_ModuleCounter12" {  } { { "Demo_ModuleCounter12.bdf" "" { Schematic "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/Demo_ModuleCounter12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712741316488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712741316488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModuleCounter12 " "Elaborating entity \"ModuleCounter12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712741316546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "displayValue ModuleCounter12.vhd(18) " "Verilog HDL or VHDL warning at ModuleCounter12.vhd(18): object \"displayValue\" assigned a value but never read" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712741316550 "|ModuleCounter12"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[0\] GND " "Pin \"dataOUT\[0\]\" is stuck at GND" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712741317103 "|ModuleCounter12|dataOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[1\] GND " "Pin \"dataOUT\[1\]\" is stuck at GND" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712741317103 "|ModuleCounter12|dataOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[2\] GND " "Pin \"dataOUT\[2\]\" is stuck at GND" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712741317103 "|ModuleCounter12|dataOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[3\] GND " "Pin \"dataOUT\[3\]\" is stuck at GND" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712741317103 "|ModuleCounter12|dataOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[4\] GND " "Pin \"dataOUT\[4\]\" is stuck at GND" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712741317103 "|ModuleCounter12|dataOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[5\] GND " "Pin \"dataOUT\[5\]\" is stuck at GND" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712741317103 "|ModuleCounter12|dataOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOUT\[6\] GND " "Pin \"dataOUT\[6\]\" is stuck at GND" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712741317103 "|ModuleCounter12|dataOUT[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712741317103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712741317210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712741318124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712741318124 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "ModuleCounter12.vhd" "" { Text "C:/Users/paulo/OneDrive - Universidade de Aveiro/UA/2 Semestre/LSD/Trabalhos Praticos/pre-projeto/ModuleCounter12.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712741318181 "|ModuleCounter12|enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712741318181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712741318181 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712741318181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712741318181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712741318181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712741318211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 10:28:38 2024 " "Processing ended: Wed Apr 10 10:28:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712741318211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712741318211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712741318211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712741318211 ""}
