/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [17:0] _03_;
  wire [4:0] _04_;
  reg [8:0] _05_;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_51z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[64]) & in_data[44]);
  assign celloutsig_1_18z = ~((celloutsig_1_11z | celloutsig_1_5z) & celloutsig_1_4z[0]);
  assign celloutsig_0_2z = ~((_00_ | celloutsig_0_1z[6]) & in_data[6]);
  assign celloutsig_0_27z = ~((celloutsig_0_23z | celloutsig_0_14z) & (celloutsig_0_12z[1] | celloutsig_0_12z[1]));
  assign celloutsig_0_6z = celloutsig_0_5z[0] | ~(_01_);
  assign celloutsig_0_11z = celloutsig_0_4z | ~(celloutsig_0_6z);
  assign celloutsig_0_15z = celloutsig_0_2z | ~(_02_);
  reg [4:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 5'h00;
    else _13_ <= in_data[18:14];
  assign { _04_[4], _02_, _00_, _01_, _04_[0] } = _13_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 18'h00000;
    else _03_ <= { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_5z[4:2], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_12z } & { celloutsig_0_1z[2:0], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_5z[9:1], celloutsig_0_13z } & { celloutsig_0_24z, _05_ };
  assign celloutsig_1_0z = in_data[143:140] / { 1'h1, in_data[175:173] };
  assign celloutsig_1_7z = celloutsig_1_3z[6:3] / { 1'h1, celloutsig_1_3z[5:4], in_data[96] };
  assign celloutsig_0_9z = { celloutsig_0_8z[14:13], celloutsig_0_2z, _04_[4], _02_, _00_, _01_, _04_[0] } / { 1'h1, celloutsig_0_8z[8:3], celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_8z[8:6] / { 1'h1, celloutsig_0_8z[9:8] };
  assign celloutsig_1_9z = { _03_[12], celloutsig_1_4z } / { 1'h1, celloutsig_1_3z[4:1] };
  assign celloutsig_0_8z = { in_data[89:77], _04_[4], _02_, _00_, _01_, _04_[0], celloutsig_0_6z } / { 1'h1, celloutsig_0_1z[6:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_5z[9:6] / { 1'h1, celloutsig_0_8z[3:1] };
  assign celloutsig_1_11z = celloutsig_1_0z[2:0] >= celloutsig_1_10z[2:0];
  assign celloutsig_1_5z = celloutsig_1_1z[4:1] && in_data[122:119];
  assign celloutsig_0_24z = celloutsig_0_19z[9:4] && { celloutsig_0_5z[4:2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_3z = ! { in_data[41:28], celloutsig_0_1z };
  assign celloutsig_1_13z = { _03_[17:16], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z } || celloutsig_1_2z[16:1];
  assign celloutsig_1_3z = { celloutsig_1_2z[15:11], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[16:12], celloutsig_1_0z };
  assign celloutsig_0_51z = celloutsig_0_42z * { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_34z };
  assign celloutsig_0_30z = { celloutsig_0_1z[3:0], _04_[4], _02_, _00_, _01_, _04_[0], _05_ } * { celloutsig_0_7z[8:4], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_42z = celloutsig_0_11z ? { celloutsig_0_18z[1:0], celloutsig_0_28z } : celloutsig_0_17z[7:5];
  assign celloutsig_0_50z = celloutsig_0_39z[5] ? { celloutsig_0_30z[14:10], celloutsig_0_38z } : celloutsig_0_20z[10:2];
  assign celloutsig_1_2z = in_data[158] ? { in_data[151:140], celloutsig_1_0z, celloutsig_1_1z } : { in_data[159], 1'h0, in_data[157:139] };
  assign celloutsig_1_8z = celloutsig_1_4z[2] ? celloutsig_1_1z : { celloutsig_1_7z[0], celloutsig_1_4z[3], 1'h0, celloutsig_1_4z[1:0] };
  assign celloutsig_0_17z = celloutsig_0_12z[1] ? { in_data[85:80], celloutsig_0_14z, celloutsig_0_3z } : celloutsig_0_9z;
  assign celloutsig_0_19z = celloutsig_0_4z ? celloutsig_0_5z : { celloutsig_0_7z[4:1], celloutsig_0_6z, _04_[4], _02_, _00_, _01_, _04_[0] };
  assign celloutsig_0_5z = { celloutsig_0_1z[7:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } | in_data[25:16];
  assign celloutsig_1_16z = { celloutsig_1_10z[2:1], celloutsig_1_3z, celloutsig_1_0z } | { celloutsig_1_14z[13:7], celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_34z = & _05_[6:1];
  assign celloutsig_0_13z = & { celloutsig_0_7z, in_data[84:76] };
  assign celloutsig_0_14z = & in_data[56:51];
  assign celloutsig_0_23z = & { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_28z = | { celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_20z[2:0], _02_, _01_, celloutsig_0_6z, celloutsig_0_3z, _00_, _04_[4], _04_[0] };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z } << { celloutsig_1_3z[9:1], celloutsig_1_1z };
  assign celloutsig_0_38z = { celloutsig_0_12z, celloutsig_0_4z } >> { celloutsig_0_1z[3:1], celloutsig_0_4z };
  assign celloutsig_1_19z = { in_data[118:115], celloutsig_1_13z } >> celloutsig_1_16z[15:11];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_1z } >> in_data[12:4];
  assign celloutsig_0_1z = { in_data[65:63], _04_[4], _02_, _00_, _01_, _04_[0] } >> { in_data[54:52], _04_[4], _02_, _00_, _01_, _04_[0] };
  assign celloutsig_0_25z = celloutsig_0_7z >> { in_data[84:77], celloutsig_0_24z };
  assign celloutsig_1_10z = celloutsig_1_4z <<< celloutsig_1_7z;
  assign celloutsig_0_39z = { celloutsig_0_20z[11:5], _04_[4], _02_, _00_, _01_, _04_[0] } - { celloutsig_0_1z[3:2], celloutsig_0_25z, celloutsig_0_28z };
  assign celloutsig_1_12z = celloutsig_1_10z - celloutsig_1_10z;
  assign celloutsig_1_4z = celloutsig_1_2z[4:1] ~^ celloutsig_1_1z[3:0];
  assign celloutsig_0_18z = celloutsig_0_5z[7:4] ~^ { celloutsig_0_7z[5:4], celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_1_1z = { celloutsig_1_0z[1], celloutsig_1_0z } ^ in_data[164:160];
  assign _04_[3:1] = { _02_, _00_, _01_ };
  assign { out_data[128], out_data[100:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
