<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Oct 14 21:26:37 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     kbuf_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fpga_clk]
            249 items scored, 64 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.186ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dly4/sync_6  (from fpga_clk +)
   Destination:    FD1P3IX    SP             \ka_in_latch/ff__i1  (to fpga_clk +)

   Delay:                   5.901ns  (24.2% logic, 75.8% route), 3 logic levels.

 Constraint Details:

      5.901ns data_path \dly4/sync_6 to \ka_in_latch/ff__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 1.186ns

 Path Details: \dly4/sync_6 to \ka_in_latch/ff__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dly4/sync_6 (from fpga_clk)
Route         4   e 1.398                                  ddDlatch
LUT4        ---     0.493              A to Z              \r_edge/s_in_I_0_11_2_lut
Route         3   e 1.258                                  rclk_rise
LUT4        ---     0.493              C to Z              \ser_load_edge/i2_3_lut_3_lut_4_lut
Route        16   e 1.815                                  fpga_clk_enable_49
                  --------
                    5.901  (24.2% logic, 75.8% route), 3 logic levels.


Error:  The following path violates requirements by 1.186ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dly4/sync_6  (from fpga_clk +)
   Destination:    FD1P3IX    SP             \ka_in_latch/ff__i4  (to fpga_clk +)

   Delay:                   5.901ns  (24.2% logic, 75.8% route), 3 logic levels.

 Constraint Details:

      5.901ns data_path \dly4/sync_6 to \ka_in_latch/ff__i4 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 1.186ns

 Path Details: \dly4/sync_6 to \ka_in_latch/ff__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dly4/sync_6 (from fpga_clk)
Route         4   e 1.398                                  ddDlatch
LUT4        ---     0.493              A to Z              \r_edge/s_in_I_0_11_2_lut
Route         3   e 1.258                                  rclk_rise
LUT4        ---     0.493              C to Z              \ser_load_edge/i2_3_lut_3_lut_4_lut
Route        16   e 1.815                                  fpga_clk_enable_49
                  --------
                    5.901  (24.2% logic, 75.8% route), 3 logic levels.


Error:  The following path violates requirements by 1.186ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dly4/sync_6  (from fpga_clk +)
   Destination:    FD1P3IX    SP             \ka_in_latch/ff__i3  (to fpga_clk +)

   Delay:                   5.901ns  (24.2% logic, 75.8% route), 3 logic levels.

 Constraint Details:

      5.901ns data_path \dly4/sync_6 to \ka_in_latch/ff__i3 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 1.186ns

 Path Details: \dly4/sync_6 to \ka_in_latch/ff__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dly4/sync_6 (from fpga_clk)
Route         4   e 1.398                                  ddDlatch
LUT4        ---     0.493              A to Z              \r_edge/s_in_I_0_11_2_lut
Route         3   e 1.258                                  rclk_rise
LUT4        ---     0.493              C to Z              \ser_load_edge/i2_3_lut_3_lut_4_lut
Route        16   e 1.815                                  fpga_clk_enable_49
                  --------
                    5.901  (24.2% logic, 75.8% route), 3 logic levels.

Warning: 6.186 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_clk]                |     5.000 ns|     6.186 ns|     3 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
rclk_rise                               |       3|      48|     75.00%
                                        |        |        |
\r_edge/resync                          |       3|      32|     50.00%
                                        |        |        |
ddDlatch                                |       4|      32|     50.00%
                                        |        |        |
fpga_clk_enable_49                      |      16|      32|     50.00%
                                        |        |        |
fpga_clk_enable_2                       |       2|      16|     25.00%
                                        |        |        |
fpga_clk_enable_12                      |       8|      16|     25.00%
                                        |        |        |
fpga_clk_enable_19                      |       8|      16|     25.00%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 64  Score: 62576

Constraints cover  249 paths, 66 nets, and 226 connections (67.9% coverage)


Peak memory: 58896384 bytes, TRCE: 1691648 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
