
*** Running vivado
    with args -log gcd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gcd_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source gcd_wrapper.tcl -notrace
Command: synth_design -top gcd_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 325.961 ; gain = 114.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gcd_wrapper' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:14]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (2#1) [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv:45]
INFO: [Synth 8-256] done synthesizing module 'fsm' (3#1) [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (4#1) [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv:13]
INFO: [Synth 8-226] default block is never used [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:163]
WARNING: [Synth 8-5788] Register d_temp_enb_reg in module gcd_wrapper is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:62]
WARNING: [Synth 8-5788] Register d_temp2_enb_reg in module gcd_wrapper is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:109]
WARNING: [Synth 8-87] always_comb on 'd_temp_reg' did not result in combinational logic [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:168]
WARNING: [Synth 8-87] always_comb on 'd_temp2_reg' did not result in combinational logic [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:188]
WARNING: [Synth 8-87] always_comb on 'gcd_core_load_reg' did not result in combinational logic [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:40]
WARNING: [Synth 8-87] always_comb on 'gcd_core_din_reg' did not result in combinational logic [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:41]
WARNING: [Synth 8-87] always_comb on 'led_reg' did not result in combinational logic [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:221]
INFO: [Synth 8-256] done synthesizing module 'gcd_wrapper' (5#1) [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 363.098 ; gain = 151.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 363.098 ; gain = 151.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gcd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gcd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 665.930 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "load_sreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_deb" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:221]
WARNING: [Synth 8-327] inferring latch for variable 'gcd_core_load_reg' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'gcd_core_din_reg' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:41]
WARNING: [Synth 8-327] inferring latch for variable 'd_temp2_reg' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:188]
WARNING: [Synth 8-327] inferring latch for variable 'd_temp_reg' [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:168]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gcd_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debouce1/load_sreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_core_load_reg)
WARNING: [Synth 8-3332] Sequential element (gcd_core_load_reg) is unused and will be removed from module gcd_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |    17|
|4     |LUT3   |    10|
|5     |LUT4   |    22|
|6     |LUT5   |    20|
|7     |LUT6   |     9|
|8     |FDCE   |     3|
|9     |FDRE   |    43|
|10    |LD     |    28|
|11    |IBUF   |     7|
|12    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   169|
|2     |  debouce1  |debounce |    33|
|3     |  gcd_core1 |gcd_core |    77|
|4     |    dp1     |dp       |    55|
|5     |    fsm1    |fsm      |    22|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 665.930 ; gain = 454.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 665.930 ; gain = 112.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 665.930 ; gain = 454.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 665.930 ; gain = 422.793
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/synth_1/gcd_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 665.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 07 18:31:50 2020...
