[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\nvdla\cdma\NV_NVDLA_cdma.scala:292:52: value dc2sbuf_p0_wr is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val nvdla_core_ng_clk: chisel3.core.Clock; val img_dat2mcif_rd_req_pd: chisel3.util.DecoupledIO[chisel3.core.UInt]; val mcif2img_dat_rd_rsp_pd: chisel3.util.DecoupledIO[chisel3.core.UInt]; val img_dat2cvif_rd_req_pd: Option[chisel3.util.DecoupledIO[chisel3.core.UInt]]; val cvif2img_dat_rd_rsp_pd: Option[chisel3.util.DecoupledIO[chisel3.core.UInt]]; val img2cvt_dat_wr_sel: Option[chisel3.core.UInt]; val img2cvt_dat_wr: nvdla.nvdla_wr_if; val img2cvt_mn_wr_data: chisel3.core.UInt; val img2cvt_dat_wr_pad_mask: chisel3.core.UInt; val img2cvt_dat_wr_info_pd: chisel3.core.UInt; val img2status_state: chisel3.core.UInt; val img2status_dat_updt: chisel3.util.Valid[nvdla.updt_entries_slices_if]; val status2dma_valid_slices: chisel3.core.UInt; val status2dma_free_entries: chisel3.core.UInt; val status2dma_wr_idx: chisel3.core.UInt; val status2dma_fsm_switch: chisel3.core.Bool; val img2sbuf_p0_wr: nvdla.nvdla_wr_if; val img2sbuf_p0_rd: nvdla.nvdla_rd_if; val sc2cdma_dat_pending_req: chisel3.core.Bool; val reg2dp_op_en: chisel3.core.Bool; val reg2dp_conv_mode: chisel3.core.Bool; val reg2dp_in_precision: chisel3.core.UInt; val reg2dp_proc_precision: chisel3.core.UInt; val reg2dp_data_reuse: chisel3.core.Bool; val reg2dp_skip_data_rls: chisel3.core.Bool; val reg2dp_datain_format: chisel3.core.Bool; val reg2dp_pixel_format: chisel3.core.UInt; val reg2dp_pixel_mapping: chisel3.core.Bool; val reg2dp_pixel_sign_override: chisel3.core.Bool; val reg2dp_datain_width: chisel3.core.UInt; val reg2dp_datain_height: chisel3.core.UInt; val reg2dp_datain_channel: chisel3.core.UInt; val reg2dp_pixel_x_offset: chisel3.core.UInt; val reg2dp_pixel_y_offset: chisel3.core.UInt; val reg2dp_datain_ram_type: chisel3.core.Bool; val reg2dp_datain_addr_high_0: chisel3.core.UInt; val reg2dp_datain_addr_low_0: chisel3.core.UInt; val reg2dp_datain_addr_low_1: chisel3.core.UInt; val reg2dp_line_stride: chisel3.core.UInt; val reg2dp_uv_line_stride: chisel3.core.UInt; val reg2dp_datain_addr_high_1: chisel3.core.UInt; val reg2dp_mean_format: chisel3.core.Bool; val reg2dp_mean_ry: chisel3.core.UInt; val reg2dp_mean_gu: chisel3.core.UInt; val reg2dp_mean_bv: chisel3.core.UInt; val reg2dp_mean_ax: chisel3.core.UInt; val reg2dp_entries: chisel3.core.UInt; val reg2dp_pad_left: chisel3.core.UInt; val reg2dp_pad_right: chisel3.core.UInt; val reg2dp_data_bank: chisel3.core.UInt; val reg2dp_dma_en: chisel3.core.Bool; val reg2dp_rsv_per_line: chisel3.core.UInt; val reg2dp_rsv_per_uv_line: chisel3.core.UInt; val reg2dp_rsv_height: chisel3.core.UInt; val reg2dp_rsv_y_index: chisel3.core.UInt; val slcg_img_gate_dc: chisel3.core.Bool; val slcg_img_gate_wg: chisel3.core.Bool; val dp2reg_img_rd_stall: chisel3.core.UInt; val dp2reg_img_rd_latency: chisel3.core.UInt; val pwrbus_ram_pd: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    u_shared_buffer.io.dc2sbuf_p_wr(0) <> u_img.io.dc2sbuf_p0_wr[0m
[0m[[0m[31merror[0m] [0m[0m                                                   ^[0m
[0m[[0m[31merror[0m] [0m[0mC:\Users\yuda\Desktop\soDLA\src\main\scala\nvdla\cdma\NV_NVDLA_cdma.scala:293:52: value dc2sbuf_p0_rd is not a member of chisel3.Bundle{val nvdla_core_clk: chisel3.core.Clock; val nvdla_core_ng_clk: chisel3.core.Clock; val img_dat2mcif_rd_req_pd: chisel3.util.DecoupledIO[chisel3.core.UInt]; val mcif2img_dat_rd_rsp_pd: chisel3.util.DecoupledIO[chisel3.core.UInt]; val img_dat2cvif_rd_req_pd: Option[chisel3.util.DecoupledIO[chisel3.core.UInt]]; val cvif2img_dat_rd_rsp_pd: Option[chisel3.util.DecoupledIO[chisel3.core.UInt]]; val img2cvt_dat_wr_sel: Option[chisel3.core.UInt]; val img2cvt_dat_wr: nvdla.nvdla_wr_if; val img2cvt_mn_wr_data: chisel3.core.UInt; val img2cvt_dat_wr_pad_mask: chisel3.core.UInt; val img2cvt_dat_wr_info_pd: chisel3.core.UInt; val img2status_state: chisel3.core.UInt; val img2status_dat_updt: chisel3.util.Valid[nvdla.updt_entries_slices_if]; val status2dma_valid_slices: chisel3.core.UInt; val status2dma_free_entries: chisel3.core.UInt; val status2dma_wr_idx: chisel3.core.UInt; val status2dma_fsm_switch: chisel3.core.Bool; val img2sbuf_p0_wr: nvdla.nvdla_wr_if; val img2sbuf_p0_rd: nvdla.nvdla_rd_if; val sc2cdma_dat_pending_req: chisel3.core.Bool; val reg2dp_op_en: chisel3.core.Bool; val reg2dp_conv_mode: chisel3.core.Bool; val reg2dp_in_precision: chisel3.core.UInt; val reg2dp_proc_precision: chisel3.core.UInt; val reg2dp_data_reuse: chisel3.core.Bool; val reg2dp_skip_data_rls: chisel3.core.Bool; val reg2dp_datain_format: chisel3.core.Bool; val reg2dp_pixel_format: chisel3.core.UInt; val reg2dp_pixel_mapping: chisel3.core.Bool; val reg2dp_pixel_sign_override: chisel3.core.Bool; val reg2dp_datain_width: chisel3.core.UInt; val reg2dp_datain_height: chisel3.core.UInt; val reg2dp_datain_channel: chisel3.core.UInt; val reg2dp_pixel_x_offset: chisel3.core.UInt; val reg2dp_pixel_y_offset: chisel3.core.UInt; val reg2dp_datain_ram_type: chisel3.core.Bool; val reg2dp_datain_addr_high_0: chisel3.core.UInt; val reg2dp_datain_addr_low_0: chisel3.core.UInt; val reg2dp_datain_addr_low_1: chisel3.core.UInt; val reg2dp_line_stride: chisel3.core.UInt; val reg2dp_uv_line_stride: chisel3.core.UInt; val reg2dp_datain_addr_high_1: chisel3.core.UInt; val reg2dp_mean_format: chisel3.core.Bool; val reg2dp_mean_ry: chisel3.core.UInt; val reg2dp_mean_gu: chisel3.core.UInt; val reg2dp_mean_bv: chisel3.core.UInt; val reg2dp_mean_ax: chisel3.core.UInt; val reg2dp_entries: chisel3.core.UInt; val reg2dp_pad_left: chisel3.core.UInt; val reg2dp_pad_right: chisel3.core.UInt; val reg2dp_data_bank: chisel3.core.UInt; val reg2dp_dma_en: chisel3.core.Bool; val reg2dp_rsv_per_line: chisel3.core.UInt; val reg2dp_rsv_per_uv_line: chisel3.core.UInt; val reg2dp_rsv_height: chisel3.core.UInt; val reg2dp_rsv_y_index: chisel3.core.UInt; val slcg_img_gate_dc: chisel3.core.Bool; val slcg_img_gate_wg: chisel3.core.Bool; val dp2reg_img_rd_stall: chisel3.core.UInt; val dp2reg_img_rd_latency: chisel3.core.UInt; val pwrbus_ram_pd: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m    u_shared_buffer.io.dc2sbuf_p_rd(0) <> u_img.io.dc2sbuf_p0_rd[0m
[0m[[0m[31merror[0m] [0m[0m                                                   ^[0m
[0m[[0m[31merror[0m] [0m[0mtwo errors found[0m
