simFuncDPLList = '(
    (nil libName "Adder" cellName "Inverter"
    viewName "functional" filePath "/h/ndavis01/final_project/vlsi_final_project/Adder/Inverter/functional/verilog.v"
    ) 
    (nil libName "Adder" cellName "HI_Inverter"
    viewName "functional" filePath "/h/ndavis01/final_project/vlsi_final_project/Adder/HI_Inverter/functional/verilog.v"
    ) 
    (nil libName "NCSU_Analog_Parts" cellName "nmos"
    viewName "functional" filePath "/usr/cots/cadence/6.x/local/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/nmos/functional/verilog.v"
    ) 
    (nil libName "NCSU_Analog_Parts" cellName "pmos"
    viewName "functional" filePath "/usr/cots/cadence/6.x/local/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/pmos/functional/verilog.v"
    )
)
