// Seed: 3771298949
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  reg id_3, id_4, id_5, id_6, id_7, id_8;
  assign id_1 = 1;
  always id_4 <= -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always_comb id_4 = id_6;
  nor primCall (id_1, id_6, id_5, id_3, id_2);
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_7;
  assign id_5 = -1;
endmodule
