`timescale 1ns / 1ps


module Core_tb
    #(parameter T = 40)();
    // input
    logic        clk;               // æ—¶é’Ÿä¿¡å·
    logic        aresetn;           // å¤ä½ä¿¡å·
    logic        step;              // å•æ­¥æ‰§è¡Œä¿¡å·
    logic        debug_mode;        // è°ƒè¯•æ¨¡å¼ä¿¡å·
    logic [31:0] data_in;           // è¾“å…¥æ•°æ®
    logic [31:0] chip_debug_in;     // è°ƒè¯•æ¨¡å¼ä¸‹çš„è¾“å…¥æ•°æ®

    // output
    logic [31:0] address;           // åœ°å€ä¿¡å·
    logic [31:0] data_out;          // è¾“å‡ºæ•°æ®
    logic [31:0] chip_debug_out0;   // è°ƒè¯•æ¨¡å¼ä¸‹çš„è¾“å‡ºæ•°æ®
    logic [31:0] chip_debug_out1;
    logic [31:0] chip_debug_out2;
    logic [31:0] chip_debug_out3;

    logic [4:0] reg_index;

    // local
    logic [31:0]pc_out, addr_out, inst;

    Core uut(
        .clk(clk),
        .aresetn(aresetn),
        .step(step),
        .debug_mode(debug_mode),
        .debug_reg_addr(reg_index),

        .address(address),      // æ²¡æœ‰ç®?
        .data_out(data_out),    // æ²¡æœ‰ç®?
        .data_in(data_in),      // æ²¡æœ‰ç®?
        .chip_debug_in(chip_debug_in), // æ²¡æœ‰ç®?

        .chip_debug_out0(chip_debug_out0),
        .chip_debug_out1(chip_debug_out1),
        .chip_debug_out2(chip_debug_out2),
        .chip_debug_out3(chip_debug_out3)
    );

    assign pc_out = chip_debug_out0;
    assign addr_out = chip_debug_out1;
    assign inst = chip_debug_out3;

    integer i;
    initial begin
        aresetn = 0;
        clk = 1;
        step = 0;
        debug_mode = 1;
        reg_index = 20;
        #100;
        
        fork
            forever #(T/2) clk <= ~clk;
            #(2*T) aresetn = 1;
        join
    end
endmodule
