vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/gg/ds.vhd
source_file = 1, C:/Users/Danijel/Desktop/gg/ds_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/gg/db/ds.cbx.xml
design_name = hard_block
design_name = ds
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ds, 1
instance = comp, \oRESULT[0]~output\, oRESULT[0]~output, ds, 1
instance = comp, \oRESULT[1]~output\, oRESULT[1]~output, ds, 1
instance = comp, \oRESULT[2]~output\, oRESULT[2]~output, ds, 1
instance = comp, \oRESULT[3]~output\, oRESULT[3]~output, ds, 1
instance = comp, \oRESULT[4]~output\, oRESULT[4]~output, ds, 1
instance = comp, \oRESULT[5]~output\, oRESULT[5]~output, ds, 1
instance = comp, \oRESULT[6]~output\, oRESULT[6]~output, ds, 1
instance = comp, \oRESULT[7]~output\, oRESULT[7]~output, ds, 1
instance = comp, \iB[0]~input\, iB[0]~input, ds, 1
instance = comp, \iA[0]~input\, iA[0]~input, ds, 1
instance = comp, \sMUX0[0]~0\, sMUX0[0]~0, ds, 1
instance = comp, \iB[1]~input\, iB[1]~input, ds, 1
instance = comp, \sMUX1[0]~0\, sMUX1[0]~0, ds, 1
instance = comp, \iA[1]~input\, iA[1]~input, ds, 1
instance = comp, \sMUX0[1]~1\, sMUX0[1]~1, ds, 1
instance = comp, \Add0~0\, Add0~0, ds, 1
instance = comp, \sMUX1[1]~1\, sMUX1[1]~1, ds, 1
instance = comp, \iA[2]~input\, iA[2]~input, ds, 1
instance = comp, \sMUX0[2]~2\, sMUX0[2]~2, ds, 1
instance = comp, \Add0~2\, Add0~2, ds, 1
instance = comp, \iB[2]~input\, iB[2]~input, ds, 1
instance = comp, \sMUX2[0]~0\, sMUX2[0]~0, ds, 1
instance = comp, \Add1~0\, Add1~0, ds, 1
instance = comp, \iB[3]~input\, iB[3]~input, ds, 1
instance = comp, \sMUX3[0]~0\, sMUX3[0]~0, ds, 1
instance = comp, \iA[3]~input\, iA[3]~input, ds, 1
instance = comp, \sMUX0[3]~3\, sMUX0[3]~3, ds, 1
instance = comp, \sMUX1[2]~2\, sMUX1[2]~2, ds, 1
instance = comp, \Add0~4\, Add0~4, ds, 1
instance = comp, \sMUX2[1]~1\, sMUX2[1]~1, ds, 1
instance = comp, \Add1~2\, Add1~2, ds, 1
instance = comp, \Add2~0\, Add2~0, ds, 1
instance = comp, \Add0~6\, Add0~6, ds, 1
instance = comp, \Add1~4\, Add1~4, ds, 1
instance = comp, \Add2~2\, Add2~2, ds, 1
instance = comp, \Add1~6\, Add1~6, ds, 1
instance = comp, \Add2~4\, Add2~4, ds, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, ds, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, ds, 1
