

================================================================
== Vivado HLS Report for 'fe_top'
================================================================
* Date:           Mon Apr 28 15:31:17 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        fe_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      3.81|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	4  / (tmp_2)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %start) nounwind, !map !7

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %idle) nounwind, !map !11

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %done) nounwind, !map !15

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecWire(i32* %start, [8 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecWire(i32* %idle, [8 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecWire(i32* %done, [8 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [20 x i8]* @p_str3) nounwind

ST_1: stg_13 [1/1] 0.00ns
:8  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %start, i32 0) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  br label %._crit_edge


 <State 2>: 2.52ns
ST_2: idle_read [1/1] 0.00ns
._crit_edge:0  %idle_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %idle) nounwind

ST_2: tmp [1/1] 2.52ns
._crit_edge:1  %tmp = icmp eq i32 %idle_read, 0

ST_2: stg_17 [1/1] 0.00ns
._crit_edge:2  br i1 %tmp, label %._crit_edge, label %1

ST_2: stg_18 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %start, i32 -1) nounwind


 <State 3>: 0.00ns
ST_3: stg_19 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %start, i32 0) nounwind

ST_3: stg_20 [1/1] 0.00ns
:2  br label %._crit_edge2


 <State 4>: 3.81ns
ST_4: idle_read_1 [1/1] 0.00ns
._crit_edge2:0  %idle_read_1 = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %idle) nounwind

ST_4: tmp_1 [1/1] 2.52ns
._crit_edge2:1  %tmp_1 = icmp eq i32 %idle_read_1, 0

ST_4: stg_23 [1/1] 1.30ns
._crit_edge2:2  br i1 %tmp_1, label %2, label %._crit_edge1

ST_4: done_read [1/1] 0.00ns
:0  %done_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %done) nounwind

ST_4: phitmp [1/1] 2.52ns
:1  %phitmp = icmp eq i32 %done_read, 0

ST_4: stg_26 [1/1] 1.30ns
:2  br label %._crit_edge1

ST_4: tmp_2 [1/1] 0.00ns
._crit_edge1:0  %tmp_2 = phi i1 [ %phitmp, %2 ], [ false, %._crit_edge2 ]

ST_4: stg_28 [1/1] 0.00ns
._crit_edge1:1  br i1 %tmp_2, label %._crit_edge2, label %3

ST_4: stg_29 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %start, i32 0) nounwind

ST_4: stg_30 [1/1] 0.00ns
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x311df80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x31daed0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x31937e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5       (specbitsmap  ) [ 00000]
stg_6       (specbitsmap  ) [ 00000]
stg_7       (specbitsmap  ) [ 00000]
stg_8       (spectopmodule) [ 00000]
stg_9       (specwire     ) [ 00000]
stg_10      (specwire     ) [ 00000]
stg_11      (specwire     ) [ 00000]
stg_12      (specifcore   ) [ 00000]
stg_13      (write        ) [ 00000]
stg_14      (br           ) [ 00000]
idle_read   (read         ) [ 00000]
tmp         (icmp         ) [ 00100]
stg_17      (br           ) [ 00000]
stg_18      (write        ) [ 00000]
stg_19      (write        ) [ 00000]
stg_20      (br           ) [ 00000]
idle_read_1 (read         ) [ 00000]
tmp_1       (icmp         ) [ 00001]
stg_23      (br           ) [ 00000]
done_read   (read         ) [ 00000]
phitmp      (icmp         ) [ 00000]
stg_26      (br           ) [ 00000]
tmp_2       (phi          ) [ 00001]
stg_28      (br           ) [ 00000]
stg_29      (write        ) [ 00000]
stg_30      (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idle">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idle"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="done">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="grp_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_13/1 stg_18/2 stg_19/3 stg_29/4 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idle_read/2 idle_read_1/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="done_read_read_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="0"/>
<pin id="52" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done_read/4 "/>
</bind>
</comp>

<comp id="55" class="1005" name="tmp_2_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="57" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_2_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 tmp_1/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="phitmp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phitmp/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="26" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="16" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="46"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="48"><net_src comp="30" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="42" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="49" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="72" pin="2"/><net_sink comp="58" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: start | {1 2 3 4 }
  - Chain level:
	State 1
	State 2
		stg_17 : 1
	State 3
	State 4
		stg_23 : 1
		tmp_2 : 2
		stg_28 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |       grp_fu_66      |    0    |    40   |
|          |     phitmp_fu_72     |    0    |    40   |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_34   |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   |    grp_read_fu_42    |    0    |    0    |
|          | done_read_read_fu_49 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    80   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|tmp_2_reg_55|    1   |
+------------+--------+
|    Total   |    1   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_34 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  1.297  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    1   |   80   |
+-----------+--------+--------+--------+
