library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity flip_flop is
	port(
			i_CLK : in std_logic;
			i_D	: in std_logic;
			i_Q	: out std_logic;
	);
END flip_flop;

architecture behavioral of flip_flop is

begin
	process(i_CLK)
	begin	
		
		if (i_clk'EVENT and i_clk = '1') then
			o_Q <= i_D;
		end if;
		
	end process;

end behavioral;