--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TM_UART.twx TM_UART.ncd -o TM_UART.twr TM_UART.pcf -ucf
UART.ucf

Design file:              TM_UART.ncd
Physical constraint file: TM_UART.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2074 paths analyzed, 318 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.434ns.
--------------------------------------------------------------------------------

Paths for end point br/br_counter_13 (SLICE_X12Y31.CIN), 134 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_5 (FF)
  Destination:          br/br_counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_5 to br/br_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_5
    SLICE_X11Y29.C1      net (fanout=3)        0.785   br/br_counter<5>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.B4      net (fanout=13)       0.360   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.B       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv12
    SLICE_X12Y28.AX      net (fanout=1)        0.571   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv
    SLICE_X12Y28.COUT    Taxcy                 0.259   br/br_counter<3>
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.COUT    Tbyp                  0.076   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<11>
    SLICE_X12Y31.CLK     Tcinck                0.329   br/br_counter<13>
                                                       br/Mcount_br_counter_xor<13>
                                                       br/br_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.666ns logic, 1.725ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_5 (FF)
  Destination:          br/br_counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_5 to br/br_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_5
    SLICE_X11Y29.C1      net (fanout=3)        0.785   br/br_counter<5>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.D5      net (fanout=13)       0.242   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.D       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/Mcount_br_counter_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.508   br/Mcount_br_counter_lut<0>
    SLICE_X12Y28.COUT    Topcya                0.395   br/br_counter<3>
                                                       br/Mcount_br_counter_lut<0>_rt
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.COUT    Tbyp                  0.076   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<11>
    SLICE_X12Y31.CLK     Tcinck                0.329   br/br_counter<13>
                                                       br/Mcount_br_counter_xor<13>
                                                       br/br_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (1.802ns logic, 1.544ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_4 (FF)
  Destination:          br/br_counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_4 to br/br_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_4
    SLICE_X11Y29.C2      net (fanout=3)        0.626   br/br_counter<4>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.B4      net (fanout=13)       0.360   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.B       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv12
    SLICE_X12Y28.AX      net (fanout=1)        0.571   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv
    SLICE_X12Y28.COUT    Taxcy                 0.259   br/br_counter<3>
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.COUT    Tbyp                  0.076   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<11>
    SLICE_X12Y31.CLK     Tcinck                0.329   br/br_counter<13>
                                                       br/Mcount_br_counter_xor<13>
                                                       br/br_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.666ns logic, 1.566ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point br/br_counter_10 (SLICE_X12Y30.CIN), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_5 (FF)
  Destination:          br/br_counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_5 to br/br_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_5
    SLICE_X11Y29.C1      net (fanout=3)        0.785   br/br_counter<5>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.B4      net (fanout=13)       0.360   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.B       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv12
    SLICE_X12Y28.AX      net (fanout=1)        0.571   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv
    SLICE_X12Y28.COUT    Taxcy                 0.259   br/br_counter<3>
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.341   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
                                                       br/br_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (1.602ns logic, 1.722ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_5 (FF)
  Destination:          br/br_counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_5 to br/br_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_5
    SLICE_X11Y29.C1      net (fanout=3)        0.785   br/br_counter<5>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.D5      net (fanout=13)       0.242   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.D       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/Mcount_br_counter_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.508   br/Mcount_br_counter_lut<0>
    SLICE_X12Y28.COUT    Topcya                0.395   br/br_counter<3>
                                                       br/Mcount_br_counter_lut<0>_rt
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.341   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
                                                       br/br_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.738ns logic, 1.541ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_4 (FF)
  Destination:          br/br_counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_4 to br/br_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_4
    SLICE_X11Y29.C2      net (fanout=3)        0.626   br/br_counter<4>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.B4      net (fanout=13)       0.360   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.B       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv12
    SLICE_X12Y28.AX      net (fanout=1)        0.571   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv
    SLICE_X12Y28.COUT    Taxcy                 0.259   br/br_counter<3>
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.341   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
                                                       br/br_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.602ns logic, 1.563ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point br/br_counter_11 (SLICE_X12Y30.CIN), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_5 (FF)
  Destination:          br/br_counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_5 to br/br_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_5
    SLICE_X11Y29.C1      net (fanout=3)        0.785   br/br_counter<5>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.B4      net (fanout=13)       0.360   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.B       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv12
    SLICE_X12Y28.AX      net (fanout=1)        0.571   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv
    SLICE_X12Y28.COUT    Taxcy                 0.259   br/br_counter<3>
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.341   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
                                                       br/br_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (1.602ns logic, 1.722ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_5 (FF)
  Destination:          br/br_counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_5 to br/br_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_5
    SLICE_X11Y29.C1      net (fanout=3)        0.785   br/br_counter<5>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.D5      net (fanout=13)       0.242   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.D       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/Mcount_br_counter_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.508   br/Mcount_br_counter_lut<0>
    SLICE_X12Y28.COUT    Topcya                0.395   br/br_counter<3>
                                                       br/Mcount_br_counter_lut<0>_rt
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.341   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
                                                       br/br_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.738ns logic, 1.541ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               br/br_counter_4 (FF)
  Destination:          br/br_counter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: br/br_counter_4 to br/br_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.408   br/br_counter<7>
                                                       br/br_counter_4
    SLICE_X11Y29.C2      net (fanout=3)        0.626   br/br_counter<4>
    SLICE_X11Y29.C       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv11
    SLICE_X11Y29.B4      net (fanout=13)       0.360   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv1
    SLICE_X11Y29.B       Tilo                  0.259   br/Mcount_br_counter_lut<0>
                                                       br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv12
    SLICE_X12Y28.AX      net (fanout=1)        0.571   br/GND_2_o_GND_2_o_LessThan_3_o_inv_inv
    SLICE_X12Y28.COUT    Taxcy                 0.259   br/br_counter<3>
                                                       br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.076   br/br_counter<7>
                                                       br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   br/Mcount_br_counter_cy<7>
    SLICE_X12Y30.CLK     Tcinck                0.341   br/br_counter<11>
                                                       br/Mcount_br_counter_cy<11>
                                                       br/br_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.602ns logic, 1.563ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point br/br_counter_3 (SLICE_X12Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               br/br_counter_3 (FF)
  Destination:          br/br_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: br/br_counter_3 to br/br_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.200   br/br_counter<3>
                                                       br/br_counter_3
    SLICE_X12Y28.D6      net (fanout=2)        0.022   br/br_counter<3>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.237   br/br_counter<3>
                                                       br/Mcount_br_counter_lut<3>
                                                       br/Mcount_br_counter_cy<3>
                                                       br/br_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point br/br_counter_7 (SLICE_X12Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               br/br_counter_7 (FF)
  Destination:          br/br_counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: br/br_counter_7 to br/br_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.200   br/br_counter<7>
                                                       br/br_counter_7
    SLICE_X12Y29.D6      net (fanout=3)        0.029   br/br_counter<7>
    SLICE_X12Y29.CLK     Tah         (-Th)    -0.237   br/br_counter<7>
                                                       br/Mcount_br_counter_lut<7>
                                                       br/Mcount_br_counter_cy<7>
                                                       br/br_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.437ns logic, 0.029ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point br/br_counter_4 (SLICE_X12Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               br/br_counter_4 (FF)
  Destination:          br/br_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: br/br_counter_4 to br/br_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.200   br/br_counter<7>
                                                       br/br_counter_4
    SLICE_X12Y29.A6      net (fanout=3)        0.029   br/br_counter<4>
    SLICE_X12Y29.CLK     Tah         (-Th)    -0.238   br/br_counter<7>
                                                       br/Mcount_br_counter_lut<4>
                                                       br/Mcount_br_counter_cy<7>
                                                       br/br_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.438ns logic, 0.029ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: br/br_counter<3>/CLK
  Logical resource: br/br_counter_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: br/br_counter<3>/SR
  Logical resource: br/br_counter_0/SR
  Location pin: SLICE_X12Y28.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.434|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2074 paths, 0 nets, and 206 connections

Design statistics:
   Minimum period:   3.434ns{1}   (Maximum frequency: 291.206MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 30 01:28:12 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4557 MB



