
Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 14.1.0.988.isr20 32bit -- 8 May 2016
Copyright (C) 1989-2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Virtuoso and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: luiz.enger   Host: ufrgs-server-09   HostID: 368F2555   PID: 13447
Memory  available: 293.7733 MB  physical: 33.7361 GB
CPU Type: Intel(R) Xeon(R) CPU           L5520  @ 2.27GHz
          Processor PhysicalID CoreID Frequency Load
              0         1        0     2261.1     0.3
              1         0        0     2261.1     0.6
              2         1        1     2261.1     0.3
              3         0        1     2261.1     0.2
              4         1        2     2261.1     0.3
              5         0        2     2261.1     0.3
              6         1        3     2261.1     0.3
              7         0        3     2261.1     0.2
              8         1        0     2261.1     0.4
              9         0        0     2261.1     0.3
             10         1        1     2261.1     0.4
             11         0        1     2261.1     0.3
             12         1        2     2261.1     0.3
             13         0        2     2261.1     0.4
             14         1        3     2261.1     0.6
             15         0        3     2261.1     1.7


Simulating `nand_lstp.sp' on ufrgs-server-09 at 10:18:24 AM, Wed Apr 5, 2017 (process id: 13447).
Current working directory: /home/inf01185/luiz.enger/Voluntario.WA/nand_lstp
Command line:
    /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/bin/spectre  \
        nand_lstp.sp

Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libinfineon_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libphilips_o_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libphilips_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libsparam_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libstmodels_sh.so ...
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/nand_lstp/nand_lstp.sp
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/models
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/lstp/16nfet.pm
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/lstp/16pfet.pm
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/param.inc
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/library_16nmlstp

Warning from spectre during circuit read-in.
    WARNING (SFE-1805): "nand_lstp.sp" 5: .simulator is not recognised as a valid SPICE control card.

Time for NDB Parsing: CPU = 80.987 ms, elapsed = 126.482 ms.
Time accumulated: CPU = 97.984 ms, elapsed = 126.488 ms.
Peak resident memory used = 27.8 Mbytes.


Warning from spectre in `inv', during circuit read-in.
    WARNING (SFE-2453): The global node `vdd!' and sub circuit terminal `vdd!' will be treated as the sub circuit terminal.
    WARNING (SFE-2453): The global node `gnd!' and sub circuit terminal `gnd!' will be treated as the sub circuit terminal.
Warning from spectre in `nand', during circuit read-in.
    WARNING (SFE-2453): The global node `gnd!' and sub circuit terminal `gnd!' will be treated as the sub circuit terminal.

Reading link:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading link:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/constants.vams

Warning from spectre during hierarchy flattening.
    WARNING (SFE-30): "nand_lstp.sp" 8: .options: `post' is not a valid parameter for an instance of `options'.  Ignored.
Warning from spectre in `nfet':`xInvA.MM1', in `inv':`xInvA', during hierarchy flattening.
    WARNING (SFE-32): "../PTM-MG/modelfiles/../modelfiles/lstp/16nfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).
Warning from spectre in `pfet':`xInvA.MM0', in `inv':`xInvA', during hierarchy flattening.
    WARNING (SFE-32): "../PTM-MG/modelfiles/../modelfiles/lstp/16pfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).
Warning from spectre in `nfet':`xNand.MM2', in `nand':`xNand', during hierarchy flattening.
    WARNING (SFE-32): "../PTM-MG/modelfiles/../modelfiles/lstp/16nfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).

Time for Elaboration: CPU = 22.996 ms, elapsed = 28.055 ms.
Time accumulated: CPU = 120.98 ms, elapsed = 154.795 ms.
Peak resident memory used = 31.1 Mbytes.

Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/lib/mdl/libSpectreEH_sh.so ...
Time for EDB Visiting: CPU = 120.982 ms, elapsed = 128.039 ms.
Time accumulated: CPU = 241.962 ms, elapsed = 283.085 ms.
Peak resident memory used = 37.9 Mbytes.


Global user options:

Circuit inventory:
              nodes 9
            bsimcmg 10    
          capacitor 1     
            vsource 5     

Analysis and control statement inventory:
         altergroup 2     
               tran 3     

Output statements:
             .probe 0     
           .measure 2     
               save 0     

Time for parsing: CPU = 1 ms, elapsed = 2.63691 ms.
Time accumulated: CPU = 243.962 ms, elapsed = 286.014 ms.
Peak resident memory used = 38.7 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~

******************************************************
Transient Analysis `transient1': time = (0 s -> 50 ns)
******************************************************

Notice from spectre during IC analysis, during transient analysis `transient1', during task `MDLControl'.
    Bad pivoting is found during DC analysis. Option dc_pivot_check=yes is recommended for possible improvement of convergence.

DC simulation time: CPU = 6.999 ms, elapsed = 7.36904 ms.
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 50 ns
    step = 5 ps
    maxstep = 1 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 save   4       (current)
                 save   9       (voltage)

..

Notice from spectre at time = 838.626 ps during transient analysis `transient1', during task `MDLControl'.
    Found trapezoidal ringing on node xInvO.MM1.mnfet:int_di.

...

Notice from spectre at time = 1.19431 ns during transient analysis `transient1', during task `MDLControl'.
    Found trapezoidal ringing on node xInvO.MM1.mnfet:int_di.

....

Notice from spectre at time = 1.55 ns during transient analysis `transient1', during task `MDLControl'.
    Found trapezoidal ringing on node xInvO.MM1.mnfet:int_di.

............

Notice from spectre at time = 3.91144 ns during transient analysis `transient1', during task `MDLControl'.
    Found trapezoidal ringing on node xInvO.MM1.mnfet:int_di.

.............

Notice from spectre at time = 4.55 ns during transient analysis `transient1', during task `MDLControl'.
    Found trapezoidal ringing on node xInvO.MM1.mnfet:int_di.
        Further occurrences of this notice will be suppressed.

................9................8................7................6................5................4................3................2................1................0
Number of accepted tran steps =             1770

Notice from spectre during transient analysis `transient1', during task `MDLControl'.
    Trapezoidal ringing is detected during tran analysis.
        Please use method=trap for better results and performance.


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
          add +cktpreset=sampled on command line for ADC/DAC simulation
          add +cktpreset=pll on command line for PLL simulation
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Initial condition solution time: CPU = 6.999 ms, elapsed = 7.41386 ms.
Intrinsic tran analysis time:    CPU = 529.919 ms, elapsed = 529.865 ms.
Total time required for tran analysis `transient1': CPU = 537.918 ms, elapsed = 545.592 ms.
Time accumulated: CPU = 783.879 ms, elapsed = 834.15 ms.
Peak resident memory used = 40.9 Mbytes.


Notice from spectre during task `MDLControl'.
    30 notices suppressed.


*************************
Alter Group `altergroup1'
*************************
        device "va" is altered
        device "vb" is altered

Warning from spectre during altergroup `altergroup1', during task `MDLControl'.
    WARNING (CMI-2178): vgnd: Terminals must not be connected together (to node `gnd!').


******************************************************
Transient Analysis `transient2': time = (0 s -> 50 ns)
******************************************************

Notice from spectre during IC analysis, during transient analysis `transient2', during task `MDLControl'.
    Bad pivoting is found during DC analysis. Option dc_pivot_check=yes is recommended for possible improvement of convergence.

DC simulation time: CPU = 6.999 ms, elapsed = 7.15899 ms.
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 50 ns
    step = 5 ps
    maxstep = 1 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 save   4       (current)
                 save   9       (voltage)

................9................8................7................6................5................4................3................2................1................0
Number of accepted tran steps =             1973

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
          add +cktpreset=sampled on command line for ADC/DAC simulation
          add +cktpreset=pll on command line for PLL simulation
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Initial condition solution time: CPU = 6.999 ms, elapsed = 7.19881 ms.
Intrinsic tran analysis time:    CPU = 573.913 ms, elapsed = 574.843 ms.
Total time required for tran analysis `transient2': CPU = 582.912 ms, elapsed = 591.672 ms.
Time accumulated: CPU = 1.36879 s, elapsed = 1.42971 s.
Peak resident memory used = 41 Mbytes.


*************************
Alter Group `altergroup2'
*************************
        device "va" is altered
        device "vb" is altered

Warning from spectre during altergroup `altergroup2', during task `MDLControl'.
    WARNING (CMI-2178): vgnd: Terminals must not be connected together (to node `gnd!').


******************************************************
Transient Analysis `transient3': time = (0 s -> 50 ns)
******************************************************

Notice from spectre during IC analysis, during transient analysis `transient3', during task `MDLControl'.
    Bad pivoting is found during DC analysis. Option dc_pivot_check=yes is recommended for possible improvement of convergence.

DC simulation time: CPU = 6.999 ms, elapsed = 7.24101 ms.
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 50 ns
    step = 5 ps
    maxstep = 1 ns
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 save   4       (current)
                 save   9       (voltage)

..............

Notice from spectre at time = 4.09302 ns during transient analysis `transient3', during task `MDLControl'.
    Found trapezoidal ringing on node xInvB.MM1.mnfet:int_di.
Notice from spectre at time = 4.12692 ns during transient analysis `transient3', during task `MDLControl'.
    Found trapezoidal ringing on node xInvB.MM1.mnfet:int_di.
Notice from spectre at time = 4.18856 ns during transient analysis `transient3', during task `MDLControl'.
    Found trapezoidal ringing on node xInvB.MM1.mnfet:int_di.
Notice from spectre at time = 4.30188 ns during transient analysis `transient3', during task `MDLControl'.
    Found trapezoidal ringing on node xInvB.MM1.mnfet:int_di.

...............

Notice from spectre at time = 4.42594 ns during transient analysis `transient3', during task `MDLControl'.
    Found trapezoidal ringing on node xInvB.MM1.mnfet:int_di.
        Further occurrences of this notice will be suppressed.

................9................8................7................6................5................4................3................2................1................0
Number of accepted tran steps =             2462

Notice from spectre during transient analysis `transient3', during task `MDLControl'.
    Trapezoidal ringing is detected during tran analysis.
        Please use method=trap for better results and performance.


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
          add +cktpreset=sampled on command line for ADC/DAC simulation
          add +cktpreset=pll on command line for PLL simulation
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Initial condition solution time: CPU = 6.999 ms, elapsed = 7.28083 ms.
Intrinsic tran analysis time:    CPU = 727.889 ms, elapsed = 727.834 ms.
Total time required for tran analysis `transient3': CPU = 735.888 ms, elapsed = 743.132 ms.
Time accumulated: CPU = 2.10768 s, elapsed = 2.17729 s.
Peak resident memory used = 41 Mbytes.


Notice from spectre during task `MDLControl'.
    32 notices suppressed.


Aggregate audit (10:18:27 AM, Wed Apr 5, 2017):
Time used: CPU = 2.11 s, elapsed = 2.19 s, util. = 96.7%.
Time spent in licensing: elapsed = 54.4 ms.
Peak memory used = 41.3 Mbytes.
Simulation started at: 10:18:24 AM, Wed Apr 5, 2017, ended at: 10:18:27 AM, Wed Apr 5, 2017, with elapsed time (wall clock): 2.19 s.
spectre completes with 0 errors, 10 warnings, and 17 notices.
