{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463071483642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463071483644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 18:44:43 2016 " "Processing started: Thu May 12 18:44:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463071483644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463071483644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463071483644 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463071483831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1463071483906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../src/flipflop.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flipflop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../src/if_stage.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../src/id_stage.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../src/ex_stage.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../src/mem_stage.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/hazard_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/hazard_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_ctrl " "Found entity 1: hazard_ctrl" {  } { { "../src/hazard_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/hazard_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/forward_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/forward_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctrl " "Found entity 1: forward_ctrl" {  } { { "../src/forward_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/forward_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "../src/flow_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flow_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463071483919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463071483919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ace-top " "Elaborating entity \"ace-top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463071483978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ace ace:inst " "Elaborating entity \"ace\" for hierarchy \"ace:inst\"" {  } { { "ace-top.bdf" "inst" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463071483982 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] ace.v(29) " "Output port \"ledg\[8\]\" at ace.v(29) has no driver" {  } { { "../src/ace.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463071483984 "|ace-top|ace:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_delay ace:inst\|clock_delay:clock_delay " "Elaborating entity \"clock_delay\" for hierarchy \"ace:inst\|clock_delay:clock_delay\"" {  } { { "../src/ace.v" "clock_delay" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463071483985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reseter ace:inst\|reseter:reseter " "Elaborating entity \"reseter\" for hierarchy \"ace:inst\|reseter:reseter\"" {  } { { "../src/ace.v" "reseter" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463071483987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu ace:inst\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463071483988 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "if_reset cpu.v(35) " "Verilog HDL Port Connection error at cpu.v(35): output or inout port \"if_reset\" must be connected to a structural net expression" {  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 35 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1463071483994 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reset cpu.v(35) " "Verilog HDL error at cpu.v(35): can't resolve reference to object \"reset\"" {  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 35 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463071483994 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ace:inst\|cpu:cpu " "Can't elaborate user hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 76 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463071483995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1463071484016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463071484055 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 18:44:44 2016 " "Processing ended: Thu May 12 18:44:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463071484055 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463071484055 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463071484055 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463071484055 ""}
