

================================================================
== Synthesis Summary Report of 'add'
================================================================
+ General Information: 
    * Date:           Thu Feb 16 09:49:14 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        pynq_add
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ add   |     -|  2.75|        0|   0.000|         -|        1|     -|        no|     -|   -|  144 (~0%)|  271 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+---------------------+------------+
| Interface     | Register | Offset | Width | Access | Description         | Bit Fields |
+---------------+----------+--------+-------+--------+---------------------+------------+
| s_axi_control | a        | 0x10   | 32    | W      | Data signal of a    |            |
| s_axi_control | b        | 0x18   | 32    | W      | Data signal of b    |            |
| s_axi_control | c        | 0x20   | 32    | R      | Data signal of c    |            |
| s_axi_control | c_ctrl   | 0x24   | 32    | R      | Control signal of c | 0=c_ap_vld |
+---------------+----------+--------+-------+--------+---------------------+------------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| b        | in        | int      |
| c        | out       | int&     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| a        | s_axi_control | register | name=a offset=0x10 range=32      |
| b        | s_axi_control | register | name=b offset=0x18 range=32      |
| c        | s_axi_control | register | name=c offset=0x20 range=32      |
| c        | s_axi_control | register | name=c_ctrl offset=0x24 range=32 |
+----------+---------------+----------+----------------------------------+


================================================================
== Bind Op Report
================================================================
+-------+-----+--------+----------+-----+--------+---------+
| Name  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------+-----+--------+----------+-----+--------+---------+
| + add | 0   |        |          |     |        |         |
|   c   | -   |        | add_ln10 | add | fabric | 0       |
+-------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+--------------------------+
| Type      | Options                  | Location                 |
+-----------+--------------------------+--------------------------+
| interface | ap_ctrl_none port=return | add.cpp:5 in add, return |
| interface | s_axilite port=a         | add.cpp:6 in add, a      |
| interface | s_axilite port=b         | add.cpp:7 in add, b      |
| interface | s_axilite port=c         | add.cpp:8 in add, c      |
+-----------+--------------------------+--------------------------+


