Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 20 13:42:45 2023
| Host         : EEE-R448-21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.604        0.000                      0                 8697        0.009        0.000                      0                 8697        4.020        0.000                       0                  4901  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.604        0.000                      0                 8697        0.009        0.000                      0                 8697        4.020        0.000                       0                  4901  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 5.310ns (57.223%)  route 3.969ns (42.777%))
  Logic Levels:           24  (CARRY4=20 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.145    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.479 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[53]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.479    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[9]
    SLICE_X65Y106        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y106        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y106        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 5.199ns (56.705%)  route 3.969ns (43.295%))
  Logic Levels:           24  (CARRY4=20 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.145 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.145    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.368 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[53]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.368    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[8]
    SLICE_X65Y106        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y106        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[52]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y106        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[52]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 5.196ns (56.691%)  route 3.969ns (43.309%))
  Logic Levels:           23  (CARRY4=19 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.365 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.365    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[5]
    SLICE_X65Y105        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y105        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[49]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[49]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 5.175ns (56.592%)  route 3.969ns (43.408%))
  Logic Levels:           23  (CARRY4=19 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.344 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.344    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[7]
    SLICE_X65Y105        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y105        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[51]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[51]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 5.101ns (56.238%)  route 3.969ns (43.762%))
  Logic Levels:           23  (CARRY4=19 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.270 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.270    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[6]
    SLICE_X65Y105        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y105        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[50]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[50]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 5.085ns (56.160%)  route 3.969ns (43.840%))
  Logic Levels:           23  (CARRY4=19 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.031 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.031    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.254 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.254    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[4]
    SLICE_X65Y105        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y105        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[48]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[48]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 5.082ns (56.146%)  route 3.969ns (43.854%))
  Logic Levels:           22  (CARRY4=18 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.251 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.251    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[1]
    SLICE_X65Y104        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y104        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[45]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y104        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[45]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 4.989ns (56.096%)  route 3.905ns (43.904%))
  Logic Levels:           21  (CARRY4=17 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.646     2.940    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.478     3.418 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].fde_used.u2/Q
                         net (fo=29, routed)          1.754     5.172    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[20]
    SLICE_X56Y79         LUT6 (Prop_lut6_I2_O)        0.295     5.467 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24__2/O
                         net (fo=2, routed)           0.769     6.236    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_16_0[19]
    SLICE_X55Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.360 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/rwg0.O[23]_i_19/O
                         net (fo=1, routed)           0.000     6.360    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/rwg0.O[23]_i_19_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.758 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.758    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_16_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b3_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.872    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b3_i_11_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.986    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_11_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.100    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_17_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_17_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.436 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_17/O[0]
                         net (fo=1, routed)           0.804     8.240    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35][24]
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.299     8.539 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[19]_i_9/O
                         net (fo=1, routed)           0.000     8.539    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[19]_i_9_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.937 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.937    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.051    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.165 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.165    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[27]_i_2_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.279 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.279    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[31]_i_2_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.393 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.393    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[39]_i_2_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.621    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[43]_i_2_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.955 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_2/O[1]
                         net (fo=2, routed)           0.578    10.533    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[45]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.303    10.836 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[47]_i_5/O
                         net (fo=1, routed)           0.000    10.836    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_0[1]
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.386 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.500 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.500    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.834 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[53]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.834    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[9]
    SLICE_X52Y89         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.464    12.643    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X52Y89         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X52Y89         FDRE (Setup_fdre_C_D)        0.062    12.680    design_1_i/aizheun_0/inst/aizheun_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 5.061ns (56.044%)  route 3.969ns (43.956%))
  Logic Levels:           22  (CARRY4=18 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.230 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.230    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[3]
    SLICE_X65Y104        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y104        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[47]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y104        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[47]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 4.987ns (55.681%)  route 3.969ns (44.319%))
  Logic Levels:           22  (CARRY4=18 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.906     3.200    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y108        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/addsub10/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=24, routed)          1.517     5.173    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.124     5.297 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b25/O
                         net (fo=6, routed)           0.995     6.292    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[19]
    SLICE_X63Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.416 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3/O
                         net (fo=1, routed)           0.000     6.416    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_3_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.966 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.966    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.194    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.308    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/O[2]
                         net (fo=2, routed)           0.820     8.595    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[20]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.302     8.897 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[11]_i_10_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.429 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.429    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.543 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.657 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.657    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2_n_0
    SLICE_X64Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.879 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_2/O[0]
                         net (fo=2, routed)           0.637    10.516    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[20]
    SLICE_X65Y98         LUT2 (Prop_lut2_I0_O)        0.299    10.815 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[23]_i_6_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.347 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.461    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.575 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.575    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.689    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.803    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.156 r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.156    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]_0[2]
    SLICE_X65Y104        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        1.715    12.894    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X65Y104        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[46]/C
                         clock pessimism              0.282    13.176    
                         clock uncertainty           -0.154    13.022    
    SLICE_X65Y104        FDRE (Setup_fdre_C_D)        0.062    13.084    design_1_i/aizheun_0/inst/aizheun_struct/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[46]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                  0.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/mult8/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.026%)  route 0.203ns (58.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.633     0.969    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/mult8/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y113        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/mult8/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/mult8/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.203     1.313    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[3]
    SLICE_X52Y111        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.904     1.270    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X52Y111        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                         clock pessimism             -0.039     1.231    
    SLICE_X52Y111        FDRE (Hold_fdre_C_D)         0.072     1.303    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.930%)  route 0.227ns (58.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.555     0.891    design_1_i/aizheun_0/inst/aizheun_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X46Y91         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/aizheun_0/inst/aizheun_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.227     1.282    design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[14]
    SLICE_X50Y91         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.819     1.185    design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y91         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.259    design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.607%)  route 0.173ns (51.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.556     0.892    design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X46Y94         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/Q
                         net (fo=1, routed)           0.173     1.229    design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[16]
    SLICE_X50Y94         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.820     1.186    design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y94         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.052     1.203    design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.238%)  route 0.145ns (50.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.660     0.996    design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2/Q
                         net (fo=1, routed)           0.145     1.282    design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[27]
    SLICE_X56Y99         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.848     1.214    design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X56Y99         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.066     1.245    design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.952%)  route 0.227ns (58.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.555     0.891    design_1_i/aizheun_0/inst/aizheun_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X46Y91         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/aizheun_0/inst/aizheun_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.227     1.282    design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[10]
    SLICE_X50Y91         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.819     1.185    design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y91         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.244    design_1_i/aizheun_0/inst/aizheun_struct/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.307%)  route 0.114ns (44.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.579     0.915    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X85Y85         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=1, routed)           0.114     1.170    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[23]
    SLICE_X86Y84         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.847     1.213    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X86Y84         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1/CLK
                         clock pessimism             -0.264     0.949    
    SLICE_X86Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.132    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.307%)  route 0.114ns (44.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.580     0.916    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X85Y87         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/Q
                         net (fo=1, routed)           0.114     1.171    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[31]
    SLICE_X86Y86         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.848     1.214    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X86Y86         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/CLK
                         clock pessimism             -0.264     0.950    
    SLICE_X86Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.133    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.416%)  route 0.150ns (51.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.660     0.996    design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/Q
                         net (fo=1, routed)           0.150     1.287    design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[26]
    SLICE_X56Y99         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.848     1.214    design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X56Y99         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.070     1.249    design_1_i/aizheun_0/inst/aizheun_struct/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.307%)  route 0.114ns (44.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.578     0.914    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X85Y83         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.114     1.169    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[15]
    SLICE_X86Y82         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.845     1.211    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X86Y82         SRL16E                                       r  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/CLK
                         clock pessimism             -0.264     0.947    
    SLICE_X86Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.130    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/addsub21/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aizheun_0/inst/aizheun_axi_lite_interface/inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.374%)  route 0.215ns (53.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.552     0.888    design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/addsub21/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y93         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/addsub21/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/aizheun_0/inst/aizheun_struct/subsystem2/addsub21/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.215     1.244    design_1_i/aizheun_0/inst/aizheun_axi_lite_interface/inst/axi_rdata_reg[31]_0[12]
    SLICE_X48Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.289 r  design_1_i/aizheun_0/inst/aizheun_axi_lite_interface/inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/aizheun_0/inst/aizheun_axi_lite_interface/inst/slv_wire_array[12]
    SLICE_X48Y94         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_axi_lite_interface/inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4901, routed)        0.824     1.190    design_1_i/aizheun_0/inst/aizheun_axi_lite_interface/inst/clk
    SLICE_X48Y94         FDRE                                         r  design_1_i/aizheun_0/inst/aizheun_axi_lite_interface/inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.091     1.246    design_1_i/aizheun_0/inst/aizheun_axi_lite_interface/inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y45    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y41    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y44    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/mult8/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y23    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/cube_6_delays_2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y32    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/mult8/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y40    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y20    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30    design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y78   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y67   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y67   design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives2/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y110  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y112  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y112  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y112  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y112  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y112  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y112  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y110  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y110  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y110  design_1_i/aizheun_0/inst/aizheun_struct/aizawa_derivatives1/cube_6_delays_2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/CLK



