 
                              Fusion Compiler (TM)

                  Version U-2022.12 for linux64 - Dec 11, 2022
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

fc_shell> gui_start
Load ICV ICCII menu file: /home/tools/synopsys/icvalidator/U-2022.12/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE INFO: Found a usable port: 2446

fc_shell> open_block /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/ALU_votegui_init_design:ALU_votegui/route_opt.design
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'ALU_votegui_init_design:ALU_votegui/route_opt.design' in edit mode
fc_shell> link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/route_opt.design
Design 'ALU_votegui' was successfully linked.
1
fc_shell> 
# Descripcion: Script para ejecutar las tareas finales del chip# Inicializacion de la ejecucion####################################################################################################
# Inicializacion de la ejecucion
####################################################################################################
# Configuracion del directorio de busqueda de scripts
set search_path ". scripts"
. scripts
# Variables y procs que son utilizados en todo el flujo
source "config_tecnologia.tcl"
source "config_herramienta.tcl"
0.1
source "config_design.tcl"
source "procs.tcl"
# Separador de mensajes
set sep [string repeat = 100]
====================================================================================================
# Numero de procesadores, digitos significativos y unidades
set_host_options -max_cores $num_procesadores
1
set_app_options -name shell.common.report_default_significant_digits -value 3 ; # Por defecto 2
shell.common.report_default_significant_digits 3
set_user_units -type power -value 1mW
1
set_user_units -type capacitance -value 1pF
1
# Directorios para archivos de salida
if !{[file exists $dir_reportes]} {file mkdir $dir_reportes}
if !{[file exists $dir_salidas]} {file mkdir $dir_salidas}
if !{[file exists $dir_logs]} {file mkdir $dir_logs}
# Informacion de la ejecucion en el log
puts "INFO: Informacion de la ejecucion"
INFO: Informacion de la ejecucion
puts " - Maquina: [sh hostname]"
 - Maquina: laurenz
puts " - Fecha: [date]"
 - Fecha: Mon Apr 28 13:40:56 2025
puts " - ID proceso: [pid]"
 - ID proceso: 13987
puts " - Directorio: [pwd]"
 - Directorio: /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler
set etapa_anterior "route_opt"
route_opt
set etapa_actual "chip_finish"
chip_finish
puts "\nINFO: Etapa actual: ${etapa_actual}\n"

INFO: Etapa actual: chip_finish

file mkdir ${dir_reportes}/${etapa_actual}
# Directorios para categoria de reportes
set dir_estado "estado"
estado
file mkdir ${dir_reportes}/${etapa_actual}/${dir_estado}
set dir_escenarios "escenarios"
escenarios
file mkdir ${dir_reportes}/${etapa_actual}/${dir_escenarios}
set dir_clocks "clocks"
clocks
file mkdir ${dir_reportes}/${etapa_actual}/${dir_clocks}
set dir_configuraciones "configuraciones"
configuraciones
file mkdir ${dir_reportes}/${etapa_actual}/${dir_configuraciones}
set dir_timing "timing"
timing
file mkdir ${dir_reportes}/${etapa_actual}/${dir_timing}
set dir_potencia "potencia"
potencia
file mkdir ${dir_reportes}/${etapa_actual}/${dir_potencia}
# Informacion de comienzo
set tiempo_comienzo [clock seconds]
1745858456
puts "\nINFO: Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]\n"

INFO: Comienzo: 13:40:56 - 28 Apr 2025

####################################################################################################
# Apertura de la libreria del diseno
####################################################################################################
set_svf ${dir_salidas}/${etapa_actual}.svf
1
#ya esta abierta la lib del design
#open_lib $nombre_design
copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}
{ALU_votegui_init_design:ALU_votegui/chip_finish.design}
current_block ${nombre_design}/${etapa_actual}
{ALU_votegui_init_design:ALU_votegui/chip_finish.design}
link_blockUsing libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/chip_finish.design
Design 'ALU_votegui' was successfully linked.
1
# Escenarios y tipos de celdas
####################################################################################################
# Activa los escenarios elegidos para esta etapa
if {$escenarios_activos_chip_finish != ""} {
    set_scenario_status -active false [get_scenarios -filter active]
    set_scenario_status -active true $escenarios_activos_chip_finish
}
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.
1
# Restricciones de uso de celdas estandar (set_lib_cell_purpose: Dont use, tie cells, arreglos de hold y CTS)
source "set_lib_cell_purpose.tcl"
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P75.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_10.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_12.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_16.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_20.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_3.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
# Carga archivo con restricciones de uso de VT
source "multi_vt_constraints.tcl"
Information: The command 'set_threshold_voltage_group_type' cleared the undo history. (UNDO-016)
# Configuraciones de chip_finish
####################################################################################################
# Deshabilita las optimizaciones de timing basadas en reglas soft durante el ECO routing
# Esto es para evitar un impacto en la convergencia
set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
route.detail.eco_route_use_soft_spacing_for_timing_optimization false
# Habilita el legalizador avanzado
set_app_option -name place.legalize.enable_advanced_legalizer -value trueplace.legalize.enable_advanced_legalizer true
# Chequeos y reportes intermedios
####################################################################################################
redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/app_options_inicio.rpt {report_app_options -non_default *}
Information: option 'dft.scan.connect_clock_gate_test_enables' cannot be set to false by user (DFT-3161)
****************************************
Report : app_option
           -non_default
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:42:10 2025
****************************************
Name                                                            Type       Value             User-value        User-default System-default Scope      Status     Source
--------------------------------------------------------------- ---------- ----------------- ----------------- ------------ -------------- ---------- ---------- ----------------------------
ccd.fmax_optimization_effort                                    enum       high              high              --           low            block      normal     --
ccd.post_route_buffer_removal                                   bool       true              true              --           false          block      normal     --
ccd.timing_effort                                               enum       high              high              --           medium         block      normal     --
clock_opt.flow.enable_clock_power_recovery                      string     none              none              --           auto           block      normal     --
clock_opt.flow.enable_power                                     bool       false             false             --           true           block      normal     --
clock_opt.place.effort                                          enum       high              high              --           medium         block      normal     --
compile.clockgate.physically_aware                              bool       true              true              --           false          block      normal     --
compile.final_place.effort                                      enum       high              high              --           medium         block      normal     --
compile.flow.autoungroup                                        bool       false             false             --           true           block      normal     --
compile.flow.enable_multibit                                    bool       true              true              --           false          block      normal     --
compile.seqmap.enable_register_merging                          bool       false             false             --           true           block      normal     --
compile.seqmap.enable_register_merging_across_bus               bool       false             false             --           true           block      normal     --
compile.seqmap.identify_shift_registers                         bool       false             false             --           true           block      normal     --
cts.common.user_instance_name_prefix                            string     route_opt_cts_    route_opt_cts_    --           --             block      normal     --
design.uniquify_naming_style                                    string     ALU_votegui_%s_%d ALU_votegui_%s_%d --           %s_%d          block      normal     --
extract.enable_coupling_cap                                     bool       true              true              --           false          block      normal     --
gui.graphics_system                                             enum       native            native            native       auto           global     normal     --
multibit.common.ignore_cell_with_sdc                            bool       true              true              --           false          block      normal     --
opt.area.effort                                                 enum       high              high              --           low            block      normal     --
opt.common.user_instance_name_prefix                            string     route_opt_        route_opt_        --           --             block      normal     --
opt.tie_cell.max_fanout                                         integer    50                50                --           999            block      normal     --
place.coarse.continue_on_missing_scandef                        bool       true              true              --           false          block      normal     --
place.coarse.enhanced_low_power_effort                          enum       none              none              --           low            block      normal     --
place.common.use_placement_model                                bool       true              true              --           false          block      normal     --
place.legalize.enable_advanced_legalizer                        bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.IvjkVB:9
place_opt.final_place.effort                                    enum       high              high              --           medium         block      normal     --
place_opt.flow.enable_multibit_banking                          bool       true              true              --           false          block      normal     --
place_opt.flow.enable_multibit_debanking                        bool       true              true              --           false          block      normal     --
place_opt.flow.enable_power                                     bool       false             false             --           true           block      normal     --
place_opt.place.congestion_effort                               enum       high              high              --           medium         block      normal     --
plan.pgroute.honor_signal_route_drc                             bool       true              true              --           false          block      normal     --
plan.pgroute.honor_std_cell_drc                                 bool       true              true              --           false          block      normal     --
power.enable_activity_persistency                               enum       on                on                --           lazy           block      normal     --
power.power_annotation_persistency                              bool       true              true              --           false          block      normal     --
power.report_user_power_groups                                  enum       inclusive         inclusive         --           exclusive      block      normal     --
route.common.concurrent_redundant_via_mode                      enum       reserve_space     reserve_space     --           off            block      normal     --
route.common.eco_route_concurrent_redundant_via_mode            enum       reserve_space     reserve_space     --           off            block      normal     --
route.common.reshield_modified_nets                             enum       reshield          reshield          --           off            block      normal     --
route.common.via_array_mode                                     enum       swap              swap              --           all            block      normal     --
route.detail.eco_max_number_of_iterations                       integer    10                10                --           -1             block      normal     --
route.detail.eco_route_use_soft_spacing_for_timing_optimization bool       false             false             --           true           block      normal     /tmp/fc_shell-be-2.IvjkVB:6
route.detail.insert_redundant_vias_layer_order_low_to_high      bool       true              true              --           false          block      normal     --
route.detail.timing_driven                                      bool       true              true              --           false          block      normal     --
route.global.timing_driven                                      bool       true              true              --           false          block      normal     --
route.track.crosstalk_driven                                    bool       true              true              --           false          block      normal     --
route.track.timing_driven                                       bool       true              true              --           false          block      normal     --
route_opt.flow.enable_ccd                                       bool       true              true              --           false          block      normal     --
route_opt.flow.enable_clock_power_recovery                      string     none              none              --           auto           block      normal     --
shell.common.report_default_significant_digits                  integer    3                 3                 3            2              global     normal     /tmp/fc_shell-be-2.UCxdKY:19
time.case_analysis_propagate_through_icg                        bool       true              true              --           false          block      normal     --
time.delay_calc_waveform_analysis_mode                          enum       full_design       full_design       --           disabled       block      normal     --
time.enable_ccs_rcv_cap                                         bool       true              true              --           false          block      normal     --
time.enable_clock_to_data_analysis                              bool       true              true              --           false          block      normal     --
time.remove_clock_reconvergence_pessimism                       bool       true              true              --           false          block      normal     --
time.si_enable_analysis                                         bool       true              true              --           false          block      normal     --
--------------------------------------------------------------- ---------- ----------------- ----------------- ------------ -------------- ---------- ---------- ----------------------------

There are additional internal differences with no available TBC source.
1
# Reportes de QoR y timing
if {$reportar_qor_intermedio} {
   redirect -file ${dir_reportes}/${etapa_actual}/${dir_estado}/reporte_qor_inicio.rpt {report_qor -scenarios [all_scenarios] -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
   redirect -append -file ${dir_reportes}/${etapa_actual}/${dir_estado}/reporte_qor_inicio.rpt {report_qor -summary -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
   redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_timing}/timing_global_inicio.rpt {report_global_timing -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
}
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:42:12 2025
****************************************

No setup violations found.


No hold violations found.


1
# Insercion de celdas de relleno
####################################################################################################
# Remueve los keepout margins de las celdas
remove_keepout_margins [get_keepout_margins -quiet]139
# Celdas de relleno de metal (celdas decap)
if {$dcap_cells != ""} {
    puts "\nINFO: Insertando celdas de relleno de metal\n"
    # Se recomienda armar la lista de celdas mas grandes a mas pequenas
    create_stdcell_filler -lib_cell [sort_collection -descending [get_lib_cells $dcap_cells] area]
    connect_pg_net

    remove_stdcell_fillers_with_violation
}
INFO: Insertando celdas de relleno de metal

Information: The command 'create_stdcell_fillers' cleared the undo history. (UNDO-016)
* Disjointed site row process : FALSE
2D rule auto detection will enable the following rules:
spacing_rule
vt_min_width
od_length
pg_drc
CHF: Using 2D Engine...
INFO: DEFAULT_VA -> 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CHF:: Start 2D filler insertion...
Warning: VT leakage order not defined. Command continue without considering VT leakage order. (CHF-080)
2D rule auto detection will enable the following rules:
spacing_rule
vt_min_width
od_length
pg_drc
Information:: Enabling spacing_rule check for 2D rule query
Information:: Enabling VT min width check for 2D rule query
Information:: Enabling OD length/jog check for 2D rule query
Warning: Unknown 2D filler rule pg_drc, will be ignored. (LGL-218)
Information: Setting bounds and VA for block 'ALU_votegui'...
Information: Setting up voltage area 'DEFAULT_VA'.
Information: checking lib cells power/ground pins
Information: Lib cells of site unit have their ground pins at bottom 

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {1.184 1.2} {48.84 48.6}.
Information: Init siteMap unit with 644 sites x 79 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Information: Initializing CTS constraints...
Information: nwell layer number 3
Constructing VT legality info...
Constructing implant ignored layer info...
Information: The ignored implant layer for vt_min_width (place.legalize.vt_min_width_ignored_implant_layers) is not specified, skipped.
Warning: Filler cell 'SAEDRVT14_DCAP_PV1ECO_6' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_ECO_12' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_ECO_15' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_ECO_18' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_ECO_6' has no VT implant layer shapes. (LGL-151)
Note - message 'LGL-151' limit (5) exceeded. Remainder will be suppressed.
Information: reference lib cells do not contain VT jogs
Information: Layer HVTIMP has minArea -0.001 minWidth 0.85 minSpace 0.85
Information: Layer HVTIMP has no fillers available.
Information: Layer LVTIMP has minArea -0.001 minWidth 0.85 minSpace 0.85
Information: Layer LVTIMP has no fillers available.
Information: Design scale factor is 1000
Constructing OD legality info...
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Information: Is non-uniform diffusion Y offsets enabled: no
OD height 0 (0 um) has filler size of 1 
OD height 100 (0.1 um) has filler size of 4 5 6 7 8 9 10 11 14 17 18 20 34 68 
OD height 150 (0.15 um) has filler size of 9 
OD height 200 (0.2 um) has filler size of 4 5 7 8 9 10 11 14 17 18 20 21 34 66 
OD height 300 (0.3 um) has filler size of 4 5 9 
Warning: Found new diffusion P/N height pair {200 200} ({0.2 um 0.2 um}), from the right of STDCELL ref (SAEDRVT14_AOI22_1P5) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {100 100} ({0.1 um 0.1 um}), from the right of STDCELL ref (SAEDRVT14_NR3B_0P75) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {150 200} ({0.15 um 0.2 um}), from the left of STDCELL ref (SAEDRVT14_OR2B_PSECO_8) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {100 150} ({0.1 um 0.15 um}), from the left of STDCELL ref (SAEDRVT14_NR2_ISO_1) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {150 300} ({0.15 um 0.3 um}), from the right of STDCELL ref (SAEDRVT14_LVLUBUF_IY2V1_12) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Information: Collecting the diffusion height info for each lib cell in NDM...
... 1-fin OD height extracted at {1.702 1.2} from layout of lib cell (SAEDRVT14_TAPPN): 50 (0.05 um)
Information: If the 1-fin OD height shown above does not reflect the real 1-fin OD height, please specify the following app option to manually overwrite the 1-fin height: place.legalize.set_one_fin_height
Information: 1-fin OD inner edge y offset at {1.702 1.2} from layout of lib cell (SAEDRVT14_TAPPN): 300 (0.3 um)
Information: Found 0 uniform 1-fin non-filler lib cell
Information: Found 725 uniform n-fin (n > 1) non-filler lib cells including { SAEDRVT14_INV_S_0P5 SAEDRVT14_BUF_S_4 SAEDRVT14_AN2_0P5 SAEDRVT14_INV_S_1P5 SAEDSLVT14_BUF_S_8 SAEDRVT14_FDPQ_V2ECO_1 ... }
Information: Remaining 3308 non-uniform fin non-filler lib cells including { SAEDHVT14_AN2_1 SAEDSLVT14_FSDPRBQ_V2_0P5 SAEDHVT14_FSDPQ_V2LP_1 SAEDRVT14_NR2_MM_0P5 SAEDHVT14_AO221_0P5 SAEDHVT14_AO22_0P5 ... }
Information: The number of lib cells printed above, is limited by app option (place.legalize.set_lib_cell_message_limit): 5
Information: The smallest filler size with OD is 4 site wide
Warning: Smallest size of filler cells present in the library is 4.00, which is larger than the smallest site width. (LGL-077)
Information: 1x fillers all no-fin: yes
Information: Current mode is in filler insertion
Information: No 1-fin filler is found, so rule {thin_od_length} will be automatically ignored during filler insertion.
Information: All fillers don't have fins.
Information: Is mixed-row flow: no
Information: There exists no lib cell with difussion extension.
Layer DIFF has minWidth 44 (0.044 um) tJog 0 (0 um) lJog 0 (0 um) uJog 0 (0 um) constraints
Layer DIFF has maxWidth 0 (0 um) tJog 0 (0 um) lJog 0 (0 um) uJog 0 (0 um) max length constraints w/ continuous spacing -1 (-0.001 um) & parLen -1 (-0.001 um)
Information: Max min OD TLU jog length = 44 (0.044 um), max queryExt range = 2 sites
Information: Using VT Map as tile map for gap check
use SAEDRVT14_DCAP_V4_64
use SAEDHVT14_DCAP_V4_64
use SAEDLVT14_DCAP_V4_64
use SAEDSLVT14_DCAP_V4_64
use SAEDRVT14_DCAP_V4_32
use SAEDHVT14_DCAP_V4_32
use SAEDLVT14_DCAP_V4_32
use SAEDSLVT14_DCAP_V4_32
use SAEDRVT14_DCAP_PV1ECO_18
use SAEDHVT14_DCAP_PV1ECO_18
use SAEDLVT14_DCAP_PV1ECO_18
use SAEDSLVT14_DCAP_PV1ECO_18
use SAEDRVT14_DCAP_ECO_18
use SAEDHVT14_DCAP_ECO_18
use SAEDLVT14_DCAP_ECO_18
use SAEDSLVT14_DCAP_ECO_18
use SAEDRVT14_DCAP_V4_16
use SAEDHVT14_DCAP_V4_16
use SAEDLVT14_DCAP_V4_16
use SAEDSLVT14_DCAP_V4_16
use SAEDRVT14_DCAP_ECO_15
use SAEDRVT14_DCAP_PV1ECO_15
use SAEDHVT14_DCAP_ECO_15
use SAEDHVT14_DCAP_PV1ECO_15
use SAEDLVT14_DCAP_ECO_15
use SAEDLVT14_DCAP_PV1ECO_15
use SAEDSLVT14_DCAP_ECO_15
use SAEDSLVT14_DCAP_PV1ECO_15
use SAEDRVT14_DCAP_ECO_12
use SAEDRVT14_DCAP_PV1ECO_12
use SAEDHVT14_DCAP_ECO_12
use SAEDHVT14_DCAP_PV1ECO_12
use SAEDLVT14_DCAP_ECO_12
use SAEDLVT14_DCAP_PV1ECO_12
use SAEDSLVT14_DCAP_ECO_12
use SAEDSLVT14_DCAP_PV1ECO_12
use SAEDRVT14_DCAP_ECO_9
use SAEDRVT14_DCAP_PV1ECO_9
use SAEDHVT14_DCAP_ECO_9
use SAEDHVT14_DCAP_PV1ECO_9
use SAEDLVT14_DCAP_ECO_9
use SAEDLVT14_DCAP_PV1ECO_9
use SAEDSLVT14_DCAP_ECO_9
use SAEDSLVT14_DCAP_PV1ECO_9
use SAEDRVT14_DCAP_V4_8
use SAEDHVT14_DCAP_V4_8
use SAEDLVT14_DCAP_V4_8
use SAEDSLVT14_DCAP_V4_8
use SAEDRVT14_DCAP_PV1ECO_6
use SAEDHVT14_DCAP_PV1ECO_6
use SAEDLVT14_DCAP_PV1ECO_6
use SAEDSLVT14_DCAP_PV1ECO_6
use SAEDRVT14_DCAP_ECO_6
use SAEDRVT14_DCAP_PV3_3
use SAEDHVT14_DCAP_ECO_6
use SAEDHVT14_DCAP_PV3_3
use SAEDLVT14_DCAP_ECO_6
use SAEDLVT14_DCAP_PV3_3
use SAEDSLVT14_DCAP_ECO_6
use SAEDSLVT14_DCAP_PV3_3
use SAEDRVT14_DCAP_V4_5
use SAEDHVT14_DCAP_V4_5
use SAEDLVT14_DCAP_V4_5
use SAEDSLVT14_DCAP_V4_5

Information: Using VT Map as tile map for gap check
smallest filler larger than smallest gap. -continue_on_error auto turn on...
Fill single height gaps with site def:unit...
INFO::continue on errror
INFO:: Use fillers in order(1000): SAEDRVT14_DCAP_V4_64(68 x 1), SAEDHVT14_DCAP_V4_64(68 x 1), SAEDLVT14_DCAP_V4_64(68 x 1), SAEDSLVT14_DCAP_V4_64(68 x 1), SAEDRVT14_DCAP_V4_32(34 x 1), SAEDHVT14_DCAP_V4_32(34 x 1), SAEDLVT14_DCAP_V4_32(34 x 1), SAEDSLVT14_DCAP_V4_32(34 x 1), SAEDRVT14_DCAP_PV1ECO_18(21 x 1), SAEDHVT14_DCAP_PV1ECO_18(21 x 1), SAEDLVT14_DCAP_PV1ECO_18(21 x 1), SAEDSLVT14_DCAP_PV1ECO_18(21 x 1), SAEDRVT14_DCAP_ECO_18(20 x 1), SAEDHVT14_DCAP_ECO_18(20 x 1), SAEDLVT14_DCAP_ECO_18(20 x 1), SAEDSLVT14_DCAP_ECO_18(20 x 1), SAEDRVT14_DCAP_V4_16(18 x 1), SAEDHVT14_DCAP_V4_16(18 x 1), SAEDLVT14_DCAP_V4_16(18 x 1), SAEDSLVT14_DCAP_V4_16(18 x 1), SAEDRVT14_DCAP_ECO_15(17 x 1), SAEDRVT14_DCAP_PV1ECO_15(17 x 1), SAEDHVT14_DCAP_ECO_15(17 x 1), SAEDHVT14_DCAP_PV1ECO_15(17 x 1), SAEDLVT14_DCAP_ECO_15(17 x 1), SAEDLVT14_DCAP_PV1ECO_15(17 x 1), SAEDSLVT14_DCAP_ECO_15(17 x 1), SAEDSLVT14_DCAP_PV1ECO_15(17 x 1), SAEDRVT14_DCAP_ECO_12(14 x 1), SAEDRVT14_DCAP_PV1ECO_12(14 x 1), SAEDHVT14_DCAP_ECO_12(14 x 1), SAEDHVT14_DCAP_PV1ECO_12(14 x 1), SAEDLVT14_DCAP_ECO_12(14 x 1), SAEDLVT14_DCAP_PV1ECO_12(14 x 1), SAEDSLVT14_DCAP_ECO_12(14 x 1), SAEDSLVT14_DCAP_PV1ECO_12(14 x 1), SAEDRVT14_DCAP_ECO_9(11 x 1), SAEDRVT14_DCAP_PV1ECO_9(11 x 1), SAEDHVT14_DCAP_ECO_9(11 x 1), SAEDHVT14_DCAP_PV1ECO_9(11 x 1), SAEDLVT14_DCAP_ECO_9(11 x 1), SAEDLVT14_DCAP_PV1ECO_9(11 x 1), SAEDSLVT14_DCAP_ECO_9(11 x 1), SAEDSLVT14_DCAP_PV1ECO_9(11 x 1), SAEDRVT14_DCAP_V4_8(10 x 1), SAEDHVT14_DCAP_V4_8(10 x 1), SAEDLVT14_DCAP_V4_8(10 x 1), SAEDSLVT14_DCAP_V4_8(10 x 1), SAEDRVT14_DCAP_PV1ECO_6(9 x 1), SAEDHVT14_DCAP_PV1ECO_6(9 x 1), SAEDLVT14_DCAP_PV1ECO_6(9 x 1), SAEDSLVT14_DCAP_PV1ECO_6(9 x 1), SAEDRVT14_DCAP_ECO_6(8 x 1), SAEDRVT14_DCAP_PV3_3(8 x 1), SAEDHVT14_DCAP_ECO_6(8 x 1), SAEDHVT14_DCAP_PV3_3(8 x 1), SAEDLVT14_DCAP_ECO_6(8 x 1), SAEDLVT14_DCAP_PV3_3(8 x 1), SAEDSLVT14_DCAP_ECO_6(8 x 1), SAEDSLVT14_DCAP_PV3_3(8 x 1), SAEDRVT14_DCAP_V4_5(7 x 1), SAEDHVT14_DCAP_V4_5(7 x 1), SAEDLVT14_DCAP_V4_5(7 x 1), SAEDSLVT14_DCAP_V4_5(7 x 1), 

Filled 39 of 394 gaps...
Filled 78 of 394 gaps...
Filled 117 of 394 gaps...
Filled 156 of 394 gaps...
Filled 195 of 394 gaps...
Filled 234 of 394 gaps...
Filled 273 of 394 gaps...
Filled 312 of 394 gaps...
Filled 351 of 394 gaps...
Filled 390 of 394 gaps...
INFO: Filler insertion pass 1 out of 2 completed.
Information: Using VT Map as tile map for gap check
smallest filler larger than smallest gap. -continue_on_error auto turn on...
Fill single height gaps with site def:unit...
INFO::continue on errror
INFO:: Use fillers in order(1000): SAEDRVT14_DCAP_V4_64(68 x 1), SAEDHVT14_DCAP_V4_64(68 x 1), SAEDLVT14_DCAP_V4_64(68 x 1), SAEDSLVT14_DCAP_V4_64(68 x 1), SAEDRVT14_DCAP_V4_32(34 x 1), SAEDHVT14_DCAP_V4_32(34 x 1), SAEDLVT14_DCAP_V4_32(34 x 1), SAEDSLVT14_DCAP_V4_32(34 x 1), SAEDRVT14_DCAP_PV1ECO_18(21 x 1), SAEDHVT14_DCAP_PV1ECO_18(21 x 1), SAEDLVT14_DCAP_PV1ECO_18(21 x 1), SAEDSLVT14_DCAP_PV1ECO_18(21 x 1), SAEDRVT14_DCAP_ECO_18(20 x 1), SAEDHVT14_DCAP_ECO_18(20 x 1), SAEDLVT14_DCAP_ECO_18(20 x 1), SAEDSLVT14_DCAP_ECO_18(20 x 1), SAEDRVT14_DCAP_V4_16(18 x 1), SAEDHVT14_DCAP_V4_16(18 x 1), SAEDLVT14_DCAP_V4_16(18 x 1), SAEDSLVT14_DCAP_V4_16(18 x 1), SAEDRVT14_DCAP_ECO_15(17 x 1), SAEDRVT14_DCAP_PV1ECO_15(17 x 1), SAEDHVT14_DCAP_ECO_15(17 x 1), SAEDHVT14_DCAP_PV1ECO_15(17 x 1), SAEDLVT14_DCAP_ECO_15(17 x 1), SAEDLVT14_DCAP_PV1ECO_15(17 x 1), SAEDSLVT14_DCAP_ECO_15(17 x 1), SAEDSLVT14_DCAP_PV1ECO_15(17 x 1), SAEDRVT14_DCAP_ECO_12(14 x 1), SAEDRVT14_DCAP_PV1ECO_12(14 x 1), SAEDHVT14_DCAP_ECO_12(14 x 1), SAEDHVT14_DCAP_PV1ECO_12(14 x 1), SAEDLVT14_DCAP_ECO_12(14 x 1), SAEDLVT14_DCAP_PV1ECO_12(14 x 1), SAEDSLVT14_DCAP_ECO_12(14 x 1), SAEDSLVT14_DCAP_PV1ECO_12(14 x 1), SAEDRVT14_DCAP_ECO_9(11 x 1), SAEDRVT14_DCAP_PV1ECO_9(11 x 1), SAEDHVT14_DCAP_ECO_9(11 x 1), SAEDHVT14_DCAP_PV1ECO_9(11 x 1), SAEDLVT14_DCAP_ECO_9(11 x 1), SAEDLVT14_DCAP_PV1ECO_9(11 x 1), SAEDSLVT14_DCAP_ECO_9(11 x 1), SAEDSLVT14_DCAP_PV1ECO_9(11 x 1), SAEDRVT14_DCAP_V4_8(10 x 1), SAEDHVT14_DCAP_V4_8(10 x 1), SAEDLVT14_DCAP_V4_8(10 x 1), SAEDSLVT14_DCAP_V4_8(10 x 1), SAEDRVT14_DCAP_PV1ECO_6(9 x 1), SAEDHVT14_DCAP_PV1ECO_6(9 x 1), SAEDLVT14_DCAP_PV1ECO_6(9 x 1), SAEDSLVT14_DCAP_PV1ECO_6(9 x 1), SAEDRVT14_DCAP_ECO_6(8 x 1), SAEDRVT14_DCAP_PV3_3(8 x 1), SAEDHVT14_DCAP_ECO_6(8 x 1), SAEDHVT14_DCAP_PV3_3(8 x 1), SAEDLVT14_DCAP_ECO_6(8 x 1), SAEDLVT14_DCAP_PV3_3(8 x 1), SAEDSLVT14_DCAP_ECO_6(8 x 1), SAEDSLVT14_DCAP_PV3_3(8 x 1), SAEDRVT14_DCAP_V4_5(7 x 1), SAEDHVT14_DCAP_V4_5(7 x 1), SAEDLVT14_DCAP_V4_5(7 x 1), SAEDSLVT14_DCAP_V4_5(7 x 1), 

Filled 24 of 244 gaps...
Filled 48 of 244 gaps...
Filled 72 of 244 gaps...
Filled 96 of 244 gaps...
Filled 120 of 244 gaps...
Filled 144 of 244 gaps...
Filled 168 of 244 gaps...
Filled 192 of 244 gaps...
Filled 216 of 244 gaps...
Filled 240 of 244 gaps...
INFO: Filler insertion pass 2 out of 2 completed.
insertFillers.... 0.07u+0.00s=0.07 (0.08 elapsed)
... 503 of regular filler SAEDRVT14_DCAP_V4_64 inserted
... 97 of regular filler SAEDRVT14_DCAP_V4_32 inserted
... 142 of regular filler SAEDRVT14_DCAP_PV1ECO_18 inserted
... 9 of regular filler SAEDRVT14_DCAP_ECO_18 inserted
... 20 of regular filler SAEDRVT14_DCAP_V4_16 inserted
... 3 of regular filler SAEDRVT14_DCAP_ECO_15 inserted
... 25 of regular filler SAEDRVT14_DCAP_ECO_12 inserted
... 98 of regular filler SAEDRVT14_DCAP_ECO_9 inserted
... 13 of regular filler SAEDRVT14_DCAP_V4_8 inserted
... 10 of regular filler SAEDRVT14_DCAP_PV1ECO_6 inserted
... 33 of regular filler SAEDRVT14_DCAP_ECO_6 inserted
... 17 of regular filler SAEDRVT14_DCAP_V4_5 inserted
CHF: total 43106 of 43663 sites filled
Information: Total 970 filler cells inserted successfully into ALU_votegui/chip_finish. (CHF-100)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:42:48 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 910/2032
Ground net VSS                909/1879
--------------------------------------------------------------------------------
Information: connections of 2092 power/ground pin(s) are created or changed.
Information: The command 'remove_stdcell_fillers_with_violation' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.56 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.56 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
1 masters (1 pins) have donut holes
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        false               
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   44  Alloctr   45  Proc 8249 

Begin Filler DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Partition 9, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 3, Fillers with Violations = 2
Partition 8, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 1, Fillers with Violations = 41
Partition 2, Fillers with Violations = 24
Partition 4, Fillers with Violations = 22
Partition 5, Fillers with Violations = 3
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End Removing Filler Cells] Stage (MB): Used   46  Alloctr   47  Proc  631 
[End Removing Filler Cells] Total (MB): Used   91  Alloctr   92  Proc 8880 
Updating the database ...
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x18870y1800 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x18870y2400 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x18870y3600 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x45732y4800 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x44178y7200 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x47212y7200 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x1924y8400 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x3478y8400 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x5032y9600 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x19166y9600 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x37148y9600 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x41144y9600 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x18870y10200 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_V4_64!x31376y10200 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x45658y10200 due to Edge-line via spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x19166y10800 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x37148y10800 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_V4_64!x14652y11400 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x3478y12000 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x6586y12000 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x9546y12000 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x37148y12000 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x6586y12600 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x47212y12600 due to Edge-line via spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x1924y13200 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x10582y13200 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x46990y13200 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_6!x7918y13800 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x1924y14400 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x5032y14400 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_6!x7178y14400 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x12432y14400 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_6!x12136y15000 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x1924y15600 due to Edge-line via spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x3478y15600 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x5032y15600 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x37222y16200 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x47212y16200 due to Edge-line via spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x1924y16800 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x6364y16800 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x9842y16800 due to Edge-line via spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x18722y16800 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x3478y17400 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x37000y17400 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_6!x8214y18000 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x6660y18000 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_15!x9102y18600 due to Short violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x10878y18600 due to Diff net spacing violation
Delete xofiller!SAEDRVT14_DCAP_PV1ECO_18!x36926y18600 due to Same net spacing violation
Delete xofiller!SAEDRVT14_DCAP_ECO_9!x45658y18600 due to Short violation
Reporting for the first 50 deleted cells
Deleted 92 cell instances
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: 159 out of 164 LGL-151 messages were not printed due to limit 5  (MSG-3913)
# Celdas de relleno (no metal)
if {$fill_cells != ""} {
    puts "\nINFO: Insertando celdas de relleno (no metal)\n"
    # Se recomienda armar la lista de celdas mas grandes a mas pequenas
    create_stdcell_filler -lib_cell [sort_collection -descending [get_lib_cells $fill_cells] area]
    connect_pg_net
}

INFO: Insertando celdas de relleno (no metal)

* Disjointed site row process : FALSE
2D rule auto detection will enable the following rules:
spacing_rule
vt_min_width
od_length
pg_drc
CHF: Using 2D Engine...
INFO: DEFAULT_VA -> 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CHF:: Start 2D filler insertion...
Warning: VT leakage order not defined. Command continue without considering VT leakage order. (CHF-080)
2D rule auto detection will enable the following rules:
spacing_rule
vt_min_width
od_length
pg_drc
Information:: Enabling spacing_rule check for 2D rule query
Information:: Enabling VT min width check for 2D rule query
Information:: Enabling OD length/jog check for 2D rule query
Warning: Unknown 2D filler rule pg_drc, will be ignored. (LGL-218)
Information: Setting bounds and VA for block 'ALU_votegui'...
Information: Setting up voltage area 'DEFAULT_VA'.
Information: checking lib cells power/ground pins
Information: Lib cells of site unit have their ground pins at bottom 

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {1.184 1.2} {48.84 48.6}.
Information: Init siteMap unit with 644 sites x 79 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Information: Initializing CTS constraints...
Information: nwell layer number 3
Constructing VT legality info...
Constructing implant ignored layer info...
Information: The ignored implant layer for vt_min_width (place.legalize.vt_min_width_ignored_implant_layers) is not specified, skipped.
Warning: Filler cell 'SAEDRVT14_DCAP_V4_8' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_V4_32' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_V4_64' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_PV1ECO_6' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_PV1ECO_18' has no VT implant layer shapes. (LGL-151)
Information: reference lib cells do not contain VT jogs
Information: Layer HVTIMP has minArea -0.001 minWidth 0.85 minSpace 0.85
Information: Layer HVTIMP has no fillers available.
Information: Layer LVTIMP has minArea -0.001 minWidth 0.85 minSpace 0.85
Information: Layer LVTIMP has no fillers available.
Information: Design scale factor is 1000
Constructing OD legality info...
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Information: Is non-uniform diffusion Y offsets enabled: no
OD height 0 (0 um) has filler size of 1 
OD height 100 (0.1 um) has filler size of 4 5 6 7 8 9 10 11 14 17 18 20 34 68 
OD height 150 (0.15 um) has filler size of 9 
OD height 200 (0.2 um) has filler size of 4 5 7 8 9 10 11 14 17 18 20 21 34 66 
OD height 300 (0.3 um) has filler size of 4 5 9 
Warning: Found new diffusion P/N height pair {200 200} ({0.2 um 0.2 um}), from the right of STDCELL ref (SAEDRVT14_AOI22_1P5) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {100 100} ({0.1 um 0.1 um}), from the right of STDCELL ref (SAEDRVT14_NR3B_0P75) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {150 200} ({0.15 um 0.2 um}), from the left of STDCELL ref (SAEDRVT14_OR2B_PSECO_8) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {100 150} ({0.1 um 0.15 um}), from the left of STDCELL ref (SAEDRVT14_NR2_ISO_1) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {150 300} ({0.15 um 0.3 um}), from the right of STDCELL ref (SAEDRVT14_LVLUBUF_IY2V1_12) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Information: Collecting the diffusion height info for each lib cell in NDM...
... 1-fin OD height extracted at {1.702 1.2} from layout of lib cell (SAEDRVT14_TAPPN): 50 (0.05 um)
Information: If the 1-fin OD height shown above does not reflect the real 1-fin OD height, please specify the following app option to manually overwrite the 1-fin height: place.legalize.set_one_fin_height
Information: 1-fin OD inner edge y offset at {1.702 1.2} from layout of lib cell (SAEDRVT14_TAPPN): 300 (0.3 um)
Information: Found 0 uniform 1-fin non-filler lib cell
Information: Found 725 uniform n-fin (n > 1) non-filler lib cells including { SAEDRVT14_INV_S_0P5 SAEDRVT14_BUF_S_4 SAEDRVT14_AN2_0P5 SAEDRVT14_INV_S_1P5 SAEDSLVT14_BUF_S_8 SAEDRVT14_FDPQ_V2ECO_1 ... }
Information: Remaining 3308 non-uniform fin non-filler lib cells including { SAEDHVT14_AN2_1 SAEDSLVT14_FSDPRBQ_V2_0P5 SAEDHVT14_FSDPQ_V2LP_1 SAEDRVT14_NR2_MM_0P5 SAEDHVT14_AO221_0P5 SAEDHVT14_AO22_0P5 ... }
Information: The number of lib cells printed above, is limited by app option (place.legalize.set_lib_cell_message_limit): 5
Information: The smallest filler size with OD is 4 site wide
Warning: Smallest size of filler cells present in the library is 4.00, which is larger than the smallest site width. (LGL-077)
Information: 1x fillers all no-fin: yes
Information: Current mode is in filler insertion
Information: No 1-fin filler is found, so rule {thin_od_length} will be automatically ignored during filler insertion.
Information: All fillers don't have fins.
Information: Is mixed-row flow: no
Information: There exists no lib cell with difussion extension.
Layer DIFF has minWidth 44 (0.044 um) tJog 0 (0 um) lJog 0 (0 um) uJog 0 (0 um) constraints
Layer DIFF has maxWidth 0 (0 um) tJog 0 (0 um) lJog 0 (0 um) uJog 0 (0 um) max length constraints w/ continuous spacing -1 (-0.001 um) & parLen -1 (-0.001 um)
Information: Max min OD TLU jog length = 44 (0.044 um), max queryExt range = 2 sites
Information: Using VT Map as tile map for gap check
use SAEDRVT14_FILL64
use SAEDHVT14_FILL64
use SAEDLVT14_FILL64
use SAEDSLVT14_FILL64
use SAEDRVT14_FILL32
use SAEDHVT14_FILL32
use SAEDLVT14_FILL32
use SAEDSLVT14_FILL32
use SAEDRVT14_FILL_ECO_18
use SAEDHVT14_FILL_ECO_18
use SAEDLVT14_FILL_ECO_18
use SAEDSLVT14_FILL_ECO_18
use SAEDRVT14_FILL16
use SAEDHVT14_FILL16
use SAEDLVT14_FILL16
use SAEDSLVT14_FILL16
use SAEDRVT14_FILL_ECO_15
use SAEDHVT14_FILL_ECO_15
use SAEDLVT14_FILL_ECO_15
use SAEDSLVT14_FILL_ECO_15
use SAEDRVT14_FILL_ECO_12
use SAEDHVT14_FILL_ECO_12
use SAEDLVT14_FILL_ECO_12
use SAEDSLVT14_FILL_ECO_12
use SAEDRVT14_FILL_ECO_9
use SAEDHVT14_FILL_ECO_9
use SAEDLVT14_FILL_ECO_9
use SAEDSLVT14_FILL_ECO_9
use SAEDRVT14_FILL_NNWSPACERY2_7
use SAEDRVT14_FILL_SPACER_7
use SAEDHVT14_FILL_NNWSPACERY2_7
use SAEDHVT14_FILL_SPACER_7
use SAEDLVT14_FILL_NNWSPACERY2_7
use SAEDLVT14_FILL_SPACER_7
use SAEDSLVT14_FILL_NNWSPACERY2_7
use SAEDSLVT14_FILL_SPACER_7
use SAEDRVT14_FILL5
use SAEDRVT14_FILL_ECO_6
use SAEDHVT14_FILL5
use SAEDHVT14_FILL_ECO_6
use SAEDLVT14_FILL5
use SAEDLVT14_FILL_ECO_6
use SAEDSLVT14_FILL5
use SAEDSLVT14_FILL_ECO_6
use SAEDRVT14_FILL4
use SAEDHVT14_FILL4
use SAEDLVT14_FILL4
use SAEDSLVT14_FILL4
use SAEDRVT14_FILL3
use SAEDRVT14_FILL_ECO_3
use SAEDRVT14_FILL_NNWIV1Y2_3
use SAEDRVT14_FILL_NNWIY2_3
use SAEDRVT14_FILL_NNWVDDBRKY2_3
use SAEDRVT14_FILLP3
use SAEDRVT14_FILL_Y2_3
use SAEDHVT14_FILL3
use SAEDHVT14_FILL_ECO_3
use SAEDHVT14_FILL_NNWIV1Y2_3
use SAEDHVT14_FILL_NNWIY2_3
use SAEDHVT14_FILL_NNWVDDBRKY2_3
use SAEDHVT14_FILLP3
use SAEDHVT14_FILL_Y2_3
use SAEDLVT14_FILL3
use SAEDLVT14_FILL_ECO_3
use SAEDLVT14_FILL_NNWIV1Y2_3
use SAEDLVT14_FILL_NNWIY2_3
use SAEDLVT14_FILL_NNWVDDBRKY2_3
use SAEDLVT14_FILLP3
use SAEDLVT14_FILL_Y2_3
use SAEDSLVT14_FILL3
use SAEDSLVT14_FILL_ECO_3
use SAEDSLVT14_FILL_NNWIV1Y2_3
use SAEDSLVT14_FILL_NNWIY2_3
use SAEDSLVT14_FILL_NNWVDDBRKY2_3
use SAEDSLVT14_FILLP3
use SAEDSLVT14_FILL_Y2_3
use SAEDRVT14_FILL2
use SAEDRVT14_FILL_ECO_2
use SAEDRVT14_FILL_NNWIV1Y2_2
use SAEDRVT14_FILL_NNWIY2_2
use SAEDRVT14_FILLP2
use SAEDHVT14_FILL2
use SAEDHVT14_FILL_ECO_2
use SAEDHVT14_FILL_NNWIV1Y2_2
use SAEDHVT14_FILL_NNWIY2_2
use SAEDHVT14_FILLP2
use SAEDLVT14_FILL2
use SAEDLVT14_FILL_ECO_2
use SAEDLVT14_FILL_NNWIV1Y2_2
use SAEDLVT14_FILL_NNWIY2_2
use SAEDLVT14_FILLP2
use SAEDSLVT14_FILL2
use SAEDSLVT14_FILL_ECO_2
use SAEDSLVT14_FILL_NNWIV1Y2_2
use SAEDSLVT14_FILL_NNWIY2_2
use SAEDSLVT14_FILLP2
use SAEDRVT14_FILL_ECO_1
use SAEDHVT14_FILL_ECO_1
use SAEDLVT14_FILL_ECO_1
use SAEDSLVT14_FILL_ECO_1

Information: Using VT Map as tile map for gap check
Fill single height gaps with site def:unit...
INFO:: Use fillers in order(1000): SAEDRVT14_FILL64(66 x 1), SAEDHVT14_FILL64(66 x 1), SAEDLVT14_FILL64(66 x 1), SAEDSLVT14_FILL64(66 x 1), SAEDRVT14_FILL32(34 x 1), SAEDHVT14_FILL32(34 x 1), SAEDLVT14_FILL32(34 x 1), SAEDSLVT14_FILL32(34 x 1), SAEDRVT14_FILL_ECO_18(20 x 1), SAEDHVT14_FILL_ECO_18(20 x 1), SAEDLVT14_FILL_ECO_18(20 x 1), SAEDSLVT14_FILL_ECO_18(20 x 1), SAEDRVT14_FILL16(18 x 1), SAEDHVT14_FILL16(18 x 1), SAEDLVT14_FILL16(18 x 1), SAEDSLVT14_FILL16(18 x 1), SAEDRVT14_FILL_ECO_15(17 x 1), SAEDHVT14_FILL_ECO_15(17 x 1), SAEDLVT14_FILL_ECO_15(17 x 1), SAEDSLVT14_FILL_ECO_15(17 x 1), SAEDRVT14_FILL_ECO_12(14 x 1), SAEDHVT14_FILL_ECO_12(14 x 1), SAEDLVT14_FILL_ECO_12(14 x 1), SAEDSLVT14_FILL_ECO_12(14 x 1), SAEDRVT14_FILL_ECO_9(10 x 1), SAEDHVT14_FILL_ECO_9(10 x 1), SAEDLVT14_FILL_ECO_9(10 x 1), SAEDSLVT14_FILL_ECO_9(10 x 1), SAEDRVT14_FILL_NNWSPACERY2_7(9 x 1), SAEDRVT14_FILL_SPACER_7(9 x 1), SAEDHVT14_FILL_NNWSPACERY2_7(9 x 1), SAEDHVT14_FILL_SPACER_7(9 x 1), SAEDLVT14_FILL_NNWSPACERY2_7(9 x 1), SAEDLVT14_FILL_SPACER_7(9 x 1), SAEDSLVT14_FILL_NNWSPACERY2_7(9 x 1), SAEDSLVT14_FILL_SPACER_7(9 x 1), SAEDRVT14_FILL5(7 x 1), SAEDRVT14_FILL_ECO_6(7 x 1), SAEDHVT14_FILL5(7 x 1), SAEDHVT14_FILL_ECO_6(7 x 1), SAEDLVT14_FILL5(7 x 1), SAEDLVT14_FILL_ECO_6(7 x 1), SAEDSLVT14_FILL5(7 x 1), SAEDSLVT14_FILL_ECO_6(7 x 1), SAEDRVT14_FILL4(6 x 1), SAEDHVT14_FILL4(6 x 1), SAEDLVT14_FILL4(6 x 1), SAEDSLVT14_FILL4(6 x 1), SAEDRVT14_FILL3(5 x 1), SAEDRVT14_FILL_ECO_3(5 x 1), SAEDRVT14_FILL_NNWIV1Y2_3(5 x 1), SAEDRVT14_FILL_NNWIY2_3(5 x 1), SAEDRVT14_FILL_NNWVDDBRKY2_3(5 x 1), SAEDRVT14_FILLP3(5 x 1), SAEDRVT14_FILL_Y2_3(5 x 1), SAEDHVT14_FILL3(5 x 1), SAEDHVT14_FILL_ECO_3(5 x 1), SAEDHVT14_FILL_NNWIV1Y2_3(5 x 1), SAEDHVT14_FILL_NNWIY2_3(5 x 1), SAEDHVT14_FILL_NNWVDDBRKY2_3(5 x 1), SAEDHVT14_FILLP3(5 x 1), SAEDHVT14_FILL_Y2_3(5 x 1), SAEDLVT14_FILL3(5 x 1), SAEDLVT14_FILL_ECO_3(5 x 1), SAEDLVT14_FILL_NNWIV1Y2_3(5 x 1), SAEDLVT14_FILL_NNWIY2_3(5 x 1), SAEDLVT14_FILL_NNWVDDBRKY2_3(5 x 1), SAEDLVT14_FILLP3(5 x 1), SAEDLVT14_FILL_Y2_3(5 x 1), SAEDSLVT14_FILL3(5 x 1), SAEDSLVT14_FILL_ECO_3(5 x 1), SAEDSLVT14_FILL_NNWIV1Y2_3(5 x 1), SAEDSLVT14_FILL_NNWIY2_3(5 x 1), SAEDSLVT14_FILL_NNWVDDBRKY2_3(5 x 1), SAEDSLVT14_FILLP3(5 x 1), SAEDSLVT14_FILL_Y2_3(5 x 1), SAEDRVT14_FILL2(4 x 1), SAEDRVT14_FILL_ECO_2(4 x 1), SAEDRVT14_FILL_NNWIV1Y2_2(4 x 1), SAEDRVT14_FILL_NNWIY2_2(4 x 1), SAEDRVT14_FILLP2(4 x 1), SAEDHVT14_FILL2(4 x 1), SAEDHVT14_FILL_ECO_2(4 x 1), SAEDHVT14_FILL_NNWIV1Y2_2(4 x 1), SAEDHVT14_FILL_NNWIY2_2(4 x 1), SAEDHVT14_FILLP2(4 x 1), SAEDLVT14_FILL2(4 x 1), SAEDLVT14_FILL_ECO_2(4 x 1), SAEDLVT14_FILL_NNWIV1Y2_2(4 x 1), SAEDLVT14_FILL_NNWIY2_2(4 x 1), SAEDLVT14_FILLP2(4 x 1), SAEDSLVT14_FILL2(4 x 1), SAEDSLVT14_FILL_ECO_2(4 x 1), SAEDSLVT14_FILL_NNWIV1Y2_2(4 x 1), SAEDSLVT14_FILL_NNWIY2_2(4 x 1), SAEDSLVT14_FILLP2(4 x 1), SAEDRVT14_FILL_ECO_1(1 x 1), SAEDHVT14_FILL_ECO_1(1 x 1), SAEDLVT14_FILL_ECO_1(1 x 1), SAEDSLVT14_FILL_ECO_1(1 x 1), 

Filled 29 of 290 gaps...
Filled 58 of 290 gaps...
Filled 87 of 290 gaps...
Filled 116 of 290 gaps...
Filled 145 of 290 gaps...
Filled 174 of 290 gaps...
Filled 203 of 290 gaps...
Filled 232 of 290 gaps...
Filled 261 of 290 gaps...
Filled 290 of 290 gaps...
INFO: Filler insertion pass 1 out of 2 completed.
Information: Using VT Map as tile map for gap check
insertFillers.... 0.03u+0.00s=0.03 (0.04 elapsed)
... 3 of regular filler SAEDRVT14_FILL64 inserted
... 50 of regular filler SAEDRVT14_FILL_ECO_18 inserted
... 2 of regular filler SAEDRVT14_FILL_ECO_15 inserted
... 5 of regular filler SAEDRVT14_FILL_ECO_12 inserted
... 29 of regular filler SAEDRVT14_FILL_ECO_9 inserted
... 3 of regular filler SAEDRVT14_FILL_NNWSPACERY2_7 inserted
... 7 of regular filler SAEDRVT14_FILL5 inserted
... 14 of regular filler SAEDRVT14_FILL4 inserted
... 21 of regular filler SAEDRVT14_FILL3 inserted
... 22 of regular filler SAEDRVT14_FILL2 inserted
... 312 of regular filler SAEDRVT14_FILL_ECO_1 inserted
CHF: total 2257 of 2257 sites filled
Information: Total 468 filler cells inserted successfully into ALU_votegui/chip_finish. (CHF-100)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:43:46 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 1888/2356
Ground net VSS                1787/2255
--------------------------------------------------------------------------------
Information: connections of 936 power/ground pin(s) are created or changed.
1
Information: 159 out of 164 LGL-151 messages were not printed due to limit 5  (MSG-3913)
# Ruteo incremental para arreglar DRCs restantes
####################################################################################################
# Deshabilita que el ruteo tenga en cuenta el timing
set_app_options -name route.global.timing_driven -value false
route.global.timing_driven false
set_app_options -name route.detail.timing_driven -value false
route.detail.timing_driven false
set_app_options -name route.track.timing_driven -value false
route.track.timing_driven false
set_app_options -name route.global.crosstalk_driven -value false
route.global.crosstalk_driven false
set_app_options -name route.track.crosstalk_driven -value falseroute.track.crosstalk_driven false
# Comando de ruteo incremental
set comando_ruteo_incremental "route_eco -reuse_existing_global_route true"
route_eco -reuse_existing_global_route true
if {$iteraciones_ruteo_incremental != ""} {lappend comando_ruteo_incremental -max_detail_route_iterations $iteraciones_ruteo_incremental}
route_eco -reuse_existing_global_route true -max_detail_route_iterations 10
puts "\nINFO: Ejecutando ruteo incremental\n"

INFO: Ejecutando ruteo incremental

eval $comando_ruteo_incremental
Information: The command 'route_eco' cleared the undo history. (UNDO-016)
Information: The stitching and editing of coupling caps is turned ON for design 'ALU_votegui_init_design:ALU_votegui/chip_finish.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 0 global routed, 467 detail routed. (NEX-024)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
1 masters (1 pins) have donut holes
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   29  Alloctr   30  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   32  Alloctr   33  Proc 8880 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   29  Alloctr   30  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 8880 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   29  Alloctr   30  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   34  Proc 8880 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   29  Alloctr   30  Proc    0 
[ECO: Analysis] Total (MB): Used   32  Alloctr   34  Proc 8880 
Num of eco nets = 469
Num of open eco nets = 1
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   29  Alloctr   30  Proc    0 
[ECO: Init] Total (MB): Used   33  Alloctr   34  Proc 8880 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   37  Alloctr   38  Proc 8880 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   43  Alloctr   44  Proc 8880 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 469
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
468 nets are fully connected,
 of which 468 are detail routed and 0 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 100 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL          100 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   43  Alloctr   44  Proc 8880 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.01     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.52     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.56     on layer (7)    M7
Average gCell capacity  4.10     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   46  Proc 8880 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   46  Proc 8880 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   46  Proc 8880 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  221  Alloctr  222  Proc 8880 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  221  Alloctr  222  Proc 8880 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    21 Max = 3 GRCs =    15 (0.11%)
Initial. H routing: Overflow =    15 Max = 3 (GRCs =  2) GRCs =    11 (0.16%)
Initial. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     6 (0.09%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 13:44:32 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  222  Proc 8880 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    21 Max = 3 GRCs =    15 (0.11%)
phase1. H routing: Overflow =    15 Max = 3 (GRCs =  2) GRCs =    11 (0.16%)
phase1. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     6 (0.09%)
phase1. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  222  Proc 8880 

Congestion utilization per direction:
Average vertical track utilization   =  3.12 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.16 %
Peak    horizontal track utilization = 54.17 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  220  Alloctr  221  Proc 8880 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   69  Alloctr   70  Proc 8880 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   69  Alloctr   70  Proc 8880 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   33  Alloctr   34  Proc 8880 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 30/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Assign Vertical partitions, iteration 0 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Number of wires with overlap after iteration 0 = 5 of 304


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   33  Alloctr   35  Proc 8880 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 31/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Assign Vertical partitions, iteration 1 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 38/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   33  Alloctr   35  Proc 8880 

Number of wires with overlap after iteration 1 = 1 of 258


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 158                  VIA12SQ_C: 200
Number of M3 wires: 100                  VIA23SQ_C: 200
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ: 0
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 258               vias: 400

Total M1 wire length: 0.0
Total M2 wire length: 4.4
Total M3 wire length: 10.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 15.3

Longest M1 wire length: 0.0
Longest M2 wire length: 0.1
Longest M3 wire length: 0.1
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   33  Alloctr   34  Proc 8880 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: CDR] Stage (MB): Used   29  Alloctr   30  Proc    0 
[ECO: CDR] Total (MB): Used   33  Alloctr   34  Proc 8880 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    53
Checked 3/9 Partitions, Violations =    53
Checked 4/9 Partitions, Violations =    216
Checked 5/9 Partitions, Violations =    216
Checked 6/9 Partitions, Violations =    292
Checked 7/9 Partitions, Violations =    358
Checked 8/9 Partitions, Violations =    410
Checked 9/9 Partitions, Violations =    503

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      503

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  931 
[DRC CHECK] Total (MB): Used  103  Alloctr  104  Proc 9812 

Total Wire Length =                    4290 micron
Total Number of Contacts =             3004
Total Number of Wires =                2959
Total Number of PtConns =              120
Total Number of Routed Wires =       2959
Total Routed Wire Length =           4279 micron
Total Number of Routed Contacts =       3004
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1195 micron
        Layer                   M4 :        984 micron
        Layer                   M5 :        684 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          8
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :         10
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :          8
        Via            VIA56SQ_1x2 :         25
        Via            VIA56SQ_2x1 :        140
        Via                VIA45SQ :          3
        Via           VIA45SQ(rot) :          4
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         28
        Via            VIA45SQ_2x1 :        155
        Via         VIA34SQ_C(rot) :          6
        Via     VIA34SQ_C(rot)_1x2 :        199
        Via     VIA34SQ_C(rot)_2x1 :         72
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        293
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         99
        Via          VIA23SQ_C_2x1 :        385
        Via        VIA23BAR1_C_1x2 :         86
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        119
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         83
        Via        VIA23BAR2_C_2x1 :        242
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          3
        Via     VIA23SQ_C(rot)_1x2 :         12
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        807
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         13
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          6
        Via            VIA12SQ_1x2 :         16
        Via            VIA12SQ_2x1 :         38
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR2_C_2x1 :          2
        Via          VIA12LG_C_1x2 :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 61.78% (1856 / 3004 vias)
 
    Layer VIA1       = 11.29% (106    / 939     vias)
        Weight 1     = 11.29% (106     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 88.71% (833     vias)
    Layer VIA2       = 78.16% (1052   / 1346    vias)
        Weight 1     = 78.16% (1052    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 21.84% (294     vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
        Weight 1     = 97.89% (278     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.11% (6       vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
        Weight 1     = 97.08% (233     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.92% (7       vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
        Weight 1     = 95.38% (165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.62% (8       vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
        Weight 1     = 100.00% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 61.78% (1856 / 3004 vias)
 
    Layer VIA1       = 11.29% (106    / 939     vias)
    Layer VIA2       = 78.16% (1052   / 1346    vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 61.78% (1856 / 3004 vias)
 
    Layer VIA1       = 11.29% (106    / 939     vias)
        Weight 1     = 11.29% (106     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 88.71% (833     vias)
    Layer VIA2       = 78.16% (1052   / 1346    vias)
        Weight 1     = 78.16% (1052    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 21.84% (294     vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
        Weight 1     = 97.89% (278     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.11% (6       vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
        Weight 1     = 97.08% (233     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.92% (7       vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
        Weight 1     = 95.38% (165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.62% (8       vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
        Weight 1     = 100.00% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Total number of nets = 469, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Region based early termination has 81 candidate regions.
Start DR iteration 0: non-uniform partition
Routed  1/41 Partitions, Violations =   483
Routed  2/41 Partitions, Violations =   479
Routed  3/41 Partitions, Violations =   461
Routed  4/41 Partitions, Violations =   428
Routed  5/41 Partitions, Violations =   428
Routed  6/41 Partitions, Violations =   418
Routed  7/41 Partitions, Violations =   409
Routed  8/41 Partitions, Violations =   382
Routed  9/41 Partitions, Violations =   369
Routed  10/41 Partitions, Violations =  369
Routed  11/41 Partitions, Violations =  360
Routed  12/41 Partitions, Violations =  354
Routed  13/41 Partitions, Violations =  354
Routed  14/41 Partitions, Violations =  353
Routed  15/41 Partitions, Violations =  344
Routed  16/41 Partitions, Violations =  342
Routed  17/41 Partitions, Violations =  322
Routed  18/41 Partitions, Violations =  322
Routed  19/41 Partitions, Violations =  322
Routed  20/41 Partitions, Violations =  308
Routed  21/41 Partitions, Violations =  290
Routed  22/41 Partitions, Violations =  280
Routed  23/41 Partitions, Violations =  280
Routed  24/41 Partitions, Violations =  279
Routed  25/41 Partitions, Violations =  262
Routed  26/41 Partitions, Violations =  259
Routed  27/41 Partitions, Violations =  241
Routed  28/41 Partitions, Violations =  241
Routed  29/41 Partitions, Violations =  223
Routed  30/41 Partitions, Violations =  223
Routed  31/41 Partitions, Violations =  203
Routed  32/41 Partitions, Violations =  203
Routed  33/41 Partitions, Violations =  190
Routed  34/41 Partitions, Violations =  132
Routed  35/41 Partitions, Violations =  132
Routed  36/41 Partitions, Violations =  76
Routed  37/41 Partitions, Violations =  46
Routed  38/41 Partitions, Violations =  43
Routed  39/41 Partitions, Violations =  37
Routed  40/41 Partitions, Violations =  28
Routed  41/41 Partitions, Violations =  2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Off-grid : 1
        Same net via-cut spacing : 1

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   70  Alloctr   70  Proc  931 
[Iter 0] Total (MB): Used  103  Alloctr  105  Proc 9812 

End DR iteration 0 with 41 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    5
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 2
        Diff net var rule spacing : 2

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   70  Alloctr   70  Proc  931 
[Iter 1] Total (MB): Used  103  Alloctr  105  Proc 9812 

End DR iteration 1 with 3 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 3

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 2] Stage (MB): Used   70  Alloctr   70  Proc  931 
[Iter 2] Total (MB): Used  103  Alloctr  105  Proc 9812 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 3] Stage (MB): Used   70  Alloctr   70  Proc  931 
[Iter 3] Total (MB): Used  103  Alloctr  105  Proc 9812 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 4] Stage (MB): Used   70  Alloctr   70  Proc  931 
[Iter 4] Total (MB): Used  103  Alloctr  105  Proc 9812 

End DR iteration 4 with 1 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = i_clock_0
Net 2 = q_div_2
Net 3 = q_div_4
Net 4 = q_div_8
Net 5 = o_clock_w
Net 6 = or_result[27]
Net 7 = result[6]
Net 8 = SEQMAP_NET_0
Net 9 = u_clock_mux/N5
Net 10 = cts6
Net 11 = cts7
Net 12 = u_clock_mux/clock_opt_cts_ZCTSNET_0
Net 13 = i_clock
Net 14 = VDD
Net 15 = VSS
Total number of changed nets = 15 (out of 469)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  931 
[DR: Done] Total (MB): Used   33  Alloctr   34  Proc 9812 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[ECO: DR] Stage (MB): Used   30  Alloctr   31  Proc  931 
[ECO: DR] Total (MB): Used   33  Alloctr   34  Proc 9812 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4289 micron
Total Number of Contacts =             2742
Total Number of Wires =                3001
Total Number of PtConns =              120
Total Number of Routed Wires =       3001
Total Routed Wire Length =           4278 micron
Total Number of Routed Contacts =       2742
        Layer                   M1 :          6 micron
        Layer                   M2 :        855 micron
        Layer                   M3 :       1188 micron
        Layer                   M4 :        982 micron
        Layer                   M5 :        685 micron
        Layer                   M6 :        509 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via         VIA56SQ_C(rot) :          1
        Via                VIA56SQ :         15
        Via            VIA56SQ_1x2 :         24
        Via            VIA56SQ_2x1 :        133
        Via                VIA45SQ :         10
        Via           VIA45SQ(rot) :          6
        Via       VIA45SQ(rot)_1x2 :         28
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         13
        Via     VIA34SQ_C(rot)_1x2 :        192
        Via     VIA34SQ_C(rot)_2x1 :         72
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        112
        Via            VIA2_33SQ_C :          3
        Via          VIA23SQ_C_1x2 :         98
        Via          VIA23SQ_C_2x1 :        380
        Via        VIA23BAR1_C_1x2 :         84
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        116
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         83
        Via        VIA23BAR2_C_2x1 :        239
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          3
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        749
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :         10
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         13
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          6
        Via            VIA12SQ_1x2 :         15
        Via            VIA12SQ_2x1 :         31
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR2_C_2x1 :          1
        Via          VIA12LG_C_1x2 :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
        Weight 1     = 11.11% (97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 88.89% (776     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
        Weight 1     = 90.00% (1035    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 10.00% (115     vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
        Weight 1     = 95.42% (271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.58% (13      vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
        Weight 1     = 93.33% (224     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.67% (16      vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
        Weight 1     = 90.75% (157     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.25% (16      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
        Weight 1     = 11.11% (97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 88.89% (776     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
        Weight 1     = 90.00% (1035    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 10.00% (115     vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
        Weight 1     = 95.42% (271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.58% (13      vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
        Weight 1     = 93.33% (224     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.67% (16      vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
        Weight 1     = 90.75% (157     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.25% (16      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 

Total number of nets = 469
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    4289 micron
Total Number of Contacts =             2742
Total Number of Wires =                3001
Total Number of PtConns =              120
Total Number of Routed Wires =       3001
Total Routed Wire Length =           4278 micron
Total Number of Routed Contacts =       2742
        Layer                   M1 :          6 micron
        Layer                   M2 :        855 micron
        Layer                   M3 :       1188 micron
        Layer                   M4 :        982 micron
        Layer                   M5 :        685 micron
        Layer                   M6 :        509 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via         VIA56SQ_C(rot) :          1
        Via                VIA56SQ :         15
        Via            VIA56SQ_1x2 :         24
        Via            VIA56SQ_2x1 :        133
        Via                VIA45SQ :         10
        Via           VIA45SQ(rot) :          6
        Via       VIA45SQ(rot)_1x2 :         28
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         13
        Via     VIA34SQ_C(rot)_1x2 :        192
        Via     VIA34SQ_C(rot)_2x1 :         72
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        112
        Via            VIA2_33SQ_C :          3
        Via          VIA23SQ_C_1x2 :         98
        Via          VIA23SQ_C_2x1 :        380
        Via        VIA23BAR1_C_1x2 :         84
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        116
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         83
        Via        VIA23BAR2_C_2x1 :        239
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          3
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        749
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :         10
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         13
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          6
        Via            VIA12SQ_1x2 :         15
        Via            VIA12SQ_2x1 :         31
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR2_C_2x1 :          1
        Via          VIA12LG_C_1x2 :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
        Weight 1     = 11.11% (97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 88.89% (776     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
        Weight 1     = 90.00% (1035    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 10.00% (115     vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
        Weight 1     = 95.42% (271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.58% (13      vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
        Weight 1     = 93.33% (224     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.67% (16      vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
        Weight 1     = 90.75% (157     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.25% (16      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
        Weight 1     = 11.11% (97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 88.89% (776     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
        Weight 1     = 90.00% (1035    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 10.00% (115     vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
        Weight 1     = 95.42% (271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.58% (13      vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
        Weight 1     = 93.33% (224     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.67% (16      vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
        Weight 1     = 90.75% (157     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.25% (16      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 30 nets with eco mode
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  931 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9812 
# Conexion de power y ground
####################################################################################################
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:44:46 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2356/2356
Ground net VSS                2255/2255
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
# Ejecutar check_routes para guardar las violaciones de DRC en la DB
redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_estado}/chequeo_ruteos.rpt {check_routes}
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.56 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.56 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
1 masters (1 pins) have donut holes
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 469, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 469 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   32  Alloctr   34  Proc 9812 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  103  Alloctr  104  Proc 9812 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    4289 micron
Total Number of Contacts =             2742
Total Number of Wires =                3003
Total Number of PtConns =              120
Total Number of Routed Wires =       3003
Total Routed Wire Length =           4278 micron
Total Number of Routed Contacts =       2742
        Layer                   M1 :          6 micron
        Layer                   M2 :        855 micron
        Layer                   M3 :       1188 micron
        Layer                   M4 :        982 micron
        Layer                   M5 :        685 micron
        Layer                   M6 :        509 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via       VIA67SQ(rot)_2x1 :          1
        Via            VIA67SQ_2x1 :          1
        Via         VIA56SQ_C(rot) :          1
        Via                VIA56SQ :         15
        Via            VIA56SQ_1x2 :         24
        Via            VIA56SQ_2x1 :        133
        Via                VIA45SQ :         10
        Via           VIA45SQ(rot) :          6
        Via       VIA45SQ(rot)_1x2 :         28
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         13
        Via     VIA34SQ_C(rot)_1x2 :        192
        Via     VIA34SQ_C(rot)_2x1 :         72
        Via       VIA34SQ(rot)_1x2 :          3
        Via       VIA34SQ(rot)_2x1 :          1
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        112
        Via            VIA2_33SQ_C :          3
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via     VIA23SQ_C(rot)_2x1 :          3
        Via          VIA23SQ_C_1x2 :         98
        Via          VIA23SQ_C_2x1 :        380
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via        VIA23BAR1_C_1x2 :         84
        Via        VIA23BAR1_C_2x1 :          2
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via        VIA23BAR2_C_1x2 :          2
        Via        VIA23BAR2_C_2x1 :        239
        Via          VIA23LG_C_2x1 :          1
        Via       VIA23SQ(rot)_1x2 :         83
        Via       VIA23SQ(rot)_2x1 :          5
        Via            VIA23SQ_1x2 :          1
        Via            VIA23SQ_2x1 :        116
        Via         VIA12SQ_C(rot) :        749
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :         10
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         13
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          6
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR2_C_2x1 :          1
        Via          VIA12LG_C_1x2 :          6
        Via            VIA12SQ_1x2 :         15
        Via            VIA12SQ_2x1 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
        Weight 1     = 11.11% (97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 88.89% (776     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
        Weight 1     = 90.00% (1035    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 10.00% (115     vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
        Weight 1     = 95.42% (271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.58% (13      vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
        Weight 1     = 93.33% (224     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.67% (16      vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
        Weight 1     = 90.75% (157     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.25% (16      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 65.79% (1804 / 2742 vias)
 
    Layer VIA1       = 11.11% (97     / 873     vias)
        Weight 1     = 11.11% (97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 88.89% (776     vias)
    Layer VIA2       = 90.00% (1035   / 1150    vias)
        Weight 1     = 90.00% (1035    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 10.00% (115     vias)
    Layer VIA3       = 95.42% (271    / 284     vias)
        Weight 1     = 95.42% (271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.58% (13      vias)
    Layer VIA4       = 93.33% (224    / 240     vias)
        Weight 1     = 93.33% (224     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.67% (16      vias)
    Layer VIA5       = 90.75% (157    / 173     vias)
        Weight 1     = 90.75% (157     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.25% (16      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 


Verify Summary:

Total number of nets = 469, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


# Guarda el bloque
save_block
Information: Saving block 'ALU_votegui_init_design:ALU_votegui/chip_finish.design'
1
# Reportes de QoR
####################################################################################################
set reportar_etapa post_route
post_route
set reportar_escenarios_activos $escenarios_activos_route_opt
func::setup_ss0p72v125c func::hold_ff0p88v125c
source "report_qor.tcl"

INFO: Etapa a reportar post_route

Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.

INFO: Reportando timing y QoR ...

****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:45:27 2025
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c (Setup)             --          0.000              0
Design             (Setup)               --          0.000              0

func::hold_ff0p88v125c (Hold)             --          0.000              0
Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           212.765
Cell Area (netlist and physical only):        2258.894
Nets with DRC Violations:        0
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:45:27 2025
****************************************

No setup violations found.


No hold violations found.


1

INFO: Analizando violaciones del diseno ...

Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2025-04-28 13:45:27 / Session: 5.35 hr / Command: 0.00 hr / Memory: 3636 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : ALU_votegui
Block  : ALU_votegui_init_design:ALU_votegui/chip_finish.design
Version: U-2022.12
Date   : Mon Apr 28 13:45:27 2025
****************************************

START_CMD: analyze_design_violations CPU:   3795 s ( 1.05 hr) ELAPSE:  19246 s ( 5.35 hr) MEM-PEAK:  3635 Mb Mon Apr 28 13:45:27 2025
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating advanced legalizer rule checker.
Information: Setting bounds and VA for block 'ALU_votegui'...
Information: Setting up voltage area 'DEFAULT_VA'.
Information: checking lib cells power/ground pins
Information: Lib cells of site unit have their ground pins at bottom 

Information: Legalizer threading is enabled with high effort (LGL-130)

Information: Setting up cell instances...
Information: All fillers in the reference libraries will be considered during legalization/check legality
Information: Initializing site map 'unit' at {1.184 1.2} {48.84 48.6}.
Information: Init siteMap unit with 644 sites x 79 rows
Adding rule engine Basic Rules version 1.0.0...
Adding rule engine VT Implant Rules version 1.0.0...
Adding rule engine OD Rules version 1.0.0...
Adding rule engine TPO Rules version 1.0.0...
Adding rule engine Pin Access Rules version 1.0.0...
Adding rule engine Span Rules version 1.0.0...
Adding rule engine Index Rules version 1.0.0...
Adding rule engine Color Rules version 1.0.0...
Adding rule engine Inbound Rules version 1.0.0...
Adding rule engine PG DRC Rules version 1.0.0...
Adding rule engine Exp Rules version 1.0.0...
Adding rule engine AON Cell Rules version 1.0.0...
Adding rule engine Chipfin Rules version 1.0.0...
Adding rule engine User Rules version 1.0.0...
Adding rule engine Route-aware Pin Access Rules version 1.0.0...
Adding rule engine Safety Register Rules version 1.0.0...
Adding rule engine Soft Rules version 1.0.0...
Information: extended cellmap search is on; max legality trials is 5000
2D rule auto detection will enable the following rules:
spacing_rule
vt_min_width
od_length
pg_drc
Information: Initializing CTS constraints...
Information: nwell layer number 3
Constructing VT legality info...
Constructing implant ignored layer info...
Information: The ignored implant layer for vt_min_width (place.legalize.vt_min_width_ignored_implant_layers) is not specified, skipped.
Warning: Filler cell 'SAEDRVT14_DCAP_V4_8' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_FILL_ECO_1' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_V4_32' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_V4_64' has no VT implant layer shapes. (LGL-151)
Warning: Filler cell 'SAEDRVT14_DCAP_PV1ECO_6' has no VT implant layer shapes. (LGL-151)
Information: reference lib cells do not contain VT jogs
Information: Layer HVTIMP has minArea -0.001 minWidth 0.85 minSpace 0.85
Information: Layer HVTIMP has no fillers available.
Information: Layer LVTIMP has minArea -0.001 minWidth 0.85 minSpace 0.85
Information: Layer LVTIMP has no fillers available.
Information: Design scale factor is 1000
Layer M5: 0 straps, 600 other, 0 preroute
Layer M5: 2 secDefs  600 sectors (0 empty)
Layer M3: 0 straps, 600 other, 0 preroute
Layer M3: 2 secDefs  600 sectors (0 empty)
Layer M4: 0 straps, 600 other, 0 preroute
Layer M4: 2 secDefs  600 sectors (0 empty)
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)
Layer M2: 0 straps, 1800 other, 0 preroute
Layer M2: 6 secDefs  1800 sectors (0 empty)
Layer M7: 0 straps, 1800 other, 0 preroute
Layer M7: 6 secDefs  1800 sectors (0 empty)
Layer M8: 0 straps, 1800 other, 0 preroute
Layer M8: 6 secDefs  1800 sectors (0 empty)
Layer M6: 0 straps, 1800 other, 0 preroute
Layer M6: 6 secDefs  1800 sectors (0 empty)
Constructing pin color alignment legality info...
Information: Reading Vertical abutment prohibit pattern from app option (place.legalize.vertical_abutment_forbidden_pairs)...
Information: App option (place.legalize.vertical_abutment_forbidden_pairs) is empty.
Information: Reading Vertical abutment prohibit pattern from PRF...
Information: Is mixed-row flow: no
Constructing OD legality info...
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDRVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDHVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIV1Y2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIV1Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIY2_2 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWIY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWSPACERY2_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_NNWVDDBRKY2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_SPACER_7 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Warning: Found a diffusion shape of the filler ref SAEDSLVT14_FILL_Y2_3 has no height or is out of cell bbox. Ignored the shape. Please check the diffusion layout.
Information: Is non-uniform diffusion Y offsets enabled: no
OD height 0 (0 um) has filler size of 1 
OD height 100 (0.1 um) has filler size of 4 5 6 7 8 9 10 11 14 17 18 20 34 68 
OD height 150 (0.15 um) has filler size of 9 
OD height 200 (0.2 um) has filler size of 4 5 7 8 9 10 11 14 17 18 20 21 34 66 
OD height 300 (0.3 um) has filler size of 4 5 9 
Warning: Found new diffusion P/N height pair {200 200} ({0.2 um 0.2 um}), from the right of STDCELL ref (SAEDRVT14_AOI22_1P5) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {100 100} ({0.1 um 0.1 um}), from the right of STDCELL ref (SAEDRVT14_NR3B_0P75) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {150 200} ({0.15 um 0.2 um}), from the left of STDCELL ref (SAEDRVT14_OR2B_PSECO_8) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {100 150} ({0.1 um 0.15 um}), from the left of STDCELL ref (SAEDRVT14_NR2_ISO_1) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Warning: Found new diffusion P/N height pair {150 300} ({0.15 um 0.3 um}), from the right of STDCELL ref (SAEDRVT14_LVLUBUF_IY2V1_12) without corresponding fillers having the same diffusion P/N height pair. Might be filler incompleteness. Please check the filler library.
Information: Collecting the diffusion height info for each lib cell in NDM...
... 1-fin OD height extracted at {1.702 1.2} from layout of lib cell (SAEDRVT14_TAPPN): 50 (0.05 um)
Information: If the 1-fin OD height shown above does not reflect the real 1-fin OD height, please specify the following app option to manually overwrite the 1-fin height: place.legalize.set_one_fin_height
Information: 1-fin OD inner edge y offset at {1.702 1.2} from layout of lib cell (SAEDRVT14_TAPPN): 300 (0.3 um)
Information: Found 0 uniform 1-fin non-filler lib cell
Information: Found 725 uniform n-fin (n > 1) non-filler lib cells including { SAEDRVT14_INV_S_0P5 SAEDRVT14_BUF_S_4 SAEDRVT14_AN2_0P5 SAEDRVT14_INV_S_1P5 SAEDSLVT14_BUF_S_8 SAEDRVT14_FDPQ_V2ECO_1 ... }
Information: Remaining 3308 non-uniform fin non-filler lib cells including { SAEDHVT14_AN2_1 SAEDSLVT14_FSDPRBQ_V2_0P5 SAEDHVT14_FSDPQ_V2LP_1 SAEDRVT14_NR2_MM_0P5 SAEDHVT14_AO221_0P5 SAEDHVT14_AO22_0P5 ... }
Information: The number of lib cells printed above, is limited by app option (place.legalize.set_lib_cell_message_limit): 5
Information: The smallest filler size with OD is 4 site wide
Warning: Smallest size of filler cells present in the library is 4.00, which is larger than the smallest site width. (LGL-077)
Information: 1x fillers all no-fin: yes
Information: No 1-fin filler is found, so rule {thin_od_length} will be automatically ignored during filler insertion.
Information: All fillers don't have fins.
Information: Is mixed-row flow: no
Information: There exists no lib cell with difussion extension.
Layer DIFF has minWidth 44 (0.044 um) tJog 0 (0 um) lJog 0 (0 um) uJog 0 (0 um) constraints
Layer DIFF has maxWidth 0 (0 um) tJog 0 (0 um) lJog 0 (0 um) uJog 0 (0 um) max length constraints w/ continuous spacing -1 (-0.001 um) & parLen -1 (-0.001 um)
Information: Max min OD TLU jog length = 44 (0.044 um), max queryExt range = 2 sites
Initializing PG drc check engine...
NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter  0.00% (0/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 8 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 125 shapes (80 on M1); 4800 vias (600 on M1); 0 under straps (0 on M1); 0 staples; 0 tall vias; 80 base straps.
PG scan complete.  Hash key = fe371c9528484d
Information: Analyzing PG structure for 10 layers using 8 cores. (NPLDRC-001)
Layer M1: 80 straps, 160 other, 0 preroute
Layer M1: 4 secDefs  240 sectors (0 empty)
Layer M9: 615 straps, 600 other, 0 preroute
Layer M9: 8 secDefs  1215 sectors (0 empty)

Information: Saving PG structure for 'ALU_votegui_init_design:ALU_votegui/chip_finish.design'. (NPLDRC-002)

NPLDRC Sector Array Stats:
Num Sectors: 10455
Num SecDefs:    42

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

---------------------------------------
Information: Extracting M1 PG straps
Information: Constructing cell pin extension data for fast PG check.
Information: PG-Via/VIB/VINS via layer (V0) not found
Information: Enabling hard placement rule spacing_rule...
Information: Enabling hard placement rule vt_min_width...
Information: Enabling hard placement rule od_length...
Information: Enabling hard placement rule pg_drc...
Information: Global context for advanced legalizer is ready.
Information: Advanced placement model is enabled during analysis
Placement Model Info: Layer M1 has 0.000 straddle rate.
Placement Model Info: Layer M2 has 0.000 straddle rate.
Placement Model Info: Layer M3 has 0.000 straddle rate.
Placement Model Info: Layer M9 has 0.941 straddle rate.
Placement Model Info: Detail route shapes existed in the design
Total 47.7300 seconds to build cellmap data including placement model analysis 47.7100 seconds
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb7596ea0): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb7596ea0): 289
Total 0.0200 seconds to load 2251 cell instances into cellmap
Moveable cells: 1574; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
454 out of 454 data nets are detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.1664, cell height 0.5958, cell area 1.2999 for total 1585 placed and application fixed cells
Design utilization is 1.040049

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:   3843 s ( 1.07 hr) ELAPSE:  19272 s ( 5.35 hr) MEM-PEAK:  3635 Mb Mon Apr 28 13:45:54 2025
Place Cache save: 118476 elements -- 111208 drcFail 7268 drcOk
Place Cache save: 1971 libcells referenced from 7 libs
Place Cache save: used 10 of 42 total secDefs
Access Cache save: 7268 elements -- 5412 drcFail 1856 drcOk
Access Cache save: 1862 libcells referenced from 4 libs
Access Cache save: used 10 of 42 total secDefs
NPLDRC Wic Cache: unique cache elements 11173
NPLDRC Wic Cache: hit rate  93.0% (11202 / 159103)
NPLDRC: Processed 3223 libCells; 1971 unique
NPLDRC: 3223 LibCell Equivalence info written to file
NPLDRC Place Cache: unique cache elements 118476
NPLDRC Place Cache: hit rate  69.9%  (118476 / 394092)
NPLDRC Access Cache: unique cache elements 7268
NPLDRC Access Cache: hit rate  58.4%  (7268 / 17452)
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2025-04-28 13:45:54 / Session: 5.35 hr / Command: 0.01 hr / Memory: 3636 MB (FLW-8100)
Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2025-04-28 13:45:54 / Session: 5.35 hr / Command: 0.00 hr / Memory: 3636 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : ALU_votegui
Block  : ALU_votegui_init_design:ALU_votegui/chip_finish.design
Version: U-2022.12
Date   : Mon Apr 28 13:45:54 2025
****************************************

START_CMD: analyze_design_violations CPU:   3843 s ( 1.07 hr) ELAPSE:  19273 s ( 5.35 hr) MEM-PEAK:  3635 Mb Mon Apr 28 13:45:54 2025
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing advanced legalizer cellmap without advanced rules enabled and without NPLDRC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : true
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0200 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb1901e60): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb1901e60): 289
Total 0.0200 seconds to load 2251 cell instances into cellmap
Moveable cells: 1574; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
454 out of 454 data nets are detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.1734, cell height 0.6000, cell area 1.3040 for total 1585 placed and application fixed cells
Design utilization is 1.040049

  Start analyzing HOLD violations.

    No hold violation was found. 

END_CMD: analyze_design_violations CPU:   3844 s ( 1.07 hr) ELAPSE:  19273 s ( 5.35 hr) MEM-PEAK:  3635 Mb Mon Apr 28 13:45:54 2025
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2025-04-28 13:45:54 / Session: 5.35 hr / Command: 0.00 hr / Memory: 3636 MB (FLW-8100)

INFO: Reportando informacion de las redes de clock y QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Warning: The scenario func::hold_ff0p88v125c has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:45:54 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Summary Reporting for Corner hold_ff0p88v125c ====
=======================================================

====================================================== Summary Table for Corner hold_ff0p88v125c =======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN                              M,D        33     11        9     2.220     8.081     0.093     0.058         0         0   218.605
 gen_clk_div2                             G        33      9        9     2.220     6.127     0.075     0.041         0         0   180.722
  gen_clk_div4                            G        33      8        8     2.042     4.662     0.062     0.022         0         0   167.652
   gen_clk_div8                           G        33      7        7     1.865     3.197     0.049     0.008         0         0   159.549
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.220     8.081     0.093     0.058         0         0   218.605


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
========================================================
==== Summary Reporting for Corner setup_ss0p72v125c ====
========================================================

====================================================== Summary Table for Corner setup_ss0p72v125c ======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN                              M,D        33     11        9     2.220     8.081     0.154     0.092         0         0   218.605
 gen_clk_div2                             G        33      9        9     2.220     6.127     0.129     0.065         0         0   180.722
  gen_clk_div4                            G        33      8        8     2.042     4.662     0.108     0.035         0         0   167.652
   gen_clk_div8                           G        33      7        7     1.865     3.197     0.088     0.012         0         0   159.549
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.220     8.081     0.154     0.092         0         0   218.605


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_clocks.rpt
Dispatching command : 'report_clock_qor -type area -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/area_celdas_clock.rpt
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/estructura_clocks.rpt
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/drc_clocks.rpt
Dispatching command : 'report_clock_timing -type summary -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/resumen_timing_clocks.rpt
Dispatching command : 'report_clock_timing -type skew -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/skew_clocks.rpt
Dispatching command : 'report_clock_timing -type latency -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_timing_clocks.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_clocks.rpt'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/area_celdas_clock.rpt'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/estructura_clocks.rpt'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/drc_clocks.rpt'

Completed 'report_clock_timing -type summary -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/resumen_timing_clocks.rpt'

Completed 'report_clock_timing -type skew -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/skew_clocks.rpt'

Completed 'report_clock_timing -type latency -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_timing_clocks.rpt'


INFO: Ejecutando report_power ...


INFO: Ejecutando report_power ...

****************************************
Report : power
        -significant_digits 3
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:46:05 2025
****************************************
Information: Activity for scenario func::setup_ss0p72v125c was cached, no propagation required. (POW-005)
Information: Activity for scenario func::hold_ff0p88v125c was cached, no propagation required. (POW-005)
Mode: func
Corner: hold_ff0p88v125c
Scenario: func::hold_ff0p88v125c
Voltage: 0.880
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = N/A ( N/A )
  Net Switching Power    = N/A ( N/A )
Total Dynamic Power      = N/A (  0.0%)

Cell Leakage Power       = 2.729e-02 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
memory                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
black_box                      N/A                    N/A              4.751e-03              4.751e-03    ( 17.4%)         
clock_network                  N/A                    N/A              1.089e-02              1.089e-02    ( 39.9%)        i
register                       N/A                    N/A              1.626e-03              1.626e-03    (  6.0%)         
sequential                     N/A                    N/A              1.309e-04              1.309e-04    (  0.5%)         
combinational                  N/A                    N/A              9.889e-03              9.889e-03    ( 36.2%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                          N/A                    N/A              2.729e-02 mW           2.729e-02 mW
Mode: func
Corner: setup_ss0p72v125c
Scenario: func::setup_ss0p72v125c
Voltage: 0.720
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = 3.140e-03 mW ( 47.2%)
  Net Switching Power    = 3.507e-03 mW ( 52.8%)
Total Dynamic Power      = 6.647e-03 mW (100.0%)

Cell Leakage Power       = 2.686e-03 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
memory                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
black_box                0.000e+00              0.000e+00              3.515e-04              3.515e-04    (  3.8%)         
clock_network            1.700e-03              1.088e-03              8.837e-04              3.672e-03    ( 39.3%)        i
register                 3.177e-04              1.208e-04              7.742e-05              5.159e-04    (  5.5%)         
sequential               0.000e+00              0.000e+00              1.879e-05              1.879e-05    (  0.2%)         
combinational            1.122e-03              2.298e-03              1.354e-03              4.774e-03    ( 51.2%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                    3.140e-03 mW           3.507e-03 mW           2.686e-03 mW           9.333e-03 mW
1

INFO: Ejecutando timing constraints ...

Dispatching command : 'report_modes -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt
Dispatching command : 'report_pvt -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt
Dispatching command : 'report_corners [all_corners]' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_modes -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt'

Completed 'report_corners [all_corners]' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt'


INFO: Reportando informacion del diseno ...

****************************************
Report : report_utilization
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 13:46:08 2025
****************************************
Utilization Ratio:                      0.0885
Utilization options:
 - Area calculation based on:           site_row of block ALU_votegui/chip_finish
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             2258.8944
Total Capacity Area:                    2254.0992
Total Area of cells:                    199.5336
Area of excluded objects:
 - hard_macros         :                0.0000
 - macro_keepouts      :                0.0000
 - soft_macros         :                0.0000
 - io_cells            :                2.6640
 - hard_blockages      :                0.0000
Total Area of excluded objects:         2.6640
Ratio of excluded objects:              0.0012

Utilization of site-rows with:
 - Site 'unit':                         0.0885

0.0885

INFO: Chequeando problemas del diseno ...


INFO: Reportando unidades ...


INFO: Reportando configuraciones que no estan por defecto ...


INFO: Reportando informacion de redes ideales ...

****************************************
Report : Report drc errors
Design : ALU_votegui
Data   : zroute.err
Type   : error_type
Version: U-2022.12
Date   : Mon Apr 28 13:46:09 2025
****************************************

ErrorSet                                    Total   Visible     Fixed   Ignored
--------------------------------------------------------------------------------
Design : ALU_votegui                        0       0           0       0
      Data : zroute.err                     0       0           0       0
1
Information: write_qor_data is capturing data for label chip_finish to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'chip_finish' and report 'report_area'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_design'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_multibit'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_threshold_voltage_groups'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_utilization'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_qor'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_global_timing'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_constraints'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_clock_gating'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'report_power'  (RPT-190)
Information: Using scenario func::setup_ss0p72v125c for dynamic power in summary reports.  (RPT-134)
Information: Using scenario func::setup_ss0p72v125c for leakage power in summary reports.  (RPT-134)
Information: Running write_qor_data for label 'chip_finish' and report 'report_congestion'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'check_routes'  (RPT-190)
Error: Errors occurred during write_qor_data while running the 'check_routes' report.  (RPT-181)
Information: compare_qor_data has written the QORsum report.  View it using view_qor_data -location ./comparacion_qor/index.html  (RPT-200)
Information: 3 out of 8 LGL-050 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.MryKYR:6) (MSG-3913)
Information: 323 out of 328 LGL-151 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.MryKYR:6) (MSG-3913)
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'source' at fc_shell-be-2.MryKYR:6) (MSG-3913)
Information: 374 out of 384 POW-046 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.MryKYR:6) (MSG-3913)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.MryKYR:6) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.MryKYR:6) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.MryKYR:6) (MSG-3913)
# Finalizacion de la ejecucion
####################################################################################################
# Informacion de la ejecucion
set tiempo_final [clock seconds]
1745859085
set runtime [expr $tiempo_final - $tiempo_comienzo]
629
set runtime [expr $runtime/60]
10
set memKB [get_mem]
3723172
set memGB [expr ($memKB * 1.0)/(1024*1024)]
3.55069351196
puts "INFO: Informacion de la ejecucion:"
INFO: Informacion de la ejecucion:
puts " - Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]"
 - Comienzo: 13:40:56 - 28 Apr 2025
puts " - Final: [clock format $tiempo_final -format {%H:%M:%S - %d %b %Y}]"
 - Final: 13:51:25 - 28 Apr 2025
puts " - Runtime: $runtime min"
 - Runtime: 10 min
puts " - Memoria usada: [format "%.3f" $memGB] GB"
 - Memoria usada: 3.551 GB
# Reportes de QoR
write_qor_data -report_list "performance host_machine report_app_options" -label $etapa_actual -output $dir_qor
Information: write_qor_data is capturing data for label chip_finish to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'chip_finish' and report 'report_app_options'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'host_machine'  (RPT-190)
Information: Running write_qor_data for label 'chip_finish' and report 'performance'  (RPT-190)
if {[file exists ${etapa_actual}.log]} {
    exec gzip ${etapa_actual}.log
    file rename -force ${etapa_actual}.log.gz $dir_logs
}
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{-2.997 49.976} {-2.909 0.175}} -scale 0.0881
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{-0.441 2.643} {50.242 2.203}} -scale 0.0881
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{51.211 15.689} {51.740 7.315}} -scale 0.0881
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
fc_shell> gui_remove_all_rulers -window [gui_get_current_window -types Layout -mru];  gui_remove_all_rulers -window global
1
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{-1.675 46.010} {-2.115 37.724}} -scale 0.0881
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{-1.410 32.788} {-1.146 30.585}} -scale 0.0881
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{-1.234 18.774} {-1.498 9.607}} -scale 0.0881
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{51.123 15.600} {51.564 7.579}} -scale 0.0881
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
fc_shell> change_selection [get_cells *]
fc_shell> sizeof_collection [get_cells *]
2055
fc_shell> get_cells
{ctmi_43 q_div_8_reg o_valid_reg_reg u_clock_mux u_xor u_sum u_and u_or u_mux data_out_reg_30_ data_out_reg_29_ data_out_reg_28_ data_out_reg_27_ data_out_reg_26_ data_out_reg_25_ data_out_reg_24_ data_out_reg_23_ data_out_reg_22_ data_out_reg_21_ data_out_reg_20_ data_out_reg_19_ data_out_reg_18_ data_out_reg_17_ data_out_reg_16_ data_out_reg_15_ data_out_reg_14_ data_out_reg_13_ data_out_reg_12_ data_out_reg_11_ data_out_reg_10_ data_out_reg_9_ data_out_reg_8_ data_out_reg_7_ data_out_reg_6_ data_out_reg_5_ data_out_reg_4_ data_out_reg_3_ data_out_reg_2_ data_out_reg_1_ data_out_reg_0_ buf_int_i_operation_1_ q_div_2_reg q_div_4_reg clock_opt_opto_optlc_1081 clock_opt_opto_optlc_1082 clock_opt_opto_optlc_1083 ctmi_42 data_out_reg_31_ buf_int_i_operation_0_ tapfiller_SAEDRVT14_TAPDS_2 tapfiller_SAEDRVT14_TAPPN_4 tapfiller_SAEDRVT14_TAPDS_6 tapfiller_SAEDRVT14_TAPPN_8 tapfiller_SAEDRVT14_TAPDS_10 tapfiller_SAEDRVT14_TAPPN_12 tapfiller_SAEDRVT14_TAPDS_14 tapfiller_SAEDRVT14_TAPPN_16 tapfiller_SAEDRVT14_TAPDS_18 tapfiller_SAEDRVT14_TAPPN_20 boundarycell_SAEDRVT14_CAPBIN13_0 boundarycell_SAEDRVT14_CAPBIN13_1 boundarycell_SAEDRVT14_CAPTIN13_2 boundarycell_SAEDRVT14_CAPTIN13_3 boundarycell_SAEDRVT14_CAPB2_4 boundarycell_SAEDRVT14_CAPBTAP6_5 boundarycell_SAEDRVT14_CAPB2_6 boundarycell_SAEDRVT14_CAPB2_7 boundarycell_SAEDRVT14_CAPB2_8 boundarycell_SAEDRVT14_CAPB2_9 boundarycell_SAEDRVT14_CAPB2_10 boundarycell_SAEDRVT14_CAPB2_11 boundarycell_SAEDRVT14_CAPB2_12 boundarycell_SAEDRVT14_CAPB2_13 boundarycell_SAEDRVT14_CAPB2_14 boundarycell_SAEDRVT14_CAPB2_15 boundarycell_SAEDRVT14_CAPB2_16 boundarycell_SAEDRVT14_CAPB2_17 boundarycell_SAEDRVT14_CAPB2_18 boundarycell_SAEDRVT14_CAPB2_19 boundarycell_SAEDRVT14_CAPB2_20 boundarycell_SAEDRVT14_CAPB2_21 boundarycell_SAEDRVT14_CAPB2_22 boundarycell_SAEDRVT14_CAPB2_23 boundarycell_SAEDRVT14_CAPB2_24 boundarycell_SAEDRVT14_CAPB2_25 boundarycell_SAEDRVT14_CAPB2_26 boundarycell_SAEDRVT14_CAPB2_27 boundarycell_SAEDRVT14_CAPBTAP6_28 boundarycell_SAEDRVT14_CAPB2_29 boundarycell_SAEDRVT14_CAPB2_30 boundarycell_SAEDRVT14_CAPB2_31 boundarycell_SAEDRVT14_CAPB2_32 boundarycell_SAEDRVT14_CAPB2_33 boundarycell_SAEDRVT14_CAPB2_34 boundarycell_SAEDRVT14_CAPB2_35 boundarycell_SAEDRVT14_CAPB2_36 boundarycell_SAEDRVT14_CAPB2_37 boundarycell_SAEDRVT14_CAPB2_38 boundarycell_SAEDRVT14_CAPB2_39 boundarycell_SAEDRVT14_CAPB2_40 ...}
fc_shell> get_attribute [get_cells] ref_name
SAEDHVT14_AN2_1 SAEDSLVT14_FSDPRBQ_V2_0P5 SAEDHVT14_FSDPQ_V2LP_1 ALU_votegui_clock_mux_1 ALU_votegui_xor_op_1 ALU_votegui_sum_op_1 ALU_votegui_and_op_1 ALU_votegui_or_op_1 ALU_votegui_op_mux_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDRVT14_BUF_S_4 SAEDSLVT14_FSDPRBQ_V2_1 SAEDSLVT14_FSDPRBQ_V2_1 SAEDHVT14_TIE0_4 SAEDHVT14_TIE0_4 SAEDHVT14_TIE0_4 SAEDRVT14_INV_S_1P5 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDRVT14_BUF_S_4 SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_CAPBIN13 SAEDRVT14_CAPBIN13 SAEDRVT14_CAPTIN13 SAEDRVT14_CAPTIN13 SAEDRVT14_CAPB2 SAEDRVT14_CAPBTAP6 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPBTAP6 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPBTAP6 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPBTAP6 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPBTAP6 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPBTAP6 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPB2 SAEDRVT14_CAPBTAP6 SAEDRVT14_CAPB3 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPT2 SAEDRVT14_CAPTTAP6 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPTTAP6 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPTTAP6 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPTTAP6 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPTTAP6 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPTTAP6 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPT2 SAEDRVT14_CAPTTAP6 SAEDRVT14_CAPT3 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_CAPSPACER1 SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPPN SAEDRVT14_TAPPN SAEDRVT14_TAPDS SAEDRVT14_TAPDS SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDSLVT14_BUF_S_8 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_BUF_S_4 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_32 SAEDRVT14_FDPQ_V2ECO_1 SAEDRVT14_FDPQ_V2ECO_1 SAEDRVT14_BUF_ECO_8 SAEDRVT14_BUF_ECO_8 SAEDRVT14_INV_ECO_8 SAEDRVT14_INV_ECO_8 SAEDRVT14_AOI21_ECO_1 SAEDRVT14_DCAP_PV1ECO_6 SAEDRVT14_MUX2_ECO_2 SAEDRVT14_NR2_ECO_2 SAEDRVT14_OAI21_2 SAEDRVT14_OR2_ECO_2 SAEDRVT14_ND2_ECO_2 SAEDRVT14_AN2_ECO_2 SAEDHVT14_TIE0_4 SAEDRVT14_INV_0P5 SAEDHVT14_TIE0_4 SAEDRVT14_INV_0P5 SAEDHVT14_TIE0_4 SAEDRVT14_INV_0P5 SAEDSLVT14_INV_S_0P5 SAEDSLVT14_INV_S_0P5 SAEDSLVT14_INV_S_12 SAEDSLVT14_INV_S_3 SAEDHVT14_TIE0_4 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_FILL4 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL4 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL3 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_5 SAEDRVT14_FILL3 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_FILL_ECO_9 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_V4_32 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_FILL_ECO_9 SAEDRVT14_DCAP_PV1ECO_6 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_5 SAEDRVT14_FILL_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_32 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_5 SAEDRVT14_FILL_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL4 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_5 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_V4_32 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL5 SAEDRVT14_DCAP_ECO_15 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_6 SAEDRVT14_FILL3 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_8 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_V4_8 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_V4_8 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_5 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_8 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_16 SAEDRVT14_FILL4 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_6 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_32 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_FILL_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_5 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_PV1ECO_6 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_16 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL5 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_6 SAEDRVT14_FILL3 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_8 SAEDRVT14_FILL_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_5 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL64 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_FILL4 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_6 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_ECO_9 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_ECO_12 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_ECO_18 SAEDRVT14_DCAP_V4_32 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_V4_64 SAEDRVT14_DCAP_PV1ECO_18 SAEDRVT14_DCAP_V4_64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_NNWSPACERY2_7 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_NNWSPACERY2_7 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL2 SAEDRVT14_FILL4 SAEDRVT14_FILL_NNWSPACERY2_7 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL4 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL5 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL4 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL3 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_15 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL3 SAEDRVT14_FILL2 SAEDRVT14_FILL3 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_12 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL64 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_15 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_12 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL4 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL5 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL4 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL4 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL3 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_12 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL3 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_12 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL4 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL2 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_12 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL4 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL5 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL2 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL5 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL5 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL4 SAEDRVT14_FILL_ECO_18 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_9 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL3 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1 SAEDRVT14_FILL_ECO_1
fc_shell> get_attribute [get_cells * -filter is_sequential==true] ref_name
SAEDSLVT14_FSDPRBQ_V2_0P5 SAEDHVT14_FSDPQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDSLVT14_FSDPRBQ_V2_1 SAEDSLVT14_FSDPRBQ_V2_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDRVT14_FDPQ_V2ECO_1 SAEDRVT14_FDPQ_V2ECO_1
fc_shell> sizeof_collection [get_attribute [get_cells * -filter is_sequential==true] ref_name]
Error: No such collection 'SAEDSLVT14_FSDPRBQ_V2_0P5 SAEDHVT14_FSDPQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDSLVT14_FSDPRBQ_V2_1 SAEDSLVT14_FSDPRBQ_V2_1 SAEDHVT14_FSDPRBQ_V2LP_1 SAEDRVT14_FDPQ_V2ECO_1 SAEDRVT14_FDPQ_V2ECO_1' (SEL-001)
fc_shell> llength [get_attribute [get_cells * -filter is_sequential==true] ref_name]
38
fc_shell> get_cells * -filter is_combinational==true
{ctmi_43 buf_int_i_operation_1_ clock_opt_opto_optlc_1081 clock_opt_opto_optlc_1082 clock_opt_opto_optlc_1083 ctmi_42 buf_int_i_operation_0_ tapfiller_SAEDRVT14_TAPDS_2 tapfiller_SAEDRVT14_TAPPN_4 tapfiller_SAEDRVT14_TAPDS_6 tapfiller_SAEDRVT14_TAPPN_8 tapfiller_SAEDRVT14_TAPDS_10 tapfiller_SAEDRVT14_TAPPN_12 tapfiller_SAEDRVT14_TAPDS_14 tapfiller_SAEDRVT14_TAPPN_16 tapfiller_SAEDRVT14_TAPDS_18 tapfiller_SAEDRVT14_TAPPN_20 boundarycell_SAEDRVT14_CAPBIN13_0 boundarycell_SAEDRVT14_CAPBIN13_1 boundarycell_SAEDRVT14_CAPTIN13_2 boundarycell_SAEDRVT14_CAPTIN13_3 boundarycell_SAEDRVT14_CAPB2_4 boundarycell_SAEDRVT14_CAPBTAP6_5 boundarycell_SAEDRVT14_CAPB2_6 boundarycell_SAEDRVT14_CAPB2_7 boundarycell_SAEDRVT14_CAPB2_8 boundarycell_SAEDRVT14_CAPB2_9 boundarycell_SAEDRVT14_CAPB2_10 boundarycell_SAEDRVT14_CAPB2_11 boundarycell_SAEDRVT14_CAPB2_12 boundarycell_SAEDRVT14_CAPB2_13 boundarycell_SAEDRVT14_CAPB2_14 boundarycell_SAEDRVT14_CAPB2_15 boundarycell_SAEDRVT14_CAPB2_16 boundarycell_SAEDRVT14_CAPB2_17 boundarycell_SAEDRVT14_CAPB2_18 boundarycell_SAEDRVT14_CAPB2_19 boundarycell_SAEDRVT14_CAPB2_20 boundarycell_SAEDRVT14_CAPB2_21 boundarycell_SAEDRVT14_CAPB2_22 boundarycell_SAEDRVT14_CAPB2_23 boundarycell_SAEDRVT14_CAPB2_24 boundarycell_SAEDRVT14_CAPB2_25 boundarycell_SAEDRVT14_CAPB2_26 boundarycell_SAEDRVT14_CAPB2_27 boundarycell_SAEDRVT14_CAPBTAP6_28 boundarycell_SAEDRVT14_CAPB2_29 boundarycell_SAEDRVT14_CAPB2_30 boundarycell_SAEDRVT14_CAPB2_31 boundarycell_SAEDRVT14_CAPB2_32 boundarycell_SAEDRVT14_CAPB2_33 boundarycell_SAEDRVT14_CAPB2_34 boundarycell_SAEDRVT14_CAPB2_35 boundarycell_SAEDRVT14_CAPB2_36 boundarycell_SAEDRVT14_CAPB2_37 boundarycell_SAEDRVT14_CAPB2_38 boundarycell_SAEDRVT14_CAPB2_39 boundarycell_SAEDRVT14_CAPB2_40 boundarycell_SAEDRVT14_CAPB2_41 boundarycell_SAEDRVT14_CAPB2_42 boundarycell_SAEDRVT14_CAPB2_43 boundarycell_SAEDRVT14_CAPB2_44 boundarycell_SAEDRVT14_CAPB2_45 boundarycell_SAEDRVT14_CAPB2_46 boundarycell_SAEDRVT14_CAPB2_47 boundarycell_SAEDRVT14_CAPB2_48 boundarycell_SAEDRVT14_CAPB2_49 boundarycell_SAEDRVT14_CAPB2_50 boundarycell_SAEDRVT14_CAPB2_51 boundarycell_SAEDRVT14_CAPBTAP6_52 boundarycell_SAEDRVT14_CAPB2_53 boundarycell_SAEDRVT14_CAPB2_54 boundarycell_SAEDRVT14_CAPB2_55 boundarycell_SAEDRVT14_CAPB2_56 boundarycell_SAEDRVT14_CAPB2_57 boundarycell_SAEDRVT14_CAPB2_58 boundarycell_SAEDRVT14_CAPB2_59 boundarycell_SAEDRVT14_CAPB2_60 boundarycell_SAEDRVT14_CAPB2_61 boundarycell_SAEDRVT14_CAPB2_62 boundarycell_SAEDRVT14_CAPB2_63 boundarycell_SAEDRVT14_CAPB2_64 boundarycell_SAEDRVT14_CAPB2_65 boundarycell_SAEDRVT14_CAPB2_66 boundarycell_SAEDRVT14_CAPB2_67 boundarycell_SAEDRVT14_CAPB2_68 boundarycell_SAEDRVT14_CAPB2_69 boundarycell_SAEDRVT14_CAPB2_70 boundarycell_SAEDRVT14_CAPB2_71 boundarycell_SAEDRVT14_CAPB2_72 boundarycell_SAEDRVT14_CAPB2_73 boundarycell_SAEDRVT14_CAPB2_74 boundarycell_SAEDRVT14_CAPB2_75 boundarycell_SAEDRVT14_CAPBTAP6_76 boundarycell_SAEDRVT14_CAPB2_77 boundarycell_SAEDRVT14_CAPB2_78 boundarycell_SAEDRVT14_CAPB2_79 boundarycell_SAEDRVT14_CAPB2_80 boundarycell_SAEDRVT14_CAPB2_81 boundarycell_SAEDRVT14_CAPB2_82 ...}
fc_shell> change_selection [get_cells * -filter is_combinational==true]
fc_shell> change_selection [get_cells * -filter "is_combinational==true && is_physical_only==false"]
fc_shell> change_selection [get_cells * -filter "is_combinational==true && is_physical_only==false"]
fc_shell> change_selection [get_cells * -filter "is_combinational==true && is_physical_only==true"]
fc_shell> gui_change_highlight -remove -all_colors
fc_shell> gui_set_highlight_options -current_color purple
fc_shell> gui_set_highlight_options -current_color purple
fc_shell> change_selection [get_cells * -filter "is_combinational==true && is_physical_only==true"]
fc_shell> gui_set_highlight_options -current_color orange
fc_shell> sizeof_collection [get_cells * -filter "is_combinational==true && is_physical_only==true"]
1878
fc_shell> gui_change_highlight -remove -all_colors
fc_shell> gui_remove_all_rulers -window [gui_get_current_window -types Layout -mru];  gui_remove_all_rulers -window global
1
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{-5.465 49.624} {-5.377 0.263}} -scale 0.0881 -modifiers { Shift}
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{-0.264 49.800} {50.771 49.536}} -scale 0.0881
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 

Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9812 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   33  Alloctr   33  Proc   14 
[End of Read DB] Total (MB): Used   40  Alloctr   41  Proc 9826 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 9826 
Net statistics:
Total number of nets     = 469
Number of nets to route  = 0
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
469 nets are fully connected,
 of which 469 are detail routed and 0 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   44  Proc 9826 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.01     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.56     on layer (7)    M7
Average gCell capacity  4.10     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   46  Proc 9826 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   46  Proc 9826 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   46  Proc 9826 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   45  Alloctr   46  Proc 9826 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  221  Alloctr  222  Proc 9826 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    21 Max = 3 GRCs =    15 (0.11%)
Initial. H routing: Overflow =    15 Max = 3 (GRCs =  2) GRCs =    11 (0.16%)
Initial. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     6 (0.09%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Apr 30 11:33:43 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  222  Proc 9826 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    21 Max = 3 GRCs =    15 (0.11%)
phase1. H routing: Overflow =    15 Max = 3 (GRCs =  2) GRCs =    11 (0.16%)
phase1. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     6 (0.09%)
phase1. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  222  Proc 9826 

Congestion utilization per direction:
Average vertical track utilization   =  3.12 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.17 %
Peak    horizontal track utilization = 54.17 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  219  Alloctr  221  Proc 9826 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -32  Alloctr  -33  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 9826 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -32  Alloctr  -33  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9826 

****************************************
Report : congestion
Design : ALU_votegui
Version: U-2022.12
Date   : Wed Apr 30 11:33:43 2025
****************************************

Layer     |    overflow     |               # GRCs has
Name      |  total  |  max  | overflow (%)       | max overflow
---------------------------------------------------------------
Both Dirs |      21 |     3 |      15  ( 0.109%) |       3
H routing |      15 |     3 |      11  ( 0.160%) |       2
V routing |       6 |     3 |       4  ( 0.058%) |       1


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9826 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Read DB] Total (MB): Used   40  Alloctr   41  Proc 9826 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 9826 
Net statistics:
Total number of nets     = 469
Number of nets to route  = 0
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
469 nets are fully connected,
 of which 469 are detail routed and 0 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   44  Proc 9826 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.01     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.56     on layer (7)    M7
Average gCell capacity  4.10     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   46  Proc 9826 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   46  Proc 9826 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   46  Proc 9826 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   45  Alloctr   46  Proc 9826 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  221  Alloctr  222  Proc 9826 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    21 Max = 3 GRCs =    15 (0.11%)
Initial. H routing: Overflow =    15 Max = 3 (GRCs =  2) GRCs =    11 (0.16%)
Initial. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     6 (0.09%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Apr 30 11:34:02 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  222  Proc 9826 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    21 Max = 3 GRCs =    15 (0.11%)
phase1. H routing: Overflow =    15 Max = 3 (GRCs =  2) GRCs =    11 (0.16%)
phase1. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    10 Max = 3 (GRCs =  2) GRCs =     6 (0.09%)
phase1. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.06%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  222  Proc 9826 

Congestion utilization per direction:
Average vertical track utilization   =  3.12 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.17 %
Peak    horizontal track utilization = 54.17 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  219  Alloctr  221  Proc 9826 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -32  Alloctr  -33  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 9826 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -32  Alloctr  -33  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9826 

****************************************
Report : congestion
Design : ALU_votegui
Version: U-2022.12
Date   : Wed Apr 30 11:34:02 2025
****************************************

Layer     |    overflow     |               # GRCs has
Name      |  total  |  max  | overflow (%)       | max overflow
---------------------------------------------------------------
Both Dirs |      21 |     3 |      15  ( 0.109%) |       3
H routing |      15 |     3 |      11  ( 0.160%) |       2
V routing |       6 |     3 |       4  ( 0.058%) |       1

fc_shell> quit!
Maximum memory usage for this session: 3635.91 MB
Maximum memory usage for this session including child processes: 3635.91 MB
CPU usage for this session:  15218 seconds (  4.23 hours)
Elapsed time for this session: 184238 seconds ( 51.18 hours)
Thank you for using Fusion Compiler.

