SPI master with FIFO buffers