#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560211a3a320 .scope module, "test" "test" 2 3;
 .timescale -9 -11;
P_0x560211a3a4a0 .param/l "c_BIT_PERIOD" 0 2 10, +C4<00000000000000000010000110011000>;
P_0x560211a3a4e0 .param/l "c_CLKS_PER_BIT" 0 2 9, +C4<00000000000000000000000001010111>;
P_0x560211a3a520 .param/l "c_CLOCK_PERIOD_NS" 0 2 8, +C4<00000000000000000000000001100100>;
v0x560211a5bcf0_0 .var "r_Clock", 0 0;
v0x560211a5be00_0 .var "r_Rx_Serial", 0 0;
v0x560211a5bec0_0 .var "r_Tx_Byte", 7 0;
v0x560211a5bf60_0 .var "r_Tx_DV", 0 0;
v0x560211a5c030_0 .net "w_Rx_Byte", 7 0, L_0x560211a1fc60;  1 drivers
v0x560211a5c120_0 .net "w_Tx_Done", 0 0, L_0x5602119d9a70;  1 drivers
E_0x560211a0eed0 .event posedge, v0x560211a5b140_0;
S_0x560211a3b140 .scope module, "UART_RX_INST" "uart_rx" 2 46, 3 6 0, S_0x560211a3a320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SER_CLK"
    .port_info 1 /INPUT 1 "RX_SERIAL"
    .port_info 2 /OUTPUT 1 "RX_DV"
    .port_info 3 /OUTPUT 8 "RX_BYTE"
P_0x560211a3b2c0 .param/l "CLEANUP" 0 3 23, C4<100>;
P_0x560211a3b300 .param/l "CLKS_PER_BIT" 0 3 17, +C4<00000000000000000000000001010111>;
P_0x560211a3b340 .param/l "DATA" 0 3 21, C4<010>;
P_0x560211a3b380 .param/l "IDLE" 0 3 19, C4<000>;
P_0x560211a3b3c0 .param/l "START" 0 3 20, C4<001>;
P_0x560211a3b400 .param/l "STOP" 0 3 22, C4<011>;
P_0x560211a3b440 .param/l "UART_BAUD" 0 3 14, +C4<00000000000000000010010110000000>;
L_0x560211a1fa40 .functor BUFZ 1, v0x560211a5a5e0_0, C4<0>, C4<0>, C4<0>;
L_0x560211a1fc60 .functor BUFZ 8, v0x560211a379d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x560211a389f0_0 .var "Bit_Idx", 2 0;
v0x560211a38e80_0 .var "Clock_Count", 31 0;
v0x560211a39360_0 .net "RX_BYTE", 7 0, L_0x560211a1fc60;  alias, 1 drivers
v0x560211a39740_0 .net "RX_DV", 0 0, L_0x560211a1fa40;  1 drivers
v0x560211a344c0_0 .net "RX_SERIAL", 0 0, v0x560211a5be00_0;  1 drivers
v0x560211a379d0_0 .var "Rx_Byte", 7 0;
v0x560211a2f820_0 .var "Rx_Data", 0 0;
v0x560211a5a5e0_0 .var "Rx_Dv", 0 0;
v0x560211a5a6a0_0 .net "SER_CLK", 0 0, v0x560211a5bcf0_0;  1 drivers
v0x560211a5a760_0 .var "State", 2 0;
E_0x560211a0e8b0 .event posedge, v0x560211a5a6a0_0;
S_0x560211a5a8c0 .scope module, "UART_TX_INST" "uart_tx" 2 53, 4 1 0, S_0x560211a3a320;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "SER_CLK"
    .port_info 1 /INPUT 1 "TX_DV"
    .port_info 2 /INPUT 8 "TX_BYTE"
    .port_info 3 /OUTPUT 1 "TX_DATA"
    .port_info 4 /OUTPUT 1 "DONE"
P_0x560211a5aa60 .param/l "CLEANUP" 0 4 16, C4<100>;
P_0x560211a5aaa0 .param/l "CLKS_PER_BIT" 0 4 10, +C4<00000000000000000000000001010111>;
P_0x560211a5aae0 .param/l "DATA" 0 4 14, C4<010>;
P_0x560211a5ab20 .param/l "IDLE" 0 4 12, C4<000>;
P_0x560211a5ab60 .param/l "START" 0 4 13, C4<001>;
P_0x560211a5aba0 .param/l "STOP" 0 4 15, C4<011>;
P_0x560211a5abe0 .param/l "UART_BAUD" 0 4 9, +C4<00000000000000000010010110000000>;
L_0x560211a1f560 .functor BUFZ 1, v0x560211a5b790_0, C4<0>, C4<0>, C4<0>;
L_0x5602119d9a70 .functor BUFZ 1, v0x560211a5b1e0_0, C4<0>, C4<0>, C4<0>;
v0x560211a5af80_0 .var "Bit_Idx", 2 0;
v0x560211a5b060_0 .var "Clock_Count", 31 0;
v0x560211a5b140_0 .net "DONE", 0 0, L_0x5602119d9a70;  alias, 1 drivers
v0x560211a5b1e0_0 .var "Done", 0 0;
v0x560211a5b2a0_0 .net "SER_CLK", 0 0, v0x560211a5bcf0_0;  alias, 1 drivers
v0x560211a5b390_0 .var "State", 2 0;
v0x560211a5b450_0 .net "TX_BYTE", 7 0, v0x560211a5bec0_0;  1 drivers
v0x560211a5b530_0 .net "TX_DATA", 0 0, L_0x560211a1f560;  1 drivers
v0x560211a5b5f0_0 .net "TX_DV", 0 0, v0x560211a5bf60_0;  1 drivers
v0x560211a5b6b0_0 .var "Tx_Byte", 7 0;
v0x560211a5b790_0 .var "Tx_Data", 0 0;
v0x560211a5b850_0 .var "Tx_Dv", 0 0;
S_0x560211a5b9b0 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 21, 2 21 0, S_0x560211a3a320;
 .timescale -9 -11;
v0x560211a5bb30_0 .var "i_Data", 7 0;
v0x560211a5bc10_0 .var/i "ii", 31 0;
TD_test.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560211a5be00_0, 0;
    %delay 8600000, 0;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560211a5bc10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560211a5bc10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x560211a5bb30_0;
    %load/vec4 v0x560211a5bc10_0;
    %part/s 1;
    %assign/vec4 v0x560211a5be00_0, 0;
    %delay 8600000, 0;
    %load/vec4 v0x560211a5bc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560211a5bc10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560211a5be00_0, 0;
    %delay 8600000, 0;
    %end;
    .scope S_0x560211a3b140;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560211a38e80_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x560211a3b140;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560211a389f0_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x560211a3b140;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560211a379d0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x560211a3b140;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560211a5a5e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x560211a3b140;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560211a5a760_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x560211a3b140;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560211a2f820_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x560211a3b140;
T_7 ;
    %wait E_0x560211a0e8b0;
    %load/vec4 v0x560211a344c0_0;
    %assign/vec4 v0x560211a2f820_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560211a3b140;
T_8 ;
    %wait E_0x560211a0e8b0;
    %load/vec4 v0x560211a5a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560211a5a5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560211a38e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a389f0_0, 0;
    %load/vec4 v0x560211a2f820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
T_8.8 ;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x560211a38e80_0;
    %cmpi/e 43, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %load/vec4 v0x560211a2f820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560211a38e80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
T_8.11 ;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x560211a38e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560211a38e80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
T_8.10 ;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x560211a38e80_0;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_8.13, 5;
    %load/vec4 v0x560211a38e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560211a38e80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560211a38e80_0, 0;
    %load/vec4 v0x560211a2f820_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x560211a389f0_0;
    %assign/vec4/off/d v0x560211a379d0_0, 4, 5;
    %load/vec4 v0x560211a389f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v0x560211a389f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560211a389f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a389f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
T_8.16 ;
T_8.14 ;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x560211a38e80_0;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_8.17, 5;
    %load/vec4 v0x560211a38e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560211a38e80_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560211a5a5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560211a38e80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
T_8.18 ;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a5a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560211a5a5e0_0, 0;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560211a5a8c0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560211a5b060_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x560211a5a8c0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560211a5af80_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_0x560211a5a8c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560211a5b850_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x560211a5a8c0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560211a5b6b0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x560211a5a8c0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560211a5b790_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x560211a5a8c0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560211a5b1e0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x560211a5a8c0;
T_15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560211a5b390_0, 0, 3;
    %end;
    .thread T_15;
    .scope S_0x560211a5a8c0;
T_16 ;
    %wait E_0x560211a0e8b0;
    %load/vec4 v0x560211a5b5f0_0;
    %assign/vec4 v0x560211a5b850_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560211a5a8c0;
T_17 ;
    %wait E_0x560211a0e8b0;
    %load/vec4 v0x560211a5b390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a5b390_0, 0;
    %jmp T_17.6;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560211a5b790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560211a5b1e0_0, 0;
    %load/vec4 v0x560211a5b850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x560211a5b450_0;
    %assign/vec4 v0x560211a5b6b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560211a5b390_0, 0;
T_17.7 ;
    %jmp T_17.6;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560211a5b790_0, 0;
    %load/vec4 v0x560211a5b060_0;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_17.9, 5;
    %load/vec4 v0x560211a5b060_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560211a5b060_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560211a5b390_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560211a5b060_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560211a5b390_0, 0;
T_17.10 ;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x560211a5b6b0_0;
    %load/vec4 v0x560211a5af80_0;
    %part/u 1;
    %assign/vec4 v0x560211a5b790_0, 0;
    %load/vec4 v0x560211a5b060_0;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_17.11, 5;
    %load/vec4 v0x560211a5b060_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560211a5b060_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560211a5b060_0, 0;
    %load/vec4 v0x560211a5af80_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_17.13, 5;
    %load/vec4 v0x560211a5af80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560211a5af80_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a5af80_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560211a5b390_0, 0;
T_17.14 ;
T_17.12 ;
    %jmp T_17.6;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560211a5b790_0, 0;
    %load/vec4 v0x560211a5b060_0;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_17.15, 5;
    %load/vec4 v0x560211a5b060_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x560211a5b060_0, 0;
    %jmp T_17.16;
T_17.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560211a5b1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560211a5b060_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x560211a5b390_0, 0;
T_17.16 ;
    %jmp T_17.6;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560211a5b1e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a5b390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560211a5af80_0, 0;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560211a3a320;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560211a5bcf0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x560211a3a320;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560211a5bf60_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x560211a3a320;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560211a5bec0_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0x560211a3a320;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560211a5be00_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x560211a3a320;
T_22 ;
    %delay 50000, 0;
    %load/vec4 v0x560211a5bcf0_0;
    %nor/r;
    %assign/vec4 v0x560211a5bcf0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x560211a3a320;
T_23 ;
    %vpi_call 2 68 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560211a3a320 {0 0 0};
    %wait E_0x560211a0e8b0;
    %wait E_0x560211a0e8b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560211a5bf60_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x560211a5bec0_0, 0;
    %wait E_0x560211a0e8b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560211a5bf60_0, 0;
    %wait E_0x560211a0eed0;
    %wait E_0x560211a0e8b0;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x560211a5bb30_0, 0, 8;
    %fork TD_test.UART_WRITE_BYTE, S_0x560211a5b9b0;
    %join;
    %wait E_0x560211a0e8b0;
    %load/vec4 v0x560211a5c030_0;
    %cmpi/e 63, 0, 8;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 86 "$display", "Test Passed - Correct Byte Received" {0 0 0};
    %jmp T_23.1;
T_23.0 ;
    %vpi_call 2 88 "$display", "Test Failed - Incorrect Byte Received" {0 0 0};
T_23.1 ;
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test.v";
    "uart_rx.v";
    "uart_tx.v";
