/*
 * iaxxx-register-defs-pwr-mgmt.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_PWR_MGMT_H__
#define __IAXXX_REGISTER_DEFS_PWR_MGMT_H__

/*** The base address for this set of registers ***/
#define IAXXX_PWR_MGMT_REGS_ADDR (0x0e000000)

/*** PWR_MGMT_MAX_I2C_SPEED (0x0e000000) ***/
/*
 * Max I2C speed supported.
 */
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_ADDR (0x0e000000)
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_WMASK_VAL 0x00000000
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_RESET_VAL 0x00000000

/*
 * Maximum I2C speed supported at the given power level
 */
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_MAX_I2C_SPEED_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_MAX_I2C_SPEED_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_MAX_I2C_SPEED_POS 0
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_MAX_I2C_SPEED_SIZE 32

/*** PWR_MGMT_MAX_SPI_SPEED (0x0e000004) ***/
/*
 * Max SPI Slave speed supported
 */
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_ADDR (0x0e000004)
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_WMASK_VAL 0x00000000
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_RESET_VAL 0x00000000

/*
 * Maximum SPI Slave speed supported at the given power level
 */
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_MAX_SPI_SPEED_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_MAX_SPI_SPEED_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_MAX_SPI_SPEED_POS 0
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_MAX_SPI_SPEED_SIZE 32

/*** PWR_MGMT_MAX_UART_BAUDRATE (0x0e000008) ***/
/*
 * Max UART baudrate supported
 */
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_ADDR (0x0e000008)
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_WMASK_VAL 0x00000000
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_RESET_VAL 0x00000000

/*
 * Maximum UART baudrate supported at the given power level
 */
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REG_SIZE 32

/*** PWR_MGMT_MAX_I2C_SPEED_REQ (0x0e00000c) ***/
/*
 * Max I2C Speed request
 */
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_ADDR (0x0e00000c)
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_RESET_VAL 0x00000000

/*
 * Maximum I2C speed requested by Host.
 */
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_SPI_SPEED_REQ (0x0e000010) ***/
/*
 * Max SPI Slave speed request
 */
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_ADDR (0x0e000010)
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_RESET_VAL 0x00000000

/*
 * Maximum SPI Slave speed requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_UART_BAUDRATE_REQ (0x0e000014) ***/
/*
 * Max UART baudrate request
 */
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_ADDR (0x0e000014)
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_RESET_VAL 0x00000000

/*
 * Maximum UART baudrate requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_REG_SIZE 32

/*** PWR_MGMT_SYS_CLK_CTRL (0x0e000018) ***/
/*
 * Clock Source selection for APLL, X_CLK, A_CLK. Clock Scaling for Internal
 * Oscillator, APLL.
 */
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_ADDR (0x0e000018)
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_MASK_VAL 0x00001fff
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_RMASK_VAL 0x00001fff
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_WMASK_VAL 0x00001ffe
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_RESET_VAL 0x00000000

/*
 * Internal Oscillator Disable status
 * 0 - Internal Oscillator Enabled
 * 1 - Internal Oscillator Disabled
 */
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_INT_OSC_DIS_MASK 0x00000001
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_INT_OSC_DIS_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_INT_OSC_DIS_POS 0
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_INT_OSC_DIS_SIZE 1

/*
 * Selects APLL Source
 * 0 - System Clock
 * 1 - 8 - RESERVED
 * 9 - Internal Oscillator
 * 10 - RESERVED
 * 11 - External Clock
 * otherwise - Invalid
 */
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_APLL_SRC_MASK 0x0000001e
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_APLL_SRC_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_APLL_SRC_POS 1
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_APLL_SRC_SIZE 4

/*
 * Selects APLL Output frequency
 * 0 - 3.072 MHz
 * 1 - 6.144 MHz
 * 2 - 12.288 MHz
 * 3 - 24.576 MHz
 * 4 - 49.152 MHz
 * 5 - 98.304 MHz
 * 6 - 368.640 MHz
 * otherwise - Invalid
 */
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_APLL_OUT_FREQ_MASK 0x000001e0
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_APLL_OUT_FREQ_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_APLL_OUT_FREQ_POS 5
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_APLL_OUT_FREQ_SIZE 4

/*
 * Selects MPLL Source
 * 0 - System Clock
 * 1 - 8 - RESERVED
 * 9 - Internal Oscillator
 * 10 - RESERVED
 * 11 - External Clock
 * otherwise - Invalid
 */
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_MPLL_SRC_MASK 0x00001e00
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_MPLL_SRC_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_MPLL_SRC_POS 9
#define IAXXX_PWR_MGMT_SYS_CLK_CTRL_MPLL_SRC_SIZE 4

/*** PWR_MGMT_MAX_I2C_SPEED_REQ_1 (0x0e00001c) ***/
/*
 * Max I2C Speed request from the second Host
 */
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_ADDR (0x0e00001c)
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_RESET_VAL 0x00000000

/*
 * Maximum I2C speed requested by second Host.
 */
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_I2C_SPEED_REQ_1_REG_SIZE 32

/*** PWR_MGMT_MAX_SPI_SPEED_REQ_1 (0x0e000020) ***/
/*
 * Max SPI speed request from the second Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_ADDR (0x0e000020)
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_RESET_VAL 0x00000000

/*
 * Maximum SPI speed requested by second Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_SPI_SPEED_REQ_1_REG_SIZE 32

/*** PWR_MGMT_MAX_UART_BAUDRATE_REQ_1 (0x0e000024) ***/
/*
 * Max UART baudrate request from the second Host
 */
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_ADDR (0x0e000024)
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_RESET_VAL 0x00000000

/*
 * Maximum UART baudrate requested by second Host
 */
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_UART_BAUDRATE_REQ_1_REG_SIZE 32

/*** PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ (0x0e000028) ***/
/*
 * Max I2C instance 0 Master Speed request from the Host
 */
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_ADDR (0x0e000028)
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * Maximum I2C Instance 0 Master speed requested by  Host.
 */
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_I2C0_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ (0x0e00002c) ***/
/*
 * Max I2C instance 1 Master Speed request from the Host
 */
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_ADDR (0x0e00002c)
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * Maximum I2C Instance 1 Master speed requested by  Host.
 */
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_I2C1_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ (0x0e000030) ***/
/*
 * Max I2C instance 2 Master Speed request from the Host
 */
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_ADDR (0x0e000030)
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * Maximum I2C Instance 2 Master speed requested by  Host.
 */
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_I2C2_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ (0x0e000034) ***/
/*
 * Max I2C instance 3 Master Speed request from the Host
 */
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_ADDR (0x0e000034)
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * Maximum I2C Instance 3 Master speed requested by  Host.
 */
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_I2C3_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ (0x0e000038) ***/
/*
 * Max I2C instance 4 Master Speed request from the Host
 */
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_ADDR (0x0e000038)
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * Maximum I2C Instance 0 Master speed requested by  Host.
 */
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_I2C4_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ (0x0e00003c) ***/
/*
 * SPI instance 0 Maximum Master speed requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_ADDR (0x0e00003c)
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * SPI instance 0 Maximum Master speed requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_SPI0_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ (0x0e000040) ***/
/*
 * SPI instance 1 Maximum Master speed requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_ADDR (0x0e000040)
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * SPI instance 1 Maximum Master speed requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_SPI1_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ (0x0e000044) ***/
/*
 * SPI instance 2 Maximum Master speed requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_ADDR (0x0e000044)
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * SPI instance 2 Maximum Master speed requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_SPI2_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ (0x0e000048) ***/
/*
 * UART instance 0 Maximum baudrate requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_ADDR (0x0e000048)
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * UART0 instance 0 Maximum baudrate requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_UART0_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ (0x0e00004c) ***/
/*
 * UART instance 1 Maximum baudrate requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_ADDR (0x0e00004c)
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_WMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_RESET_VAL 0x00000000

/*
 * UART0 instance 1 Maximum baudrate requested by Host
 */
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_REG_POS 0
#define IAXXX_PWR_MGMT_MAX_UART1_MASTER_SPEED_REQ_REG_SIZE 32

/*** PWR_MGMT_PWR_MGMT_STATS_PTR (0x0e000050) ***/
/*
 * Pointer to power management statistics
 */
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_ADDR (0x0e000050)
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_WMASK_VAL 0x00000000
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_RESET_VAL 0x00000000

/*
 * Pointer to power management statistics
 */
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_REG_POS 0
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_PTR_REG_SIZE 32

/*** PWR_MGMT_PWR_MGMT_STATS_SIZE (0x0e000054) ***/
/*
 * Size of power management statistics in words
 */
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_ADDR (0x0e000054)
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_MASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_RMASK_VAL 0xffffffff
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_WMASK_VAL 0x00000000
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_RESET_VAL 0x00000000

/*
 * Size of power management statistics in words
 */
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_REG_MASK 0xffffffff
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_REG_RESET_VAL 0x0
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_REG_POS 0
#define IAXXX_PWR_MGMT_PWR_MGMT_STATS_SIZE_REG_SIZE 32

/* Number of registers in the module */
#define IAXXX_PWR_MGMT_REG_NUM 22

#endif /* __IAXXX_REGISTER_DEFS_PWR_MGMT_H__ */
