                          CONFORMAL (R)
                   Version 18.10-s300 (23-Aug-2018) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2018. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 1631 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
CPU time     : 0.11    seconds
Elapse time  : 0       seconds
Memory usage : 327.69  M bytes
0
// Command: set_verification_information rtl_fv_map_db
// Note: Verification information rtl_fv_map_db does not exist. New directory created.
// Verification information is set to /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK/rtl_fv_map_db.
// Advanced reporting is enabled and the output is written to /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK/rtl_fv_map_db
0
// Command: read_implementation_information fv/chip -revised fv_map
// Reading implementation information from fv/chip ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                            26
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             4
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 4 -norelease_license
// Number of threads is set to 4,4.
0
// Command: set_compare_options -threads 4
Set computing threads of compare to 4,4.
0
// Command: set env(RC_VERSION)     "18.14-s037_1"
18.14-s037_1
// Command: set env(CDN_SYNTH_ROOT) "/afs/ece.cmu.edu/support/cds/share/image/usr/cds/genus-18.14.000/tools.lnx86"
/afs/ece.cmu.edu/support/cds/share/image/usr/cds/genus-18.14.000/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/afs/ece.cmu.edu/support/cds/share/image/usr/cds/genus-18.14.000/tools.lnx86"
/afs/ece.cmu.edu/support/cds/share/image/usr/cds/genus-18.14.000/tools.lnx86
// Command: set env(CW_DIR) "/afs/ece.cmu.edu/support/cds/share/image/usr/cds/genus-18.14.000/tools.lnx86/lib/chipware"
/afs/ece.cmu.edu/support/cds/share/image/usr/cds/genus-18.14.000/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/afs/ece.cmu.edu/support/cds/share/image/usr/cds/genus-18.14.000/tools.lnx86/lib/chipware"
/afs/ece.cmu.edu/support/cds/share/image/usr/cds/genus-18.14.000/tools.lnx86/lib/chipware
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path . -library -both
0
// Command: read_library -liberty -both   /afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib /afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib
// Parsing file /afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib ...
// Parsing file /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib ...
// Parsing file /afs/ece/user/iescobar/gpdk045/libs/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib ...
// Parsing file /afs/ece/user/iescobar/gpdk045/libs/giolib045_v3.2/giolib045/lib/giolib045.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:2)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:20)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:491)
// Note: Read Liberty library successfully
0
CPU time     : 0.42    seconds
Elapse time  : 1       seconds
Memory usage : 354.09  M bytes
// Command: set_undriven_signal 0 -golden
0
// Command: set_naming_style rc -golden
0
// Command: set_naming_rule "%s\[%d\]" -instance_array -golden
0
// Command: set_naming_rule "%s_reg" -register -golden
0
// Command: set_naming_rule "%L.%s" "%L_%d_.%s" "%s" -instance -golden
0
// Command: set_naming_rule "%L.%s" "%L_%d_.%s" "%s" -variable -golden
0
// Command: set lec_version_required "17.20301"
17.20301
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -const_port_extend
//          }
// Command: set_hdl_options -const_port_extend
0
// Command: set_hdl_options -VERILOG_INCLUDE_DIR "incdir:sep:src:cwd"
0
// Command: delete_search_path -all -design -golden
0
// Command: add_search_path . ../../rtl -design -golden
0
// Command: read_design -enumconstraint  -define SYNTHESIS  -merge bbox -golden -lastmod -noelab -sv09 ../../rtl/chip.sv ../../rtl/control.sv ../../rtl/datapath.sv ../../rtl/register.sv
// Parsing file ../../rtl/chip.sv ...
// Parsing file ../../rtl/control.sv ...
// Parsing file ../../rtl/datapath.sv ...
// Parsing file ../../rtl/register.sv ...
0
// Command: elaborate_design -golden -root {chip} -rootonly 
// Golden root module is set to 'chip'
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:1)
0
// Command: read_design -verilog95   -revised -lastmod -noelab fv/chip/fv_map.v.gz
// Parsing file fv/chip/fv_map.v.gz ...
0
// Command: elaborate_design -revised -root {chip}
// Revised root module is set to 'chip'
// Warning: (RTL14) Signal has input but it has no output (occurrence:14)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:4)
0
// Command: uniquify -all -nolib -golden
Uniquified 2 instance(s) referring to module 'register_WL8' in Golden
Uniquified 1 module(s)
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         9               7
Library-cells         63             233
============================================
Primitives      Golden              Revised
============================================
INPUT               20                   20
OUTPUT              10                   10
--------------------------------------------
AND        *        84                  132
BUF        *        33                   34
DFF                 26                   26
INV        *        38                  102
MUX        *       193                    0
NAND       *         0                   43
NOR        *         2                   45
OR         *        43                   80
WIRE       *         2                    0
XNOR       *         7                   10
XOR        *        45                    8
------ word-level --------------------------
ADD        *         1                    0
EQ         *         1                    0
LT         *         1                    0
SLL        *         1                    0
SUBTRACT   *         2                    0
WMUX       *        24                    0
WSEL       *         5                    0
--------------------------------------------
Total              473                  480

0
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_analyze_option -auto
0
// Command: write_hier_compare_dofile hier_tmp2.lec.do -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string " report_unmapped_points -notmapped; analyze_datapath -module -verbose ; analyze_datapath -share  -verbose; "
// Flattening Golden and Revised designs ...
// Command: usage
CPU time     : 0.48    seconds
Memory usage : 395.59  M bytes
// Starting hierarchical dofile generation ...
// Total Matching Module Instance Pairs =  7
// Module Instantiation Ratio in Golden = 1.00
// Module Instantiation Ratio in Revised = 1.00
// Gathering Instance Boundary Information ...
// Extracting Constraints in Golden...
// Extracting Constraints in Revised...
// Balancing Constraints ...
// Resolving Constraints ...
// Writing hierarchical dofile ...
5 module pairs are not written because of primitive instances less than 50
2 module pairs are written for hierarchical comparison
// Note: For additional reporting on 'not written' modules, see the 'VERBOSE REPORTING'
   section at the end of the hierarchical dofile, or just use the '-verbose' option
   with 'write hier_compare dofile' command
0
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Running Module datapath_WL8 and datapath_WL8
// Command: set_root_module datapath_WL8 -Golden
// Command: set_root_module datapath_WL8 -Golden
0
// Command: set_root_module datapath_WL8 -Revised
// Command: set_root_module datapath_WL8 -Revised
0
// Command: set_module_property -instance /inst_datapath -Golden
// Command: set_module_property -instance /inst_datapath -Golden
0
// Command: set_module_property -instance /inst_datapath -Revised
// Command: set_module_property -instance /inst_datapath -Revised
0
// Command: report_black_box -NOHidden
// Command: report_black_box -NOHidden
0
// Command: set_system_mode lec
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling (auto) mapped 48 out of 48 DFF/DLATs
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            20     9      24        53      
--------------------------------------------------------------------------------
Revised           20     9      24        53      
================================================================================
// Running automatic setup...
// Automatic setup finished.
0
// Command:  report_unmapped_points -notmapped; analyze_datapath -module -verbose ; analyze_datapath -share  -verbose; 
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -share -verbose
0
// Command: add_compared_points -all
// Command: add_compared_points -all
// 33 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 4,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           9      24        33      
================================================================================
CPU time     : 1.25    seconds
Elapse time  : 5       seconds
Memory usage : 475.90  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
// Command: set_system_mode setup
0
// Command: add_black_box datapath_WL8 -module -hier -Golden
// Command: add_black_box datapath_WL8 -module -hier -Golden
0
// Command: add_black_box datapath_WL8 -module -hier -Revised
// Command: add_black_box datapath_WL8 -module -hier -Revised
0
// Command: usage
// Command: usage
CPU time     : 1.26    seconds
Memory usage : 481.90  M bytes
0
Processed 1 out of 2 module pairs	EQ: 1	NEQ: 0	ABORT: 0
// Running Module chip and chip
// Command: set_root_module chip -Golden
// Command: set_root_module chip -Golden
// Warning: Total black box modules referenced in Golden = 1
0
// Command: set_root_module chip -Revised
// Command: set_root_module chip -Revised
// Warning: Total black box modules referenced in Revised = 1
0
// Command: set_module_property -instance / -Golden
// Command: set_module_property -instance / -Golden
0
// Command: set_module_property -instance / -Revised
// Command: set_module_property -instance / -Revised
0
// Command: report_black_box -NOHidden
// Command: report_black_box -NOHidden
HIER: (G R) datapath_WL8
0
// Command: set_system_mode lec
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling (auto) mapped 4 out of 4 DFF/DLATs
// Warning: Undriven signals are tied to ZERO
// (F65.1) Tied 120 undriven signal(s) to ZERO
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Golden            20     10     2      1         33      
--------------------------------------------------------------------------------
Revised           20     10     2      1         33      
================================================================================
// Running automatic setup...
// Automatic setup finished.
0
// Command:  report_unmapped_points -notmapped; analyze_datapath -module -verbose ; analyze_datapath -share  -verbose; 
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -share -verbose
0
// Command: add_compared_points -all
// Command: add_compared_points -all
// 13 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 4,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Equivalent           10     2      1         13      
================================================================================
CPU time     : 3.46    seconds
Elapse time  : 8       seconds
Memory usage : 492.90  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
// Command: set_system_mode setup
0
// Command: usage
// Command: usage
CPU time     : 3.46    seconds
Memory usage : 492.90  M bytes
0
Processed 2 out of 2 module pairs	EQ: 2	NEQ: 0	ABORT: 0

================================================================================
Module Comparison Results
--------------------------------------------------------------------------------
Equivalent                     2
--------------------------------------------------------------------------------
Total                          2
--------------------------------------------------------------------------------
Hierarchical compare : Equivalent 
================================================================================
0
// Command: report_verification -hier -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      1
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               no *
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
     Verified pin-equivalent outputs are unmapped:             no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        1
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        8%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       5%
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Total Equivalent modules  = 2
================================================================================
pass
// Command: set_system_mode lec
0
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: write_verification_information
// Verification information is written to rtl_fv_map_db.
0
// Command: report_verification_information
// Generating reports on verification information at /afs/ece.cmu.edu/usr/iescobar/private/research_s23/18725_starter_code/ece725/digital/gcd/syn/WORK/rtl_fv_map_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 0         0                                            
sequential_merge    0         0                                            
sequential_phase    26        0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: tclmode
In Tcl mode already.
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 13
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: vpxmode
// Command: exit -f
