Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 63dcda8d7ad74bb68223be1d407c8494 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_SIM_behav xil_defaultlib.CPU_SIM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_MUX [pc_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="011111001000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0111110010...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.stage1 [stage1_default]
Compiling architecture behavioral of entity xil_defaultlib.buffer1 [buffer1_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.I_FLAG [i_flag_default]
Compiling architecture behavioral of entity xil_defaultlib.stage2 [stage2_default]
Compiling architecture behavioral of entity xil_defaultlib.buffer2 [buffer2_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.SCRATCH_RAM [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.SP [sp_default]
Compiling architecture behavioral of entity xil_defaultlib.stage34 [stage34_default]
Compiling architecture behavioral of entity xil_defaultlib.buffer3 [buffer3_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.branch_pred [branch_pred_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_CPU [rat_cpu_default]
Compiling architecture behavior of entity xil_defaultlib.cpu_sim
Built simulation snapshot CPU_SIM_behav
