/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [37:0] _01_;
  wire [31:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[9] ? in_data[30] : in_data[51]);
  assign celloutsig_1_19z = !(celloutsig_1_10z ? celloutsig_1_16z : celloutsig_1_8z);
  assign celloutsig_0_3z = !(celloutsig_0_2z[2] ? in_data[85] : celloutsig_0_0z);
  assign celloutsig_0_7z = !(celloutsig_0_0z ? in_data[93] : celloutsig_0_0z);
  assign celloutsig_1_1z = !(in_data[173] ? celloutsig_1_0z : in_data[178]);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? in_data[140] : celloutsig_1_1z);
  assign celloutsig_0_1z = !(in_data[26] ? in_data[2] : in_data[95]);
  assign celloutsig_1_4z = !(_00_ ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_16z = !(celloutsig_1_12z ? celloutsig_1_8z : celloutsig_1_0z);
  assign celloutsig_1_15z = celloutsig_1_0z | celloutsig_1_5z[4];
  assign celloutsig_1_7z = ~(celloutsig_1_6z ^ celloutsig_1_4z);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 38'h0000000000;
    else _01_ <= { in_data[54:26], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z[2:1], 1'h1, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  reg [31:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 32'd0;
    else _15_ <= { in_data[151:121], celloutsig_1_1z };
  assign { _02_[31:27], _00_, _02_[25:0] } = _15_;
  assign celloutsig_1_17z = | { celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_0z, in_data[186:185], in_data[140:136] };
  assign celloutsig_1_12z = | { celloutsig_1_0z, in_data[140:136] };
  assign celloutsig_1_5z = { in_data[171:165], celloutsig_1_4z } ~^ { _00_, _02_[25:19] };
  assign celloutsig_1_18z = ~((celloutsig_1_6z & celloutsig_1_11z[2]) | celloutsig_1_17z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_5z[0]) | celloutsig_1_5z[0]);
  assign celloutsig_1_8z = ~((in_data[129] & celloutsig_1_6z) | celloutsig_1_4z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 4'h0;
    else if (clkin_data[128]) celloutsig_1_11z = in_data[114:111];
  assign celloutsig_0_4z = ~((in_data[32] & celloutsig_0_3z) | (celloutsig_0_0z & in_data[71]));
  assign celloutsig_0_6z = ~((celloutsig_0_0z & _01_[12]) | (celloutsig_0_2z[2] & in_data[7]));
  assign celloutsig_1_0z = ~((in_data[129] & in_data[157]) | (in_data[180] & in_data[137]));
  assign celloutsig_1_9z = ~((celloutsig_1_4z & in_data[124]) | (celloutsig_1_6z & celloutsig_1_3z));
  assign celloutsig_1_10z = ~((in_data[162] & in_data[148]) | (celloutsig_1_7z & _02_[1]));
  assign celloutsig_0_2z[2:1] = { celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[16:15];
  assign _02_[26] = _00_;
  assign celloutsig_0_2z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
