[
  {
    "ID": "c:MM32SPIN2xx_p.h@1040@macro@__MM32SPIN2xx_p_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MM32SPIN2xx_p_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "__MM32SPIN2xx_p_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@1128@macro@MM32SPIN2xx_p",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MM32SPIN2xx_p",
    "location": {
      "column": "9",
      "line": "30",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "MM32SPIN2xx_p",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@1578@macro@HSE_Value",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_Value",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSE_Value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@1666@macro@HSE_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_VALUE",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSE_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@1810@macro@HSEStartUp_TimeOut",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSEStartUp_TimeOut",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSEStartUp_TimeOut",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@1893@macro@HSE_STARTUP_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_STARTUP_TIMEOUT",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSE_STARTUP_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@1945@macro@HSI_Value",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_Value",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSI_Value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2033@macro@HSI_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSI_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2067@macro@HSI_Value_Pll_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_Value_Pll_ON",
    "location": {
      "column": "9",
      "line": "58",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSI_Value_Pll_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2165@macro@HSI_VALUE_PLL_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE_PLL_ON",
    "location": {
      "column": "9",
      "line": "59",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSI_VALUE_PLL_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2212@macro@HSI_Value_Pll_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_Value_Pll_OFF",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSI_Value_Pll_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2382@macro@HSI_VALUE_PLL_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE_PLL_OFF",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HSI_VALUE_PLL_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2503@macro@__MM32SPIN2xx_p_STDPERIPH_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MM32SPIN2xx_p_STDPERIPH_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "__MM32SPIN2xx_p_STDPERIPH_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2632@macro@__MM32SPIN2xx_p_STDPERIPH_VERSION_SUB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MM32SPIN2xx_p_STDPERIPH_VERSION_SUB1",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "__MM32SPIN2xx_p_STDPERIPH_VERSION_SUB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2760@macro@__MM32SPIN2xx_p_STDPERIPH_VERSION_SUB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MM32SPIN2xx_p_STDPERIPH_VERSION_SUB2",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "__MM32SPIN2xx_p_STDPERIPH_VERSION_SUB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@2882@macro@__MM32SPIN2xx_p_STDPERIPH_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MM32SPIN2xx_p_STDPERIPH_VERSION",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "__MM32SPIN2xx_p_STDPERIPH_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@3250@macro@__MPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MPU_PRESENT",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "__MPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@3344@macro@__NVIC_PRIO_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_PRIO_BITS",
    "location": {
      "column": "9",
      "line": "89",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "__NVIC_PRIO_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@3438@macro@__Vendor_SysTickConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__Vendor_SysTickConfig",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "__Vendor_SysTickConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@E@IRQn",
    "What": "Enum",
    "defdec": "Def",
    "display": "IRQn",
    "fields": [
      {
        "ID": "c:@E@IRQn@NonMaskableInt_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "NonMaskableInt_IRQn",
        "location": {
          "column": "5",
          "line": "98",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "NonMaskableInt_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@HardFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HardFault_IRQn",
        "location": {
          "column": "5",
          "line": "99",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "HardFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@MemoryManagement_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "MemoryManagement_IRQn",
        "location": {
          "column": "5",
          "line": "100",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "MemoryManagement_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@BusFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "BusFault_IRQn",
        "location": {
          "column": "5",
          "line": "101",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "BusFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UsageFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UsageFault_IRQn",
        "location": {
          "column": "5",
          "line": "102",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "UsageFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SVC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SVC_IRQn",
        "location": {
          "column": "5",
          "line": "103",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SVC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DebugMonitor_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DebugMonitor_IRQn",
        "location": {
          "column": "5",
          "line": "104",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DebugMonitor_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PendSV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PendSV_IRQn",
        "location": {
          "column": "5",
          "line": "105",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PendSV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SysTick_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SysTick_IRQn",
        "location": {
          "column": "5",
          "line": "106",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SysTick_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@WWDG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WWDG_IRQn",
        "location": {
          "column": "5",
          "line": "108",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "WWDG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PVD_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PVD_IRQn",
        "location": {
          "column": "5",
          "line": "109",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PVD_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PWM_CTRL_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PWM_CTRL_IRQn",
        "location": {
          "column": "5",
          "line": "110",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PWM_CTRL_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FLASH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_IRQn",
        "location": {
          "column": "5",
          "line": "111",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "FLASH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RCC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RCC_IRQn",
        "location": {
          "column": "5",
          "line": "112",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RCC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI0_1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI0_1_IRQn",
        "location": {
          "column": "5",
          "line": "113",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EXTI0_1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI2_3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI2_3_IRQn",
        "location": {
          "column": "5",
          "line": "114",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EXTI2_3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI4_15_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI4_15_IRQn",
        "location": {
          "column": "5",
          "line": "115",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EXTI4_15_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@HWDIV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HWDIV_IRQn",
        "location": {
          "column": "5",
          "line": "116",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "HWDIV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel1_IRQn",
        "location": {
          "column": "5",
          "line": "117",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DMA1_Channel1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel2_3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel2_3_IRQn",
        "location": {
          "column": "5",
          "line": "118",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DMA1_Channel2_3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Channel4_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Channel4_5_IRQn",
        "location": {
          "column": "5",
          "line": "119",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DMA1_Channel4_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ADC1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC1_IRQn",
        "location": {
          "column": "5",
          "line": "120",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADC1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_BRK_UP_TRG_COM_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_BRK_UP_TRG_COM_IRQn",
        "location": {
          "column": "5",
          "line": "121",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM1_BRK_UP_TRG_COM_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_CC_IRQn",
        "location": {
          "column": "5",
          "line": "122",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM1_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM2_IRQn",
        "location": {
          "column": "5",
          "line": "123",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM3_IRQn",
        "location": {
          "column": "5",
          "line": "124",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_BRK_UP_TRG_COM_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_BRK_UP_TRG_COM_IRQn",
        "location": {
          "column": "5",
          "line": "125",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM8_BRK_UP_TRG_COM_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_CC_IRQn",
        "location": {
          "column": "5",
          "line": "126",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM8_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM14_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM14_IRQn",
        "location": {
          "column": "5",
          "line": "127",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM14_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ADC2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC2_IRQn",
        "location": {
          "column": "5",
          "line": "128",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADC2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM16_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM16_IRQn",
        "location": {
          "column": "5",
          "line": "129",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM16_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM17_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM17_IRQn",
        "location": {
          "column": "5",
          "line": "130",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM17_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_IRQn",
        "location": {
          "column": "5",
          "line": "131",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "I2C1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@COMP1_2_3_4_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "COMP1_2_3_4_5_IRQn",
        "location": {
          "column": "5",
          "line": "132",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP1_2_3_4_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI1_IRQn",
        "location": {
          "column": "5",
          "line": "133",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SPI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI2_IRQn",
        "location": {
          "column": "5",
          "line": "134",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SPI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UART1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART1_IRQn",
        "location": {
          "column": "5",
          "line": "135",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "UART1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UART2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART2_IRQn",
        "location": {
          "column": "5",
          "line": "136",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "UART2_IRQn",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "14",
      "line": "95",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@s32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int32_t",
    "location": {
      "column": "17",
      "line": "154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "s32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@s16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int16_t",
    "location": {
      "column": "17",
      "line": "155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "s16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@s8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int8_t",
    "location": {
      "column": "16",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "s8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@sc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int32_t",
    "location": {
      "column": "23",
      "line": "158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "sc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@sc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int16_t",
    "location": {
      "column": "23",
      "line": "159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "sc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@sc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int8_t",
    "location": {
      "column": "22",
      "line": "160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "sc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vs32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int32_t",
    "location": {
      "column": "22",
      "line": "162",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vs32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vs16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int16_t",
    "location": {
      "column": "22",
      "line": "163",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vs16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vs8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int8_t",
    "location": {
      "column": "21",
      "line": "164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vs8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vsc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int32_t",
    "location": {
      "column": "21",
      "line": "166",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vsc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vsc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int16_t",
    "location": {
      "column": "21",
      "line": "167",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vsc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vsc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int8_t",
    "location": {
      "column": "20",
      "line": "168",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vsc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@u32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint32_t",
    "location": {
      "column": "18",
      "line": "170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@u16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint16_t",
    "location": {
      "column": "18",
      "line": "171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "u16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@u8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint8_t",
    "location": {
      "column": "17",
      "line": "172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "u8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@uc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint32_t",
    "location": {
      "column": "24",
      "line": "174",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "uc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@uc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint16_t",
    "location": {
      "column": "24",
      "line": "175",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "uc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@uc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint8_t",
    "location": {
      "column": "23",
      "line": "176",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "uc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vu32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint32_t",
    "location": {
      "column": "23",
      "line": "178",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vu32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vu16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint16_t",
    "location": {
      "column": "23",
      "line": "179",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vu16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vu8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint8_t",
    "location": {
      "column": "22",
      "line": "180",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vu8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vuc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint32_t",
    "location": {
      "column": "22",
      "line": "182",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vuc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vuc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint16_t",
    "location": {
      "column": "22",
      "line": "183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vuc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@vuc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint8_t",
    "location": {
      "column": "21",
      "line": "184",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "vuc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FlagStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FlagStatus@RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RESET",
        "location": {
          "column": "5",
          "line": "194",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FlagStatus@SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SET",
        "location": {
          "column": "5",
          "line": "195",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@T@ITStatus",
    "What": "Typedef",
    "defdec": "Def",
    "display": "enum FlagStatus",
    "location": {
      "column": "1",
      "line": "197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FunctionalState",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FunctionalState@DISABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DISABLE",
        "location": {
          "column": "5",
          "line": "201",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DISABLE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FunctionalState@ENABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ENABLE",
        "location": {
          "column": "5",
          "line": "202",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ENABLE",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "199",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@9045@macro@IS_FUNCTIONAL_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FUNCTIONAL_STATE",
    "location": {
      "column": "9",
      "line": "204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IS_FUNCTIONAL_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@ErrorStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@ErrorStatus@ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ERROR",
        "location": {
          "column": "5",
          "line": "209",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ERROR",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@ErrorStatus@SUCCESS",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUCCESS",
        "location": {
          "column": "5",
          "line": "210",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SUCCESS",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@9202@macro@SETnBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SETnBIT",
    "location": {
      "column": "9",
      "line": "212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SETnBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@9256@macro@RSTnBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RSTnBIT",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RSTnBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "230",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDATA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDATA",
        "location": {
          "column": "19",
          "line": "232",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDATA",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADCFG",
        "location": {
          "column": "19",
          "line": "233",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADCFG",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADCR",
        "location": {
          "column": "19",
          "line": "234",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADCHS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADCHS",
        "location": {
          "column": "19",
          "line": "235",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADCHS",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADCMPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADCMPR",
        "location": {
          "column": "19",
          "line": "236",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADCMPR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADSTA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADSTA",
        "location": {
          "column": "19",
          "line": "237",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADSTA",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR0",
        "location": {
          "column": "19",
          "line": "238",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR1",
        "location": {
          "column": "19",
          "line": "239",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR2",
        "location": {
          "column": "19",
          "line": "240",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR3",
        "location": {
          "column": "19",
          "line": "241",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR3",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR4",
        "location": {
          "column": "19",
          "line": "242",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR4",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR5",
        "location": {
          "column": "19",
          "line": "243",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR5",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR6",
        "location": {
          "column": "19",
          "line": "244",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR6",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR7",
        "location": {
          "column": "19",
          "line": "245",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR7",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR8",
        "location": {
          "column": "19",
          "line": "246",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR8",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR9",
        "location": {
          "column": "19",
          "line": "247",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR9",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR10",
        "location": {
          "column": "19",
          "line": "248",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR10",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR11",
        "location": {
          "column": "19",
          "line": "249",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR11",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "19",
          "line": "250",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR13",
        "location": {
          "column": "19",
          "line": "251",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR13",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR14",
        "location": {
          "column": "19",
          "line": "252",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR14",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADDR15",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADDR15",
        "location": {
          "column": "19",
          "line": "253",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADDR15",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@ADC_ADSTA_EXT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_ADSTA_EXT",
        "location": {
          "column": "19",
          "line": "254",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADC_ADSTA_EXT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      },
      {
        "ID": "c:@T@ADC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_TypeDef",
        "location": {
          "column": "3",
          "line": "255",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ADC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_230_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@BKP_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@BKP_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "20",
          "line": "262",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "20",
          "line": "263",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "20",
          "line": "264",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "20",
          "line": "265",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR0",
        "location": {
          "column": "20",
          "line": "266",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR1",
        "location": {
          "column": "20",
          "line": "267",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR2",
        "location": {
          "column": "20",
          "line": "268",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR3",
        "location": {
          "column": "20",
          "line": "269",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR3",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR4",
        "location": {
          "column": "20",
          "line": "270",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR4",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR5",
        "location": {
          "column": "20",
          "line": "271",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR5",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR6",
        "location": {
          "column": "20",
          "line": "272",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR6",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR7",
        "location": {
          "column": "20",
          "line": "273",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR7",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR8",
        "location": {
          "column": "20",
          "line": "274",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR8",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR9",
        "location": {
          "column": "20",
          "line": "275",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR9",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR10",
        "location": {
          "column": "20",
          "line": "276",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR10",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR11",
        "location": {
          "column": "20",
          "line": "277",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR11",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR12",
        "location": {
          "column": "20",
          "line": "278",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR12",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR13",
        "location": {
          "column": "20",
          "line": "279",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR13",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR14",
        "location": {
          "column": "20",
          "line": "280",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR14",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR15",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR15",
        "location": {
          "column": "20",
          "line": "281",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR15",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR16",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR16",
        "location": {
          "column": "20",
          "line": "282",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR16",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR17",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR17",
        "location": {
          "column": "20",
          "line": "283",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR17",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR18",
        "location": {
          "column": "20",
          "line": "284",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR18",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@SA@BKP_TypeDef@FI@DR19",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR19",
        "location": {
          "column": "20",
          "line": "285",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR19",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      },
      {
        "ID": "c:@T@BKP_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct BKP_TypeDef",
        "location": {
          "column": "3",
          "line": "286",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "BKP_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_260_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "293",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "19",
          "line": "295",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_293_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "18",
          "line": "296",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_293_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "13",
          "line": "297",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_293_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "14",
          "line": "298",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_293_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "19",
          "line": "299",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_293_9"
      },
      {
        "ID": "c:@T@CRC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRC_TypeDef",
        "location": {
          "column": "3",
          "line": "300",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CRC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_293_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DBGMCU_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "306",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@IDCODE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDCODE",
        "location": {
          "column": "19",
          "line": "308",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IDCODE",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_306_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "19",
          "line": "309",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_306_9"
      },
      {
        "ID": "c:@T@DBGMCU_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DBGMCU_TypeDef",
        "location": {
          "column": "3",
          "line": "310",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DBGMCU_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_306_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_Channel_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_Channel_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "19",
          "line": "318",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_316_9"
      },
      {
        "ID": "c:@SA@DMA_Channel_TypeDef@FI@CNDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNDTR",
        "location": {
          "column": "19",
          "line": "319",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CNDTR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_316_9"
      },
      {
        "ID": "c:@SA@DMA_Channel_TypeDef@FI@CPAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPAR",
        "location": {
          "column": "19",
          "line": "320",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CPAR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_316_9"
      },
      {
        "ID": "c:@SA@DMA_Channel_TypeDef@FI@CMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMAR",
        "location": {
          "column": "19",
          "line": "321",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CMAR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_316_9"
      },
      {
        "ID": "c:@T@DMA_Channel_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_Channel_TypeDef",
        "location": {
          "column": "3",
          "line": "322",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DMA_Channel_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_316_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "324",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "19",
          "line": "326",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_324_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@IFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IFCR",
        "location": {
          "column": "19",
          "line": "327",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IFCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_324_9"
      },
      {
        "ID": "c:@T@DMA_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_TypeDef",
        "location": {
          "column": "3",
          "line": "328",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DMA_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_324_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "334",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "19",
          "line": "336",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_334_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@EMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EMR",
        "location": {
          "column": "19",
          "line": "337",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EMR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_334_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@RTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTSR",
        "location": {
          "column": "19",
          "line": "338",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RTSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_334_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@FTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FTSR",
        "location": {
          "column": "19",
          "line": "339",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "FTSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_334_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@SWIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWIER",
        "location": {
          "column": "19",
          "line": "340",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SWIER",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_334_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "19",
          "line": "341",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_334_9"
      },
      {
        "ID": "c:@T@EXTI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_TypeDef",
        "location": {
          "column": "3",
          "line": "342",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EXTI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_334_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "348",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@ACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACR",
        "location": {
          "column": "19",
          "line": "350",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ACR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@KEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KEYR",
        "location": {
          "column": "19",
          "line": "351",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "KEYR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTKEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTKEYR",
        "location": {
          "column": "19",
          "line": "352",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "OPTKEYR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "19",
          "line": "353",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "19",
          "line": "354",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AR",
        "location": {
          "column": "19",
          "line": "355",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "AR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "19",
          "line": "356",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OBR",
        "location": {
          "column": "19",
          "line": "357",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "OBR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@WRPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRPR",
        "location": {
          "column": "19",
          "line": "358",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "WRPR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      },
      {
        "ID": "c:@T@FLASH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FLASH_TypeDef",
        "location": {
          "column": "3",
          "line": "359",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "FLASH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_348_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@OB_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "365",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@OB_TypeDef@FI@RDP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDP",
        "location": {
          "column": "19",
          "line": "367",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RDP",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@USER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USER",
        "location": {
          "column": "19",
          "line": "368",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "USER",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@Data0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Data0",
        "location": {
          "column": "19",
          "line": "369",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "Data0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@Data1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Data1",
        "location": {
          "column": "19",
          "line": "370",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "Data1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@WRP0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRP0",
        "location": {
          "column": "19",
          "line": "371",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "WRP0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@WRP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRP1",
        "location": {
          "column": "19",
          "line": "372",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "WRP1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@WRP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRP2",
        "location": {
          "column": "19",
          "line": "373",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "WRP2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      },
      {
        "ID": "c:@SA@OB_TypeDef@FI@WRP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WRP3",
        "location": {
          "column": "19",
          "line": "374",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "WRP3",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      },
      {
        "ID": "c:@T@OB_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct OB_TypeDef",
        "location": {
          "column": "3",
          "line": "375",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "OB_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_365_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "381",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@CRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRL",
        "location": {
          "column": "19",
          "line": "383",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CRL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@CRH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRH",
        "location": {
          "column": "19",
          "line": "384",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CRH",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "19",
          "line": "385",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@ODR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ODR",
        "location": {
          "column": "19",
          "line": "386",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ODR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BSRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BSRR",
        "location": {
          "column": "19",
          "line": "387",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "BSRR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "19",
          "line": "388",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@LCKR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LCKR",
        "location": {
          "column": "19",
          "line": "389",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "LCKR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "19",
          "line": "390",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@AFRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFRL",
        "location": {
          "column": "19",
          "line": "391",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "AFRL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@AFRH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFRH",
        "location": {
          "column": "19",
          "line": "392",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "AFRH",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      },
      {
        "ID": "c:@T@GPIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_TypeDef",
        "location": {
          "column": "3",
          "line": "393",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "GPIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_381_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SYSCFG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "399",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "19",
          "line": "401",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_399_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "19",
          "line": "402",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_399_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@EXTICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTICR",
        "location": {
          "column": "19",
          "line": "403",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EXTICR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_399_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@PADHYS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PADHYS",
        "location": {
          "column": "19",
          "line": "404",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PADHYS",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_399_9"
      },
      {
        "ID": "c:@T@SYSCFG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SYSCFG_TypeDef",
        "location": {
          "column": "3",
          "line": "405",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SYSCFG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_399_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@AFIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "411",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@AFIO_TypeDef@FI@EVCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EVCR",
        "location": {
          "column": "19",
          "line": "413",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EVCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_411_9"
      },
      {
        "ID": "c:@SA@AFIO_TypeDef@FI@MAPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MAPR",
        "location": {
          "column": "19",
          "line": "414",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "MAPR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_411_9"
      },
      {
        "ID": "c:@SA@AFIO_TypeDef@FI@EXTICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTICR",
        "location": {
          "column": "19",
          "line": "415",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EXTICR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_411_9"
      },
      {
        "ID": "c:@T@AFIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct AFIO_TypeDef",
        "location": {
          "column": "3",
          "line": "416",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "AFIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_411_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "421",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CON",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CON",
        "location": {
          "column": "19",
          "line": "423",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CON",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "14",
          "line": "424",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_TAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_TAR",
        "location": {
          "column": "19",
          "line": "425",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_TAR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "14",
          "line": "426",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_SAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_SAR",
        "location": {
          "column": "19",
          "line": "427",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_SAR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "14",
          "line": "428",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_HS_MADDR_RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_HS_MADDR_RESERVED",
        "location": {
          "column": "19",
          "line": "429",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_HS_MADDR_RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "14",
          "line": "430",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_DATA_CMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_DATA_CMD",
        "location": {
          "column": "19",
          "line": "431",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_DATA_CMD",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "14",
          "line": "432",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_SS_SCL_HCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_SS_SCL_HCNT",
        "location": {
          "column": "19",
          "line": "433",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_SS_SCL_HCNT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "14",
          "line": "434",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_SS_SCL_LCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_SS_SCL_LCNT",
        "location": {
          "column": "19",
          "line": "435",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_SS_SCL_LCNT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "14",
          "line": "436",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_FS_SCL_HCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_FS_SCL_HCNT",
        "location": {
          "column": "19",
          "line": "437",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_FS_SCL_HCNT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "14",
          "line": "438",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_FS_SCL_LCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_FS_SCL_LCNT",
        "location": {
          "column": "19",
          "line": "439",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_FS_SCL_LCNT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "14",
          "line": "440",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_HS_SCL_HCNT_RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_HS_SCL_HCNT_RESERVED",
        "location": {
          "column": "19",
          "line": "441",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_HS_SCL_HCNT_RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "14",
          "line": "442",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_HS_SCL_LCNT_RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_HS_SCL_LCNT_RESERVED",
        "location": {
          "column": "19",
          "line": "443",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_HS_SCL_LCNT_RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "14",
          "line": "444",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_INTR_STAT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_INTR_STAT",
        "location": {
          "column": "19",
          "line": "445",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_INTR_STAT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED11",
        "location": {
          "column": "14",
          "line": "446",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED11",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_INTR_MASK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_INTR_MASK",
        "location": {
          "column": "19",
          "line": "447",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_INTR_MASK",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED12",
        "location": {
          "column": "14",
          "line": "448",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED12",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_RAW_INTR_STAT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_RAW_INTR_STAT",
        "location": {
          "column": "19",
          "line": "449",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_RAW_INTR_STAT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED13",
        "location": {
          "column": "14",
          "line": "450",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED13",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_RX_TL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_RX_TL",
        "location": {
          "column": "19",
          "line": "451",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_RX_TL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED14",
        "location": {
          "column": "14",
          "line": "452",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED14",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_TX_TL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_TX_TL",
        "location": {
          "column": "19",
          "line": "453",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_TX_TL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED15",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED15",
        "location": {
          "column": "14",
          "line": "454",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED15",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_INTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_INTR",
        "location": {
          "column": "19",
          "line": "455",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_INTR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED16",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED16",
        "location": {
          "column": "14",
          "line": "456",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED16",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_RX_UNDER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_RX_UNDER",
        "location": {
          "column": "19",
          "line": "457",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_RX_UNDER",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED17",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED17",
        "location": {
          "column": "14",
          "line": "458",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED17",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_RX_OVER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_RX_OVER",
        "location": {
          "column": "19",
          "line": "459",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_RX_OVER",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED18",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED18",
        "location": {
          "column": "14",
          "line": "460",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED18",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_TX_OVER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_TX_OVER",
        "location": {
          "column": "19",
          "line": "461",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_TX_OVER",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED19",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED19",
        "location": {
          "column": "14",
          "line": "462",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED19",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_RD_REQ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_RD_REQ",
        "location": {
          "column": "19",
          "line": "463",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_RD_REQ",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED20",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED20",
        "location": {
          "column": "14",
          "line": "464",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED20",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_TX_ABRT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_TX_ABRT",
        "location": {
          "column": "19",
          "line": "465",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_TX_ABRT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED21",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED21",
        "location": {
          "column": "14",
          "line": "466",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED21",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_RX_DONE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_RX_DONE",
        "location": {
          "column": "19",
          "line": "467",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_RX_DONE",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED22",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED22",
        "location": {
          "column": "14",
          "line": "468",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED22",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_ACTIVITY",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_ACTIVITY",
        "location": {
          "column": "19",
          "line": "469",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_ACTIVITY",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED23",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED23",
        "location": {
          "column": "14",
          "line": "470",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED23",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_STOP_DET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_STOP_DET",
        "location": {
          "column": "19",
          "line": "471",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_STOP_DET",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED24",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED24",
        "location": {
          "column": "14",
          "line": "472",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED24",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_START_DET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_START_DET",
        "location": {
          "column": "19",
          "line": "473",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_START_DET",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED25",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED25",
        "location": {
          "column": "14",
          "line": "474",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED25",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_CLR_GEN_CALL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_CLR_GEN_CALL",
        "location": {
          "column": "19",
          "line": "475",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_CLR_GEN_CALL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED26",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED26",
        "location": {
          "column": "14",
          "line": "476",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED26",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_ENABLE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_ENABLE",
        "location": {
          "column": "19",
          "line": "477",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_ENABLE",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED27",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED27",
        "location": {
          "column": "14",
          "line": "478",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED27",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_STATUS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_STATUS",
        "location": {
          "column": "19",
          "line": "480",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_STATUS",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_TXFLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_TXFLR",
        "location": {
          "column": "19",
          "line": "481",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_TXFLR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_RXFLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_RXFLR",
        "location": {
          "column": "19",
          "line": "482",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_RXFLR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_SDA_HOLD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_SDA_HOLD",
        "location": {
          "column": "19",
          "line": "483",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_SDA_HOLD",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_TX_ABRT_SOURCE_RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_TX_ABRT_SOURCE_RESERVED",
        "location": {
          "column": "19",
          "line": "484",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_TX_ABRT_SOURCE_RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_SLV_DATA_NACK_ONLY_RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_SLV_DATA_NACK_ONLY_RESERVED",
        "location": {
          "column": "19",
          "line": "485",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_SLV_DATA_NACK_ONLY_RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_DMA_CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_DMA_CR",
        "location": {
          "column": "19",
          "line": "486",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_DMA_CR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_DMA_TDLR_RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_DMA_TDLR_RESERVED",
        "location": {
          "column": "19",
          "line": "487",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_DMA_TDLR_RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_DMA_RDLR_RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_DMA_RDLR_RESERVED",
        "location": {
          "column": "19",
          "line": "488",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_DMA_RDLR_RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_SDA_SETUP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_SDA_SETUP",
        "location": {
          "column": "19",
          "line": "489",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_SDA_SETUP",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@IC_ACK_GENERAL_CALL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IC_ACK_GENERAL_CALL",
        "location": {
          "column": "19",
          "line": "490",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IC_ACK_GENERAL_CALL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      },
      {
        "ID": "c:@T@I2C_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2C_TypeDef",
        "location": {
          "column": "3",
          "line": "491",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "I2C_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_421_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "497",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@KR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KR",
        "location": {
          "column": "19",
          "line": "499",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "KR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_497_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "19",
          "line": "500",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_497_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@RLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RLR",
        "location": {
          "column": "19",
          "line": "501",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RLR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_497_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "19",
          "line": "502",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_497_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "19",
          "line": "503",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_497_9"
      },
      {
        "ID": "c:@T@IWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "504",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_497_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWR_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "510",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "19",
          "line": "512",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_510_9"
      },
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "19",
          "line": "513",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_510_9"
      },
      {
        "ID": "c:@T@PWR_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct PWR_TypeDef",
        "location": {
          "column": "3",
          "line": "514",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PWR_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_510_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "520",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "19",
          "line": "522",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "19",
          "line": "523",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CIR",
        "location": {
          "column": "19",
          "line": "524",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CIR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2RSTR",
        "location": {
          "column": "19",
          "line": "525",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "APB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1RSTR",
        "location": {
          "column": "19",
          "line": "526",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "APB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHBENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHBENR",
        "location": {
          "column": "19",
          "line": "527",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "AHBENR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2ENR",
        "location": {
          "column": "19",
          "line": "528",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "APB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1ENR",
        "location": {
          "column": "19",
          "line": "529",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "APB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "19",
          "line": "530",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "19",
          "line": "531",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHBRSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHBRSTR",
        "location": {
          "column": "19",
          "line": "532",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "AHBRSTR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@SYSCFG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SYSCFG",
        "location": {
          "column": "19",
          "line": "533",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SYSCFG",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@HSIDLY",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HSIDLY",
        "location": {
          "column": "19",
          "line": "534",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "HSIDLY",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@HSEDLY",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HSEDLY",
        "location": {
          "column": "19",
          "line": "535",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "HSEDLY",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      },
      {
        "ID": "c:@T@RCC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_TypeDef",
        "location": {
          "column": "3",
          "line": "537",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RCC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_520_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "543",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_TypeDef@FI@TXREG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TXREG",
        "location": {
          "column": "19",
          "line": "545",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TXREG",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RXREG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXREG",
        "location": {
          "column": "19",
          "line": "546",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RXREG",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CSTAT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSTAT",
        "location": {
          "column": "19",
          "line": "547",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CSTAT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "14",
          "line": "548",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@INTSTAT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "INTSTAT",
        "location": {
          "column": "19",
          "line": "549",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "INTSTAT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "14",
          "line": "550",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@INTEN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "INTEN",
        "location": {
          "column": "19",
          "line": "551",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "INTEN",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "14",
          "line": "552",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@INTCLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "INTCLR",
        "location": {
          "column": "19",
          "line": "553",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "INTCLR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "14",
          "line": "554",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@GCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCTL",
        "location": {
          "column": "19",
          "line": "555",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "GCTL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "14",
          "line": "556",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCTL",
        "location": {
          "column": "19",
          "line": "557",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCTL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "14",
          "line": "558",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@SPBRG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPBRG",
        "location": {
          "column": "19",
          "line": "559",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SPBRG",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "14",
          "line": "560",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RXDNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXDNR",
        "location": {
          "column": "19",
          "line": "561",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RXDNR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "14",
          "line": "562",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@NSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NSSR",
        "location": {
          "column": "19",
          "line": "563",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "NSSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "14",
          "line": "564",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@EXTCTL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTCTL",
        "location": {
          "column": "19",
          "line": "565",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EXTCTL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "14",
          "line": "566",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      },
      {
        "ID": "c:@T@SPI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_TypeDef",
        "location": {
          "column": "3",
          "line": "567",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SPI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_543_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "573",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "19",
          "line": "575",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "19",
          "line": "576",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMCR",
        "location": {
          "column": "19",
          "line": "577",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SMCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIER",
        "location": {
          "column": "19",
          "line": "578",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DIER",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "19",
          "line": "579",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@EGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EGR",
        "location": {
          "column": "19",
          "line": "580",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "EGR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR1",
        "location": {
          "column": "19",
          "line": "581",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCMR1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR2",
        "location": {
          "column": "19",
          "line": "582",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCMR2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCER",
        "location": {
          "column": "19",
          "line": "583",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCER",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNT",
        "location": {
          "column": "19",
          "line": "584",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CNT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@PSC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PSC",
        "location": {
          "column": "19",
          "line": "585",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PSC",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@ARR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARR",
        "location": {
          "column": "19",
          "line": "586",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ARR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RCR",
        "location": {
          "column": "19",
          "line": "587",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR1",
        "location": {
          "column": "19",
          "line": "588",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCR1",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR2",
        "location": {
          "column": "19",
          "line": "589",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCR2",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR3",
        "location": {
          "column": "19",
          "line": "590",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCR3",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR4",
        "location": {
          "column": "19",
          "line": "591",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCR4",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@BDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDTR",
        "location": {
          "column": "19",
          "line": "592",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "BDTR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCR",
        "location": {
          "column": "19",
          "line": "593",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAR",
        "location": {
          "column": "19",
          "line": "594",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DMAR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@OR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OR",
        "location": {
          "column": "19",
          "line": "595",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "OR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR3",
        "location": {
          "column": "19",
          "line": "596",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCMR3",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR5",
        "location": {
          "column": "19",
          "line": "597",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCR5",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      },
      {
        "ID": "c:@T@TIM_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_TypeDef",
        "location": {
          "column": "3",
          "line": "598",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TIM_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_573_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWM_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "604",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWM_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "19",
          "line": "606",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_604_9"
      },
      {
        "ID": "c:@SA@PWM_TypeDef@FI@APMSKR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APMSKR",
        "location": {
          "column": "19",
          "line": "607",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "APMSKR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_604_9"
      },
      {
        "ID": "c:@SA@PWM_TypeDef@FI@APMDLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APMDLR",
        "location": {
          "column": "19",
          "line": "608",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "APMDLR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_604_9"
      },
      {
        "ID": "c:@T@PWM_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct PWM_TypeDef",
        "location": {
          "column": "3",
          "line": "609",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "PWM_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_604_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@UART_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "614",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@UART_TypeDef@FI@TDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDR",
        "location": {
          "column": "19",
          "line": "616",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "TDR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@RDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDR",
        "location": {
          "column": "19",
          "line": "617",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RDR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "19",
          "line": "618",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "19",
          "line": "619",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "19",
          "line": "620",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "19",
          "line": "621",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@GCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCR",
        "location": {
          "column": "19",
          "line": "622",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "GCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "19",
          "line": "623",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "19",
          "line": "624",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@FRA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FRA",
        "location": {
          "column": "19",
          "line": "625",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "FRA",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@RXADD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXADD",
        "location": {
          "column": "19",
          "line": "626",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RXADD",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@RXMASK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXMASK",
        "location": {
          "column": "19",
          "line": "627",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RXMASK",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@SA@UART_TypeDef@FI@SCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SCR",
        "location": {
          "column": "19",
          "line": "628",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SCR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      },
      {
        "ID": "c:@T@UART_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct UART_TypeDef",
        "location": {
          "column": "3",
          "line": "629",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "UART_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_614_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@WWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "635",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "19",
          "line": "637",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_635_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFR",
        "location": {
          "column": "19",
          "line": "638",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CFR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_635_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "19",
          "line": "639",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_635_9"
      },
      {
        "ID": "c:@T@WWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct WWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "640",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "WWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_635_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DIVIDER_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "646",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@DIVIDER_TypeDef@FI@DVD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DVD",
        "location": {
          "column": "19",
          "line": "648",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DVD",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_646_9"
      },
      {
        "ID": "c:@SA@DIVIDER_TypeDef@FI@DVS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DVS",
        "location": {
          "column": "19",
          "line": "649",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DVS",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_646_9"
      },
      {
        "ID": "c:@SA@DIVIDER_TypeDef@FI@QUOT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "QUOT",
        "location": {
          "column": "19",
          "line": "650",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "QUOT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_646_9"
      },
      {
        "ID": "c:@SA@DIVIDER_TypeDef@FI@RMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RMD",
        "location": {
          "column": "19",
          "line": "651",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "RMD",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_646_9"
      },
      {
        "ID": "c:@SA@DIVIDER_TypeDef@FI@STATUS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STATUS",
        "location": {
          "column": "19",
          "line": "652",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "STATUS",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_646_9"
      },
      {
        "ID": "c:@SA@DIVIDER_TypeDef@FI@DIVCON",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIVCON",
        "location": {
          "column": "19",
          "line": "653",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DIVCON",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_646_9"
      },
      {
        "ID": "c:@T@DIVIDER_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DIVIDER_TypeDef",
        "location": {
          "column": "3",
          "line": "654",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "DIVIDER_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_646_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ROOT_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "659",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@ROOT_TypeDef@FI@SQR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR",
        "location": {
          "column": "19",
          "line": "661",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "SQR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_659_9"
      },
      {
        "ID": "c:@SA@ROOT_TypeDef@FI@ROOT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ROOT",
        "location": {
          "column": "19",
          "line": "662",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ROOT",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_659_9"
      },
      {
        "ID": "c:@SA@ROOT_TypeDef@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "19",
          "line": "663",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_659_9"
      },
      {
        "ID": "c:@T@ROOT_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ROOT_TypeDef",
        "location": {
          "column": "3",
          "line": "664",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "ROOT_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_659_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@COMP_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "670",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@COMP_TypeDef@FI@COMP4_CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP4_CSR",
        "location": {
          "column": "19",
          "line": "672",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP4_CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@SA@COMP_TypeDef@FI@COMP5_CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP5_CSR",
        "location": {
          "column": "19",
          "line": "673",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP5_CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@SA@COMP_TypeDef@FI@COMP1_CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP1_CSR",
        "location": {
          "column": "19",
          "line": "674",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP1_CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@SA@COMP_TypeDef@FI@COMP2_CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP2_CSR",
        "location": {
          "column": "19",
          "line": "675",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP2_CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@SA@COMP_TypeDef@FI@OPAMP_CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPAMP_CSR",
        "location": {
          "column": "19",
          "line": "676",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "OPAMP_CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@SA@COMP_TypeDef@FI@COMP3_CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP3_CSR",
        "location": {
          "column": "19",
          "line": "677",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP3_CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@SA@COMP_TypeDef@FI@COMP_CRV",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_CRV",
        "location": {
          "column": "19",
          "line": "678",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP_CRV",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@SA@COMP_TypeDef@FI@COMP4_POLL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP4_POLL",
        "location": {
          "column": "19",
          "line": "679",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP4_POLL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@SA@COMP_TypeDef@FI@COMP5_POLL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP5_POLL",
        "location": {
          "column": "19",
          "line": "680",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP5_POLL",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      },
      {
        "ID": "c:@T@COMP_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct COMP_TypeDef",
        "location": {
          "column": "3",
          "line": "681",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "COMP_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_670_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@OPAMP_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "683",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "members": [
      {
        "ID": "c:@SA@OPAMP_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "19",
          "line": "685",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_683_9"
      },
      {
        "ID": "c:@T@OPAMP_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct OPAMP_TypeDef",
        "location": {
          "column": "3",
          "line": "686",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
        },
        "name": "OPAMP_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_MM32SPIN2xx_p_h_683_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@18992@macro@FLASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BASE",
    "location": {
      "column": "9",
      "line": "696",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19050@macro@PERIPH_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BB_BASE",
    "location": {
      "column": "9",
      "line": "697",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PERIPH_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19156@macro@SRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "698",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19258@macro@SRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BASE",
    "location": {
      "column": "9",
      "line": "700",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19367@macro@PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "701",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19503@macro@APB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "704",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "APB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19546@macro@APBPERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APBPERIPH_BASE",
    "location": {
      "column": "9",
      "line": "705",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "APBPERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19589@macro@APB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "706",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "APB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19644@macro@AHBPERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHBPERIPH_BASE",
    "location": {
      "column": "9",
      "line": "707",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "AHBPERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19701@macro@TIM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_BASE",
    "location": {
      "column": "9",
      "line": "709",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19759@macro@TIM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3_BASE",
    "location": {
      "column": "9",
      "line": "710",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19819@macro@RTC_BKP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_BASE",
    "location": {
      "column": "9",
      "line": "712",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RTC_BKP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19877@macro@WWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_BASE",
    "location": {
      "column": "9",
      "line": "713",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19935@macro@IWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_BASE",
    "location": {
      "column": "9",
      "line": "714",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@19995@macro@SPI2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2_BASE",
    "location": {
      "column": "9",
      "line": "716",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20055@macro@UART2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART2_BASE",
    "location": {
      "column": "9",
      "line": "718",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20115@macro@I2C1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1_BASE",
    "location": {
      "column": "9",
      "line": "720",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20175@macro@PWR_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_BASE",
    "location": {
      "column": "9",
      "line": "722",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20235@macro@SYSCFG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_BASE",
    "location": {
      "column": "9",
      "line": "724",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20293@macro@EXTI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_BASE",
    "location": {
      "column": "9",
      "line": "725",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20353@macro@GPIOA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA_BASE",
    "location": {
      "column": "9",
      "line": "727",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIOA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20397@macro@GPIOB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB_BASE",
    "location": {
      "column": "9",
      "line": "728",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIOB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20441@macro@GPIOC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC_BASE",
    "location": {
      "column": "9",
      "line": "729",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIOC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20485@macro@GPIOD_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD_BASE",
    "location": {
      "column": "9",
      "line": "730",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIOD_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20529@macro@TIM8_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BASE",
    "location": {
      "column": "9",
      "line": "731",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM8_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20589@macro@ADC1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_BASE",
    "location": {
      "column": "9",
      "line": "733",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADC1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20647@macro@ADC2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2_BASE",
    "location": {
      "column": "9",
      "line": "734",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADC2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20705@macro@TIM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BASE",
    "location": {
      "column": "9",
      "line": "735",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20765@macro@SPI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1_BASE",
    "location": {
      "column": "9",
      "line": "737",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20823@macro@UART1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART1_BASE",
    "location": {
      "column": "9",
      "line": "738",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20881@macro@COMP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_BASE",
    "location": {
      "column": "9",
      "line": "739",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20939@macro@COMP1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP1_BASE",
    "location": {
      "column": "9",
      "line": "740",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@20991@macro@COMP2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP2_BASE",
    "location": {
      "column": "9",
      "line": "741",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21043@macro@COMP3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP3_BASE",
    "location": {
      "column": "9",
      "line": "742",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21095@macro@COMP4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP4_BASE",
    "location": {
      "column": "9",
      "line": "743",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21147@macro@COMP5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP5_BASE",
    "location": {
      "column": "9",
      "line": "744",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21199@macro@DIVIDER_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DIVIDER_BASE",
    "location": {
      "column": "9",
      "line": "745",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DIVIDER_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21243@macro@TIM14_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14_BASE",
    "location": {
      "column": "9",
      "line": "746",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM14_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21301@macro@TIM16_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM16_BASE",
    "location": {
      "column": "9",
      "line": "747",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM16_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21359@macro@TIM17_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM17_BASE",
    "location": {
      "column": "9",
      "line": "748",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM17_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21421@macro@DMA1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_BASE",
    "location": {
      "column": "9",
      "line": "751",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21478@macro@DMA1_Channel1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel1_BASE",
    "location": {
      "column": "9",
      "line": "752",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21535@macro@DMA1_Channel2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel2_BASE",
    "location": {
      "column": "9",
      "line": "753",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21592@macro@DMA1_Channel3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel3_BASE",
    "location": {
      "column": "9",
      "line": "754",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21649@macro@DMA1_Channel4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel4_BASE",
    "location": {
      "column": "9",
      "line": "755",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21706@macro@DMA1_Channel5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel5_BASE",
    "location": {
      "column": "9",
      "line": "756",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21767@macro@RCC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BASE",
    "location": {
      "column": "9",
      "line": "759",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21828@macro@FLASH_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_R_BASE",
    "location": {
      "column": "9",
      "line": "762",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21922@macro@CRC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_BASE",
    "location": {
      "column": "9",
      "line": "763",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "CRC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@21981@macro@OB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_BASE",
    "location": {
      "column": "9",
      "line": "765",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22080@macro@DBGMCU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_BASE",
    "location": {
      "column": "9",
      "line": "767",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22140@macro@ROOT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ROOT_BASE",
    "location": {
      "column": "9",
      "line": "769",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ROOT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22185@macro@PWM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_BASE",
    "location": {
      "column": "9",
      "line": "770",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22318@macro@TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2",
    "location": {
      "column": "9",
      "line": "782",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22375@macro@TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3",
    "location": {
      "column": "9",
      "line": "783",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22432@macro@TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14",
    "location": {
      "column": "9",
      "line": "784",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22490@macro@TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM16",
    "location": {
      "column": "9",
      "line": "785",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22548@macro@TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM17",
    "location": {
      "column": "9",
      "line": "786",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22608@macro@WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG",
    "location": {
      "column": "9",
      "line": "788",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22666@macro@IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG",
    "location": {
      "column": "9",
      "line": "789",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22724@macro@SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2",
    "location": {
      "column": "9",
      "line": "790",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22781@macro@UART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART2",
    "location": {
      "column": "9",
      "line": "791",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22842@macro@I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1",
    "location": {
      "column": "9",
      "line": "793",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22899@macro@PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR",
    "location": {
      "column": "9",
      "line": "794",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@22959@macro@EXTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI",
    "location": {
      "column": "9",
      "line": "797",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23017@macro@TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8",
    "location": {
      "column": "9",
      "line": "798",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23074@macro@GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA",
    "location": {
      "column": "9",
      "line": "799",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23133@macro@GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB",
    "location": {
      "column": "9",
      "line": "800",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23192@macro@GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC",
    "location": {
      "column": "9",
      "line": "801",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23251@macro@GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD",
    "location": {
      "column": "9",
      "line": "802",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23310@macro@ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1",
    "location": {
      "column": "9",
      "line": "803",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23367@macro@ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2",
    "location": {
      "column": "9",
      "line": "804",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23424@macro@TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1",
    "location": {
      "column": "9",
      "line": "805",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23483@macro@SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1",
    "location": {
      "column": "9",
      "line": "807",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23540@macro@UART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART1",
    "location": {
      "column": "9",
      "line": "808",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23599@macro@COMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP",
    "location": {
      "column": "9",
      "line": "809",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@23956@macro@HWDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HWDIV",
    "location": {
      "column": "9",
      "line": "815",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HWDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24021@macro@DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1",
    "location": {
      "column": "9",
      "line": "817",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24078@macro@DMA1_Channel1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel1",
    "location": {
      "column": "9",
      "line": "818",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24152@macro@DMA1_Channel2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel2",
    "location": {
      "column": "9",
      "line": "819",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24226@macro@DMA1_Channel3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel3",
    "location": {
      "column": "9",
      "line": "820",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24300@macro@DMA1_Channel4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel4",
    "location": {
      "column": "9",
      "line": "821",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24374@macro@DMA1_Channel5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel5",
    "location": {
      "column": "9",
      "line": "822",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA1_Channel5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24452@macro@RCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC",
    "location": {
      "column": "9",
      "line": "825",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24508@macro@FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH",
    "location": {
      "column": "9",
      "line": "826",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24568@macro@CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC",
    "location": {
      "column": "9",
      "line": "827",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24630@macro@OB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB",
    "location": {
      "column": "9",
      "line": "830",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24684@macro@DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU",
    "location": {
      "column": "9",
      "line": "831",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24746@macro@SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG",
    "location": {
      "column": "9",
      "line": "832",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24808@macro@HWROOT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HWROOT",
    "location": {
      "column": "9",
      "line": "833",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "HWROOT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24867@macro@RTC_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP",
    "location": {
      "column": "9",
      "line": "834",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RTC_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24927@macro@OPAMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP",
    "location": {
      "column": "9",
      "line": "835",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@24993@macro@PWM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM",
    "location": {
      "column": "9",
      "line": "836",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@25921@macro@PWR_CR_LPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS",
    "location": {
      "column": "10",
      "line": "859",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_LPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26018@macro@PWR_CR_PDDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS",
    "location": {
      "column": "10",
      "line": "860",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PDDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26116@macro@PWR_CR_CWUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF",
    "location": {
      "column": "10",
      "line": "861",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_CWUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26211@macro@PWR_CR_CSBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF",
    "location": {
      "column": "10",
      "line": "862",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_CSBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26307@macro@PWR_CR_PVDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE",
    "location": {
      "column": "10",
      "line": "863",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PVDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26416@macro@PWR_CR_PLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS",
    "location": {
      "column": "10",
      "line": "865",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26529@macro@PWR_CR_PLS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_0",
    "location": {
      "column": "10",
      "line": "866",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26612@macro@PWR_CR_PLS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1",
    "location": {
      "column": "10",
      "line": "867",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26695@macro@PWR_CR_PLS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2",
    "location": {
      "column": "10",
      "line": "868",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26813@macro@PWR_CR_PLS_1V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1V8",
    "location": {
      "column": "10",
      "line": "871",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_1V8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26905@macro@PWR_CR_PLS_2V1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V1",
    "location": {
      "column": "10",
      "line": "872",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_2V1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@26997@macro@PWR_CR_PLS_2V4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V4",
    "location": {
      "column": "10",
      "line": "873",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_2V4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27089@macro@PWR_CR_PLS_2V7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2V7",
    "location": {
      "column": "10",
      "line": "874",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_2V7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27181@macro@PWR_CR_PLS_3V0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_3V0",
    "location": {
      "column": "10",
      "line": "875",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_3V0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27273@macro@PWR_CR_PLS_3V3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_3V3",
    "location": {
      "column": "10",
      "line": "876",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_3V3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27365@macro@PWR_CR_PLS_3V6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_3V6",
    "location": {
      "column": "10",
      "line": "877",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_3V6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27457@macro@PWR_CR_PLS_3V9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_3V9",
    "location": {
      "column": "10",
      "line": "878",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_PLS_3V9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27551@macro@PWR_CR_DBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP",
    "location": {
      "column": "10",
      "line": "880",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CR_DBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27753@macro@PWR_CSR_WUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF",
    "location": {
      "column": "10",
      "line": "884",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CSR_WUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27842@macro@PWR_CSR_SBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF",
    "location": {
      "column": "10",
      "line": "885",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CSR_SBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@27932@macro@PWR_CSR_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO",
    "location": {
      "column": "10",
      "line": "886",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CSR_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@28020@macro@PWR_CSR_EWUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP",
    "location": {
      "column": "10",
      "line": "887",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWR_CSR_EWUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@28611@macro@BKP_DR1_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR1_D",
    "location": {
      "column": "10",
      "line": "897",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR1_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@28784@macro@BKP_DR2_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR2_D",
    "location": {
      "column": "10",
      "line": "900",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR2_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@28957@macro@BKP_DR3_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR3_D",
    "location": {
      "column": "10",
      "line": "903",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR3_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@29130@macro@BKP_DR4_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR4_D",
    "location": {
      "column": "10",
      "line": "906",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR4_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@29303@macro@BKP_DR5_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR5_D",
    "location": {
      "column": "10",
      "line": "909",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR5_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@29476@macro@BKP_DR6_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR6_D",
    "location": {
      "column": "10",
      "line": "912",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR6_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@29649@macro@BKP_DR7_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR7_D",
    "location": {
      "column": "10",
      "line": "915",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR7_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@29822@macro@BKP_DR8_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR8_D",
    "location": {
      "column": "10",
      "line": "918",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR8_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@29995@macro@BKP_DR9_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR9_D",
    "location": {
      "column": "10",
      "line": "921",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR9_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@30168@macro@BKP_DR10_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR10_D",
    "location": {
      "column": "10",
      "line": "924",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR10_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@30341@macro@BKP_DR11_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR11_D",
    "location": {
      "column": "10",
      "line": "927",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR11_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@30514@macro@BKP_DR12_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR12_D",
    "location": {
      "column": "10",
      "line": "930",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR12_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@30687@macro@BKP_DR13_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR13_D",
    "location": {
      "column": "10",
      "line": "933",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR13_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@30860@macro@BKP_DR14_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR14_D",
    "location": {
      "column": "10",
      "line": "936",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR14_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@31033@macro@BKP_DR15_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR15_D",
    "location": {
      "column": "10",
      "line": "939",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR15_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@31206@macro@BKP_DR16_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR16_D",
    "location": {
      "column": "10",
      "line": "942",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR16_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@31379@macro@BKP_DR17_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR17_D",
    "location": {
      "column": "10",
      "line": "945",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR17_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@31552@macro@BKP_DR18_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR18_D",
    "location": {
      "column": "10",
      "line": "948",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR18_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@31725@macro@BKP_DR19_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR19_D",
    "location": {
      "column": "10",
      "line": "951",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR19_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@31898@macro@BKP_DR20_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_DR20_D",
    "location": {
      "column": "10",
      "line": "954",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_DR20_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@32071@macro@BKP_RTCCR_CAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CAL",
    "location": {
      "column": "10",
      "line": "957",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_RTCCR_CAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@32166@macro@BKP_RTCCR_CCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_CCO",
    "location": {
      "column": "10",
      "line": "958",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_RTCCR_CCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@32268@macro@BKP_RTCCR_ASOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOE",
    "location": {
      "column": "10",
      "line": "959",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_RTCCR_ASOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@32375@macro@BKP_RTCCR_ASOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_RTCCR_ASOS",
    "location": {
      "column": "10",
      "line": "960",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_RTCCR_ASOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@32569@macro@BKP_CR_TPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPE",
    "location": {
      "column": "10",
      "line": "963",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_CR_TPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@32664@macro@BKP_CR_TPAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CR_TPAL",
    "location": {
      "column": "10",
      "line": "964",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_CR_TPAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@32849@macro@BKP_CSR_CTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTE",
    "location": {
      "column": "10",
      "line": "967",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_CSR_CTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@32945@macro@BKP_CSR_CTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_CTI",
    "location": {
      "column": "10",
      "line": "968",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_CSR_CTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@33045@macro@BKP_CSR_TPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TPIE",
    "location": {
      "column": "10",
      "line": "969",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_CSR_TPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@33150@macro@BKP_CSR_TEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TEF",
    "location": {
      "column": "10",
      "line": "970",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_CSR_TEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@33245@macro@BKP_CSR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKP_CSR_TIF",
    "location": {
      "column": "10",
      "line": "971",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "BKP_CSR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@33840@macro@RCC_CR_HSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION",
    "location": {
      "column": "10",
      "line": "980",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_HSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@33957@macro@RCC_CR_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY",
    "location": {
      "column": "10",
      "line": "981",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34078@macro@RCC_CR_HSITRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM",
    "location": {
      "column": "10",
      "line": "982",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_HSITRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34197@macro@RCC_CR_HSICAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL",
    "location": {
      "column": "10",
      "line": "983",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_HSICAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34319@macro@RCC_CR_HSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON",
    "location": {
      "column": "10",
      "line": "984",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_HSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34436@macro@RCC_CR_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY",
    "location": {
      "column": "10",
      "line": "985",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34557@macro@RCC_CR_HSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP",
    "location": {
      "column": "10",
      "line": "986",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_HSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34674@macro@RCC_CR_CSSON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON",
    "location": {
      "column": "10",
      "line": "987",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_CSSON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34787@macro@RCC_CR_PLLON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON",
    "location": {
      "column": "10",
      "line": "988",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34882@macro@RCC_CR_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY",
    "location": {
      "column": "10",
      "line": "989",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@34989@macro@RCC_CR_PLLDN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDN",
    "location": {
      "column": "10",
      "line": "991",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35085@macro@RCC_CR_PLLDN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDN_0",
    "location": {
      "column": "10",
      "line": "992",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35173@macro@RCC_CR_PLLDN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDN_1",
    "location": {
      "column": "10",
      "line": "993",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35261@macro@RCC_CR_PLLDN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDN_2",
    "location": {
      "column": "10",
      "line": "994",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35349@macro@RCC_CR_PLLDN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDN_3",
    "location": {
      "column": "10",
      "line": "995",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35437@macro@RCC_CR_PLLDN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDN_4",
    "location": {
      "column": "10",
      "line": "996",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35525@macro@RCC_CR_PLLDN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDN_5",
    "location": {
      "column": "10",
      "line": "997",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35615@macro@RCC_CR_PLLDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDM",
    "location": {
      "column": "10",
      "line": "999",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35711@macro@RCC_CR_PLLDM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDM_0",
    "location": {
      "column": "10",
      "line": "1000",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35799@macro@RCC_CR_PLLDM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDM_1",
    "location": {
      "column": "10",
      "line": "1001",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@35887@macro@RCC_CR_PLLDM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLDM_2",
    "location": {
      "column": "10",
      "line": "1002",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CR_PLLDM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36057@macro@RCC_CFGR_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW",
    "location": {
      "column": "10",
      "line": "1004",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36176@macro@RCC_CFGR_SW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_0",
    "location": {
      "column": "10",
      "line": "1005",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36266@macro@RCC_CFGR_SW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_1",
    "location": {
      "column": "10",
      "line": "1006",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36384@macro@RCC_CFGR_SW_HSI_DIV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSI_DIV6",
    "location": {
      "column": "10",
      "line": "1009",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SW_HSI_DIV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36510@macro@RCC_CFGR_SW_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSE",
    "location": {
      "column": "10",
      "line": "1010",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SW_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36623@macro@RCC_CFGR_SW_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_PLL",
    "location": {
      "column": "10",
      "line": "1011",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SW_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36736@macro@RCC_CFGR_SW_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_LSI",
    "location": {
      "column": "10",
      "line": "1012",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SW_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36851@macro@RCC_CFGR_SWS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS",
    "location": {
      "column": "10",
      "line": "1014",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SWS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@36978@macro@RCC_CFGR_SWS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_0",
    "location": {
      "column": "10",
      "line": "1015",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SWS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37068@macro@RCC_CFGR_SWS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_1",
    "location": {
      "column": "10",
      "line": "1016",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SWS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37187@macro@RCC_CFGR_SWS_HSI_DIV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSI_DIV6",
    "location": {
      "column": "10",
      "line": "1019",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SWS_HSI_DIV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37320@macro@RCC_CFGR_SWS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSE",
    "location": {
      "column": "10",
      "line": "1020",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SWS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37440@macro@RCC_CFGR_SWS_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_PLL",
    "location": {
      "column": "10",
      "line": "1021",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SWS_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37549@macro@RCC_CFGR_SWS_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_LSI",
    "location": {
      "column": "10",
      "line": "1022",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_SWS_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37660@macro@RCC_CFGR_HPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE",
    "location": {
      "column": "10",
      "line": "1024",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37775@macro@RCC_CFGR_HPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_0",
    "location": {
      "column": "10",
      "line": "1025",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37865@macro@RCC_CFGR_HPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_1",
    "location": {
      "column": "10",
      "line": "1026",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@37955@macro@RCC_CFGR_HPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_2",
    "location": {
      "column": "10",
      "line": "1027",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38045@macro@RCC_CFGR_HPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_3",
    "location": {
      "column": "10",
      "line": "1028",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38165@macro@RCC_CFGR_HPRE_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV1",
    "location": {
      "column": "10",
      "line": "1031",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38268@macro@RCC_CFGR_HPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV2",
    "location": {
      "column": "10",
      "line": "1032",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38372@macro@RCC_CFGR_HPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV4",
    "location": {
      "column": "10",
      "line": "1033",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38476@macro@RCC_CFGR_HPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV8",
    "location": {
      "column": "10",
      "line": "1034",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38580@macro@RCC_CFGR_HPRE_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV16",
    "location": {
      "column": "10",
      "line": "1035",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38685@macro@RCC_CFGR_HPRE_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV64",
    "location": {
      "column": "10",
      "line": "1036",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38790@macro@RCC_CFGR_HPRE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV128",
    "location": {
      "column": "10",
      "line": "1037",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@38896@macro@RCC_CFGR_HPRE_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV256",
    "location": {
      "column": "10",
      "line": "1038",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39002@macro@RCC_CFGR_HPRE_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV512",
    "location": {
      "column": "10",
      "line": "1039",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_HPRE_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39110@macro@RCC_CFGR_PPRE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1",
    "location": {
      "column": "10",
      "line": "1041",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39226@macro@RCC_CFGR_PPRE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_0",
    "location": {
      "column": "10",
      "line": "1042",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39316@macro@RCC_CFGR_PPRE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_1",
    "location": {
      "column": "10",
      "line": "1043",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39406@macro@RCC_CFGR_PPRE1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_2",
    "location": {
      "column": "10",
      "line": "1044",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39527@macro@RCC_CFGR_PPRE1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV1",
    "location": {
      "column": "10",
      "line": "1047",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39628@macro@RCC_CFGR_PPRE1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV2",
    "location": {
      "column": "10",
      "line": "1048",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39730@macro@RCC_CFGR_PPRE1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV4",
    "location": {
      "column": "10",
      "line": "1049",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39832@macro@RCC_CFGR_PPRE1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV8",
    "location": {
      "column": "10",
      "line": "1050",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@39934@macro@RCC_CFGR_PPRE1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV16",
    "location": {
      "column": "10",
      "line": "1051",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40039@macro@RCC_CFGR_PPRE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2",
    "location": {
      "column": "10",
      "line": "1053",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40155@macro@RCC_CFGR_PPRE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_0",
    "location": {
      "column": "10",
      "line": "1054",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40245@macro@RCC_CFGR_PPRE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_1",
    "location": {
      "column": "10",
      "line": "1055",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40335@macro@RCC_CFGR_PPRE2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_2",
    "location": {
      "column": "10",
      "line": "1056",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40456@macro@RCC_CFGR_PPRE2_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV1",
    "location": {
      "column": "10",
      "line": "1059",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40557@macro@RCC_CFGR_PPRE2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV2",
    "location": {
      "column": "10",
      "line": "1060",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40659@macro@RCC_CFGR_PPRE2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV4",
    "location": {
      "column": "10",
      "line": "1061",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40761@macro@RCC_CFGR_PPRE2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV8",
    "location": {
      "column": "10",
      "line": "1062",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40863@macro@RCC_CFGR_PPRE2_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV16",
    "location": {
      "column": "10",
      "line": "1063",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@40968@macro@RCC_CFGR_CKOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_CKOFF",
    "location": {
      "column": "10",
      "line": "1065",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_CKOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41101@macro@RCC_CFGR_PLLSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLSRC",
    "location": {
      "column": "10",
      "line": "1067",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PLLSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41208@macro@RCC_CFGR_PLLXTPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLLXTPRE",
    "location": {
      "column": "10",
      "line": "1068",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PLLXTPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41320@macro@RCC_CFGR_MCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO",
    "location": {
      "column": "10",
      "line": "1070",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41449@macro@RCC_CFGR_MCO_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_0",
    "location": {
      "column": "10",
      "line": "1071",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41539@macro@RCC_CFGR_MCO_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_1",
    "location": {
      "column": "10",
      "line": "1072",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41629@macro@RCC_CFGR_MCO_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_2",
    "location": {
      "column": "10",
      "line": "1073",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41748@macro@RCC_CFGR_MCO_NOCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_NOCLOCK",
    "location": {
      "column": "10",
      "line": "1076",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_NOCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41841@macro@RCC_CFGR_MCO_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_LSI",
    "location": {
      "column": "10",
      "line": "1077",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@41918@macro@RCC_CFGR_MCO_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_SYSCLK",
    "location": {
      "column": "10",
      "line": "1078",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42024@macro@RCC_CFGR_MCO_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_HSI",
    "location": {
      "column": "10",
      "line": "1079",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42153@macro@RCC_CFGR_MCO_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_HSE",
    "location": {
      "column": "10",
      "line": "1080",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42281@macro@RCC_CFGR_MCO_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO_PLL",
    "location": {
      "column": "10",
      "line": "1081",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_MCO_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42398@macro@RCC_CFGR_PLL_ICTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLL_ICTRL",
    "location": {
      "column": "10",
      "line": "1083",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PLL_ICTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42520@macro@RCC_CFGR_PLL_ICTRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLL_ICTRL_0",
    "location": {
      "column": "10",
      "line": "1084",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PLL_ICTRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42610@macro@RCC_CFGR_PLL_ICTRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLL_ICTRL_1",
    "location": {
      "column": "10",
      "line": "1085",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PLL_ICTRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42702@macro@RCC_CFGR_PLL_DN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLL_DN",
    "location": {
      "column": "10",
      "line": "1087",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PLL_DN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42841@macro@RCC_CFGR_PLL_DN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLL_DN_0",
    "location": {
      "column": "10",
      "line": "1088",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PLL_DN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@42931@macro@RCC_CFGR_PLL_DN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PLL_DN_1",
    "location": {
      "column": "10",
      "line": "1089",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CFGR_PLL_DN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43107@macro@RCC_CIR_LSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF",
    "location": {
      "column": "10",
      "line": "1092",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_LSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43216@macro@RCC_CIR_LSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF",
    "location": {
      "column": "10",
      "line": "1093",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_LSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43325@macro@RCC_CIR_HSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF",
    "location": {
      "column": "10",
      "line": "1094",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_HSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43434@macro@RCC_CIR_HSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF",
    "location": {
      "column": "10",
      "line": "1095",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_HSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43543@macro@RCC_CIR_PLLRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF",
    "location": {
      "column": "10",
      "line": "1096",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_PLLRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43652@macro@RCC_CIR_CSSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF",
    "location": {
      "column": "10",
      "line": "1097",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_CSSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43773@macro@RCC_CIR_LSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE",
    "location": {
      "column": "10",
      "line": "1098",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_LSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43884@macro@RCC_CIR_LSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE",
    "location": {
      "column": "10",
      "line": "1099",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_LSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@43995@macro@RCC_CIR_HSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE",
    "location": {
      "column": "10",
      "line": "1100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_HSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@44106@macro@RCC_CIR_HSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE",
    "location": {
      "column": "10",
      "line": "1101",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_HSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@44217@macro@RCC_CIR_PLLRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE",
    "location": {
      "column": "10",
      "line": "1102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_PLLRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@44328@macro@RCC_CIR_LSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC",
    "location": {
      "column": "10",
      "line": "1103",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_LSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@44438@macro@RCC_CIR_LSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC",
    "location": {
      "column": "10",
      "line": "1104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_LSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@44548@macro@RCC_CIR_HSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC",
    "location": {
      "column": "10",
      "line": "1105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_HSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@44658@macro@RCC_CIR_HSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC",
    "location": {
      "column": "10",
      "line": "1106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_HSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@44768@macro@RCC_CIR_PLLRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC",
    "location": {
      "column": "10",
      "line": "1107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_PLLRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@44878@macro@RCC_CIR_CSSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC",
    "location": {
      "column": "10",
      "line": "1108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CIR_CSSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45084@macro@RCC_APB2RSTR_SYSCFGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST",
    "location": {
      "column": "10",
      "line": "1111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45181@macro@RCC_APB2RSTR_ADC1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADC1RST",
    "location": {
      "column": "10",
      "line": "1112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_ADC1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45287@macro@RCC_APB2RSTR_ADC2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADC2RST",
    "location": {
      "column": "10",
      "line": "1113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_ADC2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45393@macro@RCC_APB2RSTR_TIM1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST",
    "location": {
      "column": "10",
      "line": "1114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45494@macro@RCC_APB2RSTR_SPI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST",
    "location": {
      "column": "10",
      "line": "1115",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45590@macro@RCC_APB2RSTR_TIM8RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM8RST",
    "location": {
      "column": "10",
      "line": "1116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_TIM8RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45691@macro@RCC_APB2RSTR_UART1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_UART1RST",
    "location": {
      "column": "10",
      "line": "1117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_UART1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45787@macro@RCC_APB2RSTR_CPTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_CPTRST",
    "location": {
      "column": "10",
      "line": "1118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_CPTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45891@macro@RCC_APB2RSTR_TIM14RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM14RST",
    "location": {
      "column": "10",
      "line": "1119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_TIM14RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@45993@macro@RCC_APB2RSTR_TIM16RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM16RST",
    "location": {
      "column": "10",
      "line": "1120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_TIM16RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46095@macro@RCC_APB2RSTR_TIM17RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM17RST",
    "location": {
      "column": "10",
      "line": "1121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_TIM17RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46197@macro@RCC_APB2RSTR_DBGMCURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_DBGMCURST",
    "location": {
      "column": "10",
      "line": "1122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_DBGMCURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46297@macro@RCC_APB2RSTR_PWMRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_PWMRST",
    "location": {
      "column": "10",
      "line": "1123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2RSTR_PWMRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46475@macro@RCC_APB1RSTR_TIM2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST",
    "location": {
      "column": "10",
      "line": "1126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46573@macro@RCC_APB1RSTR_TIM3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST",
    "location": {
      "column": "10",
      "line": "1127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46671@macro@RCC_APB1RSTR_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST",
    "location": {
      "column": "10",
      "line": "1128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46777@macro@RCC_APB1RSTR_SPI2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST",
    "location": {
      "column": "10",
      "line": "1129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46873@macro@RCC_APB1RSTR_UART2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART2RST",
    "location": {
      "column": "10",
      "line": "1130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1RSTR_UART2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@46970@macro@RCC_APB1RSTR_I2C1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST",
    "location": {
      "column": "10",
      "line": "1131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47066@macro@RCC_APB1RSTR_PWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST",
    "location": {
      "column": "10",
      "line": "1132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1RSTR_PWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47244@macro@RCC_AHBENR_DMA1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_DMA1EN",
    "location": {
      "column": "10",
      "line": "1135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_DMA1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47346@macro@RCC_AHBENR_SRAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_SRAMEN",
    "location": {
      "column": "10",
      "line": "1136",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_SRAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47458@macro@RCC_AHBENR_FLITFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_FLITFEN",
    "location": {
      "column": "10",
      "line": "1137",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_FLITFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47561@macro@RCC_AHBENR_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_CRCEN",
    "location": {
      "column": "10",
      "line": "1138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47662@macro@RCC_AHBENR_GPIOAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_GPIOAEN",
    "location": {
      "column": "10",
      "line": "1139",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_GPIOAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47765@macro@RCC_AHBENR_GPIOBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_GPIOBEN",
    "location": {
      "column": "10",
      "line": "1140",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_GPIOBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47868@macro@RCC_AHBENR_GPIOCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_GPIOCEN",
    "location": {
      "column": "10",
      "line": "1141",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_GPIOCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@47971@macro@RCC_AHBENR_GPIODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_GPIODEN",
    "location": {
      "column": "10",
      "line": "1142",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_GPIODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@48074@macro@RCC_AHBENR_HWROOTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_HWROOTEN",
    "location": {
      "column": "10",
      "line": "1143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_HWROOTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@48178@macro@RCC_AHBENR_HWDIVEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBENR_HWDIVEN",
    "location": {
      "column": "10",
      "line": "1144",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBENR_HWDIVEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@48365@macro@RCC_APB2ENR_SYSCFGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN",
    "location": {
      "column": "10",
      "line": "1147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@48469@macro@RCC_APB2ENR_ADC1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN",
    "location": {
      "column": "10",
      "line": "1148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_ADC1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@48582@macro@RCC_APB2ENR_ADC2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC2EN",
    "location": {
      "column": "10",
      "line": "1149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_ADC2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@48695@macro@RCC_APB2ENR_TIM1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN",
    "location": {
      "column": "10",
      "line": "1150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_TIM1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@48803@macro@RCC_APB2ENR_SPI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN",
    "location": {
      "column": "10",
      "line": "1151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_SPI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@48906@macro@RCC_APB2ENR_TIM8EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM8EN",
    "location": {
      "column": "10",
      "line": "1152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_TIM8EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49014@macro@RCC_APB2ENR_UART1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_UART1EN",
    "location": {
      "column": "10",
      "line": "1153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_UART1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49117@macro@RCC_APB2ENR_CPTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_CPTEN",
    "location": {
      "column": "10",
      "line": "1154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_CPTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49235@macro@RCC_APB2ENR_TIM14EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM14EN",
    "location": {
      "column": "10",
      "line": "1155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_TIM14EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49344@macro@RCC_APB2ENR_TIM16EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM16EN",
    "location": {
      "column": "10",
      "line": "1156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_TIM16EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49453@macro@RCC_APB2ENR_TIM17EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM17EN",
    "location": {
      "column": "10",
      "line": "1157",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_TIM17EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49562@macro@RCC_APB2ENR_DBGMCUEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_DBGMCUEN",
    "location": {
      "column": "10",
      "line": "1158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_DBGMCUEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49671@macro@RCC_APB2ENR_PWMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_PWMEN",
    "location": {
      "column": "10",
      "line": "1159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB2ENR_PWMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49856@macro@RCC_APB1ENR_TIM2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN",
    "location": {
      "column": "10",
      "line": "1162",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1ENR_TIM2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@49961@macro@RCC_APB1ENR_TIM3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN",
    "location": {
      "column": "10",
      "line": "1163",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1ENR_TIM3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@50066@macro@RCC_APB1ENR_WWDGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN",
    "location": {
      "column": "10",
      "line": "1164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1ENR_WWDGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@50179@macro@RCC_APB1ENR_SPI2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN",
    "location": {
      "column": "10",
      "line": "1165",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1ENR_SPI2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@50282@macro@RCC_APB1ENR_UART2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART2EN",
    "location": {
      "column": "10",
      "line": "1166",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1ENR_UART2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@50386@macro@RCC_APB1ENR_I2C1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN",
    "location": {
      "column": "10",
      "line": "1167",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1ENR_I2C1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@50489@macro@RCC_APB1ENR_PWREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN",
    "location": {
      "column": "10",
      "line": "1168",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_APB1ENR_PWREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@50689@macro@RCC_BDCR_CS_LSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_LSEON",
    "location": {
      "column": "10",
      "line": "1171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_LSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@50810@macro@RCC_BDCR_CS_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_LSERDY",
    "location": {
      "column": "10",
      "line": "1172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@50930@macro@RCC_BDCR_CS_LSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_LSEBYP",
    "location": {
      "column": "10",
      "line": "1173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_LSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51053@macro@RCC_BDCR_CS_RTCSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_RTCSEL",
    "location": {
      "column": "10",
      "line": "1175",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_RTCSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51183@macro@RCC_BDCR_CS_RTCSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_RTCSEL_0",
    "location": {
      "column": "10",
      "line": "1176",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_RTCSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51273@macro@RCC_BDCR_CS_RTCSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_RTCSEL_1",
    "location": {
      "column": "10",
      "line": "1177",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_RTCSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51392@macro@RCC_BDCR_CS_RTCSEL_NOCLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_RTCSEL_NOCLOCK",
    "location": {
      "column": "10",
      "line": "1180",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_RTCSEL_NOCLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51485@macro@RCC_BDCR_CS_RTCSEL_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_RTCSEL_LSE",
    "location": {
      "column": "10",
      "line": "1181",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_RTCSEL_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51608@macro@RCC_BDCR_CS_RTCSEL_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_RTCSEL_LSI",
    "location": {
      "column": "10",
      "line": "1182",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_RTCSEL_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51731@macro@RCC_BDCR_CS_RTCSEL_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_RTCSEL_HSE",
    "location": {
      "column": "10",
      "line": "1183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_RTCSEL_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51871@macro@RCC_BDCR_CS_RTCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_RTCEN",
    "location": {
      "column": "10",
      "line": "1185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_RTCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@51972@macro@RCC_BDCR_CS_BDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_CS_BDRST",
    "location": {
      "column": "10",
      "line": "1186",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_BDCR_CS_BDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@52170@macro@RCC_CSR_LSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION",
    "location": {
      "column": "10",
      "line": "1189",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_LSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@52291@macro@RCC_CSR_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY",
    "location": {
      "column": "10",
      "line": "1190",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@52411@macro@RCC_CSR_RMVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF",
    "location": {
      "column": "10",
      "line": "1191",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_RMVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@52513@macro@RCC_CSR_PINRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PINRSTF",
    "location": {
      "column": "10",
      "line": "1192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_PINRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@52612@macro@RCC_CSR_PORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF",
    "location": {
      "column": "10",
      "line": "1193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_PORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@52715@macro@RCC_CSR_SFTRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF",
    "location": {
      "column": "10",
      "line": "1194",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_SFTRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@52819@macro@RCC_CSR_IWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_IWDGRSTF",
    "location": {
      "column": "10",
      "line": "1195",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_IWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@52935@macro@RCC_CSR_WWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF",
    "location": {
      "column": "10",
      "line": "1196",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_WWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53046@macro@RCC_CSR_LPWRRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF",
    "location": {
      "column": "10",
      "line": "1197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_CSR_LPWRRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53236@macro@RCC_AHBRSTR_GPIOAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBRSTR_GPIOAEN",
    "location": {
      "column": "10",
      "line": "1200",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBRSTR_GPIOAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53332@macro@RCC_AHBRSTR_GPIOBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBRSTR_GPIOBEN",
    "location": {
      "column": "10",
      "line": "1201",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBRSTR_GPIOBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53428@macro@RCC_AHBRSTR_GPIOCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBRSTR_GPIOCEN",
    "location": {
      "column": "10",
      "line": "1202",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBRSTR_GPIOCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53524@macro@RCC_AHBRSTR_GPIODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBRSTR_GPIODEN",
    "location": {
      "column": "10",
      "line": "1203",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBRSTR_GPIODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53620@macro@RCC_AHBRSTR_HWROOTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBRSTR_HWROOTEN",
    "location": {
      "column": "10",
      "line": "1204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBRSTR_HWROOTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53717@macro@RCC_AHBRSTR_HWDIVEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBRSTR_HWDIVEN",
    "location": {
      "column": "10",
      "line": "1205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_AHBRSTR_HWDIVEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53900@macro@RCC_SYSCFG_PRG_CKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCFG_PRG_CKEN",
    "location": {
      "column": "10",
      "line": "1208",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_SYSCFG_PRG_CKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@53969@macro@RCC_SYSCFG_SEC_1KCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCFG_SEC_1KCFG",
    "location": {
      "column": "10",
      "line": "1209",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_SYSCFG_SEC_1KCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@54038@macro@RCC_SYSCFG_OSC_TRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCFG_OSC_TRIM",
    "location": {
      "column": "10",
      "line": "1210",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_SYSCFG_OSC_TRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@54142@macro@RCC_SYSCFG_OSC_LPFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCFG_OSC_LPFEN",
    "location": {
      "column": "10",
      "line": "1211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_SYSCFG_OSC_LPFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@54253@macro@RCC_SYSCFG_HSI_CAL_FINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCFG_HSI_CAL_FINE",
    "location": {
      "column": "10",
      "line": "1212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_SYSCFG_HSI_CAL_FINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@54409@macro@RCC_HSIDLY_HSI_EQU_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSIDLY_HSI_EQU_CNT",
    "location": {
      "column": "10",
      "line": "1215",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_HSIDLY_HSI_EQU_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@54565@macro@RCC_HSEDLY_HSE_EQU_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSEDLY_HSE_EQU_CNT",
    "location": {
      "column": "10",
      "line": "1218",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "RCC_HSEDLY_HSE_EQU_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55132@macro@GPIO_CRL_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE",
    "location": {
      "column": "10",
      "line": "1228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55235@macro@GPIO_CRL_MODE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0",
    "location": {
      "column": "10",
      "line": "1230",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55361@macro@GPIO_CRL_MODE0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0_0",
    "location": {
      "column": "10",
      "line": "1231",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55451@macro@GPIO_CRL_MODE0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE0_1",
    "location": {
      "column": "10",
      "line": "1232",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55543@macro@GPIO_CRL_MODE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1",
    "location": {
      "column": "10",
      "line": "1234",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55669@macro@GPIO_CRL_MODE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1_0",
    "location": {
      "column": "10",
      "line": "1235",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55759@macro@GPIO_CRL_MODE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE1_1",
    "location": {
      "column": "10",
      "line": "1236",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55851@macro@GPIO_CRL_MODE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2",
    "location": {
      "column": "10",
      "line": "1238",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@55977@macro@GPIO_CRL_MODE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2_0",
    "location": {
      "column": "10",
      "line": "1239",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56067@macro@GPIO_CRL_MODE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE2_1",
    "location": {
      "column": "10",
      "line": "1240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56159@macro@GPIO_CRL_MODE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3",
    "location": {
      "column": "10",
      "line": "1242",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56285@macro@GPIO_CRL_MODE3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3_0",
    "location": {
      "column": "10",
      "line": "1243",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56375@macro@GPIO_CRL_MODE3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE3_1",
    "location": {
      "column": "10",
      "line": "1244",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56467@macro@GPIO_CRL_MODE4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4",
    "location": {
      "column": "10",
      "line": "1246",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56593@macro@GPIO_CRL_MODE4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4_0",
    "location": {
      "column": "10",
      "line": "1247",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56683@macro@GPIO_CRL_MODE4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE4_1",
    "location": {
      "column": "10",
      "line": "1248",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56775@macro@GPIO_CRL_MODE5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5",
    "location": {
      "column": "10",
      "line": "1250",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56901@macro@GPIO_CRL_MODE5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5_0",
    "location": {
      "column": "10",
      "line": "1251",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@56991@macro@GPIO_CRL_MODE5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE5_1",
    "location": {
      "column": "10",
      "line": "1252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57083@macro@GPIO_CRL_MODE6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6",
    "location": {
      "column": "10",
      "line": "1254",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57209@macro@GPIO_CRL_MODE6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6_0",
    "location": {
      "column": "10",
      "line": "1255",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57299@macro@GPIO_CRL_MODE6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE6_1",
    "location": {
      "column": "10",
      "line": "1256",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57391@macro@GPIO_CRL_MODE7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7",
    "location": {
      "column": "10",
      "line": "1258",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57517@macro@GPIO_CRL_MODE7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7_0",
    "location": {
      "column": "10",
      "line": "1259",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57607@macro@GPIO_CRL_MODE7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_MODE7_1",
    "location": {
      "column": "10",
      "line": "1260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_MODE7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57699@macro@GPIO_CRL_CNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF",
    "location": {
      "column": "10",
      "line": "1262",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57811@macro@GPIO_CRL_CNF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0",
    "location": {
      "column": "10",
      "line": "1264",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@57945@macro@GPIO_CRL_CNF0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0_0",
    "location": {
      "column": "10",
      "line": "1265",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58035@macro@GPIO_CRL_CNF0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF0_1",
    "location": {
      "column": "10",
      "line": "1266",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58127@macro@GPIO_CRL_CNF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1",
    "location": {
      "column": "10",
      "line": "1268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58261@macro@GPIO_CRL_CNF1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1_0",
    "location": {
      "column": "10",
      "line": "1269",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58351@macro@GPIO_CRL_CNF1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF1_1",
    "location": {
      "column": "10",
      "line": "1270",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58443@macro@GPIO_CRL_CNF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2",
    "location": {
      "column": "10",
      "line": "1272",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58577@macro@GPIO_CRL_CNF2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2_0",
    "location": {
      "column": "10",
      "line": "1273",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58667@macro@GPIO_CRL_CNF2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF2_1",
    "location": {
      "column": "10",
      "line": "1274",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58759@macro@GPIO_CRL_CNF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3",
    "location": {
      "column": "10",
      "line": "1276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58893@macro@GPIO_CRL_CNF3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3_0",
    "location": {
      "column": "10",
      "line": "1277",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@58983@macro@GPIO_CRL_CNF3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF3_1",
    "location": {
      "column": "10",
      "line": "1278",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59075@macro@GPIO_CRL_CNF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4",
    "location": {
      "column": "10",
      "line": "1280",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59209@macro@GPIO_CRL_CNF4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4_0",
    "location": {
      "column": "10",
      "line": "1281",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59299@macro@GPIO_CRL_CNF4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF4_1",
    "location": {
      "column": "10",
      "line": "1282",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59391@macro@GPIO_CRL_CNF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5",
    "location": {
      "column": "10",
      "line": "1284",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59525@macro@GPIO_CRL_CNF5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5_0",
    "location": {
      "column": "10",
      "line": "1285",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59615@macro@GPIO_CRL_CNF5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF5_1",
    "location": {
      "column": "10",
      "line": "1286",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59707@macro@GPIO_CRL_CNF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6",
    "location": {
      "column": "10",
      "line": "1288",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59841@macro@GPIO_CRL_CNF6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6_0",
    "location": {
      "column": "10",
      "line": "1289",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@59931@macro@GPIO_CRL_CNF6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF6_1",
    "location": {
      "column": "10",
      "line": "1290",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60023@macro@GPIO_CRL_CNF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7",
    "location": {
      "column": "10",
      "line": "1292",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60157@macro@GPIO_CRL_CNF7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7_0",
    "location": {
      "column": "10",
      "line": "1293",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60247@macro@GPIO_CRL_CNF7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRL_CNF7_1",
    "location": {
      "column": "10",
      "line": "1294",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRL_CNF7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60421@macro@GPIO_CRH_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE",
    "location": {
      "column": "10",
      "line": "1297",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60524@macro@GPIO_CRH_MODE8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8",
    "location": {
      "column": "10",
      "line": "1299",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60650@macro@GPIO_CRH_MODE8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8_0",
    "location": {
      "column": "10",
      "line": "1300",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60740@macro@GPIO_CRH_MODE8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE8_1",
    "location": {
      "column": "10",
      "line": "1301",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60832@macro@GPIO_CRH_MODE9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9",
    "location": {
      "column": "10",
      "line": "1303",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@60958@macro@GPIO_CRH_MODE9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9_0",
    "location": {
      "column": "10",
      "line": "1304",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61048@macro@GPIO_CRH_MODE9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE9_1",
    "location": {
      "column": "10",
      "line": "1305",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61140@macro@GPIO_CRH_MODE10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10",
    "location": {
      "column": "10",
      "line": "1307",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61268@macro@GPIO_CRH_MODE10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10_0",
    "location": {
      "column": "10",
      "line": "1308",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61358@macro@GPIO_CRH_MODE10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE10_1",
    "location": {
      "column": "10",
      "line": "1309",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61450@macro@GPIO_CRH_MODE11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11",
    "location": {
      "column": "10",
      "line": "1311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61578@macro@GPIO_CRH_MODE11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11_0",
    "location": {
      "column": "10",
      "line": "1312",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61668@macro@GPIO_CRH_MODE11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE11_1",
    "location": {
      "column": "10",
      "line": "1313",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61760@macro@GPIO_CRH_MODE12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12",
    "location": {
      "column": "10",
      "line": "1315",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61888@macro@GPIO_CRH_MODE12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12_0",
    "location": {
      "column": "10",
      "line": "1316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@61978@macro@GPIO_CRH_MODE12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE12_1",
    "location": {
      "column": "10",
      "line": "1317",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62070@macro@GPIO_CRH_MODE13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13",
    "location": {
      "column": "10",
      "line": "1319",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62198@macro@GPIO_CRH_MODE13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13_0",
    "location": {
      "column": "10",
      "line": "1320",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62288@macro@GPIO_CRH_MODE13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE13_1",
    "location": {
      "column": "10",
      "line": "1321",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62380@macro@GPIO_CRH_MODE14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14",
    "location": {
      "column": "10",
      "line": "1323",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62508@macro@GPIO_CRH_MODE14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14_0",
    "location": {
      "column": "10",
      "line": "1324",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62598@macro@GPIO_CRH_MODE14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE14_1",
    "location": {
      "column": "10",
      "line": "1325",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62690@macro@GPIO_CRH_MODE15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15",
    "location": {
      "column": "10",
      "line": "1327",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62818@macro@GPIO_CRH_MODE15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15_0",
    "location": {
      "column": "10",
      "line": "1328",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@62908@macro@GPIO_CRH_MODE15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_MODE15_1",
    "location": {
      "column": "10",
      "line": "1329",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_MODE15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63000@macro@GPIO_CRH_CNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF",
    "location": {
      "column": "10",
      "line": "1331",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63112@macro@GPIO_CRH_CNF8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8",
    "location": {
      "column": "10",
      "line": "1333",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63246@macro@GPIO_CRH_CNF8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8_0",
    "location": {
      "column": "10",
      "line": "1334",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63336@macro@GPIO_CRH_CNF8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF8_1",
    "location": {
      "column": "10",
      "line": "1335",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63428@macro@GPIO_CRH_CNF9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9",
    "location": {
      "column": "10",
      "line": "1337",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63562@macro@GPIO_CRH_CNF9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9_0",
    "location": {
      "column": "10",
      "line": "1338",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63652@macro@GPIO_CRH_CNF9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF9_1",
    "location": {
      "column": "10",
      "line": "1339",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63744@macro@GPIO_CRH_CNF10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10",
    "location": {
      "column": "10",
      "line": "1341",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63880@macro@GPIO_CRH_CNF10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10_0",
    "location": {
      "column": "10",
      "line": "1342",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@63970@macro@GPIO_CRH_CNF10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF10_1",
    "location": {
      "column": "10",
      "line": "1343",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64062@macro@GPIO_CRH_CNF11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11",
    "location": {
      "column": "10",
      "line": "1345",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64198@macro@GPIO_CRH_CNF11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11_0",
    "location": {
      "column": "10",
      "line": "1346",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64288@macro@GPIO_CRH_CNF11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF11_1",
    "location": {
      "column": "10",
      "line": "1347",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64380@macro@GPIO_CRH_CNF12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12",
    "location": {
      "column": "10",
      "line": "1349",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64516@macro@GPIO_CRH_CNF12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12_0",
    "location": {
      "column": "10",
      "line": "1350",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64606@macro@GPIO_CRH_CNF12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF12_1",
    "location": {
      "column": "10",
      "line": "1351",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64698@macro@GPIO_CRH_CNF13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13",
    "location": {
      "column": "10",
      "line": "1353",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64834@macro@GPIO_CRH_CNF13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13_0",
    "location": {
      "column": "10",
      "line": "1354",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@64924@macro@GPIO_CRH_CNF13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF13_1",
    "location": {
      "column": "10",
      "line": "1355",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65016@macro@GPIO_CRH_CNF14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14",
    "location": {
      "column": "10",
      "line": "1357",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65152@macro@GPIO_CRH_CNF14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14_0",
    "location": {
      "column": "10",
      "line": "1358",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65242@macro@GPIO_CRH_CNF14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF14_1",
    "location": {
      "column": "10",
      "line": "1359",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65334@macro@GPIO_CRH_CNF15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15",
    "location": {
      "column": "10",
      "line": "1361",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65470@macro@GPIO_CRH_CNF15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15_0",
    "location": {
      "column": "10",
      "line": "1362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65560@macro@GPIO_CRH_CNF15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_CRH_CNF15_1",
    "location": {
      "column": "10",
      "line": "1363",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_CRH_CNF15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65735@macro@GPIO_IDR_IDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR0",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65842@macro@GPIO_IDR_IDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR1",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@65949@macro@GPIO_IDR_IDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR2",
    "location": {
      "column": "9",
      "line": "1368",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66056@macro@GPIO_IDR_IDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR3",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66163@macro@GPIO_IDR_IDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR4",
    "location": {
      "column": "9",
      "line": "1370",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66270@macro@GPIO_IDR_IDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR5",
    "location": {
      "column": "9",
      "line": "1371",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66377@macro@GPIO_IDR_IDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR6",
    "location": {
      "column": "9",
      "line": "1372",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66484@macro@GPIO_IDR_IDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR7",
    "location": {
      "column": "9",
      "line": "1373",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66591@macro@GPIO_IDR_IDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR8",
    "location": {
      "column": "9",
      "line": "1374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66698@macro@GPIO_IDR_IDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR9",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66805@macro@GPIO_IDR_IDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR10",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@66913@macro@GPIO_IDR_IDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR11",
    "location": {
      "column": "9",
      "line": "1377",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67021@macro@GPIO_IDR_IDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR12",
    "location": {
      "column": "9",
      "line": "1378",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67129@macro@GPIO_IDR_IDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR13",
    "location": {
      "column": "9",
      "line": "1379",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67237@macro@GPIO_IDR_IDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR14",
    "location": {
      "column": "9",
      "line": "1380",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67345@macro@GPIO_IDR_IDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR15",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_IDR_IDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67537@macro@GPIO_ODR_ODR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR0",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67645@macro@GPIO_ODR_ODR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR1",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67753@macro@GPIO_ODR_ODR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR2",
    "location": {
      "column": "9",
      "line": "1386",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67861@macro@GPIO_ODR_ODR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR3",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@67969@macro@GPIO_ODR_ODR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR4",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68077@macro@GPIO_ODR_ODR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR5",
    "location": {
      "column": "9",
      "line": "1389",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68185@macro@GPIO_ODR_ODR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR6",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68293@macro@GPIO_ODR_ODR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR7",
    "location": {
      "column": "9",
      "line": "1391",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68401@macro@GPIO_ODR_ODR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR8",
    "location": {
      "column": "9",
      "line": "1392",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68509@macro@GPIO_ODR_ODR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR9",
    "location": {
      "column": "9",
      "line": "1393",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68617@macro@GPIO_ODR_ODR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR10",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68726@macro@GPIO_ODR_ODR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR11",
    "location": {
      "column": "9",
      "line": "1395",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68835@macro@GPIO_ODR_ODR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR12",
    "location": {
      "column": "9",
      "line": "1396",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@68944@macro@GPIO_ODR_ODR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR13",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69053@macro@GPIO_ODR_ODR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR14",
    "location": {
      "column": "9",
      "line": "1398",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69162@macro@GPIO_ODR_ODR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR15",
    "location": {
      "column": "9",
      "line": "1399",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_ODR_ODR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69355@macro@GPIO_BSRR_BS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS0",
    "location": {
      "column": "9",
      "line": "1402",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69456@macro@GPIO_BSRR_BS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS1",
    "location": {
      "column": "9",
      "line": "1403",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69557@macro@GPIO_BSRR_BS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS2",
    "location": {
      "column": "9",
      "line": "1404",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69658@macro@GPIO_BSRR_BS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS3",
    "location": {
      "column": "9",
      "line": "1405",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69759@macro@GPIO_BSRR_BS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS4",
    "location": {
      "column": "9",
      "line": "1406",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69860@macro@GPIO_BSRR_BS5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS5",
    "location": {
      "column": "9",
      "line": "1407",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@69961@macro@GPIO_BSRR_BS6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS6",
    "location": {
      "column": "9",
      "line": "1408",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70062@macro@GPIO_BSRR_BS7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS7",
    "location": {
      "column": "9",
      "line": "1409",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70163@macro@GPIO_BSRR_BS8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS8",
    "location": {
      "column": "9",
      "line": "1410",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70264@macro@GPIO_BSRR_BS9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS9",
    "location": {
      "column": "9",
      "line": "1411",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70365@macro@GPIO_BSRR_BS10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS10",
    "location": {
      "column": "9",
      "line": "1412",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70467@macro@GPIO_BSRR_BS11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS11",
    "location": {
      "column": "9",
      "line": "1413",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70569@macro@GPIO_BSRR_BS12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS12",
    "location": {
      "column": "9",
      "line": "1414",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70671@macro@GPIO_BSRR_BS13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS13",
    "location": {
      "column": "9",
      "line": "1415",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70773@macro@GPIO_BSRR_BS14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS14",
    "location": {
      "column": "9",
      "line": "1416",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70875@macro@GPIO_BSRR_BS15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS15",
    "location": {
      "column": "9",
      "line": "1417",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BS15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@70979@macro@GPIO_BSRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR0",
    "location": {
      "column": "9",
      "line": "1419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71082@macro@GPIO_BSRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR1",
    "location": {
      "column": "9",
      "line": "1420",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71185@macro@GPIO_BSRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR2",
    "location": {
      "column": "9",
      "line": "1421",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71288@macro@GPIO_BSRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR3",
    "location": {
      "column": "9",
      "line": "1422",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71391@macro@GPIO_BSRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR4",
    "location": {
      "column": "9",
      "line": "1423",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71494@macro@GPIO_BSRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR5",
    "location": {
      "column": "9",
      "line": "1424",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71597@macro@GPIO_BSRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR6",
    "location": {
      "column": "9",
      "line": "1425",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71700@macro@GPIO_BSRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR7",
    "location": {
      "column": "9",
      "line": "1426",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71803@macro@GPIO_BSRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR8",
    "location": {
      "column": "9",
      "line": "1427",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@71906@macro@GPIO_BSRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR9",
    "location": {
      "column": "9",
      "line": "1428",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72009@macro@GPIO_BSRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR10",
    "location": {
      "column": "9",
      "line": "1429",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72113@macro@GPIO_BSRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR11",
    "location": {
      "column": "9",
      "line": "1430",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72217@macro@GPIO_BSRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR12",
    "location": {
      "column": "9",
      "line": "1431",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72321@macro@GPIO_BSRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR13",
    "location": {
      "column": "9",
      "line": "1432",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72425@macro@GPIO_BSRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR14",
    "location": {
      "column": "9",
      "line": "1433",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72529@macro@GPIO_BSRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR15",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BSRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72717@macro@GPIO_BRR_BR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR0",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72820@macro@GPIO_BRR_BR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR1",
    "location": {
      "column": "9",
      "line": "1438",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@72923@macro@GPIO_BRR_BR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR2",
    "location": {
      "column": "9",
      "line": "1439",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73026@macro@GPIO_BRR_BR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR3",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73129@macro@GPIO_BRR_BR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR4",
    "location": {
      "column": "9",
      "line": "1441",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73232@macro@GPIO_BRR_BR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR5",
    "location": {
      "column": "9",
      "line": "1442",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73335@macro@GPIO_BRR_BR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR6",
    "location": {
      "column": "9",
      "line": "1443",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73438@macro@GPIO_BRR_BR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR7",
    "location": {
      "column": "9",
      "line": "1444",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73541@macro@GPIO_BRR_BR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR8",
    "location": {
      "column": "9",
      "line": "1445",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73644@macro@GPIO_BRR_BR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR9",
    "location": {
      "column": "9",
      "line": "1446",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73747@macro@GPIO_BRR_BR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR10",
    "location": {
      "column": "9",
      "line": "1447",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73851@macro@GPIO_BRR_BR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR11",
    "location": {
      "column": "9",
      "line": "1448",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@73955@macro@GPIO_BRR_BR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR12",
    "location": {
      "column": "9",
      "line": "1449",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74059@macro@GPIO_BRR_BR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR13",
    "location": {
      "column": "9",
      "line": "1450",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74163@macro@GPIO_BRR_BR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR14",
    "location": {
      "column": "9",
      "line": "1451",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74267@macro@GPIO_BRR_BR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BRR_BR15",
    "location": {
      "column": "9",
      "line": "1452",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_BRR_BR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74455@macro@GPIO_LCKR_LCK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK0",
    "location": {
      "column": "9",
      "line": "1455",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74557@macro@GPIO_LCKR_LCK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK1",
    "location": {
      "column": "9",
      "line": "1456",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74659@macro@GPIO_LCKR_LCK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK2",
    "location": {
      "column": "9",
      "line": "1457",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74761@macro@GPIO_LCKR_LCK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK3",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74863@macro@GPIO_LCKR_LCK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK4",
    "location": {
      "column": "9",
      "line": "1459",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@74965@macro@GPIO_LCKR_LCK5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK5",
    "location": {
      "column": "9",
      "line": "1460",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75067@macro@GPIO_LCKR_LCK6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK6",
    "location": {
      "column": "9",
      "line": "1461",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75169@macro@GPIO_LCKR_LCK7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK7",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75271@macro@GPIO_LCKR_LCK8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK8",
    "location": {
      "column": "9",
      "line": "1463",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75373@macro@GPIO_LCKR_LCK9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK9",
    "location": {
      "column": "9",
      "line": "1464",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75475@macro@GPIO_LCKR_LCK10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK10",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75578@macro@GPIO_LCKR_LCK11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK11",
    "location": {
      "column": "9",
      "line": "1466",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75681@macro@GPIO_LCKR_LCK12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK12",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75784@macro@GPIO_LCKR_LCK13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK13",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75887@macro@GPIO_LCKR_LCK14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK14",
    "location": {
      "column": "9",
      "line": "1469",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@75990@macro@GPIO_LCKR_LCK15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCK15",
    "location": {
      "column": "9",
      "line": "1470",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCK15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@76093@macro@GPIO_LCKR_LCKK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_LCKR_LCKK",
    "location": {
      "column": "9",
      "line": "1471",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "GPIO_LCKR_LCKK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@76682@macro@SYSCFG_CFGR_MEM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR_MEM_MODE",
    "location": {
      "column": "9",
      "line": "1480",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_CFGR_MEM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@76784@macro@SYSCFG_CFGR_MEM_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR_MEM_MODE_0",
    "location": {
      "column": "9",
      "line": "1481",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_CFGR_MEM_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@76892@macro@SYSCFG_CFGR_MEM_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR_MEM_MODE_1",
    "location": {
      "column": "9",
      "line": "1482",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_CFGR_MEM_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77002@macro@SYSCFG_CFGR_ADC_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR_ADC_DMA_RMP",
    "location": {
      "column": "9",
      "line": "1484",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_CFGR_ADC_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77091@macro@SYSCFG_CFGR_UART1_TX_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR_UART1_TX_DMA_RMP",
    "location": {
      "column": "9",
      "line": "1485",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_CFGR_UART1_TX_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77185@macro@SYSCFG_CFGR_UART1_RX_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR_UART1_RX_DMA_RMP",
    "location": {
      "column": "9",
      "line": "1486",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_CFGR_UART1_RX_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77279@macro@SYSCFG_CFGR_TIM16_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR_TIM16_DMA_RMP",
    "location": {
      "column": "9",
      "line": "1487",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_CFGR_TIM16_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77373@macro@SYSCFG_CFGR_TIM17_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR_TIM17_DMA_RMP",
    "location": {
      "column": "9",
      "line": "1488",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_CFGR_TIM17_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77551@macro@SYSCFG_EXTICR1_EXTI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0",
    "location": {
      "column": "9",
      "line": "1491",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77640@macro@SYSCFG_EXTICR1_EXTI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1",
    "location": {
      "column": "9",
      "line": "1492",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77729@macro@SYSCFG_EXTICR1_EXTI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2",
    "location": {
      "column": "9",
      "line": "1493",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77818@macro@SYSCFG_EXTICR1_EXTI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3",
    "location": {
      "column": "9",
      "line": "1494",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@77949@macro@SYSCFG_EXTICR1_EXTI0_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PA",
    "location": {
      "column": "9",
      "line": "1499",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@78027@macro@SYSCFG_EXTICR1_EXTI0_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PB",
    "location": {
      "column": "9",
      "line": "1500",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@78105@macro@SYSCFG_EXTICR1_EXTI0_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PC",
    "location": {
      "column": "9",
      "line": "1501",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@78183@macro@SYSCFG_EXTICR1_EXTI0_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PD",
    "location": {
      "column": "9",
      "line": "1502",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@78465@macro@SYSCFG_EXTICR1_EXTI1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PA",
    "location": {
      "column": "9",
      "line": "1509",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@78543@macro@SYSCFG_EXTICR1_EXTI1_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PB",
    "location": {
      "column": "9",
      "line": "1510",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@78621@macro@SYSCFG_EXTICR1_EXTI1_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PC",
    "location": {
      "column": "9",
      "line": "1511",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@78699@macro@SYSCFG_EXTICR1_EXTI1_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PD",
    "location": {
      "column": "9",
      "line": "1512",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@78981@macro@SYSCFG_EXTICR1_EXTI2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PA",
    "location": {
      "column": "9",
      "line": "1519",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@79059@macro@SYSCFG_EXTICR1_EXTI2_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PB",
    "location": {
      "column": "9",
      "line": "1520",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@79137@macro@SYSCFG_EXTICR1_EXTI2_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PC",
    "location": {
      "column": "9",
      "line": "1521",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@79215@macro@SYSCFG_EXTICR1_EXTI2_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PD",
    "location": {
      "column": "9",
      "line": "1522",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@79497@macro@SYSCFG_EXTICR1_EXTI3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PA",
    "location": {
      "column": "9",
      "line": "1529",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@79575@macro@SYSCFG_EXTICR1_EXTI3_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PB",
    "location": {
      "column": "9",
      "line": "1530",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@79653@macro@SYSCFG_EXTICR1_EXTI3_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PC",
    "location": {
      "column": "9",
      "line": "1531",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@79731@macro@SYSCFG_EXTICR1_EXTI3_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PD",
    "location": {
      "column": "9",
      "line": "1532",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80057@macro@SYSCFG_EXTICR2_EXTI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4",
    "location": {
      "column": "9",
      "line": "1537",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80146@macro@SYSCFG_EXTICR2_EXTI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5",
    "location": {
      "column": "9",
      "line": "1538",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80235@macro@SYSCFG_EXTICR2_EXTI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6",
    "location": {
      "column": "9",
      "line": "1539",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80324@macro@SYSCFG_EXTICR2_EXTI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7",
    "location": {
      "column": "9",
      "line": "1540",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80455@macro@SYSCFG_EXTICR2_EXTI4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PA",
    "location": {
      "column": "9",
      "line": "1545",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80533@macro@SYSCFG_EXTICR2_EXTI4_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PB",
    "location": {
      "column": "9",
      "line": "1546",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80611@macro@SYSCFG_EXTICR2_EXTI4_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PC",
    "location": {
      "column": "9",
      "line": "1547",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80689@macro@SYSCFG_EXTICR2_EXTI4_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PD",
    "location": {
      "column": "9",
      "line": "1548",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@80971@macro@SYSCFG_EXTICR2_EXTI5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PA",
    "location": {
      "column": "9",
      "line": "1555",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@81049@macro@SYSCFG_EXTICR2_EXTI5_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PB",
    "location": {
      "column": "9",
      "line": "1556",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@81127@macro@SYSCFG_EXTICR2_EXTI5_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PC",
    "location": {
      "column": "9",
      "line": "1557",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@81205@macro@SYSCFG_EXTICR2_EXTI5_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PD",
    "location": {
      "column": "9",
      "line": "1558",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@81487@macro@SYSCFG_EXTICR2_EXTI6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PA",
    "location": {
      "column": "9",
      "line": "1565",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@81565@macro@SYSCFG_EXTICR2_EXTI6_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PB",
    "location": {
      "column": "9",
      "line": "1566",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@81643@macro@SYSCFG_EXTICR2_EXTI6_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PC",
    "location": {
      "column": "9",
      "line": "1567",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@81721@macro@SYSCFG_EXTICR2_EXTI6_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PD",
    "location": {
      "column": "9",
      "line": "1568",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82003@macro@SYSCFG_EXTICR2_EXTI7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PA",
    "location": {
      "column": "9",
      "line": "1575",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82081@macro@SYSCFG_EXTICR2_EXTI7_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PB",
    "location": {
      "column": "9",
      "line": "1576",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82159@macro@SYSCFG_EXTICR2_EXTI7_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PC",
    "location": {
      "column": "9",
      "line": "1577",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82237@macro@SYSCFG_EXTICR2_EXTI7_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PD",
    "location": {
      "column": "9",
      "line": "1578",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82563@macro@SYSCFG_EXTICR3_EXTI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8",
    "location": {
      "column": "9",
      "line": "1583",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82652@macro@SYSCFG_EXTICR3_EXTI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9",
    "location": {
      "column": "9",
      "line": "1584",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82741@macro@SYSCFG_EXTICR3_EXTI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10",
    "location": {
      "column": "9",
      "line": "1585",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82831@macro@SYSCFG_EXTICR3_EXTI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11",
    "location": {
      "column": "9",
      "line": "1586",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@82963@macro@SYSCFG_EXTICR3_EXTI8_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PA",
    "location": {
      "column": "9",
      "line": "1591",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83041@macro@SYSCFG_EXTICR3_EXTI8_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PB",
    "location": {
      "column": "9",
      "line": "1592",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83119@macro@SYSCFG_EXTICR3_EXTI8_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PC",
    "location": {
      "column": "9",
      "line": "1593",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83197@macro@SYSCFG_EXTICR3_EXTI8_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PD",
    "location": {
      "column": "9",
      "line": "1594",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83398@macro@SYSCFG_EXTICR3_EXTI9_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PA",
    "location": {
      "column": "9",
      "line": "1600",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83476@macro@SYSCFG_EXTICR3_EXTI9_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PB",
    "location": {
      "column": "9",
      "line": "1601",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83554@macro@SYSCFG_EXTICR3_EXTI9_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PC",
    "location": {
      "column": "9",
      "line": "1602",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83632@macro@SYSCFG_EXTICR3_EXTI9_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PD",
    "location": {
      "column": "9",
      "line": "1603",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83915@macro@SYSCFG_EXTICR3_EXTI10_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PA",
    "location": {
      "column": "9",
      "line": "1610",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@83994@macro@SYSCFG_EXTICR3_EXTI10_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PB",
    "location": {
      "column": "9",
      "line": "1611",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@84073@macro@SYSCFG_EXTICR3_EXTI10_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PC",
    "location": {
      "column": "9",
      "line": "1612",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@84152@macro@SYSCFG_EXTICR3_EXTI10_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PD",
    "location": {
      "column": "9",
      "line": "1613",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@84438@macro@SYSCFG_EXTICR3_EXTI11_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PA",
    "location": {
      "column": "9",
      "line": "1620",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@84517@macro@SYSCFG_EXTICR3_EXTI11_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PB",
    "location": {
      "column": "9",
      "line": "1621",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@84596@macro@SYSCFG_EXTICR3_EXTI11_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PC",
    "location": {
      "column": "9",
      "line": "1622",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@84675@macro@SYSCFG_EXTICR3_EXTI11_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PD",
    "location": {
      "column": "9",
      "line": "1623",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@84922@macro@SYSCFG_EXTICR4_EXTI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12",
    "location": {
      "column": "9",
      "line": "1627",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85012@macro@SYSCFG_EXTICR4_EXTI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13",
    "location": {
      "column": "9",
      "line": "1628",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85102@macro@SYSCFG_EXTICR4_EXTI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14",
    "location": {
      "column": "9",
      "line": "1629",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85192@macro@SYSCFG_EXTICR4_EXTI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15",
    "location": {
      "column": "9",
      "line": "1630",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85325@macro@SYSCFG_EXTICR4_EXTI12_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PA",
    "location": {
      "column": "9",
      "line": "1635",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85404@macro@SYSCFG_EXTICR4_EXTI12_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PB",
    "location": {
      "column": "9",
      "line": "1636",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85483@macro@SYSCFG_EXTICR4_EXTI12_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PC",
    "location": {
      "column": "9",
      "line": "1637",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85562@macro@SYSCFG_EXTICR4_EXTI12_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PD",
    "location": {
      "column": "9",
      "line": "1638",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85766@macro@SYSCFG_EXTICR4_EXTI13_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PA",
    "location": {
      "column": "9",
      "line": "1644",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85845@macro@SYSCFG_EXTICR4_EXTI13_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PB",
    "location": {
      "column": "9",
      "line": "1645",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@85924@macro@SYSCFG_EXTICR4_EXTI13_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PC",
    "location": {
      "column": "9",
      "line": "1646",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86003@macro@SYSCFG_EXTICR4_EXTI13_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PD",
    "location": {
      "column": "9",
      "line": "1647",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86207@macro@SYSCFG_EXTICR4_EXTI14_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PA",
    "location": {
      "column": "9",
      "line": "1653",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86286@macro@SYSCFG_EXTICR4_EXTI14_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PB",
    "location": {
      "column": "9",
      "line": "1654",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86365@macro@SYSCFG_EXTICR4_EXTI14_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PC",
    "location": {
      "column": "9",
      "line": "1655",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86444@macro@SYSCFG_EXTICR4_EXTI14_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PD",
    "location": {
      "column": "9",
      "line": "1656",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86648@macro@SYSCFG_EXTICR4_EXTI15_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PA",
    "location": {
      "column": "9",
      "line": "1662",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86727@macro@SYSCFG_EXTICR4_EXTI15_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PB",
    "location": {
      "column": "9",
      "line": "1663",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86806@macro@SYSCFG_EXTICR4_EXTI15_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PC",
    "location": {
      "column": "9",
      "line": "1664",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@86885@macro@SYSCFG_EXTICR4_EXTI15_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PD",
    "location": {
      "column": "9",
      "line": "1665",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@87543@macro@SysTick_CTRL_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE",
    "location": {
      "column": "10",
      "line": "1675",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_CTRL_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@87642@macro@SysTick_CTRL_TICKINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT",
    "location": {
      "column": "10",
      "line": "1676",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_CTRL_TICKINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@87771@macro@SysTick_CTRL_CLKSOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE",
    "location": {
      "column": "10",
      "line": "1677",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@87868@macro@SysTick_CTRL_COUNTFLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG",
    "location": {
      "column": "10",
      "line": "1678",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@88047@macro@SysTick_LOAD_RELOAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD",
    "location": {
      "column": "10",
      "line": "1681",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_LOAD_RELOAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@88296@macro@SysTick_VAL_CURRENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT",
    "location": {
      "column": "10",
      "line": "1684",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_VAL_CURRENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@88515@macro@SysTick_CALIB_TENMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS",
    "location": {
      "column": "10",
      "line": "1687",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_CALIB_TENMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@88635@macro@SysTick_CALIB_SKEW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW",
    "location": {
      "column": "10",
      "line": "1688",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_CALIB_SKEW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@88758@macro@SysTick_CALIB_NOREF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF",
    "location": {
      "column": "10",
      "line": "1689",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SysTick_CALIB_NOREF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@89374@macro@NVIC_ISER_SETENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA",
    "location": {
      "column": "10",
      "line": "1698",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@89484@macro@NVIC_ISER_SETENA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_0",
    "location": {
      "column": "10",
      "line": "1699",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@89574@macro@NVIC_ISER_SETENA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_1",
    "location": {
      "column": "10",
      "line": "1700",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@89664@macro@NVIC_ISER_SETENA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_2",
    "location": {
      "column": "10",
      "line": "1701",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@89754@macro@NVIC_ISER_SETENA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_3",
    "location": {
      "column": "10",
      "line": "1702",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@89844@macro@NVIC_ISER_SETENA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_4",
    "location": {
      "column": "10",
      "line": "1703",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@89934@macro@NVIC_ISER_SETENA_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_5",
    "location": {
      "column": "10",
      "line": "1704",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90024@macro@NVIC_ISER_SETENA_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_6",
    "location": {
      "column": "10",
      "line": "1705",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90114@macro@NVIC_ISER_SETENA_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_7",
    "location": {
      "column": "10",
      "line": "1706",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90204@macro@NVIC_ISER_SETENA_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_8",
    "location": {
      "column": "10",
      "line": "1707",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90294@macro@NVIC_ISER_SETENA_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_9",
    "location": {
      "column": "10",
      "line": "1708",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90384@macro@NVIC_ISER_SETENA_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_10",
    "location": {
      "column": "10",
      "line": "1709",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90475@macro@NVIC_ISER_SETENA_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_11",
    "location": {
      "column": "10",
      "line": "1710",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90566@macro@NVIC_ISER_SETENA_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_12",
    "location": {
      "column": "10",
      "line": "1711",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90657@macro@NVIC_ISER_SETENA_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_13",
    "location": {
      "column": "10",
      "line": "1712",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90748@macro@NVIC_ISER_SETENA_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_14",
    "location": {
      "column": "10",
      "line": "1713",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90839@macro@NVIC_ISER_SETENA_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_15",
    "location": {
      "column": "10",
      "line": "1714",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@90930@macro@NVIC_ISER_SETENA_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_16",
    "location": {
      "column": "10",
      "line": "1715",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91021@macro@NVIC_ISER_SETENA_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_17",
    "location": {
      "column": "10",
      "line": "1716",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91112@macro@NVIC_ISER_SETENA_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_18",
    "location": {
      "column": "10",
      "line": "1717",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91203@macro@NVIC_ISER_SETENA_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_19",
    "location": {
      "column": "10",
      "line": "1718",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91294@macro@NVIC_ISER_SETENA_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_20",
    "location": {
      "column": "10",
      "line": "1719",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91385@macro@NVIC_ISER_SETENA_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_21",
    "location": {
      "column": "10",
      "line": "1720",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91476@macro@NVIC_ISER_SETENA_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_22",
    "location": {
      "column": "10",
      "line": "1721",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91567@macro@NVIC_ISER_SETENA_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_23",
    "location": {
      "column": "10",
      "line": "1722",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91658@macro@NVIC_ISER_SETENA_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_24",
    "location": {
      "column": "10",
      "line": "1723",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91749@macro@NVIC_ISER_SETENA_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_25",
    "location": {
      "column": "10",
      "line": "1724",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91840@macro@NVIC_ISER_SETENA_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_26",
    "location": {
      "column": "10",
      "line": "1725",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@91931@macro@NVIC_ISER_SETENA_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_27",
    "location": {
      "column": "10",
      "line": "1726",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92022@macro@NVIC_ISER_SETENA_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_28",
    "location": {
      "column": "10",
      "line": "1727",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92113@macro@NVIC_ISER_SETENA_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_29",
    "location": {
      "column": "10",
      "line": "1728",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92204@macro@NVIC_ISER_SETENA_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_30",
    "location": {
      "column": "10",
      "line": "1729",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92295@macro@NVIC_ISER_SETENA_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISER_SETENA_31",
    "location": {
      "column": "10",
      "line": "1730",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISER_SETENA_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92470@macro@NVIC_ICER_CLRENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA",
    "location": {
      "column": "10",
      "line": "1733",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92581@macro@NVIC_ICER_CLRENA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_0",
    "location": {
      "column": "10",
      "line": "1734",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92671@macro@NVIC_ICER_CLRENA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_1",
    "location": {
      "column": "10",
      "line": "1735",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92761@macro@NVIC_ICER_CLRENA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_2",
    "location": {
      "column": "10",
      "line": "1736",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92851@macro@NVIC_ICER_CLRENA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_3",
    "location": {
      "column": "10",
      "line": "1737",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@92941@macro@NVIC_ICER_CLRENA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_4",
    "location": {
      "column": "10",
      "line": "1738",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93031@macro@NVIC_ICER_CLRENA_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_5",
    "location": {
      "column": "10",
      "line": "1739",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93121@macro@NVIC_ICER_CLRENA_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_6",
    "location": {
      "column": "10",
      "line": "1740",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93211@macro@NVIC_ICER_CLRENA_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_7",
    "location": {
      "column": "10",
      "line": "1741",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93301@macro@NVIC_ICER_CLRENA_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_8",
    "location": {
      "column": "10",
      "line": "1742",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93391@macro@NVIC_ICER_CLRENA_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_9",
    "location": {
      "column": "10",
      "line": "1743",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93481@macro@NVIC_ICER_CLRENA_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_10",
    "location": {
      "column": "10",
      "line": "1744",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93572@macro@NVIC_ICER_CLRENA_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_11",
    "location": {
      "column": "10",
      "line": "1745",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93663@macro@NVIC_ICER_CLRENA_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_12",
    "location": {
      "column": "10",
      "line": "1746",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93754@macro@NVIC_ICER_CLRENA_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_13",
    "location": {
      "column": "10",
      "line": "1747",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93845@macro@NVIC_ICER_CLRENA_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_14",
    "location": {
      "column": "10",
      "line": "1748",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@93936@macro@NVIC_ICER_CLRENA_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_15",
    "location": {
      "column": "10",
      "line": "1749",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94027@macro@NVIC_ICER_CLRENA_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_16",
    "location": {
      "column": "10",
      "line": "1750",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94118@macro@NVIC_ICER_CLRENA_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_17",
    "location": {
      "column": "10",
      "line": "1751",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94209@macro@NVIC_ICER_CLRENA_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_18",
    "location": {
      "column": "10",
      "line": "1752",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94300@macro@NVIC_ICER_CLRENA_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_19",
    "location": {
      "column": "10",
      "line": "1753",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94391@macro@NVIC_ICER_CLRENA_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_20",
    "location": {
      "column": "10",
      "line": "1754",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94482@macro@NVIC_ICER_CLRENA_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_21",
    "location": {
      "column": "10",
      "line": "1755",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94573@macro@NVIC_ICER_CLRENA_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_22",
    "location": {
      "column": "10",
      "line": "1756",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94664@macro@NVIC_ICER_CLRENA_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_23",
    "location": {
      "column": "10",
      "line": "1757",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94755@macro@NVIC_ICER_CLRENA_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_24",
    "location": {
      "column": "10",
      "line": "1758",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94846@macro@NVIC_ICER_CLRENA_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_25",
    "location": {
      "column": "10",
      "line": "1759",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@94937@macro@NVIC_ICER_CLRENA_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_26",
    "location": {
      "column": "10",
      "line": "1760",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95028@macro@NVIC_ICER_CLRENA_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_27",
    "location": {
      "column": "10",
      "line": "1761",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95119@macro@NVIC_ICER_CLRENA_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_28",
    "location": {
      "column": "10",
      "line": "1762",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95210@macro@NVIC_ICER_CLRENA_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_29",
    "location": {
      "column": "10",
      "line": "1763",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95301@macro@NVIC_ICER_CLRENA_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_30",
    "location": {
      "column": "10",
      "line": "1764",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95392@macro@NVIC_ICER_CLRENA_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICER_CLRENA_31",
    "location": {
      "column": "10",
      "line": "1765",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICER_CLRENA_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95567@macro@NVIC_ISPR_SETPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND",
    "location": {
      "column": "10",
      "line": "1768",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95678@macro@NVIC_ISPR_SETPEND_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_0",
    "location": {
      "column": "10",
      "line": "1769",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95768@macro@NVIC_ISPR_SETPEND_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_1",
    "location": {
      "column": "10",
      "line": "1770",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95858@macro@NVIC_ISPR_SETPEND_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_2",
    "location": {
      "column": "10",
      "line": "1771",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@95948@macro@NVIC_ISPR_SETPEND_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_3",
    "location": {
      "column": "10",
      "line": "1772",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96038@macro@NVIC_ISPR_SETPEND_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_4",
    "location": {
      "column": "10",
      "line": "1773",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96128@macro@NVIC_ISPR_SETPEND_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_5",
    "location": {
      "column": "10",
      "line": "1774",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96218@macro@NVIC_ISPR_SETPEND_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_6",
    "location": {
      "column": "10",
      "line": "1775",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96308@macro@NVIC_ISPR_SETPEND_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_7",
    "location": {
      "column": "10",
      "line": "1776",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96398@macro@NVIC_ISPR_SETPEND_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_8",
    "location": {
      "column": "10",
      "line": "1777",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96488@macro@NVIC_ISPR_SETPEND_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_9",
    "location": {
      "column": "10",
      "line": "1778",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96578@macro@NVIC_ISPR_SETPEND_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_10",
    "location": {
      "column": "10",
      "line": "1779",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96669@macro@NVIC_ISPR_SETPEND_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_11",
    "location": {
      "column": "10",
      "line": "1780",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96760@macro@NVIC_ISPR_SETPEND_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_12",
    "location": {
      "column": "10",
      "line": "1781",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96851@macro@NVIC_ISPR_SETPEND_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_13",
    "location": {
      "column": "10",
      "line": "1782",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@96942@macro@NVIC_ISPR_SETPEND_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_14",
    "location": {
      "column": "10",
      "line": "1783",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97033@macro@NVIC_ISPR_SETPEND_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_15",
    "location": {
      "column": "10",
      "line": "1784",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97124@macro@NVIC_ISPR_SETPEND_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_16",
    "location": {
      "column": "10",
      "line": "1785",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97215@macro@NVIC_ISPR_SETPEND_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_17",
    "location": {
      "column": "10",
      "line": "1786",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97306@macro@NVIC_ISPR_SETPEND_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_18",
    "location": {
      "column": "10",
      "line": "1787",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97397@macro@NVIC_ISPR_SETPEND_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_19",
    "location": {
      "column": "10",
      "line": "1788",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97488@macro@NVIC_ISPR_SETPEND_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_20",
    "location": {
      "column": "10",
      "line": "1789",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97579@macro@NVIC_ISPR_SETPEND_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_21",
    "location": {
      "column": "10",
      "line": "1790",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97670@macro@NVIC_ISPR_SETPEND_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_22",
    "location": {
      "column": "10",
      "line": "1791",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97761@macro@NVIC_ISPR_SETPEND_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_23",
    "location": {
      "column": "10",
      "line": "1792",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97852@macro@NVIC_ISPR_SETPEND_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_24",
    "location": {
      "column": "10",
      "line": "1793",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@97943@macro@NVIC_ISPR_SETPEND_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_25",
    "location": {
      "column": "10",
      "line": "1794",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98034@macro@NVIC_ISPR_SETPEND_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_26",
    "location": {
      "column": "10",
      "line": "1795",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98125@macro@NVIC_ISPR_SETPEND_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_27",
    "location": {
      "column": "10",
      "line": "1796",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98216@macro@NVIC_ISPR_SETPEND_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_28",
    "location": {
      "column": "10",
      "line": "1797",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98307@macro@NVIC_ISPR_SETPEND_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_29",
    "location": {
      "column": "10",
      "line": "1798",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98398@macro@NVIC_ISPR_SETPEND_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_30",
    "location": {
      "column": "10",
      "line": "1799",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98489@macro@NVIC_ISPR_SETPEND_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ISPR_SETPEND_31",
    "location": {
      "column": "10",
      "line": "1800",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ISPR_SETPEND_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98664@macro@NVIC_ICPR_CLRPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND",
    "location": {
      "column": "10",
      "line": "1803",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98777@macro@NVIC_ICPR_CLRPEND_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_0",
    "location": {
      "column": "10",
      "line": "1804",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98867@macro@NVIC_ICPR_CLRPEND_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_1",
    "location": {
      "column": "10",
      "line": "1805",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@98957@macro@NVIC_ICPR_CLRPEND_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_2",
    "location": {
      "column": "10",
      "line": "1806",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99047@macro@NVIC_ICPR_CLRPEND_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_3",
    "location": {
      "column": "10",
      "line": "1807",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99137@macro@NVIC_ICPR_CLRPEND_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_4",
    "location": {
      "column": "10",
      "line": "1808",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99227@macro@NVIC_ICPR_CLRPEND_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_5",
    "location": {
      "column": "10",
      "line": "1809",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99317@macro@NVIC_ICPR_CLRPEND_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_6",
    "location": {
      "column": "10",
      "line": "1810",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99407@macro@NVIC_ICPR_CLRPEND_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_7",
    "location": {
      "column": "10",
      "line": "1811",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99497@macro@NVIC_ICPR_CLRPEND_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_8",
    "location": {
      "column": "10",
      "line": "1812",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99587@macro@NVIC_ICPR_CLRPEND_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_9",
    "location": {
      "column": "10",
      "line": "1813",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99677@macro@NVIC_ICPR_CLRPEND_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_10",
    "location": {
      "column": "10",
      "line": "1814",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99768@macro@NVIC_ICPR_CLRPEND_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_11",
    "location": {
      "column": "10",
      "line": "1815",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99859@macro@NVIC_ICPR_CLRPEND_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_12",
    "location": {
      "column": "10",
      "line": "1816",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@99950@macro@NVIC_ICPR_CLRPEND_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_13",
    "location": {
      "column": "10",
      "line": "1817",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100041@macro@NVIC_ICPR_CLRPEND_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_14",
    "location": {
      "column": "10",
      "line": "1818",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100132@macro@NVIC_ICPR_CLRPEND_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_15",
    "location": {
      "column": "10",
      "line": "1819",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100223@macro@NVIC_ICPR_CLRPEND_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_16",
    "location": {
      "column": "10",
      "line": "1820",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100314@macro@NVIC_ICPR_CLRPEND_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_17",
    "location": {
      "column": "10",
      "line": "1821",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100405@macro@NVIC_ICPR_CLRPEND_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_18",
    "location": {
      "column": "10",
      "line": "1822",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100496@macro@NVIC_ICPR_CLRPEND_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_19",
    "location": {
      "column": "10",
      "line": "1823",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100587@macro@NVIC_ICPR_CLRPEND_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_20",
    "location": {
      "column": "10",
      "line": "1824",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100678@macro@NVIC_ICPR_CLRPEND_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_21",
    "location": {
      "column": "10",
      "line": "1825",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100769@macro@NVIC_ICPR_CLRPEND_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_22",
    "location": {
      "column": "10",
      "line": "1826",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100860@macro@NVIC_ICPR_CLRPEND_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_23",
    "location": {
      "column": "10",
      "line": "1827",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@100951@macro@NVIC_ICPR_CLRPEND_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_24",
    "location": {
      "column": "10",
      "line": "1828",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101042@macro@NVIC_ICPR_CLRPEND_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_25",
    "location": {
      "column": "10",
      "line": "1829",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101133@macro@NVIC_ICPR_CLRPEND_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_26",
    "location": {
      "column": "10",
      "line": "1830",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101224@macro@NVIC_ICPR_CLRPEND_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_27",
    "location": {
      "column": "10",
      "line": "1831",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101315@macro@NVIC_ICPR_CLRPEND_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_28",
    "location": {
      "column": "10",
      "line": "1832",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101406@macro@NVIC_ICPR_CLRPEND_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_29",
    "location": {
      "column": "10",
      "line": "1833",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101497@macro@NVIC_ICPR_CLRPEND_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_30",
    "location": {
      "column": "10",
      "line": "1834",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101588@macro@NVIC_ICPR_CLRPEND_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ICPR_CLRPEND_31",
    "location": {
      "column": "10",
      "line": "1835",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_ICPR_CLRPEND_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101763@macro@NVIC_IABR_ACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE",
    "location": {
      "column": "10",
      "line": "1838",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101870@macro@NVIC_IABR_ACTIVE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_0",
    "location": {
      "column": "10",
      "line": "1839",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@101960@macro@NVIC_IABR_ACTIVE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_1",
    "location": {
      "column": "10",
      "line": "1840",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102050@macro@NVIC_IABR_ACTIVE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_2",
    "location": {
      "column": "10",
      "line": "1841",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102140@macro@NVIC_IABR_ACTIVE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_3",
    "location": {
      "column": "10",
      "line": "1842",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102230@macro@NVIC_IABR_ACTIVE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_4",
    "location": {
      "column": "10",
      "line": "1843",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102320@macro@NVIC_IABR_ACTIVE_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_5",
    "location": {
      "column": "10",
      "line": "1844",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102410@macro@NVIC_IABR_ACTIVE_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_6",
    "location": {
      "column": "10",
      "line": "1845",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102500@macro@NVIC_IABR_ACTIVE_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_7",
    "location": {
      "column": "10",
      "line": "1846",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102590@macro@NVIC_IABR_ACTIVE_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_8",
    "location": {
      "column": "10",
      "line": "1847",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102680@macro@NVIC_IABR_ACTIVE_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_9",
    "location": {
      "column": "10",
      "line": "1848",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102770@macro@NVIC_IABR_ACTIVE_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_10",
    "location": {
      "column": "10",
      "line": "1849",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102861@macro@NVIC_IABR_ACTIVE_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_11",
    "location": {
      "column": "10",
      "line": "1850",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@102952@macro@NVIC_IABR_ACTIVE_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_12",
    "location": {
      "column": "10",
      "line": "1851",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103043@macro@NVIC_IABR_ACTIVE_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_13",
    "location": {
      "column": "10",
      "line": "1852",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103134@macro@NVIC_IABR_ACTIVE_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_14",
    "location": {
      "column": "10",
      "line": "1853",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103225@macro@NVIC_IABR_ACTIVE_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_15",
    "location": {
      "column": "10",
      "line": "1854",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103316@macro@NVIC_IABR_ACTIVE_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_16",
    "location": {
      "column": "10",
      "line": "1855",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103407@macro@NVIC_IABR_ACTIVE_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_17",
    "location": {
      "column": "10",
      "line": "1856",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103498@macro@NVIC_IABR_ACTIVE_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_18",
    "location": {
      "column": "10",
      "line": "1857",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103589@macro@NVIC_IABR_ACTIVE_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_19",
    "location": {
      "column": "10",
      "line": "1858",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103680@macro@NVIC_IABR_ACTIVE_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_20",
    "location": {
      "column": "10",
      "line": "1859",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103771@macro@NVIC_IABR_ACTIVE_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_21",
    "location": {
      "column": "10",
      "line": "1860",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103862@macro@NVIC_IABR_ACTIVE_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_22",
    "location": {
      "column": "10",
      "line": "1861",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@103953@macro@NVIC_IABR_ACTIVE_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_23",
    "location": {
      "column": "10",
      "line": "1862",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104044@macro@NVIC_IABR_ACTIVE_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_24",
    "location": {
      "column": "10",
      "line": "1863",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104135@macro@NVIC_IABR_ACTIVE_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_25",
    "location": {
      "column": "10",
      "line": "1864",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104226@macro@NVIC_IABR_ACTIVE_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_26",
    "location": {
      "column": "10",
      "line": "1865",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104317@macro@NVIC_IABR_ACTIVE_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_27",
    "location": {
      "column": "10",
      "line": "1866",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104408@macro@NVIC_IABR_ACTIVE_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_28",
    "location": {
      "column": "10",
      "line": "1867",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104499@macro@NVIC_IABR_ACTIVE_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_29",
    "location": {
      "column": "10",
      "line": "1868",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104590@macro@NVIC_IABR_ACTIVE_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_30",
    "location": {
      "column": "10",
      "line": "1869",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104681@macro@NVIC_IABR_ACTIVE_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IABR_ACTIVE_31",
    "location": {
      "column": "10",
      "line": "1870",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IABR_ACTIVE_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104856@macro@NVIC_IPR0_PRI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR0_PRI_0",
    "location": {
      "column": "10",
      "line": "1873",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR0_PRI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@104964@macro@NVIC_IPR0_PRI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR0_PRI_1",
    "location": {
      "column": "10",
      "line": "1874",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR0_PRI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@105072@macro@NVIC_IPR0_PRI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR0_PRI_2",
    "location": {
      "column": "10",
      "line": "1875",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR0_PRI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@105180@macro@NVIC_IPR0_PRI_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR0_PRI_3",
    "location": {
      "column": "10",
      "line": "1876",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR0_PRI_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@105372@macro@NVIC_IPR1_PRI_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR1_PRI_4",
    "location": {
      "column": "10",
      "line": "1879",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR1_PRI_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@105480@macro@NVIC_IPR1_PRI_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR1_PRI_5",
    "location": {
      "column": "10",
      "line": "1880",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR1_PRI_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@105588@macro@NVIC_IPR1_PRI_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR1_PRI_6",
    "location": {
      "column": "10",
      "line": "1881",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR1_PRI_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@105696@macro@NVIC_IPR1_PRI_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR1_PRI_7",
    "location": {
      "column": "10",
      "line": "1882",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR1_PRI_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@105888@macro@NVIC_IPR2_PRI_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR2_PRI_8",
    "location": {
      "column": "10",
      "line": "1885",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR2_PRI_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@105996@macro@NVIC_IPR2_PRI_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR2_PRI_9",
    "location": {
      "column": "10",
      "line": "1886",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR2_PRI_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@106104@macro@NVIC_IPR2_PRI_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR2_PRI_10",
    "location": {
      "column": "10",
      "line": "1887",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR2_PRI_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@106213@macro@NVIC_IPR2_PRI_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR2_PRI_11",
    "location": {
      "column": "10",
      "line": "1888",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR2_PRI_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@106406@macro@NVIC_IPR3_PRI_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR3_PRI_12",
    "location": {
      "column": "10",
      "line": "1891",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR3_PRI_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@106515@macro@NVIC_IPR3_PRI_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR3_PRI_13",
    "location": {
      "column": "10",
      "line": "1892",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR3_PRI_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@106624@macro@NVIC_IPR3_PRI_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR3_PRI_14",
    "location": {
      "column": "10",
      "line": "1893",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR3_PRI_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@106733@macro@NVIC_IPR3_PRI_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR3_PRI_15",
    "location": {
      "column": "10",
      "line": "1894",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR3_PRI_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@106926@macro@NVIC_IPR4_PRI_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR4_PRI_16",
    "location": {
      "column": "10",
      "line": "1897",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR4_PRI_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@107035@macro@NVIC_IPR4_PRI_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR4_PRI_17",
    "location": {
      "column": "10",
      "line": "1898",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR4_PRI_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@107144@macro@NVIC_IPR4_PRI_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR4_PRI_18",
    "location": {
      "column": "10",
      "line": "1899",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR4_PRI_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@107253@macro@NVIC_IPR4_PRI_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR4_PRI_19",
    "location": {
      "column": "10",
      "line": "1900",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR4_PRI_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@107446@macro@NVIC_IPR5_PRI_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR5_PRI_20",
    "location": {
      "column": "10",
      "line": "1903",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR5_PRI_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@107555@macro@NVIC_IPR5_PRI_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR5_PRI_21",
    "location": {
      "column": "10",
      "line": "1904",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR5_PRI_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@107664@macro@NVIC_IPR5_PRI_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR5_PRI_22",
    "location": {
      "column": "10",
      "line": "1905",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR5_PRI_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@107773@macro@NVIC_IPR5_PRI_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR5_PRI_23",
    "location": {
      "column": "10",
      "line": "1906",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR5_PRI_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@107966@macro@NVIC_IPR6_PRI_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR6_PRI_24",
    "location": {
      "column": "10",
      "line": "1909",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR6_PRI_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@108075@macro@NVIC_IPR6_PRI_25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR6_PRI_25",
    "location": {
      "column": "10",
      "line": "1910",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR6_PRI_25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@108184@macro@NVIC_IPR6_PRI_26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR6_PRI_26",
    "location": {
      "column": "10",
      "line": "1911",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR6_PRI_26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@108293@macro@NVIC_IPR6_PRI_27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR6_PRI_27",
    "location": {
      "column": "10",
      "line": "1912",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR6_PRI_27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@108486@macro@NVIC_IPR7_PRI_28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR7_PRI_28",
    "location": {
      "column": "10",
      "line": "1915",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR7_PRI_28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@108595@macro@NVIC_IPR7_PRI_29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR7_PRI_29",
    "location": {
      "column": "10",
      "line": "1916",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR7_PRI_29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@108704@macro@NVIC_IPR7_PRI_30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR7_PRI_30",
    "location": {
      "column": "10",
      "line": "1917",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR7_PRI_30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@108813@macro@NVIC_IPR7_PRI_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_IPR7_PRI_31",
    "location": {
      "column": "10",
      "line": "1918",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "NVIC_IPR7_PRI_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@109006@macro@SCB_CPUID_REVISION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION",
    "location": {
      "column": "10",
      "line": "1921",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CPUID_REVISION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@109129@macro@SCB_CPUID_PARTNO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO",
    "location": {
      "column": "10",
      "line": "1922",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CPUID_PARTNO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@109247@macro@SCB_CPUID_Constant",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_Constant",
    "location": {
      "column": "10",
      "line": "1923",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CPUID_Constant",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@109345@macro@SCB_CPUID_VARIANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT",
    "location": {
      "column": "10",
      "line": "1924",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CPUID_VARIANT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@109467@macro@SCB_CPUID_IMPLEMENTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER",
    "location": {
      "column": "10",
      "line": "1925",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@109665@macro@SCB_ICSR_VECTACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE",
    "location": {
      "column": "10",
      "line": "1928",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_VECTACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@109773@macro@SCB_ICSR_RETTOBASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE",
    "location": {
      "column": "10",
      "line": "1929",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_RETTOBASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@109933@macro@SCB_ICSR_VECTPENDING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING",
    "location": {
      "column": "10",
      "line": "1930",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_VECTPENDING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@110042@macro@SCB_ICSR_ISRPENDING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING",
    "location": {
      "column": "10",
      "line": "1931",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_ISRPENDING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@110149@macro@SCB_ICSR_ISRPREEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT",
    "location": {
      "column": "10",
      "line": "1932",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@110312@macro@SCB_ICSR_PENDSTCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR",
    "location": {
      "column": "10",
      "line": "1933",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_PENDSTCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@110422@macro@SCB_ICSR_PENDSTSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET",
    "location": {
      "column": "10",
      "line": "1934",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_PENDSTSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@110530@macro@SCB_ICSR_PENDSVCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR",
    "location": {
      "column": "10",
      "line": "1935",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_PENDSVCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@110639@macro@SCB_ICSR_PENDSVSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET",
    "location": {
      "column": "10",
      "line": "1936",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_PENDSVSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@110746@macro@SCB_ICSR_NMIPENDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET",
    "location": {
      "column": "10",
      "line": "1937",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_ICSR_NMIPENDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@110934@macro@SCB_VTOR_TBLOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF",
    "location": {
      "column": "10",
      "line": "1940",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_VTOR_TBLOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@111049@macro@SCB_VTOR_TBLBASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLBASE",
    "location": {
      "column": "10",
      "line": "1941",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_VTOR_TBLBASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@111251@macro@SCB_AIRCR_VECTRESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET",
    "location": {
      "column": "10",
      "line": "1944",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_VECTRESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@111352@macro@SCB_AIRCR_VECTCLRACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE",
    "location": {
      "column": "10",
      "line": "1945",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@111460@macro@SCB_AIRCR_SYSRESETREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ",
    "location": {
      "column": "10",
      "line": "1946",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@111594@macro@SCB_AIRCR_PRIGROUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP",
    "location": {
      "column": "10",
      "line": "1948",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@111714@macro@SCB_AIRCR_PRIGROUP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_0",
    "location": {
      "column": "10",
      "line": "1949",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@111804@macro@SCB_AIRCR_PRIGROUP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_1",
    "location": {
      "column": "10",
      "line": "1950",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@111894@macro@SCB_AIRCR_PRIGROUP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_2",
    "location": {
      "column": "10",
      "line": "1951",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@112022@macro@SCB_AIRCR_PRIGROUP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP0",
    "location": {
      "column": "10",
      "line": "1954",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@112178@macro@SCB_AIRCR_PRIGROUP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP1",
    "location": {
      "column": "10",
      "line": "1955",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@112335@macro@SCB_AIRCR_PRIGROUP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP2",
    "location": {
      "column": "10",
      "line": "1956",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@112492@macro@SCB_AIRCR_PRIGROUP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP3",
    "location": {
      "column": "10",
      "line": "1957",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@112649@macro@SCB_AIRCR_PRIGROUP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP4",
    "location": {
      "column": "10",
      "line": "1958",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@112806@macro@SCB_AIRCR_PRIGROUP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP5",
    "location": {
      "column": "10",
      "line": "1959",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@112963@macro@SCB_AIRCR_PRIGROUP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP6",
    "location": {
      "column": "10",
      "line": "1960",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@113119@macro@SCB_AIRCR_PRIGROUP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP7",
    "location": {
      "column": "10",
      "line": "1961",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_PRIGROUP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@113271@macro@SCB_AIRCR_ENDIANESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS",
    "location": {
      "column": "10",
      "line": "1963",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_ENDIANESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@113375@macro@SCB_AIRCR_VECTKEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY",
    "location": {
      "column": "10",
      "line": "1964",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AIRCR_VECTKEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@113598@macro@SCB_SCR_SLEEPONEXIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT",
    "location": {
      "column": "10",
      "line": "1967",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@113700@macro@SCB_SCR_SLEEPDEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP",
    "location": {
      "column": "10",
      "line": "1968",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SCR_SLEEPDEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@113799@macro@SCB_SCR_SEVONPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND",
    "location": {
      "column": "10",
      "line": "1969",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SCR_SEVONPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@113984@macro@SCB_CCR_NONBASETHRDENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA",
    "location": {
      "column": "10",
      "line": "1972",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@114153@macro@SCB_CCR_USERSETMPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND",
    "location": {
      "column": "10",
      "line": "1973",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CCR_USERSETMPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@114339@macro@SCB_CCR_UNALIGN_TRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP",
    "location": {
      "column": "10",
      "line": "1974",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@114449@macro@SCB_CCR_DIV_0_TRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP",
    "location": {
      "column": "10",
      "line": "1975",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CCR_DIV_0_TRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@114553@macro@SCB_CCR_BFHFNMIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN",
    "location": {
      "column": "10",
      "line": "1976",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CCR_BFHFNMIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@114676@macro@SCB_CCR_STKALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN",
    "location": {
      "column": "10",
      "line": "1977",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CCR_STKALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@114932@macro@SCB_SHPR_PRI_N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHPR_PRI_N",
    "location": {
      "column": "10",
      "line": "1980",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHPR_PRI_N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@115095@macro@SCB_SHPR_PRI_N1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHPR_PRI_N1",
    "location": {
      "column": "10",
      "line": "1981",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHPR_PRI_N1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@115252@macro@SCB_SHPR_PRI_N2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHPR_PRI_N2",
    "location": {
      "column": "10",
      "line": "1982",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHPR_PRI_N2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@115410@macro@SCB_SHPR_PRI_N3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHPR_PRI_N3",
    "location": {
      "column": "10",
      "line": "1983",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHPR_PRI_N3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@115648@macro@SCB_SHCSR_MEMFAULTACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT",
    "location": {
      "column": "10",
      "line": "1986",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@115752@macro@SCB_SHCSR_BUSFAULTACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT",
    "location": {
      "column": "10",
      "line": "1987",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@115855@macro@SCB_SHCSR_USGFAULTACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT",
    "location": {
      "column": "10",
      "line": "1988",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@115960@macro@SCB_SHCSR_SVCALLACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT",
    "location": {
      "column": "10",
      "line": "1989",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_SVCALLACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116061@macro@SCB_SHCSR_MONITORACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT",
    "location": {
      "column": "10",
      "line": "1990",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_MONITORACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116163@macro@SCB_SHCSR_PENDSVACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT",
    "location": {
      "column": "10",
      "line": "1991",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_PENDSVACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116264@macro@SCB_SHCSR_SYSTICKACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT",
    "location": {
      "column": "10",
      "line": "1992",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116366@macro@SCB_SHCSR_USGFAULTPENDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED",
    "location": {
      "column": "10",
      "line": "1993",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116472@macro@SCB_SHCSR_MEMFAULTPENDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED",
    "location": {
      "column": "10",
      "line": "1994",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116576@macro@SCB_SHCSR_BUSFAULTPENDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED",
    "location": {
      "column": "10",
      "line": "1995",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116680@macro@SCB_SHCSR_SVCALLPENDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED",
    "location": {
      "column": "10",
      "line": "1996",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116781@macro@SCB_SHCSR_MEMFAULTENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA",
    "location": {
      "column": "10",
      "line": "1997",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116882@macro@SCB_SHCSR_BUSFAULTENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA",
    "location": {
      "column": "10",
      "line": "1998",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@116983@macro@SCB_SHCSR_USGFAULTENA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA",
    "location": {
      "column": "10",
      "line": "1999",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@117183@macro@SCB_CFSR_IACCVIOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IACCVIOL",
    "location": {
      "column": "10",
      "line": "2003",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_IACCVIOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@117296@macro@SCB_CFSR_DACCVIOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DACCVIOL",
    "location": {
      "column": "10",
      "line": "2004",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_DACCVIOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@117402@macro@SCB_CFSR_MUNSTKERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MUNSTKERR",
    "location": {
      "column": "10",
      "line": "2005",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_MUNSTKERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@117503@macro@SCB_CFSR_MSTKERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MSTKERR",
    "location": {
      "column": "10",
      "line": "2006",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_MSTKERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@117602@macro@SCB_CFSR_MMARVALID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MMARVALID",
    "location": {
      "column": "10",
      "line": "2007",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_MMARVALID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@117750@macro@SCB_CFSR_IBUSERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IBUSERR",
    "location": {
      "column": "10",
      "line": "2009",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_IBUSERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@117861@macro@SCB_CFSR_PRECISERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_PRECISERR",
    "location": {
      "column": "10",
      "line": "2010",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_PRECISERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@117968@macro@SCB_CFSR_IMPRECISERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_IMPRECISERR",
    "location": {
      "column": "10",
      "line": "2011",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_IMPRECISERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@118077@macro@SCB_CFSR_UNSTKERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNSTKERR",
    "location": {
      "column": "10",
      "line": "2012",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_UNSTKERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@118178@macro@SCB_CFSR_STKERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_STKERR",
    "location": {
      "column": "10",
      "line": "2013",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_STKERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@118277@macro@SCB_CFSR_BFARVALID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BFARVALID",
    "location": {
      "column": "10",
      "line": "2014",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_BFARVALID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@118421@macro@SCB_CFSR_UNDEFINSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNDEFINSTR",
    "location": {
      "column": "10",
      "line": "2016",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_UNDEFINSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@118564@macro@SCB_CFSR_INVSTATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVSTATE",
    "location": {
      "column": "10",
      "line": "2017",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_INVSTATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@118692@macro@SCB_CFSR_INVPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_INVPC",
    "location": {
      "column": "10",
      "line": "2018",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_INVPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@118821@macro@SCB_CFSR_NOCP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_NOCP",
    "location": {
      "column": "10",
      "line": "2019",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_NOCP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@118946@macro@SCB_CFSR_UNALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_UNALIGNED",
    "location": {
      "column": "10",
      "line": "2020",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_UNALIGNED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@119103@macro@SCB_CFSR_DIVBYZERO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_DIVBYZERO",
    "location": {
      "column": "10",
      "line": "2021",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_CFSR_DIVBYZERO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@119341@macro@SCB_HFSR_VECTTBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL",
    "location": {
      "column": "10",
      "line": "2024",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_HFSR_VECTTBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@119492@macro@SCB_HFSR_FORCED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED",
    "location": {
      "column": "10",
      "line": "2025",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_HFSR_FORCED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@119656@macro@SCB_HFSR_DEBUGEVT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT",
    "location": {
      "column": "10",
      "line": "2026",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_HFSR_DEBUGEVT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@119847@macro@SCB_DFSR_HALTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED",
    "location": {
      "column": "10",
      "line": "2029",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_DFSR_HALTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@119949@macro@SCB_DFSR_BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT",
    "location": {
      "column": "10",
      "line": "2030",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_DFSR_BKPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@120043@macro@SCB_DFSR_DWTTRAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP",
    "location": {
      "column": "10",
      "line": "2031",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_DFSR_DWTTRAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@120164@macro@SCB_DFSR_VCATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH",
    "location": {
      "column": "10",
      "line": "2032",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_DFSR_VCATCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@120266@macro@SCB_DFSR_EXTERNAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL",
    "location": {
      "column": "10",
      "line": "2033",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_DFSR_EXTERNAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@120462@macro@SCB_MMFAR_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_MMFAR_ADDRESS",
    "location": {
      "column": "10",
      "line": "2036",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_MMFAR_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@120661@macro@SCB_BFAR_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BFAR_ADDRESS",
    "location": {
      "column": "10",
      "line": "2039",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_BFAR_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@120853@macro@SCB_AFSR_IMPDEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AFSR_IMPDEF",
    "location": {
      "column": "10",
      "line": "2042",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SCB_AFSR_IMPDEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@121456@macro@EXTI_IMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0",
    "location": {
      "column": "10",
      "line": "2051",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@121565@macro@EXTI_IMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1",
    "location": {
      "column": "10",
      "line": "2052",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@121674@macro@EXTI_IMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2",
    "location": {
      "column": "10",
      "line": "2053",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@121783@macro@EXTI_IMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3",
    "location": {
      "column": "10",
      "line": "2054",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@121892@macro@EXTI_IMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4",
    "location": {
      "column": "10",
      "line": "2055",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122001@macro@EXTI_IMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5",
    "location": {
      "column": "10",
      "line": "2056",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122110@macro@EXTI_IMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6",
    "location": {
      "column": "10",
      "line": "2057",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122219@macro@EXTI_IMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7",
    "location": {
      "column": "10",
      "line": "2058",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122328@macro@EXTI_IMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8",
    "location": {
      "column": "10",
      "line": "2059",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122437@macro@EXTI_IMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9",
    "location": {
      "column": "10",
      "line": "2060",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122546@macro@EXTI_IMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10",
    "location": {
      "column": "10",
      "line": "2061",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122656@macro@EXTI_IMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11",
    "location": {
      "column": "10",
      "line": "2062",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122766@macro@EXTI_IMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12",
    "location": {
      "column": "10",
      "line": "2063",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122876@macro@EXTI_IMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13",
    "location": {
      "column": "10",
      "line": "2064",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@122986@macro@EXTI_IMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14",
    "location": {
      "column": "10",
      "line": "2065",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123096@macro@EXTI_IMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15",
    "location": {
      "column": "10",
      "line": "2066",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123206@macro@EXTI_IMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16",
    "location": {
      "column": "10",
      "line": "2067",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123316@macro@EXTI_IMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17",
    "location": {
      "column": "10",
      "line": "2068",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123426@macro@EXTI_IMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18",
    "location": {
      "column": "10",
      "line": "2069",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123536@macro@EXTI_IMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19",
    "location": {
      "column": "10",
      "line": "2070",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123646@macro@EXTI_IMR_MR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR20",
    "location": {
      "column": "10",
      "line": "2071",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123756@macro@EXTI_IMR_MR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR21",
    "location": {
      "column": "10",
      "line": "2072",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123866@macro@EXTI_IMR_MR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR22",
    "location": {
      "column": "10",
      "line": "2073",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@123976@macro@EXTI_IMR_MR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR23",
    "location": {
      "column": "10",
      "line": "2074",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@124086@macro@EXTI_IMR_MR24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR24",
    "location": {
      "column": "10",
      "line": "2075",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_IMR_MR24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@124280@macro@EXTI_EMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0",
    "location": {
      "column": "10",
      "line": "2078",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@124385@macro@EXTI_EMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1",
    "location": {
      "column": "10",
      "line": "2079",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@124490@macro@EXTI_EMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2",
    "location": {
      "column": "10",
      "line": "2080",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@124595@macro@EXTI_EMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3",
    "location": {
      "column": "10",
      "line": "2081",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@124700@macro@EXTI_EMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4",
    "location": {
      "column": "10",
      "line": "2082",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@124805@macro@EXTI_EMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5",
    "location": {
      "column": "10",
      "line": "2083",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@124910@macro@EXTI_EMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6",
    "location": {
      "column": "10",
      "line": "2084",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125015@macro@EXTI_EMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7",
    "location": {
      "column": "10",
      "line": "2085",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125120@macro@EXTI_EMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8",
    "location": {
      "column": "10",
      "line": "2086",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125225@macro@EXTI_EMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9",
    "location": {
      "column": "10",
      "line": "2087",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125330@macro@EXTI_EMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10",
    "location": {
      "column": "10",
      "line": "2088",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125436@macro@EXTI_EMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11",
    "location": {
      "column": "10",
      "line": "2089",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125542@macro@EXTI_EMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12",
    "location": {
      "column": "10",
      "line": "2090",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125648@macro@EXTI_EMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13",
    "location": {
      "column": "10",
      "line": "2091",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125754@macro@EXTI_EMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14",
    "location": {
      "column": "10",
      "line": "2092",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125860@macro@EXTI_EMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15",
    "location": {
      "column": "10",
      "line": "2093",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@125966@macro@EXTI_EMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16",
    "location": {
      "column": "10",
      "line": "2094",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@126072@macro@EXTI_EMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17",
    "location": {
      "column": "10",
      "line": "2095",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@126178@macro@EXTI_EMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18",
    "location": {
      "column": "10",
      "line": "2096",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@126284@macro@EXTI_EMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19",
    "location": {
      "column": "10",
      "line": "2097",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@126390@macro@EXTI_EMR_MR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR20",
    "location": {
      "column": "10",
      "line": "2098",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@126496@macro@EXTI_EMR_MR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR21",
    "location": {
      "column": "10",
      "line": "2099",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@126602@macro@EXTI_EMR_MR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR22",
    "location": {
      "column": "10",
      "line": "2100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@126708@macro@EXTI_EMR_MR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR23",
    "location": {
      "column": "10",
      "line": "2101",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@126814@macro@EXTI_EMR_MR24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR24",
    "location": {
      "column": "10",
      "line": "2102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_EMR_MR24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@127002@macro@EXTI_RTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0",
    "location": {
      "column": "10",
      "line": "2104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@127135@macro@EXTI_RTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1",
    "location": {
      "column": "10",
      "line": "2105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@127268@macro@EXTI_RTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2",
    "location": {
      "column": "10",
      "line": "2106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@127401@macro@EXTI_RTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3",
    "location": {
      "column": "10",
      "line": "2107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@127534@macro@EXTI_RTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4",
    "location": {
      "column": "10",
      "line": "2108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@127667@macro@EXTI_RTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5",
    "location": {
      "column": "10",
      "line": "2109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@127800@macro@EXTI_RTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6",
    "location": {
      "column": "10",
      "line": "2110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@127933@macro@EXTI_RTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7",
    "location": {
      "column": "10",
      "line": "2111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@128066@macro@EXTI_RTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8",
    "location": {
      "column": "10",
      "line": "2112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@128199@macro@EXTI_RTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9",
    "location": {
      "column": "10",
      "line": "2113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@128332@macro@EXTI_RTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10",
    "location": {
      "column": "10",
      "line": "2114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@128466@macro@EXTI_RTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11",
    "location": {
      "column": "10",
      "line": "2115",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@128600@macro@EXTI_RTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12",
    "location": {
      "column": "10",
      "line": "2116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@128734@macro@EXTI_RTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13",
    "location": {
      "column": "10",
      "line": "2117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@128868@macro@EXTI_RTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14",
    "location": {
      "column": "10",
      "line": "2118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@129002@macro@EXTI_RTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15",
    "location": {
      "column": "10",
      "line": "2119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@129136@macro@EXTI_RTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16",
    "location": {
      "column": "10",
      "line": "2120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@129270@macro@EXTI_RTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17",
    "location": {
      "column": "10",
      "line": "2121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@129404@macro@EXTI_RTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18",
    "location": {
      "column": "10",
      "line": "2122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@129538@macro@EXTI_RTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19",
    "location": {
      "column": "10",
      "line": "2123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@129672@macro@EXTI_RTSR_TR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR20",
    "location": {
      "column": "10",
      "line": "2124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@129806@macro@EXTI_RTSR_TR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR21",
    "location": {
      "column": "10",
      "line": "2125",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@129940@macro@EXTI_RTSR_TR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR22",
    "location": {
      "column": "10",
      "line": "2126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@130074@macro@EXTI_RTSR_TR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR23",
    "location": {
      "column": "10",
      "line": "2127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@130208@macro@EXTI_RTSR_TR24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR24",
    "location": {
      "column": "10",
      "line": "2128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_RTSR_TR24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@130426@macro@EXTI_FTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0",
    "location": {
      "column": "10",
      "line": "2131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@130560@macro@EXTI_FTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1",
    "location": {
      "column": "10",
      "line": "2132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@130694@macro@EXTI_FTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2",
    "location": {
      "column": "10",
      "line": "2133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@130828@macro@EXTI_FTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3",
    "location": {
      "column": "10",
      "line": "2134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@130962@macro@EXTI_FTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4",
    "location": {
      "column": "10",
      "line": "2135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@131096@macro@EXTI_FTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5",
    "location": {
      "column": "10",
      "line": "2136",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@131230@macro@EXTI_FTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6",
    "location": {
      "column": "10",
      "line": "2137",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@131364@macro@EXTI_FTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7",
    "location": {
      "column": "10",
      "line": "2138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@131498@macro@EXTI_FTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8",
    "location": {
      "column": "10",
      "line": "2139",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@131632@macro@EXTI_FTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9",
    "location": {
      "column": "10",
      "line": "2140",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@131766@macro@EXTI_FTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10",
    "location": {
      "column": "10",
      "line": "2141",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@131901@macro@EXTI_FTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11",
    "location": {
      "column": "10",
      "line": "2142",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@132036@macro@EXTI_FTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12",
    "location": {
      "column": "10",
      "line": "2143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@132171@macro@EXTI_FTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13",
    "location": {
      "column": "10",
      "line": "2144",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@132306@macro@EXTI_FTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14",
    "location": {
      "column": "10",
      "line": "2145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@132441@macro@EXTI_FTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15",
    "location": {
      "column": "10",
      "line": "2146",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@132576@macro@EXTI_FTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16",
    "location": {
      "column": "10",
      "line": "2147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@132711@macro@EXTI_FTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17",
    "location": {
      "column": "10",
      "line": "2148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@132846@macro@EXTI_FTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18",
    "location": {
      "column": "10",
      "line": "2149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@132981@macro@EXTI_FTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19",
    "location": {
      "column": "10",
      "line": "2150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@133116@macro@EXTI_FTSR_TR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR20",
    "location": {
      "column": "10",
      "line": "2151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@133251@macro@EXTI_FTSR_TR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR21",
    "location": {
      "column": "10",
      "line": "2152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@133386@macro@EXTI_FTSR_TR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR22",
    "location": {
      "column": "10",
      "line": "2153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@133521@macro@EXTI_FTSR_TR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR23",
    "location": {
      "column": "10",
      "line": "2154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@133656@macro@EXTI_FTSR_TR24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR24",
    "location": {
      "column": "10",
      "line": "2155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_FTSR_TR24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@133875@macro@EXTI_SWIER_SWIER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0",
    "location": {
      "column": "10",
      "line": "2158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@133988@macro@EXTI_SWIER_SWIER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1",
    "location": {
      "column": "10",
      "line": "2159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@134101@macro@EXTI_SWIER_SWIER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2",
    "location": {
      "column": "10",
      "line": "2160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@134214@macro@EXTI_SWIER_SWIER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3",
    "location": {
      "column": "10",
      "line": "2161",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@134327@macro@EXTI_SWIER_SWIER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4",
    "location": {
      "column": "10",
      "line": "2162",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@134440@macro@EXTI_SWIER_SWIER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5",
    "location": {
      "column": "10",
      "line": "2163",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@134553@macro@EXTI_SWIER_SWIER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6",
    "location": {
      "column": "10",
      "line": "2164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@134666@macro@EXTI_SWIER_SWIER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7",
    "location": {
      "column": "10",
      "line": "2165",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@134779@macro@EXTI_SWIER_SWIER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8",
    "location": {
      "column": "10",
      "line": "2166",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@134892@macro@EXTI_SWIER_SWIER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9",
    "location": {
      "column": "10",
      "line": "2167",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135005@macro@EXTI_SWIER_SWIER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10",
    "location": {
      "column": "10",
      "line": "2168",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135119@macro@EXTI_SWIER_SWIER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11",
    "location": {
      "column": "10",
      "line": "2169",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135233@macro@EXTI_SWIER_SWIER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12",
    "location": {
      "column": "10",
      "line": "2170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135347@macro@EXTI_SWIER_SWIER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13",
    "location": {
      "column": "10",
      "line": "2171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135461@macro@EXTI_SWIER_SWIER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14",
    "location": {
      "column": "10",
      "line": "2172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135575@macro@EXTI_SWIER_SWIER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15",
    "location": {
      "column": "10",
      "line": "2173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135689@macro@EXTI_SWIER_SWIER16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16",
    "location": {
      "column": "10",
      "line": "2174",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135803@macro@EXTI_SWIER_SWIER17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17",
    "location": {
      "column": "10",
      "line": "2175",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@135917@macro@EXTI_SWIER_SWIER18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18",
    "location": {
      "column": "10",
      "line": "2176",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136031@macro@EXTI_SWIER_SWIER19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19",
    "location": {
      "column": "10",
      "line": "2177",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136145@macro@EXTI_SWIER_SWIER20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER20",
    "location": {
      "column": "10",
      "line": "2178",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136259@macro@EXTI_SWIER_SWIER21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER21",
    "location": {
      "column": "10",
      "line": "2179",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136373@macro@EXTI_SWIER_SWIER22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER22",
    "location": {
      "column": "10",
      "line": "2180",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136487@macro@EXTI_SWIER_SWIER23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER23",
    "location": {
      "column": "10",
      "line": "2181",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136601@macro@EXTI_SWIER_SWIER24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER24",
    "location": {
      "column": "10",
      "line": "2182",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_SWIER_SWIER24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136799@macro@EXTI_PR_PR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0",
    "location": {
      "column": "10",
      "line": "2185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136897@macro@EXTI_PR_PR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1",
    "location": {
      "column": "10",
      "line": "2186",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@136995@macro@EXTI_PR_PR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2",
    "location": {
      "column": "10",
      "line": "2187",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137093@macro@EXTI_PR_PR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3",
    "location": {
      "column": "10",
      "line": "2188",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137191@macro@EXTI_PR_PR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4",
    "location": {
      "column": "10",
      "line": "2189",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137289@macro@EXTI_PR_PR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5",
    "location": {
      "column": "10",
      "line": "2190",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137387@macro@EXTI_PR_PR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6",
    "location": {
      "column": "10",
      "line": "2191",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137485@macro@EXTI_PR_PR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7",
    "location": {
      "column": "10",
      "line": "2192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137583@macro@EXTI_PR_PR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8",
    "location": {
      "column": "10",
      "line": "2193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137681@macro@EXTI_PR_PR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9",
    "location": {
      "column": "10",
      "line": "2194",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137779@macro@EXTI_PR_PR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10",
    "location": {
      "column": "10",
      "line": "2195",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137878@macro@EXTI_PR_PR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11",
    "location": {
      "column": "10",
      "line": "2196",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@137977@macro@EXTI_PR_PR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12",
    "location": {
      "column": "10",
      "line": "2197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138076@macro@EXTI_PR_PR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13",
    "location": {
      "column": "10",
      "line": "2198",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138175@macro@EXTI_PR_PR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14",
    "location": {
      "column": "10",
      "line": "2199",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138274@macro@EXTI_PR_PR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15",
    "location": {
      "column": "10",
      "line": "2200",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138373@macro@EXTI_PR_PR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16",
    "location": {
      "column": "10",
      "line": "2201",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138472@macro@EXTI_PR_PR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17",
    "location": {
      "column": "10",
      "line": "2202",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138571@macro@EXTI_PR_PR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18",
    "location": {
      "column": "10",
      "line": "2203",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138670@macro@EXTI_PR_PR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19",
    "location": {
      "column": "10",
      "line": "2204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138769@macro@EXTI_PR_PR20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR20",
    "location": {
      "column": "10",
      "line": "2205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138868@macro@EXTI_PR_PR21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR21",
    "location": {
      "column": "10",
      "line": "2206",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@138967@macro@EXTI_PR_PR22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR22",
    "location": {
      "column": "10",
      "line": "2207",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@139066@macro@EXTI_PR_PR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR23",
    "location": {
      "column": "10",
      "line": "2208",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@139165@macro@EXTI_PR_PR24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR24",
    "location": {
      "column": "10",
      "line": "2209",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "EXTI_PR_PR24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@139758@macro@DMA_ISR_GIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF1",
    "location": {
      "column": "10",
      "line": "2217",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_GIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@139874@macro@DMA_ISR_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF1",
    "location": {
      "column": "10",
      "line": "2218",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@139991@macro@DMA_ISR_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF1",
    "location": {
      "column": "10",
      "line": "2219",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@140104@macro@DMA_ISR_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF1",
    "location": {
      "column": "10",
      "line": "2220",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@140218@macro@DMA_ISR_GIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF2",
    "location": {
      "column": "10",
      "line": "2221",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_GIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@140334@macro@DMA_ISR_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF2",
    "location": {
      "column": "10",
      "line": "2222",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@140451@macro@DMA_ISR_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF2",
    "location": {
      "column": "10",
      "line": "2223",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@140564@macro@DMA_ISR_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF2",
    "location": {
      "column": "10",
      "line": "2224",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@140678@macro@DMA_ISR_GIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF3",
    "location": {
      "column": "10",
      "line": "2225",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_GIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@140794@macro@DMA_ISR_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF3",
    "location": {
      "column": "10",
      "line": "2226",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@140911@macro@DMA_ISR_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF3",
    "location": {
      "column": "10",
      "line": "2227",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141024@macro@DMA_ISR_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF3",
    "location": {
      "column": "10",
      "line": "2228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141138@macro@DMA_ISR_GIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF4",
    "location": {
      "column": "10",
      "line": "2229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_GIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141254@macro@DMA_ISR_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF4",
    "location": {
      "column": "10",
      "line": "2230",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141371@macro@DMA_ISR_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF4",
    "location": {
      "column": "10",
      "line": "2231",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141484@macro@DMA_ISR_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF4",
    "location": {
      "column": "10",
      "line": "2232",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141598@macro@DMA_ISR_GIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_GIF5",
    "location": {
      "column": "10",
      "line": "2233",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_GIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141714@macro@DMA_ISR_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TCIF5",
    "location": {
      "column": "10",
      "line": "2234",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141831@macro@DMA_ISR_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_HTIF5",
    "location": {
      "column": "10",
      "line": "2235",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@141944@macro@DMA_ISR_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_ISR_TEIF5",
    "location": {
      "column": "10",
      "line": "2236",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_ISR_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@142142@macro@DMA_IFCR_CGIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF1",
    "location": {
      "column": "10",
      "line": "2239",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CGIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@142259@macro@DMA_IFCR_CTCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF1",
    "location": {
      "column": "10",
      "line": "2240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@142377@macro@DMA_IFCR_CHTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF1",
    "location": {
      "column": "10",
      "line": "2241",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CHTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@142491@macro@DMA_IFCR_CTEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF1",
    "location": {
      "column": "10",
      "line": "2242",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@142606@macro@DMA_IFCR_CGIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF2",
    "location": {
      "column": "10",
      "line": "2243",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CGIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@142723@macro@DMA_IFCR_CTCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF2",
    "location": {
      "column": "10",
      "line": "2244",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@142841@macro@DMA_IFCR_CHTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF2",
    "location": {
      "column": "10",
      "line": "2245",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CHTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@142955@macro@DMA_IFCR_CTEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF2",
    "location": {
      "column": "10",
      "line": "2246",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143070@macro@DMA_IFCR_CGIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF3",
    "location": {
      "column": "10",
      "line": "2247",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CGIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143187@macro@DMA_IFCR_CTCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF3",
    "location": {
      "column": "10",
      "line": "2248",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143305@macro@DMA_IFCR_CHTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF3",
    "location": {
      "column": "10",
      "line": "2249",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CHTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143419@macro@DMA_IFCR_CTEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF3",
    "location": {
      "column": "10",
      "line": "2250",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143534@macro@DMA_IFCR_CGIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF4",
    "location": {
      "column": "10",
      "line": "2251",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CGIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143651@macro@DMA_IFCR_CTCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF4",
    "location": {
      "column": "10",
      "line": "2252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143769@macro@DMA_IFCR_CHTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF4",
    "location": {
      "column": "10",
      "line": "2253",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CHTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143883@macro@DMA_IFCR_CTEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF4",
    "location": {
      "column": "10",
      "line": "2254",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@143998@macro@DMA_IFCR_CGIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CGIF5",
    "location": {
      "column": "10",
      "line": "2255",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CGIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@144115@macro@DMA_IFCR_CTCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTCIF5",
    "location": {
      "column": "10",
      "line": "2256",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@144233@macro@DMA_IFCR_CHTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CHTIF5",
    "location": {
      "column": "10",
      "line": "2257",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CHTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@144347@macro@DMA_IFCR_CTEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IFCR_CTEIF5",
    "location": {
      "column": "10",
      "line": "2258",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_IFCR_CTEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@144546@macro@DMA_CCR1_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_EN",
    "location": {
      "column": "10",
      "line": "2261",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@144644@macro@DMA_CCR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_TCIE",
    "location": {
      "column": "10",
      "line": "2262",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@144763@macro@DMA_CCR1_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_HTIE",
    "location": {
      "column": "10",
      "line": "2263",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@144878@macro@DMA_CCR1_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_TEIE",
    "location": {
      "column": "10",
      "line": "2264",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@144994@macro@DMA_CCR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_DIR",
    "location": {
      "column": "10",
      "line": "2265",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145102@macro@DMA_CCR1_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_CIRC",
    "location": {
      "column": "10",
      "line": "2266",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145200@macro@DMA_CCR1_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PINC",
    "location": {
      "column": "10",
      "line": "2267",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145310@macro@DMA_CCR1_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MINC",
    "location": {
      "column": "10",
      "line": "2268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145418@macro@DMA_CCR1_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE",
    "location": {
      "column": "10",
      "line": "2270",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145536@macro@DMA_CCR1_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE_0",
    "location": {
      "column": "10",
      "line": "2271",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145626@macro@DMA_CCR1_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE_1",
    "location": {
      "column": "10",
      "line": "2272",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145718@macro@DMA_CCR1_PSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2274",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145814@macro@DMA_CCR1_PSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2275",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@145911@macro@DMA_CCR1_PSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146010@macro@DMA_CCR1_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE",
    "location": {
      "column": "10",
      "line": "2278",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146124@macro@DMA_CCR1_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE_0",
    "location": {
      "column": "10",
      "line": "2279",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146214@macro@DMA_CCR1_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE_1",
    "location": {
      "column": "10",
      "line": "2280",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146306@macro@DMA_CCR1_MSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2282",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_MSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146402@macro@DMA_CCR1_MSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2283",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_MSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146499@macro@DMA_CCR1_MSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2284",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_MSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146598@macro@DMA_CCR1_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL",
    "location": {
      "column": "10",
      "line": "2286",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146719@macro@DMA_CCR1_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL_0",
    "location": {
      "column": "10",
      "line": "2287",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146809@macro@DMA_CCR1_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL_1",
    "location": {
      "column": "10",
      "line": "2288",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146901@macro@DMA_CCR1_PL_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL_LOW",
    "location": {
      "column": "10",
      "line": "2290",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PL_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@146991@macro@DMA_CCR1_PL_MEDIUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL_MEDIUM",
    "location": {
      "column": "10",
      "line": "2291",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PL_MEDIUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@147085@macro@DMA_CCR1_PL_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL_HIGH",
    "location": {
      "column": "10",
      "line": "2292",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PL_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@147177@macro@DMA_CCR1_PL_HIGHEST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_PL_HIGHEST",
    "location": {
      "column": "10",
      "line": "2293",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_PL_HIGHEST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@147274@macro@DMA_CCR1_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR1_MEM2MEM",
    "location": {
      "column": "10",
      "line": "2295",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR1_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@147464@macro@DMA_CCR2_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_EN",
    "location": {
      "column": "10",
      "line": "2298",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@147563@macro@DMA_CCR2_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_TCIE",
    "location": {
      "column": "10",
      "line": "2299",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@147681@macro@DMA_CCR2_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_HTIE",
    "location": {
      "column": "10",
      "line": "2300",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@147796@macro@DMA_CCR2_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_TEIE",
    "location": {
      "column": "10",
      "line": "2301",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@147912@macro@DMA_CCR2_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_DIR",
    "location": {
      "column": "10",
      "line": "2302",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148020@macro@DMA_CCR2_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_CIRC",
    "location": {
      "column": "10",
      "line": "2303",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148118@macro@DMA_CCR2_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PINC",
    "location": {
      "column": "10",
      "line": "2304",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148228@macro@DMA_CCR2_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MINC",
    "location": {
      "column": "10",
      "line": "2305",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148336@macro@DMA_CCR2_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE",
    "location": {
      "column": "10",
      "line": "2307",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148454@macro@DMA_CCR2_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE_0",
    "location": {
      "column": "10",
      "line": "2308",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148544@macro@DMA_CCR2_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE_1",
    "location": {
      "column": "10",
      "line": "2309",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148636@macro@DMA_CCR2_PSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148732@macro@DMA_CCR2_PSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2312",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148829@macro@DMA_CCR2_PSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2313",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@148928@macro@DMA_CCR2_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE",
    "location": {
      "column": "10",
      "line": "2315",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149042@macro@DMA_CCR2_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE_0",
    "location": {
      "column": "10",
      "line": "2316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149132@macro@DMA_CCR2_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE_1",
    "location": {
      "column": "10",
      "line": "2317",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149224@macro@DMA_CCR2_MSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2319",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_MSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149320@macro@DMA_CCR2_MSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2320",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_MSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149417@macro@DMA_CCR2_MSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2321",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_MSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149516@macro@DMA_CCR2_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL",
    "location": {
      "column": "10",
      "line": "2323",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149638@macro@DMA_CCR2_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL_0",
    "location": {
      "column": "10",
      "line": "2324",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149728@macro@DMA_CCR2_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL_1",
    "location": {
      "column": "10",
      "line": "2325",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149820@macro@DMA_CCR2_PL_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL_LOW",
    "location": {
      "column": "10",
      "line": "2327",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PL_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@149910@macro@DMA_CCR2_PL_MEDIUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL_MEDIUM",
    "location": {
      "column": "10",
      "line": "2328",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PL_MEDIUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150004@macro@DMA_CCR2_PL_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL_HIGH",
    "location": {
      "column": "10",
      "line": "2329",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PL_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150096@macro@DMA_CCR2_PL_HIGHEST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_PL_HIGHEST",
    "location": {
      "column": "10",
      "line": "2330",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_PL_HIGHEST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150193@macro@DMA_CCR2_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR2_MEM2MEM",
    "location": {
      "column": "10",
      "line": "2332",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR2_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150383@macro@DMA_CCR3_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_EN",
    "location": {
      "column": "10",
      "line": "2335",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150482@macro@DMA_CCR3_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_TCIE",
    "location": {
      "column": "10",
      "line": "2336",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150601@macro@DMA_CCR3_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_HTIE",
    "location": {
      "column": "10",
      "line": "2337",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150716@macro@DMA_CCR3_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_TEIE",
    "location": {
      "column": "10",
      "line": "2338",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150832@macro@DMA_CCR3_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_DIR",
    "location": {
      "column": "10",
      "line": "2339",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@150940@macro@DMA_CCR3_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_CIRC",
    "location": {
      "column": "10",
      "line": "2340",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151038@macro@DMA_CCR3_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PINC",
    "location": {
      "column": "10",
      "line": "2341",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151148@macro@DMA_CCR3_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MINC",
    "location": {
      "column": "10",
      "line": "2342",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151256@macro@DMA_CCR3_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE",
    "location": {
      "column": "10",
      "line": "2344",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151374@macro@DMA_CCR3_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE_0",
    "location": {
      "column": "10",
      "line": "2345",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151464@macro@DMA_CCR3_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE_1",
    "location": {
      "column": "10",
      "line": "2346",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151556@macro@DMA_CCR3_PSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2348",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151652@macro@DMA_CCR3_PSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2349",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151749@macro@DMA_CCR3_PSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2350",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151850@macro@DMA_CCR3_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE",
    "location": {
      "column": "10",
      "line": "2353",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@151964@macro@DMA_CCR3_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE_0",
    "location": {
      "column": "10",
      "line": "2354",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152054@macro@DMA_CCR3_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE_1",
    "location": {
      "column": "10",
      "line": "2355",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152146@macro@DMA_CCR3_MSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2357",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_MSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152242@macro@DMA_CCR3_MSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2358",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_MSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152339@macro@DMA_CCR3_MSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2359",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_MSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152440@macro@DMA_CCR3_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL",
    "location": {
      "column": "10",
      "line": "2362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152562@macro@DMA_CCR3_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL_0",
    "location": {
      "column": "10",
      "line": "2363",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152652@macro@DMA_CCR3_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL_1",
    "location": {
      "column": "10",
      "line": "2364",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152744@macro@DMA_CCR3_PL_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL_LOW",
    "location": {
      "column": "10",
      "line": "2366",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PL_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152834@macro@DMA_CCR3_PL_MEDIUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL_MEDIUM",
    "location": {
      "column": "10",
      "line": "2367",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PL_MEDIUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@152928@macro@DMA_CCR3_PL_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL_HIGH",
    "location": {
      "column": "10",
      "line": "2368",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PL_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153020@macro@DMA_CCR3_PL_HIGHEST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_PL_HIGHEST",
    "location": {
      "column": "10",
      "line": "2369",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_PL_HIGHEST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153117@macro@DMA_CCR3_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR3_MEM2MEM",
    "location": {
      "column": "10",
      "line": "2371",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR3_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153309@macro@DMA_CCR4_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_EN",
    "location": {
      "column": "10",
      "line": "2374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153407@macro@DMA_CCR4_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_TCIE",
    "location": {
      "column": "10",
      "line": "2375",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153525@macro@DMA_CCR4_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_HTIE",
    "location": {
      "column": "10",
      "line": "2376",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153639@macro@DMA_CCR4_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_TEIE",
    "location": {
      "column": "10",
      "line": "2377",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153754@macro@DMA_CCR4_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_DIR",
    "location": {
      "column": "10",
      "line": "2378",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153861@macro@DMA_CCR4_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_CIRC",
    "location": {
      "column": "10",
      "line": "2379",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@153958@macro@DMA_CCR4_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PINC",
    "location": {
      "column": "10",
      "line": "2380",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154067@macro@DMA_CCR4_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MINC",
    "location": {
      "column": "10",
      "line": "2381",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154174@macro@DMA_CCR4_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE",
    "location": {
      "column": "10",
      "line": "2383",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154291@macro@DMA_CCR4_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE_0",
    "location": {
      "column": "10",
      "line": "2384",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154380@macro@DMA_CCR4_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE_1",
    "location": {
      "column": "10",
      "line": "2385",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154471@macro@DMA_CCR4_PSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2387",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154567@macro@DMA_CCR4_PSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2388",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154664@macro@DMA_CCR4_PSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2389",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154765@macro@DMA_CCR4_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE",
    "location": {
      "column": "10",
      "line": "2392",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154878@macro@DMA_CCR4_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE_0",
    "location": {
      "column": "10",
      "line": "2393",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@154967@macro@DMA_CCR4_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE_1",
    "location": {
      "column": "10",
      "line": "2394",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155058@macro@DMA_CCR4_MSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2396",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_MSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155154@macro@DMA_CCR4_MSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2397",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_MSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155251@macro@DMA_CCR4_MSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2398",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_MSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155352@macro@DMA_CCR4_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL",
    "location": {
      "column": "10",
      "line": "2401",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155473@macro@DMA_CCR4_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL_0",
    "location": {
      "column": "10",
      "line": "2402",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155562@macro@DMA_CCR4_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL_1",
    "location": {
      "column": "10",
      "line": "2403",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155653@macro@DMA_CCR4_PL_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL_LOW",
    "location": {
      "column": "10",
      "line": "2405",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PL_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155743@macro@DMA_CCR4_PL_MEDIUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL_MEDIUM",
    "location": {
      "column": "10",
      "line": "2406",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PL_MEDIUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155837@macro@DMA_CCR4_PL_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL_HIGH",
    "location": {
      "column": "10",
      "line": "2407",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PL_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@155929@macro@DMA_CCR4_PL_HIGHEST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_PL_HIGHEST",
    "location": {
      "column": "10",
      "line": "2408",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_PL_HIGHEST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156026@macro@DMA_CCR4_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR4_MEM2MEM",
    "location": {
      "column": "10",
      "line": "2410",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR4_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156214@macro@DMA_CCR5_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_EN",
    "location": {
      "column": "10",
      "line": "2413",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156312@macro@DMA_CCR5_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_TCIE",
    "location": {
      "column": "10",
      "line": "2414",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156430@macro@DMA_CCR5_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_HTIE",
    "location": {
      "column": "10",
      "line": "2415",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156544@macro@DMA_CCR5_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_TEIE",
    "location": {
      "column": "10",
      "line": "2416",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156659@macro@DMA_CCR5_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_DIR",
    "location": {
      "column": "10",
      "line": "2417",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156766@macro@DMA_CCR5_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_CIRC",
    "location": {
      "column": "10",
      "line": "2418",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156863@macro@DMA_CCR5_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PINC",
    "location": {
      "column": "10",
      "line": "2419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@156972@macro@DMA_CCR5_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MINC",
    "location": {
      "column": "10",
      "line": "2420",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157079@macro@DMA_CCR5_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE",
    "location": {
      "column": "10",
      "line": "2422",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157196@macro@DMA_CCR5_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE_0",
    "location": {
      "column": "10",
      "line": "2423",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157285@macro@DMA_CCR5_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE_1",
    "location": {
      "column": "10",
      "line": "2424",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157376@macro@DMA_CCR5_PSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2426",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157472@macro@DMA_CCR5_PSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2427",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157569@macro@DMA_CCR5_PSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2428",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157668@macro@DMA_CCR5_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE",
    "location": {
      "column": "10",
      "line": "2430",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157781@macro@DMA_CCR5_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE_0",
    "location": {
      "column": "10",
      "line": "2431",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157870@macro@DMA_CCR5_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE_1",
    "location": {
      "column": "10",
      "line": "2432",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@157961@macro@DMA_CCR5_MSIZE_8BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE_8BIT",
    "location": {
      "column": "10",
      "line": "2434",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_MSIZE_8BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158057@macro@DMA_CCR5_MSIZE_16BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE_16BIT",
    "location": {
      "column": "10",
      "line": "2435",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_MSIZE_16BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158154@macro@DMA_CCR5_MSIZE_32BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MSIZE_32BIT",
    "location": {
      "column": "10",
      "line": "2436",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_MSIZE_32BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158253@macro@DMA_CCR5_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL",
    "location": {
      "column": "10",
      "line": "2438",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158374@macro@DMA_CCR5_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL_0",
    "location": {
      "column": "10",
      "line": "2439",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158463@macro@DMA_CCR5_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL_1",
    "location": {
      "column": "10",
      "line": "2440",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158554@macro@DMA_CCR5_PL_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL_LOW",
    "location": {
      "column": "10",
      "line": "2442",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PL_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158644@macro@DMA_CCR5_PL_MEDIUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL_MEDIUM",
    "location": {
      "column": "10",
      "line": "2443",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PL_MEDIUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158738@macro@DMA_CCR5_PL_HIGH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL_HIGH",
    "location": {
      "column": "10",
      "line": "2444",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PL_HIGH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158830@macro@DMA_CCR5_PL_HIGHEST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_PL_HIGHEST",
    "location": {
      "column": "10",
      "line": "2445",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_PL_HIGHEST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@158927@macro@DMA_CCR5_MEM2MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CCR5_MEM2MEM",
    "location": {
      "column": "10",
      "line": "2447",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CCR5_MEM2MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@159123@macro@DMA_CNDTR1_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR1_NDT",
    "location": {
      "column": "10",
      "line": "2450",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CNDTR1_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@159317@macro@DMA_CNDTR2_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR2_NDT",
    "location": {
      "column": "10",
      "line": "2453",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CNDTR2_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@159511@macro@DMA_CNDTR3_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR3_NDT",
    "location": {
      "column": "10",
      "line": "2456",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CNDTR3_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@159705@macro@DMA_CNDTR4_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR4_NDT",
    "location": {
      "column": "10",
      "line": "2459",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CNDTR4_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@159899@macro@DMA_CNDTR5_NDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CNDTR5_NDT",
    "location": {
      "column": "10",
      "line": "2462",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CNDTR5_NDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@160093@macro@DMA_CPAR1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR1_PA",
    "location": {
      "column": "10",
      "line": "2465",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CPAR1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@160279@macro@DMA_CPAR2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR2_PA",
    "location": {
      "column": "10",
      "line": "2468",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CPAR2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@160465@macro@DMA_CPAR3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR3_PA",
    "location": {
      "column": "10",
      "line": "2471",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CPAR3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@160653@macro@DMA_CPAR4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR4_PA",
    "location": {
      "column": "10",
      "line": "2475",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CPAR4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@160839@macro@DMA_CPAR5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CPAR5_PA",
    "location": {
      "column": "10",
      "line": "2478",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CPAR5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@161025@macro@DMA_CMAR1_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR1_MA",
    "location": {
      "column": "10",
      "line": "2481",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CMAR1_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@161207@macro@DMA_CMAR2_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR2_MA",
    "location": {
      "column": "10",
      "line": "2484",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CMAR2_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@161389@macro@DMA_CMAR3_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR3_MA",
    "location": {
      "column": "10",
      "line": "2487",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CMAR3_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@161573@macro@DMA_CMAR4_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR4_MA",
    "location": {
      "column": "10",
      "line": "2491",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CMAR4_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@161755@macro@DMA_CMAR5_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CMAR5_MA",
    "location": {
      "column": "10",
      "line": "2494",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_CMAR5_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@162349@macro@ADDATA_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_DATA",
    "location": {
      "column": "10",
      "line": "2503",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDATA_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@162462@macro@ADDATA_CHANNELSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_CHANNELSEL",
    "location": {
      "column": "10",
      "line": "2504",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDATA_CHANNELSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@162605@macro@ADDATA_CHANNELSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_CHANNELSEL_0",
    "location": {
      "column": "10",
      "line": "2505",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDATA_CHANNELSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@162701@macro@ADDATA_CHANNELSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_CHANNELSEL_1",
    "location": {
      "column": "10",
      "line": "2506",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDATA_CHANNELSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@162796@macro@ADDATA_CHANNELSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_CHANNELSEL_2",
    "location": {
      "column": "10",
      "line": "2507",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDATA_CHANNELSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@162892@macro@ADDATA_CHANNELSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_CHANNELSEL_3",
    "location": {
      "column": "10",
      "line": "2508",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDATA_CHANNELSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@162988@macro@ADDATA_OVERRUN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_OVERRUN",
    "location": {
      "column": "10",
      "line": "2509",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDATA_OVERRUN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@163101@macro@ADDATA_VALID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_VALID",
    "location": {
      "column": "10",
      "line": "2510",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDATA_VALID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@163299@macro@ADCFG_ADEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADEN",
    "location": {
      "column": "10",
      "line": "2514",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@163409@macro@ADCFG_ADWEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADWEN",
    "location": {
      "column": "10",
      "line": "2515",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADWEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@163526@macro@ADCFG_TSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_TSEN",
    "location": {
      "column": "10",
      "line": "2516",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_TSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@163635@macro@ADCFG_VSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_VSEN",
    "location": {
      "column": "10",
      "line": "2517",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_VSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@163746@macro@ADCFG_ADCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE",
    "location": {
      "column": "10",
      "line": "2519",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@163849@macro@ADCFG_ADCPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_2",
    "location": {
      "column": "10",
      "line": "2520",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@163953@macro@ADCFG_ADCPRE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_4",
    "location": {
      "column": "10",
      "line": "2521",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164057@macro@ADCFG_ADCPRE_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_6",
    "location": {
      "column": "10",
      "line": "2522",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164161@macro@ADCFG_ADCPRE_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_8",
    "location": {
      "column": "10",
      "line": "2523",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164265@macro@ADCFG_ADCPRE_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_10",
    "location": {
      "column": "10",
      "line": "2524",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164370@macro@ADCFG_ADCPRE_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_12",
    "location": {
      "column": "10",
      "line": "2525",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164475@macro@ADCFG_ADCPRE_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_14",
    "location": {
      "column": "10",
      "line": "2526",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164580@macro@ADCFG_ADCPRE_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_16",
    "location": {
      "column": "10",
      "line": "2527",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164685@macro@ADCFG_ADCPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_3",
    "location": {
      "column": "10",
      "line": "2528",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164789@macro@ADCFG_ADCPRE_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_5",
    "location": {
      "column": "10",
      "line": "2529",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164893@macro@ADCFG_ADCPRE_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_7",
    "location": {
      "column": "10",
      "line": "2530",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@164997@macro@ADCFG_ADCPRE_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_9",
    "location": {
      "column": "10",
      "line": "2531",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165101@macro@ADCFG_ADCPRE_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_11",
    "location": {
      "column": "10",
      "line": "2532",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165206@macro@ADCFG_ADCPRE_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_13",
    "location": {
      "column": "10",
      "line": "2533",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165311@macro@ADCFG_ADCPRE_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_15",
    "location": {
      "column": "10",
      "line": "2534",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165416@macro@ADCFG_ADCPRE_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADCPRE_17",
    "location": {
      "column": "10",
      "line": "2535",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_ADCPRE_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165523@macro@ADCFG_RSLTCTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_RSLTCTL",
    "location": {
      "column": "10",
      "line": "2537",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_RSLTCTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165593@macro@ADCFG_RSLTCTL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_RSLTCTL_0",
    "location": {
      "column": "10",
      "line": "2538",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_RSLTCTL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165663@macro@ADCFG_RSLTCTL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_RSLTCTL_1",
    "location": {
      "column": "10",
      "line": "2539",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_RSLTCTL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165733@macro@ADCFG_RSLTCTL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_RSLTCTL_2",
    "location": {
      "column": "10",
      "line": "2540",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_RSLTCTL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165805@macro@ADCFG_SAMCTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_SAMCTL",
    "location": {
      "column": "10",
      "line": "2542",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_SAMCTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165875@macro@ADCFG_SAMCTL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_SAMCTL_0",
    "location": {
      "column": "10",
      "line": "2543",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_SAMCTL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@165945@macro@ADCFG_SAMCTL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_SAMCTL_1",
    "location": {
      "column": "10",
      "line": "2544",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_SAMCTL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166015@macro@ADCFG_SAMCTL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_SAMCTL_2",
    "location": {
      "column": "10",
      "line": "2545",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_SAMCTL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166085@macro@ADCFG_SAMCTL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_SAMCTL_3",
    "location": {
      "column": "10",
      "line": "2546",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCFG_SAMCTL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166237@macro@ADCR_ADIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_ADIE",
    "location": {
      "column": "10",
      "line": "2549",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_ADIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166349@macro@ADCR_ADWIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_ADWIE",
    "location": {
      "column": "10",
      "line": "2550",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_ADWIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166476@macro@ADCR_TRGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGEN",
    "location": {
      "column": "10",
      "line": "2551",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166608@macro@ADCR_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_DMAEN",
    "location": {
      "column": "10",
      "line": "2552",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166716@macro@ADCR_TRGSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSEL",
    "location": {
      "column": "10",
      "line": "2554",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166862@macro@ADCR_TRGSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSEL_0",
    "location": {
      "column": "10",
      "line": "2555",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@166959@macro@ADCR_TRGSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSEL_1",
    "location": {
      "column": "10",
      "line": "2556",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167056@macro@ADCR_TRGSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSEL_2",
    "location": {
      "column": "10",
      "line": "2557",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167153@macro@ADCR_TRGSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSEL_3",
    "location": {
      "column": "10",
      "line": "2558",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167250@macro@ADCR_TRGSEL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSEL_4",
    "location": {
      "column": "10",
      "line": "2559",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSEL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167349@macro@ADCR_ADST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_ADST",
    "location": {
      "column": "10",
      "line": "2561",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_ADST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167463@macro@ADCR_ADMD_SINGLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_ADMD_SINGLE",
    "location": {
      "column": "10",
      "line": "2562",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_ADMD_SINGLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167578@macro@ADCR_ADMD_PERIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_ADMD_PERIOD",
    "location": {
      "column": "10",
      "line": "2563",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_ADMD_PERIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167700@macro@ADCR_ADMD_CONTINUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_ADMD_CONTINUE",
    "location": {
      "column": "10",
      "line": "2564",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_ADMD_CONTINUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167822@macro@ADCR_ALIGN_LEFT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_ALIGN_LEFT",
    "location": {
      "column": "10",
      "line": "2565",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_ALIGN_LEFT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@167933@macro@ADCR_ALIGN_RIGHT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_ALIGN_RIGHT",
    "location": {
      "column": "10",
      "line": "2566",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_ALIGN_RIGHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168047@macro@ADCR_CMPCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_CMPCH",
    "location": {
      "column": "10",
      "line": "2568",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_CMPCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168192@macro@ADCR_CMPCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_CMPCH_0",
    "location": {
      "column": "10",
      "line": "2569",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_CMPCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168289@macro@ADCR_CMPCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_CMPCH_1",
    "location": {
      "column": "10",
      "line": "2570",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_CMPCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168386@macro@ADCR_CMPCH_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_CMPCH_2",
    "location": {
      "column": "10",
      "line": "2571",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_CMPCH_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168483@macro@ADCR_CMPCH_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_CMPCH_3",
    "location": {
      "column": "10",
      "line": "2572",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_CMPCH_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168582@macro@ADCR_SCANDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_SCANDIR",
    "location": {
      "column": "10",
      "line": "2574",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_SCANDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168692@macro@ADCR_TRGSHIFT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT",
    "location": {
      "column": "10",
      "line": "2575",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168813@macro@ADCR_TRGSHIFT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT_0",
    "location": {
      "column": "10",
      "line": "2576",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@168913@macro@ADCR_TRGSHIFT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT_4",
    "location": {
      "column": "10",
      "line": "2577",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169019@macro@ADCR_TRGSHIFT_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT_16",
    "location": {
      "column": "10",
      "line": "2578",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169126@macro@ADCR_TRGSHIFT_32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT_32",
    "location": {
      "column": "10",
      "line": "2579",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT_32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169233@macro@ADCR_TRGSHIFT_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT_64",
    "location": {
      "column": "10",
      "line": "2580",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169340@macro@ADCR_TRGSHIFT_128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT_128",
    "location": {
      "column": "10",
      "line": "2581",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT_128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169448@macro@ADCR_TRGSHIFT_256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT_256",
    "location": {
      "column": "10",
      "line": "2582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT_256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169556@macro@ADCR_TRGSHIFT_512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_TRGSHIFT_512",
    "location": {
      "column": "10",
      "line": "2583",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_TRGSHIFT_512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169666@macro@ADCR_CALIBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_CALIBEN",
    "location": {
      "column": "10",
      "line": "2585",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_CALIBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169781@macro@ADCR_CALIBSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_CALIBSEL",
    "location": {
      "column": "10",
      "line": "2586",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCR_CALIBSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@169990@macro@ADCHS_CHEN0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN0",
    "location": {
      "column": "10",
      "line": "2589",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170100@macro@ADCHS_CHEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN1",
    "location": {
      "column": "10",
      "line": "2590",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170210@macro@ADCHS_CHEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN2",
    "location": {
      "column": "10",
      "line": "2591",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170320@macro@ADCHS_CHEN3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN3",
    "location": {
      "column": "10",
      "line": "2592",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170430@macro@ADCHS_CHEN4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN4",
    "location": {
      "column": "10",
      "line": "2593",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170540@macro@ADCHS_CHEN5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN5",
    "location": {
      "column": "10",
      "line": "2594",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170650@macro@ADCHS_CHEN6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN6",
    "location": {
      "column": "10",
      "line": "2595",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170760@macro@ADCHS_CHEN7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN7",
    "location": {
      "column": "10",
      "line": "2596",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170870@macro@ADCHS_CHEN8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN8",
    "location": {
      "column": "10",
      "line": "2597",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@170980@macro@ADCHS_CHEN9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN9",
    "location": {
      "column": "10",
      "line": "2598",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@171090@macro@ADCHS_CHEN10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN10",
    "location": {
      "column": "10",
      "line": "2599",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@171201@macro@ADCHS_CHEN11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHEN11",
    "location": {
      "column": "10",
      "line": "2600",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHEN11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@171312@macro@ADCHS_CHCALIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHCALIB",
    "location": {
      "column": "10",
      "line": "2601",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHCALIB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@171447@macro@ADCHS_CHENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHENTS",
    "location": {
      "column": "10",
      "line": "2602",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHENTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@171563@macro@ADCHS_CHENVS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_CHENVS",
    "location": {
      "column": "10",
      "line": "2603",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCHS_CHENVS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@171761@macro@ADCMPR_CMPLDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCMPR_CMPLDATA",
    "location": {
      "column": "10",
      "line": "2607",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCMPR_CMPLDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@171891@macro@ADCMPR_CMPHDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCMPR_CMPHDATA",
    "location": {
      "column": "10",
      "line": "2608",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADCMPR_CMPHDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172102@macro@ADSTA_ADIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_ADIF",
    "location": {
      "column": "10",
      "line": "2611",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_ADIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172218@macro@ADSTA_ADWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_ADWIF",
    "location": {
      "column": "10",
      "line": "2612",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_ADWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172325@macro@ADSTA_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_BUSY",
    "location": {
      "column": "10",
      "line": "2613",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172429@macro@ADSTA_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_CHANNEL",
    "location": {
      "column": "10",
      "line": "2614",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172552@macro@ADSTA_CHANNEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_CHANNEL_0",
    "location": {
      "column": "10",
      "line": "2615",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_CHANNEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172649@macro@ADSTA_CHANNEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_CHANNEL_1",
    "location": {
      "column": "10",
      "line": "2616",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_CHANNEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172745@macro@ADSTA_CHANNEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_CHANNEL_2",
    "location": {
      "column": "10",
      "line": "2617",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_CHANNEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172841@macro@ADSTA_CHANNEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_CHANNEL_3",
    "location": {
      "column": "10",
      "line": "2618",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_CHANNEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@172937@macro@ADSTA_CHANNEL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_CHANNEL_4",
    "location": {
      "column": "10",
      "line": "2619",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_CHANNEL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173035@macro@ADSTA_VALID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID",
    "location": {
      "column": "10",
      "line": "2621",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173161@macro@ADSTA_VALID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_0",
    "location": {
      "column": "10",
      "line": "2622",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173257@macro@ADSTA_VALID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_1",
    "location": {
      "column": "10",
      "line": "2623",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173353@macro@ADSTA_VALID_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_2",
    "location": {
      "column": "10",
      "line": "2624",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173449@macro@ADSTA_VALID_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_3",
    "location": {
      "column": "10",
      "line": "2625",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173545@macro@ADSTA_VALID_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_4",
    "location": {
      "column": "10",
      "line": "2626",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173641@macro@ADSTA_VALID_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_5",
    "location": {
      "column": "10",
      "line": "2627",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173737@macro@ADSTA_VALID_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_6",
    "location": {
      "column": "10",
      "line": "2628",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173833@macro@ADSTA_VALID_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_7",
    "location": {
      "column": "10",
      "line": "2629",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@173929@macro@ADSTA_VALID_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_8",
    "location": {
      "column": "10",
      "line": "2630",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174025@macro@ADSTA_VALID_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_9",
    "location": {
      "column": "10",
      "line": "2631",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174121@macro@ADSTA_VALID_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_10",
    "location": {
      "column": "10",
      "line": "2632",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174218@macro@ADSTA_VALID_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_VALID_11",
    "location": {
      "column": "10",
      "line": "2633",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_VALID_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174317@macro@ADSTA_OVERRUN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN",
    "location": {
      "column": "10",
      "line": "2635",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174453@macro@ADSTA_OVERRUN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_0",
    "location": {
      "column": "10",
      "line": "2636",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174549@macro@ADSTA_OVERRUN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_1",
    "location": {
      "column": "10",
      "line": "2637",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174645@macro@ADSTA_OVERRUN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_2",
    "location": {
      "column": "10",
      "line": "2638",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174741@macro@ADSTA_OVERRUN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_3",
    "location": {
      "column": "10",
      "line": "2639",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174837@macro@ADSTA_OVERRUN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_4",
    "location": {
      "column": "10",
      "line": "2640",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@174933@macro@ADSTA_OVERRUN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_5",
    "location": {
      "column": "10",
      "line": "2641",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175029@macro@ADSTA_OVERRUN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_6",
    "location": {
      "column": "10",
      "line": "2642",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175125@macro@ADSTA_OVERRUN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_7",
    "location": {
      "column": "10",
      "line": "2643",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175221@macro@ADSTA_OVERRUN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_8",
    "location": {
      "column": "10",
      "line": "2644",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175317@macro@ADSTA_OVERRUN_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_9",
    "location": {
      "column": "10",
      "line": "2645",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175413@macro@ADSTA_OVERRUN_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_10",
    "location": {
      "column": "10",
      "line": "2646",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175510@macro@ADSTA_OVERRUN_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_OVERRUN_11",
    "location": {
      "column": "10",
      "line": "2647",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_OVERRUN_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175697@macro@ADDR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDR_DATA",
    "location": {
      "column": "10",
      "line": "2650",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175813@macro@ADDR_OVERRUN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDR_OVERRUN",
    "location": {
      "column": "10",
      "line": "2651",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDR_OVERRUN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@175926@macro@ADDR_VALID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDR_VALID",
    "location": {
      "column": "10",
      "line": "2652",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADDR_VALID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@176123@macro@ADSTA_EXT_VALID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_EXT_VALID",
    "location": {
      "column": "10",
      "line": "2655",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_EXT_VALID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@176325@macro@ADSTA_EXT_VALID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_EXT_VALID_1",
    "location": {
      "column": "10",
      "line": "2657",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_EXT_VALID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@176422@macro@ADSTA_EXT_VALID_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_EXT_VALID_2",
    "location": {
      "column": "10",
      "line": "2658",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_EXT_VALID_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@176519@macro@ADSTA_EXT_VALID_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_EXT_VALID_3",
    "location": {
      "column": "10",
      "line": "2659",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_EXT_VALID_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@176616@macro@ADSTA_EXT_OVERRUN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_EXT_OVERRUN",
    "location": {
      "column": "10",
      "line": "2660",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_EXT_OVERRUN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@176820@macro@ADSTA_EXT_OVERRUN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_EXT_OVERRUN_1",
    "location": {
      "column": "10",
      "line": "2662",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_EXT_OVERRUN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@176917@macro@ADSTA_EXT_OVERRUN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_EXT_OVERRUN_2",
    "location": {
      "column": "10",
      "line": "2663",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_EXT_OVERRUN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@177014@macro@ADSTA_EXT_OVERRUN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADSTA_EXT_OVERRUN_3",
    "location": {
      "column": "10",
      "line": "2664",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "ADSTA_EXT_OVERRUN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@177609@macro@COMP_CSR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_EN",
    "location": {
      "column": "10",
      "line": "2674",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@177679@macro@COMP_CSR_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_MODE",
    "location": {
      "column": "10",
      "line": "2675",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@177749@macro@COMP_CSR_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_MODE_0",
    "location": {
      "column": "10",
      "line": "2676",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@177819@macro@COMP_CSR_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_MODE_1",
    "location": {
      "column": "10",
      "line": "2677",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@177891@macro@COMP_CSR_OUT_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OUT_SEL",
    "location": {
      "column": "10",
      "line": "2679",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OUT_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@177961@macro@COMP_CSR_OUT_SEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OUT_SEL_0",
    "location": {
      "column": "10",
      "line": "2680",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OUT_SEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178031@macro@COMP_CSR_OUT_SEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OUT_SEL_1",
    "location": {
      "column": "10",
      "line": "2681",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OUT_SEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178101@macro@COMP_CSR_OUT_SEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OUT_SEL_2",
    "location": {
      "column": "10",
      "line": "2682",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OUT_SEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178171@macro@COMP_CSR_OUT_SEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OUT_SEL_3",
    "location": {
      "column": "10",
      "line": "2683",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OUT_SEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178243@macro@COMP_CSR_POL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_POL",
    "location": {
      "column": "10",
      "line": "2685",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_POL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178313@macro@COMP_CSR_HYST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_HYST",
    "location": {
      "column": "10",
      "line": "2686",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_HYST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178383@macro@COMP_CSR_HYST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_HYST_0",
    "location": {
      "column": "10",
      "line": "2687",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_HYST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178453@macro@COMP_CSR_HYST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_HYST_1",
    "location": {
      "column": "10",
      "line": "2688",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_HYST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178523@macro@COMP_CSR_OFLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OFLT",
    "location": {
      "column": "10",
      "line": "2689",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OFLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178593@macro@COMP_CSR_OFLT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OFLT_0",
    "location": {
      "column": "10",
      "line": "2690",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OFLT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178663@macro@COMP_CSR_OFLT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OFLT_1",
    "location": {
      "column": "10",
      "line": "2691",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OFLT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178733@macro@COMP_CSR_OFLT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OFLT_2",
    "location": {
      "column": "10",
      "line": "2692",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OFLT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178803@macro@COMP_CSR_OUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_OUT",
    "location": {
      "column": "10",
      "line": "2693",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_OUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178873@macro@COMP_CSR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_LOCK",
    "location": {
      "column": "10",
      "line": "2694",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@178945@macro@COMP_CSR_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_MODE",
    "location": {
      "column": "10",
      "line": "2696",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179015@macro@COMP_CSR_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_MODE_0",
    "location": {
      "column": "10",
      "line": "2697",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179085@macro@COMP_CSR_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_MODE_1",
    "location": {
      "column": "10",
      "line": "2698",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179157@macro@COMP_CSR_INM_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_INM_SEL",
    "location": {
      "column": "10",
      "line": "2700",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_INM_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179227@macro@COMP_CSR_INM_SEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_INM_SEL_0",
    "location": {
      "column": "10",
      "line": "2701",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_INM_SEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179297@macro@COMP_CSR_INM_SEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_INM_SEL_1",
    "location": {
      "column": "10",
      "line": "2702",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_INM_SEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179367@macro@COMP_CSR_INM_SEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_INM_SEL_2",
    "location": {
      "column": "10",
      "line": "2703",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_INM_SEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179439@macro@COMP_CSR_INP_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_INP_SEL",
    "location": {
      "column": "10",
      "line": "2705",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_INP_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179509@macro@COMP_CSR_INP_SEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_INP_SEL_0",
    "location": {
      "column": "10",
      "line": "2706",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_INP_SEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179579@macro@COMP_CSR_INP_SEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_INP_SEL_1",
    "location": {
      "column": "10",
      "line": "2707",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_INP_SEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179649@macro@COMP_CSR_INP_SEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_INP_SEL_2",
    "location": {
      "column": "10",
      "line": "2708",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CSR_INP_SEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179803@macro@COMP_CRV_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_SEL",
    "location": {
      "column": "10",
      "line": "2711",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CRV_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179873@macro@COMP_CRV_SEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_SEL_0",
    "location": {
      "column": "10",
      "line": "2712",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CRV_SEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@179943@macro@COMP_CRV_SEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_SEL_1",
    "location": {
      "column": "10",
      "line": "2713",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CRV_SEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180013@macro@COMP_CRV_SEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_SEL_2",
    "location": {
      "column": "10",
      "line": "2714",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CRV_SEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180083@macro@COMP_CRV_SEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_SEL_3",
    "location": {
      "column": "10",
      "line": "2715",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CRV_SEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180155@macro@COMP_CRV_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_EN",
    "location": {
      "column": "10",
      "line": "2717",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CRV_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180225@macro@COMP_CRV_SRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_SRC",
    "location": {
      "column": "10",
      "line": "2718",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_CRV_SRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180380@macro@COMP_POLL_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_EN",
    "location": {
      "column": "10",
      "line": "2721",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180450@macro@COMP_POLL_CH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_CH",
    "location": {
      "column": "10",
      "line": "2722",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_CH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180520@macro@COMP_POLL_FIXN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_FIXN",
    "location": {
      "column": "10",
      "line": "2723",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_FIXN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180592@macro@COMP_POLL_PERIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_PERIOD",
    "location": {
      "column": "10",
      "line": "2725",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_PERIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180662@macro@COMP_POLL_PERIOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_PERIOD_0",
    "location": {
      "column": "10",
      "line": "2726",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_PERIOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180732@macro@COMP_POLL_PERIOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_PERIOD_1",
    "location": {
      "column": "10",
      "line": "2727",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_PERIOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180802@macro@COMP_POLL_PERIOD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_PERIOD_2",
    "location": {
      "column": "10",
      "line": "2728",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_PERIOD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180874@macro@COMP_POLL_POUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_POUT",
    "location": {
      "column": "10",
      "line": "2730",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_POUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@180944@macro@COMP_POLL_POUT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_POUT_0",
    "location": {
      "column": "10",
      "line": "2731",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_POUT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181014@macro@COMP_POLL_POUT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_POUT_1",
    "location": {
      "column": "10",
      "line": "2732",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_POUT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181084@macro@COMP_POLL_POUT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_POLL_POUT_2",
    "location": {
      "column": "10",
      "line": "2733",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "COMP_POLL_POUT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181238@macro@OPAMP_CSR_OP1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OP1_Pos",
    "location": {
      "column": "9",
      "line": "2736",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OP1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181279@macro@OPAMP_CSR_OP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OP1",
    "location": {
      "column": "9",
      "line": "2737",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181396@macro@OPAMP_CSR_OP2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OP2_Pos",
    "location": {
      "column": "9",
      "line": "2739",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OP2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181437@macro@OPAMP_CSR_OP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OP2",
    "location": {
      "column": "9",
      "line": "2740",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181554@macro@OPAMP_CSR_OP3_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OP3_Pos",
    "location": {
      "column": "9",
      "line": "2742",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OP3_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181596@macro@OPAMP_CSR_OP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OP3",
    "location": {
      "column": "9",
      "line": "2743",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181715@macro@OPAMP_CSR_OP4_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OP4_Pos",
    "location": {
      "column": "9",
      "line": "2745",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OP4_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181757@macro@OPAMP_CSR_OP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OP4",
    "location": {
      "column": "9",
      "line": "2746",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181878@macro@OPAMP_CSR_OPAMP1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OPAMP1EN",
    "location": {
      "column": "10",
      "line": "2749",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OPAMP1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@181942@macro@OPAMP_CSR_OPAMP2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OPAMP2EN",
    "location": {
      "column": "10",
      "line": "2750",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OPAMP2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@182006@macro@OPAMP_CSR_OPAMP3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OPAMP3EN",
    "location": {
      "column": "10",
      "line": "2751",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OPAMP3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@182070@macro@OPAMP_CSR_OPAMP4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPAMP_CSR_OPAMP4EN",
    "location": {
      "column": "10",
      "line": "2752",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "OPAMP_CSR_OPAMP4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@182630@macro@TIM_CR1_CEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN",
    "location": {
      "column": "10",
      "line": "2761",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_CEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@182728@macro@TIM_CR1_UDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS",
    "location": {
      "column": "10",
      "line": "2762",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_UDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@182826@macro@TIM_CR1_URS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS",
    "location": {
      "column": "10",
      "line": "2763",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_URS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@182931@macro@TIM_CR1_OPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM",
    "location": {
      "column": "10",
      "line": "2764",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_OPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183029@macro@TIM_CR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR",
    "location": {
      "column": "10",
      "line": "2765",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183124@macro@TIM_CR1_CMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS",
    "location": {
      "column": "10",
      "line": "2767",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_CMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183253@macro@TIM_CR1_CMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_0",
    "location": {
      "column": "10",
      "line": "2768",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_CMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183342@macro@TIM_CR1_CMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_1",
    "location": {
      "column": "10",
      "line": "2769",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_CMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183433@macro@TIM_CR1_ARPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE",
    "location": {
      "column": "10",
      "line": "2771",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_ARPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183545@macro@TIM_CR1_CKD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD",
    "location": {
      "column": "10",
      "line": "2773",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_CKD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183659@macro@TIM_CR1_CKD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_0",
    "location": {
      "column": "10",
      "line": "2774",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_CKD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183748@macro@TIM_CR1_CKD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_1",
    "location": {
      "column": "10",
      "line": "2775",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR1_CKD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@183921@macro@TIM_CR2_CCPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC",
    "location": {
      "column": "10",
      "line": "2778",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_CCPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184038@macro@TIM_CR2_CCUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS",
    "location": {
      "column": "10",
      "line": "2779",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_CCUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184162@macro@TIM_CR2_CCDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS",
    "location": {
      "column": "10",
      "line": "2780",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_CCDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184277@macro@TIM_CR2_MMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS",
    "location": {
      "column": "10",
      "line": "2782",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_MMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184398@macro@TIM_CR2_MMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_0",
    "location": {
      "column": "10",
      "line": "2783",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_MMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184487@macro@TIM_CR2_MMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_1",
    "location": {
      "column": "10",
      "line": "2784",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_MMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184576@macro@TIM_CR2_MMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_2",
    "location": {
      "column": "10",
      "line": "2785",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_MMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184667@macro@TIM_CR2_TI1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S",
    "location": {
      "column": "10",
      "line": "2787",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_TI1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184764@macro@TIM_CR2_OIS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1",
    "location": {
      "column": "10",
      "line": "2788",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_OIS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184880@macro@TIM_CR2_OIS1N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N",
    "location": {
      "column": "10",
      "line": "2789",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_OIS1N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@184997@macro@TIM_CR2_OIS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2",
    "location": {
      "column": "10",
      "line": "2790",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_OIS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@185113@macro@TIM_CR2_OIS2N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N",
    "location": {
      "column": "10",
      "line": "2791",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_OIS2N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@185230@macro@TIM_CR2_OIS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3",
    "location": {
      "column": "10",
      "line": "2792",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_OIS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@185346@macro@TIM_CR2_OIS3N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N",
    "location": {
      "column": "10",
      "line": "2793",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_OIS3N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@185463@macro@TIM_CR2_OIS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4",
    "location": {
      "column": "10",
      "line": "2794",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_OIS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@185579@macro@TIM_CR2_OIS5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS5",
    "location": {
      "column": "10",
      "line": "2795",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CR2_OIS5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@185779@macro@TIM_SMCR_SMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS",
    "location": {
      "column": "10",
      "line": "2798",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_SMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@185899@macro@TIM_SMCR_SMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_0",
    "location": {
      "column": "10",
      "line": "2799",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_SMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@185988@macro@TIM_SMCR_SMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_1",
    "location": {
      "column": "10",
      "line": "2800",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_SMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186077@macro@TIM_SMCR_SMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_2",
    "location": {
      "column": "10",
      "line": "2801",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_SMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186168@macro@TIM_SMCR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS",
    "location": {
      "column": "10",
      "line": "2803",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186284@macro@TIM_SMCR_TS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_0",
    "location": {
      "column": "10",
      "line": "2804",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_TS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186373@macro@TIM_SMCR_TS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_1",
    "location": {
      "column": "10",
      "line": "2805",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_TS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186462@macro@TIM_SMCR_TS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_2",
    "location": {
      "column": "10",
      "line": "2806",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_TS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186553@macro@TIM_SMCR_MSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM",
    "location": {
      "column": "10",
      "line": "2808",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_MSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186656@macro@TIM_SMCR_ETF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF",
    "location": {
      "column": "10",
      "line": "2810",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186779@macro@TIM_SMCR_ETF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_0",
    "location": {
      "column": "10",
      "line": "2811",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186868@macro@TIM_SMCR_ETF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_1",
    "location": {
      "column": "10",
      "line": "2812",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@186957@macro@TIM_SMCR_ETF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_2",
    "location": {
      "column": "10",
      "line": "2813",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187046@macro@TIM_SMCR_ETF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_3",
    "location": {
      "column": "10",
      "line": "2814",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187137@macro@TIM_SMCR_ETPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS",
    "location": {
      "column": "10",
      "line": "2816",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187264@macro@TIM_SMCR_ETPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_0",
    "location": {
      "column": "10",
      "line": "2817",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187353@macro@TIM_SMCR_ETPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_1",
    "location": {
      "column": "10",
      "line": "2818",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187444@macro@TIM_SMCR_ECE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE",
    "location": {
      "column": "10",
      "line": "2820",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ECE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187549@macro@TIM_SMCR_ETP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP",
    "location": {
      "column": "10",
      "line": "2821",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SMCR_ETP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187742@macro@TIM_DIER_UIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE",
    "location": {
      "column": "10",
      "line": "2824",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_UIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187849@macro@TIM_DIER_CC1IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE",
    "location": {
      "column": "10",
      "line": "2825",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC1IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@187967@macro@TIM_DIER_CC2IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE",
    "location": {
      "column": "10",
      "line": "2826",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC2IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188085@macro@TIM_DIER_CC3IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE",
    "location": {
      "column": "10",
      "line": "2827",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC3IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188203@macro@TIM_DIER_CC4IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE",
    "location": {
      "column": "10",
      "line": "2828",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC4IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188321@macro@TIM_DIER_COMIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE",
    "location": {
      "column": "10",
      "line": "2829",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_COMIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188425@macro@TIM_DIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE",
    "location": {
      "column": "10",
      "line": "2830",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188533@macro@TIM_DIER_BIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE",
    "location": {
      "column": "10",
      "line": "2831",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_BIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188639@macro@TIM_DIER_UDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE",
    "location": {
      "column": "10",
      "line": "2832",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_UDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188748@macro@TIM_DIER_CC1DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE",
    "location": {
      "column": "10",
      "line": "2833",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC1DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188868@macro@TIM_DIER_CC2DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE",
    "location": {
      "column": "10",
      "line": "2834",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC2DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@188988@macro@TIM_DIER_CC3DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE",
    "location": {
      "column": "10",
      "line": "2835",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC3DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@189108@macro@TIM_DIER_CC4DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE",
    "location": {
      "column": "10",
      "line": "2836",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC4DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@189228@macro@TIM_DIER_COMDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE",
    "location": {
      "column": "10",
      "line": "2837",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_COMDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@189334@macro@TIM_DIER_TDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE",
    "location": {
      "column": "10",
      "line": "2838",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_TDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@189444@macro@TIM_DIER_CC5IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC5IE",
    "location": {
      "column": "10",
      "line": "2839",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC5IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@189562@macro@TIM_DIER_CC5DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC5DE",
    "location": {
      "column": "10",
      "line": "2840",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DIER_CC5DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@189766@macro@TIM_SR_UIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF",
    "location": {
      "column": "10",
      "line": "2843",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_UIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@189871@macro@TIM_SR_CC1IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF",
    "location": {
      "column": "10",
      "line": "2844",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC1IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@189987@macro@TIM_SR_CC2IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF",
    "location": {
      "column": "10",
      "line": "2845",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC2IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@190103@macro@TIM_SR_CC3IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF",
    "location": {
      "column": "10",
      "line": "2846",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC3IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@190219@macro@TIM_SR_CC4IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF",
    "location": {
      "column": "10",
      "line": "2847",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC4IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@190335@macro@TIM_SR_COMIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF",
    "location": {
      "column": "10",
      "line": "2848",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_COMIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@190437@macro@TIM_SR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF",
    "location": {
      "column": "10",
      "line": "2849",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@190543@macro@TIM_SR_BIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF",
    "location": {
      "column": "10",
      "line": "2850",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_BIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@190647@macro@TIM_SR_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF",
    "location": {
      "column": "10",
      "line": "2851",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@190765@macro@TIM_SR_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF",
    "location": {
      "column": "10",
      "line": "2852",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@190883@macro@TIM_SR_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF",
    "location": {
      "column": "10",
      "line": "2853",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191001@macro@TIM_SR_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF",
    "location": {
      "column": "10",
      "line": "2854",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191119@macro@TIM_SR_CC5IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC5IF",
    "location": {
      "column": "10",
      "line": "2855",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_SR_CC5IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191319@macro@TIM_EGR_UG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG",
    "location": {
      "column": "10",
      "line": "2858",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_UG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191420@macro@TIM_EGR_CC1G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G",
    "location": {
      "column": "10",
      "line": "2859",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_CC1G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191532@macro@TIM_EGR_CC2G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G",
    "location": {
      "column": "10",
      "line": "2860",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_CC2G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191644@macro@TIM_EGR_CC3G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G",
    "location": {
      "column": "10",
      "line": "2861",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_CC3G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191756@macro@TIM_EGR_CC4G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G",
    "location": {
      "column": "10",
      "line": "2862",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_CC4G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191868@macro@TIM_EGR_COMG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG",
    "location": {
      "column": "10",
      "line": "2863",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_COMG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@191993@macro@TIM_EGR_TG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG",
    "location": {
      "column": "10",
      "line": "2864",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_TG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@192095@macro@TIM_EGR_BG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG",
    "location": {
      "column": "10",
      "line": "2865",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_BG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@192195@macro@TIM_EGR_CC5G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC5G",
    "location": {
      "column": "10",
      "line": "2866",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_EGR_CC5G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@192391@macro@TIM_CCMR1_CC1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S",
    "location": {
      "column": "10",
      "line": "2869",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_CC1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@192519@macro@TIM_CCMR1_CC1S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_0",
    "location": {
      "column": "10",
      "line": "2870",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_CC1S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@192608@macro@TIM_CCMR1_CC1S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_1",
    "location": {
      "column": "10",
      "line": "2871",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_CC1S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@192699@macro@TIM_CCMR1_OC1FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE",
    "location": {
      "column": "10",
      "line": "2873",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC1FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@192811@macro@TIM_CCMR1_OC1PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE",
    "location": {
      "column": "10",
      "line": "2874",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC1PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@192928@macro@TIM_CCMR1_OC1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M",
    "location": {
      "column": "10",
      "line": "2876",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193050@macro@TIM_CCMR1_OC1M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_0",
    "location": {
      "column": "10",
      "line": "2877",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC1M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193139@macro@TIM_CCMR1_OC1M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_1",
    "location": {
      "column": "10",
      "line": "2878",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC1M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193228@macro@TIM_CCMR1_OC1M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_2",
    "location": {
      "column": "10",
      "line": "2879",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC1M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193319@macro@TIM_CCMR1_OC1CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE",
    "location": {
      "column": "10",
      "line": "2881",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC1CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193433@macro@TIM_CCMR1_CC2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S",
    "location": {
      "column": "10",
      "line": "2883",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_CC2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193561@macro@TIM_CCMR1_CC2S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_0",
    "location": {
      "column": "10",
      "line": "2884",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_CC2S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193650@macro@TIM_CCMR1_CC2S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_1",
    "location": {
      "column": "10",
      "line": "2885",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_CC2S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193741@macro@TIM_CCMR1_OC2FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE",
    "location": {
      "column": "10",
      "line": "2887",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC2FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193853@macro@TIM_CCMR1_OC2PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE",
    "location": {
      "column": "10",
      "line": "2888",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC2PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@193970@macro@TIM_CCMR1_OC2M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M",
    "location": {
      "column": "10",
      "line": "2890",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC2M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194092@macro@TIM_CCMR1_OC2M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_0",
    "location": {
      "column": "10",
      "line": "2891",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC2M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194181@macro@TIM_CCMR1_OC2M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_1",
    "location": {
      "column": "10",
      "line": "2892",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC2M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194270@macro@TIM_CCMR1_OC2M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_2",
    "location": {
      "column": "10",
      "line": "2893",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC2M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194361@macro@TIM_CCMR1_OC2CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE",
    "location": {
      "column": "10",
      "line": "2895",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_OC2CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194560@macro@TIM_CCMR1_IC1PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC",
    "location": {
      "column": "10",
      "line": "2899",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC1PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194688@macro@TIM_CCMR1_IC1PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_0",
    "location": {
      "column": "10",
      "line": "2900",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC1PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194777@macro@TIM_CCMR1_IC1PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_1",
    "location": {
      "column": "10",
      "line": "2901",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC1PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194868@macro@TIM_CCMR1_IC1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F",
    "location": {
      "column": "10",
      "line": "2903",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@194991@macro@TIM_CCMR1_IC1F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_0",
    "location": {
      "column": "10",
      "line": "2904",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC1F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195080@macro@TIM_CCMR1_IC1F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_1",
    "location": {
      "column": "10",
      "line": "2905",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC1F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195169@macro@TIM_CCMR1_IC1F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_2",
    "location": {
      "column": "10",
      "line": "2906",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC1F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195258@macro@TIM_CCMR1_IC1F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_3",
    "location": {
      "column": "10",
      "line": "2907",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC1F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195349@macro@TIM_CCMR1_IC2PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC",
    "location": {
      "column": "10",
      "line": "2909",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC2PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195477@macro@TIM_CCMR1_IC2PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_0",
    "location": {
      "column": "10",
      "line": "2910",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC2PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195566@macro@TIM_CCMR1_IC2PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_1",
    "location": {
      "column": "10",
      "line": "2911",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC2PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195657@macro@TIM_CCMR1_IC2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F",
    "location": {
      "column": "10",
      "line": "2913",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195780@macro@TIM_CCMR1_IC2F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_0",
    "location": {
      "column": "10",
      "line": "2914",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC2F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195869@macro@TIM_CCMR1_IC2F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_1",
    "location": {
      "column": "10",
      "line": "2915",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC2F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@195958@macro@TIM_CCMR1_IC2F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_2",
    "location": {
      "column": "10",
      "line": "2916",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC2F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196047@macro@TIM_CCMR1_IC2F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_3",
    "location": {
      "column": "10",
      "line": "2917",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR1_IC2F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196220@macro@TIM_CCMR2_CC3S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S",
    "location": {
      "column": "10",
      "line": "2920",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_CC3S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196348@macro@TIM_CCMR2_CC3S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_0",
    "location": {
      "column": "10",
      "line": "2921",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_CC3S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196437@macro@TIM_CCMR2_CC3S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_1",
    "location": {
      "column": "10",
      "line": "2922",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_CC3S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196528@macro@TIM_CCMR2_OC3FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE",
    "location": {
      "column": "10",
      "line": "2924",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC3FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196640@macro@TIM_CCMR2_OC3PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE",
    "location": {
      "column": "10",
      "line": "2925",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC3PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196757@macro@TIM_CCMR2_OC3M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M",
    "location": {
      "column": "10",
      "line": "2927",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC3M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196879@macro@TIM_CCMR2_OC3M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_0",
    "location": {
      "column": "10",
      "line": "2928",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC3M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@196968@macro@TIM_CCMR2_OC3M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_1",
    "location": {
      "column": "10",
      "line": "2929",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC3M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197057@macro@TIM_CCMR2_OC3M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_2",
    "location": {
      "column": "10",
      "line": "2930",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC3M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197148@macro@TIM_CCMR2_OC3CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE",
    "location": {
      "column": "10",
      "line": "2932",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC3CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197263@macro@TIM_CCMR2_CC4S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S",
    "location": {
      "column": "10",
      "line": "2934",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_CC4S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197391@macro@TIM_CCMR2_CC4S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_0",
    "location": {
      "column": "10",
      "line": "2935",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_CC4S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197480@macro@TIM_CCMR2_CC4S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_1",
    "location": {
      "column": "10",
      "line": "2936",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_CC4S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197571@macro@TIM_CCMR2_OC4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE",
    "location": {
      "column": "10",
      "line": "2938",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197683@macro@TIM_CCMR2_OC4PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE",
    "location": {
      "column": "10",
      "line": "2939",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC4PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197800@macro@TIM_CCMR2_OC4M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M",
    "location": {
      "column": "10",
      "line": "2941",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC4M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@197922@macro@TIM_CCMR2_OC4M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_0",
    "location": {
      "column": "10",
      "line": "2942",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC4M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198011@macro@TIM_CCMR2_OC4M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_1",
    "location": {
      "column": "10",
      "line": "2943",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC4M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198100@macro@TIM_CCMR2_OC4M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_2",
    "location": {
      "column": "10",
      "line": "2944",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC4M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198191@macro@TIM_CCMR2_OC4CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE",
    "location": {
      "column": "10",
      "line": "2946",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_OC4CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198390@macro@TIM_CCMR2_IC3PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC",
    "location": {
      "column": "10",
      "line": "2950",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC3PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198518@macro@TIM_CCMR2_IC3PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_0",
    "location": {
      "column": "10",
      "line": "2951",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC3PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198607@macro@TIM_CCMR2_IC3PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_1",
    "location": {
      "column": "10",
      "line": "2952",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC3PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198698@macro@TIM_CCMR2_IC3F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F",
    "location": {
      "column": "10",
      "line": "2954",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC3F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198821@macro@TIM_CCMR2_IC3F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_0",
    "location": {
      "column": "10",
      "line": "2955",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC3F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198910@macro@TIM_CCMR2_IC3F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_1",
    "location": {
      "column": "10",
      "line": "2956",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC3F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@198999@macro@TIM_CCMR2_IC3F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_2",
    "location": {
      "column": "10",
      "line": "2957",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC3F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199088@macro@TIM_CCMR2_IC3F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_3",
    "location": {
      "column": "10",
      "line": "2958",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC3F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199179@macro@TIM_CCMR2_IC4PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC",
    "location": {
      "column": "10",
      "line": "2960",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC4PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199307@macro@TIM_CCMR2_IC4PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_0",
    "location": {
      "column": "10",
      "line": "2961",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC4PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199396@macro@TIM_CCMR2_IC4PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_1",
    "location": {
      "column": "10",
      "line": "2962",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC4PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199487@macro@TIM_CCMR2_IC4F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F",
    "location": {
      "column": "10",
      "line": "2964",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC4F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199610@macro@TIM_CCMR2_IC4F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_0",
    "location": {
      "column": "10",
      "line": "2965",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC4F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199699@macro@TIM_CCMR2_IC4F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_1",
    "location": {
      "column": "10",
      "line": "2966",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC4F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199788@macro@TIM_CCMR2_IC4F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_2",
    "location": {
      "column": "10",
      "line": "2967",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC4F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@199877@macro@TIM_CCMR2_IC4F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_3",
    "location": {
      "column": "10",
      "line": "2968",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR2_IC4F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@200050@macro@TIM_CCER_CC1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E",
    "location": {
      "column": "10",
      "line": "2971",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@200165@macro@TIM_CCER_CC1P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P",
    "location": {
      "column": "10",
      "line": "2972",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC1P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@200282@macro@TIM_CCER_CC1NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE",
    "location": {
      "column": "10",
      "line": "2973",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC1NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@200411@macro@TIM_CCER_CC1NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP",
    "location": {
      "column": "10",
      "line": "2974",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC1NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@200542@macro@TIM_CCER_CC2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E",
    "location": {
      "column": "10",
      "line": "2975",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@200657@macro@TIM_CCER_CC2P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P",
    "location": {
      "column": "10",
      "line": "2976",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC2P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@200774@macro@TIM_CCER_CC2NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE",
    "location": {
      "column": "10",
      "line": "2977",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC2NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@200903@macro@TIM_CCER_CC2NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP",
    "location": {
      "column": "10",
      "line": "2978",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC2NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@201034@macro@TIM_CCER_CC3E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E",
    "location": {
      "column": "10",
      "line": "2979",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC3E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@201149@macro@TIM_CCER_CC3P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P",
    "location": {
      "column": "10",
      "line": "2980",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC3P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@201266@macro@TIM_CCER_CC3NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE",
    "location": {
      "column": "10",
      "line": "2981",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC3NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@201395@macro@TIM_CCER_CC3NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP",
    "location": {
      "column": "10",
      "line": "2982",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC3NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@201526@macro@TIM_CCER_CC4E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E",
    "location": {
      "column": "10",
      "line": "2983",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC4E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@201641@macro@TIM_CCER_CC4P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P",
    "location": {
      "column": "10",
      "line": "2984",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC4P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@201758@macro@TIM_CCER_CC4NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP",
    "location": {
      "column": "10",
      "line": "2985",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC4NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@201889@macro@TIM_CCER_CC5E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC5E",
    "location": {
      "column": "10",
      "line": "2986",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC5E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@202004@macro@TIM_CCER_CC5P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC5P",
    "location": {
      "column": "10",
      "line": "2987",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCER_CC5P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@202205@macro@TIM_CNT_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT",
    "location": {
      "column": "10",
      "line": "2990",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CNT_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@202386@macro@TIM_PSC_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC",
    "location": {
      "column": "10",
      "line": "2993",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_PSC_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@202569@macro@TIM_ARR_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR",
    "location": {
      "column": "10",
      "line": "2996",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_ARR_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@202761@macro@TIM_RCR_REP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP",
    "location": {
      "column": "10",
      "line": "2999",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_RCR_REP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@202953@macro@TIM_CCR1_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1",
    "location": {
      "column": "10",
      "line": "3002",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCR1_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@203144@macro@TIM_CCR2_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2",
    "location": {
      "column": "10",
      "line": "3005",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCR2_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@203335@macro@TIM_CCR3_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3",
    "location": {
      "column": "10",
      "line": "3008",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCR3_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@203526@macro@TIM_CCR4_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4",
    "location": {
      "column": "10",
      "line": "3011",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCR4_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@203717@macro@TIM_CCR5_CCR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR5_CCR5",
    "location": {
      "column": "10",
      "line": "3014",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCR5_CCR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@203908@macro@TIM_BDTR_DTG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG",
    "location": {
      "column": "10",
      "line": "3017",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204034@macro@TIM_BDTR_DTG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_0",
    "location": {
      "column": "10",
      "line": "3018",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204123@macro@TIM_BDTR_DTG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_1",
    "location": {
      "column": "10",
      "line": "3019",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204212@macro@TIM_BDTR_DTG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_2",
    "location": {
      "column": "10",
      "line": "3020",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204301@macro@TIM_BDTR_DTG_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_3",
    "location": {
      "column": "10",
      "line": "3021",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204390@macro@TIM_BDTR_DTG_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_4",
    "location": {
      "column": "10",
      "line": "3022",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204479@macro@TIM_BDTR_DTG_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_5",
    "location": {
      "column": "10",
      "line": "3023",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204568@macro@TIM_BDTR_DTG_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_6",
    "location": {
      "column": "10",
      "line": "3024",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204657@macro@TIM_BDTR_DTG_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_7",
    "location": {
      "column": "10",
      "line": "3025",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DTG_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204748@macro@TIM_BDTR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK",
    "location": {
      "column": "10",
      "line": "3027",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204867@macro@TIM_BDTR_LOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_0",
    "location": {
      "column": "10",
      "line": "3028",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_LOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@204956@macro@TIM_BDTR_LOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_1",
    "location": {
      "column": "10",
      "line": "3029",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_LOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205047@macro@TIM_BDTR_OSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI",
    "location": {
      "column": "10",
      "line": "3031",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_OSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205164@macro@TIM_BDTR_OSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR",
    "location": {
      "column": "10",
      "line": "3032",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_OSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205280@macro@TIM_BDTR_BKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE",
    "location": {
      "column": "10",
      "line": "3033",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_BKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205376@macro@TIM_BDTR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP",
    "location": {
      "column": "10",
      "line": "3034",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205474@macro@TIM_BDTR_AOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE",
    "location": {
      "column": "10",
      "line": "3035",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_AOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205581@macro@TIM_BDTR_MOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE",
    "location": {
      "column": "10",
      "line": "3036",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_MOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205683@macro@TIM_BDTR_DOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DOE",
    "location": {
      "column": "10",
      "line": "3037",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_BDTR_DOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205871@macro@TIM_DCR_DBA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA",
    "location": {
      "column": "10",
      "line": "3040",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@205987@macro@TIM_DCR_DBA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_0",
    "location": {
      "column": "10",
      "line": "3041",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206076@macro@TIM_DCR_DBA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_1",
    "location": {
      "column": "10",
      "line": "3042",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206165@macro@TIM_DCR_DBA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_2",
    "location": {
      "column": "10",
      "line": "3043",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206254@macro@TIM_DCR_DBA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_3",
    "location": {
      "column": "10",
      "line": "3044",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206343@macro@TIM_DCR_DBA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_4",
    "location": {
      "column": "10",
      "line": "3045",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206434@macro@TIM_DCR_DBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL",
    "location": {
      "column": "10",
      "line": "3047",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206550@macro@TIM_DCR_DBL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_0",
    "location": {
      "column": "10",
      "line": "3048",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206639@macro@TIM_DCR_DBL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_1",
    "location": {
      "column": "10",
      "line": "3049",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206728@macro@TIM_DCR_DBL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_2",
    "location": {
      "column": "10",
      "line": "3050",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206817@macro@TIM_DCR_DBL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_3",
    "location": {
      "column": "10",
      "line": "3051",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@206906@macro@TIM_DCR_DBL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_4",
    "location": {
      "column": "10",
      "line": "3052",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DCR_DBL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@207079@macro@TIM_DMAR_DMAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB",
    "location": {
      "column": "10",
      "line": "3055",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_DMAR_DMAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@207280@macro@TIM_CCMR3_OC5FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR3_OC5FE",
    "location": {
      "column": "10",
      "line": "3059",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR3_OC5FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@207392@macro@TIM_CCMR3_OC5PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR3_OC5PE",
    "location": {
      "column": "10",
      "line": "3060",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR3_OC5PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@207509@macro@TIM_CCMR3_OC5M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR3_OC5M",
    "location": {
      "column": "10",
      "line": "3062",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR3_OC5M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@207631@macro@TIM_CCMR3_OC5M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR3_OC5M_0",
    "location": {
      "column": "10",
      "line": "3063",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR3_OC5M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@207720@macro@TIM_CCMR3_OC5M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR3_OC5M_1",
    "location": {
      "column": "10",
      "line": "3064",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR3_OC5M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@207809@macro@TIM_CCMR3_OC5M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR3_OC5M_2",
    "location": {
      "column": "10",
      "line": "3065",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR3_OC5M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@207900@macro@TIM_CCMR3_OC5CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR3_OC5CE",
    "location": {
      "column": "10",
      "line": "3067",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "TIM_CCMR3_OC5CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@208509@macro@PWM_CSR_CCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CCE",
    "location": {
      "column": "10",
      "line": "3076",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@208619@macro@PWM_CSR_CPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CPE",
    "location": {
      "column": "10",
      "line": "3077",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@208727@macro@PWM_CSR_APMTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_APMTIE",
    "location": {
      "column": "10",
      "line": "3078",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_APMTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@208850@macro@PWM_CSR_TERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_TERRIE",
    "location": {
      "column": "10",
      "line": "3079",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_TERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@208965@macro@PWM_CSR_CC_TRGSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CC_TRGSEL",
    "location": {
      "column": "10",
      "line": "3081",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CC_TRGSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209086@macro@PWM_CSR_CC_TRGSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CC_TRGSEL_0",
    "location": {
      "column": "10",
      "line": "3082",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CC_TRGSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209174@macro@PWM_CSR_CC_TRGSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CC_TRGSEL_1",
    "location": {
      "column": "10",
      "line": "3083",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CC_TRGSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209264@macro@PWM_CSR_CC_STRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CC_STRG",
    "location": {
      "column": "10",
      "line": "3085",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CC_STRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209386@macro@PWM_CSR_CP_TRGSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CP_TRGSEL",
    "location": {
      "column": "10",
      "line": "3087",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CP_TRGSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209505@macro@PWM_CSR_CP_TRGSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CP_TRGSEL_0",
    "location": {
      "column": "10",
      "line": "3088",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CP_TRGSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209593@macro@PWM_CSR_CP_TRGSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CP_TRGSEL_1",
    "location": {
      "column": "10",
      "line": "3089",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CP_TRGSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209681@macro@PWM_CSR_CP_TRGSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CP_TRGSEL_2",
    "location": {
      "column": "10",
      "line": "3090",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CP_TRGSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209771@macro@PWM_CSR_CP_MDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CP_MDSEL",
    "location": {
      "column": "10",
      "line": "3092",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CP_MDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209887@macro@PWM_CSR_APMTIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_APMTIF",
    "location": {
      "column": "10",
      "line": "3093",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_APMTIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@209998@macro@PWM_CSR_TERRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_TERRIF",
    "location": {
      "column": "10",
      "line": "3094",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_TERRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210101@macro@PWM_CSR_IOFLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_IOFLT",
    "location": {
      "column": "10",
      "line": "3096",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_IOFLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210201@macro@PWM_CSR_IOFLT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_IOFLT_0",
    "location": {
      "column": "10",
      "line": "3097",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_IOFLT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210289@macro@PWM_CSR_IOFLT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_IOFLT_1",
    "location": {
      "column": "10",
      "line": "3098",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_IOFLT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210377@macro@PWM_CSR_IOFLT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_IOFLT_2",
    "location": {
      "column": "10",
      "line": "3099",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_IOFLT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210467@macro@PWM_CSR_HALL_TRGSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_HALL_TRGSEL",
    "location": {
      "column": "10",
      "line": "3101",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_HALL_TRGSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210571@macro@PWM_CSR_HALL_TRGSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_HALL_TRGSEL_0",
    "location": {
      "column": "10",
      "line": "3102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_HALL_TRGSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210658@macro@PWM_CSR_HALL_TRGSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_HALL_TRGSEL_1",
    "location": {
      "column": "10",
      "line": "3103",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_HALL_TRGSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210747@macro@PWM_CSR_CURR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_CURR_EN",
    "location": {
      "column": "10",
      "line": "3105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_CURR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210832@macro@PWM_CSR_MSKDAT_CURR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKDAT_CURR",
    "location": {
      "column": "10",
      "line": "3107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKDAT_CURR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@210915@macro@PWM_CSR_MSKDAT_CURR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKDAT_CURR_0",
    "location": {
      "column": "10",
      "line": "3108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKDAT_CURR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211003@macro@PWM_CSR_MSKDAT_CURR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKDAT_CURR_1",
    "location": {
      "column": "10",
      "line": "3109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKDAT_CURR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211091@macro@PWM_CSR_MSKDAT_CURR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKDAT_CURR_2",
    "location": {
      "column": "10",
      "line": "3110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKDAT_CURR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211179@macro@PWM_CSR_MSKDAT_CURR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKDAT_CURR_3",
    "location": {
      "column": "10",
      "line": "3111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKDAT_CURR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211267@macro@PWM_CSR_MSKDAT_CURR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKDAT_CURR_4",
    "location": {
      "column": "10",
      "line": "3112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKDAT_CURR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211355@macro@PWM_CSR_MSKDAT_CURR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKDAT_CURR_5",
    "location": {
      "column": "10",
      "line": "3113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKDAT_CURR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211445@macro@PWM_CSR_MSKEN_CURR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKEN_CURR",
    "location": {
      "column": "10",
      "line": "3115",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKEN_CURR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211528@macro@PWM_CSR_MSKEN_CURR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKEN_CURR_0",
    "location": {
      "column": "10",
      "line": "3116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKEN_CURR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211616@macro@PWM_CSR_MSKEN_CURR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKEN_CURR_1",
    "location": {
      "column": "10",
      "line": "3117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKEN_CURR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211704@macro@PWM_CSR_MSKEN_CURR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKEN_CURR_2",
    "location": {
      "column": "10",
      "line": "3118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKEN_CURR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211792@macro@PWM_CSR_MSKEN_CURR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKEN_CURR_3",
    "location": {
      "column": "10",
      "line": "3119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKEN_CURR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211880@macro@PWM_CSR_MSKEN_CURR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKEN_CURR_4",
    "location": {
      "column": "10",
      "line": "3120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKEN_CURR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@211968@macro@PWM_CSR_MSKEN_CURR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_CSR_MSKEN_CURR_5",
    "location": {
      "column": "10",
      "line": "3121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_CSR_MSKEN_CURR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212142@macro@PWM_APMSKR_MSKDAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKDAT",
    "location": {
      "column": "10",
      "line": "3125",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKDAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212237@macro@PWM_APMSKR_MSKDAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKDAT_0",
    "location": {
      "column": "10",
      "line": "3126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKDAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212324@macro@PWM_APMSKR_MSKDAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKDAT_1",
    "location": {
      "column": "10",
      "line": "3127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKDAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212411@macro@PWM_APMSKR_MSKDAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKDAT_2",
    "location": {
      "column": "10",
      "line": "3128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKDAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212498@macro@PWM_APMSKR_MSKDAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKDAT_3",
    "location": {
      "column": "10",
      "line": "3129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKDAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212585@macro@PWM_APMSKR_MSKDAT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKDAT_4",
    "location": {
      "column": "10",
      "line": "3130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKDAT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212672@macro@PWM_APMSKR_MSKDAT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKDAT_5",
    "location": {
      "column": "10",
      "line": "3131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKDAT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212761@macro@PWM_APMSKR_MSKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKEN",
    "location": {
      "column": "10",
      "line": "3133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212867@macro@PWM_APMSKR_MSKEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKEN_0",
    "location": {
      "column": "10",
      "line": "3134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@212954@macro@PWM_APMSKR_MSKEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKEN_1",
    "location": {
      "column": "10",
      "line": "3135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213041@macro@PWM_APMSKR_MSKEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKEN_2",
    "location": {
      "column": "10",
      "line": "3136",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213128@macro@PWM_APMSKR_MSKEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKEN_3",
    "location": {
      "column": "10",
      "line": "3137",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213215@macro@PWM_APMSKR_MSKEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKEN_4",
    "location": {
      "column": "10",
      "line": "3138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213302@macro@PWM_APMSKR_MSKEN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_MSKEN_5",
    "location": {
      "column": "10",
      "line": "3139",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_MSKEN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213391@macro@PWM_APMSKR_APM_TRGSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_APM_TRGSEL",
    "location": {
      "column": "10",
      "line": "3141",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_APM_TRGSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213507@macro@PWM_APMSKR_APM_TRGSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_APM_TRGSEL_0",
    "location": {
      "column": "10",
      "line": "3142",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_APM_TRGSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213595@macro@PWM_APMSKR_APM_TRGSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_APM_TRGSEL_1",
    "location": {
      "column": "10",
      "line": "3143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_APM_TRGSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213685@macro@PWM_APMSKR_APM_STRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_APM_STRG",
    "location": {
      "column": "10",
      "line": "3145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_APM_STRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213802@macro@PWM_APMSKR_ENTRGI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_ENTRGI",
    "location": {
      "column": "10",
      "line": "3147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_ENTRGI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213910@macro@PWM_APMSKR_ENTRGI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_ENTRGI_0",
    "location": {
      "column": "10",
      "line": "3148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_ENTRGI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@213998@macro@PWM_APMSKR_ENTRGI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_ENTRGI_1",
    "location": {
      "column": "10",
      "line": "3149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_ENTRGI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@214086@macro@PWM_APMSKR_ENTRGI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_ENTRGI_2",
    "location": {
      "column": "10",
      "line": "3150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_ENTRGI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@214176@macro@PWM_APMSKR_CTRGI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_CTRGI",
    "location": {
      "column": "10",
      "line": "3152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_CTRGI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@214280@macro@PWM_APMSKR_CTRGI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_CTRGI_0",
    "location": {
      "column": "10",
      "line": "3153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_CTRGI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@214367@macro@PWM_APMSKR_CTRGI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_CTRGI_1",
    "location": {
      "column": "10",
      "line": "3154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_CTRGI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@214455@macro@PWM_APMSKR_CTRGI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMSKR_CTRGI_2",
    "location": {
      "column": "10",
      "line": "3155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMSKR_CTRGI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@214627@macro@PWM_APMDLR_APMDLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWM_APMDLR_APMDLR",
    "location": {
      "column": "10",
      "line": "3158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "PWM_APMDLR_APMDLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@215232@macro@IWDG_KR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY",
    "location": {
      "column": "10",
      "line": "3167",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_KR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@215434@macro@IWDG_PR_PR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR",
    "location": {
      "column": "10",
      "line": "3170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_PR_PR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@215545@macro@IWDG_PR_PR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_0",
    "location": {
      "column": "10",
      "line": "3171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_PR_PR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@215634@macro@IWDG_PR_PR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_1",
    "location": {
      "column": "10",
      "line": "3172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_PR_PR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@215723@macro@IWDG_PR_PR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_2",
    "location": {
      "column": "10",
      "line": "3173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_PR_PR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@215896@macro@IWDG_RLR_RL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL",
    "location": {
      "column": "10",
      "line": "3176",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_RLR_RL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@216093@macro@IWDG_SR_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU",
    "location": {
      "column": "10",
      "line": "3179",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_SR_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@216208@macro@IWDG_SR_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU",
    "location": {
      "column": "10",
      "line": "3180",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_SR_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@216414@macro@IWDG_CTRL_IRQ_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_CTRL_IRQ_SEL",
    "location": {
      "column": "10",
      "line": "3183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_CTRL_IRQ_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@216476@macro@IWDG_CTRL_IRQ_CLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_CTRL_IRQ_CLR",
    "location": {
      "column": "10",
      "line": "3184",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "IWDG_CTRL_IRQ_CLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217034@macro@WWDG_CR_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T",
    "location": {
      "column": "10",
      "line": "3193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217158@macro@WWDG_CR_T0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T0",
    "location": {
      "column": "10",
      "line": "3194",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_T0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217247@macro@WWDG_CR_T1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T1",
    "location": {
      "column": "10",
      "line": "3195",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_T1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217336@macro@WWDG_CR_T2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T2",
    "location": {
      "column": "10",
      "line": "3196",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_T2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217425@macro@WWDG_CR_T3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T3",
    "location": {
      "column": "10",
      "line": "3197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_T3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217514@macro@WWDG_CR_T4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T4",
    "location": {
      "column": "10",
      "line": "3198",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_T4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217603@macro@WWDG_CR_T5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T5",
    "location": {
      "column": "10",
      "line": "3199",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_T5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217692@macro@WWDG_CR_T6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T6",
    "location": {
      "column": "10",
      "line": "3200",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_T6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217783@macro@WWDG_CR_WDGA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA",
    "location": {
      "column": "10",
      "line": "3202",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CR_WDGA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@217965@macro@WWDG_CFR_W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W",
    "location": {
      "column": "10",
      "line": "3205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218081@macro@WWDG_CFR_W0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W0",
    "location": {
      "column": "10",
      "line": "3206",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_W0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218170@macro@WWDG_CFR_W1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W1",
    "location": {
      "column": "10",
      "line": "3207",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_W1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218259@macro@WWDG_CFR_W2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W2",
    "location": {
      "column": "10",
      "line": "3208",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_W2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218348@macro@WWDG_CFR_W3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W3",
    "location": {
      "column": "10",
      "line": "3209",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_W3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218437@macro@WWDG_CFR_W4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W4",
    "location": {
      "column": "10",
      "line": "3210",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_W4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218526@macro@WWDG_CFR_W5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W5",
    "location": {
      "column": "10",
      "line": "3211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_W5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218615@macro@WWDG_CFR_W6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W6",
    "location": {
      "column": "10",
      "line": "3212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_W6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218706@macro@WWDG_CFR_WDGTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB",
    "location": {
      "column": "10",
      "line": "3214",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_WDGTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218818@macro@WWDG_CFR_WDGTB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB0",
    "location": {
      "column": "10",
      "line": "3215",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_WDGTB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218907@macro@WWDG_CFR_WDGTB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB1",
    "location": {
      "column": "10",
      "line": "3216",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_WDGTB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@218998@macro@WWDG_CFR_EWI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI",
    "location": {
      "column": "10",
      "line": "3218",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_CFR_EWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@219188@macro@WWDG_SR_EWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF",
    "location": {
      "column": "10",
      "line": "3221",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WWDG_SR_EWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@219795@macro@SPI_TXREG_TXREG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXREG_TXREG",
    "location": {
      "column": "10",
      "line": "3229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_TXREG_TXREG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@219950@macro@SPI_RXREG_RXREG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXREG_RXREG",
    "location": {
      "column": "10",
      "line": "3232",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_RXREG_RXREG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220105@macro@SPI_CSTAT_TXEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CSTAT_TXEPT",
    "location": {
      "column": "10",
      "line": "3235",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CSTAT_TXEPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220167@macro@SPI_CSTAT_RXAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CSTAT_RXAVL",
    "location": {
      "column": "10",
      "line": "3236",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CSTAT_RXAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220229@macro@SPI_CSTAT_TXFULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CSTAT_TXFULL",
    "location": {
      "column": "10",
      "line": "3237",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CSTAT_TXFULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220291@macro@SPI_CSTAT_RXAVL_4BYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CSTAT_RXAVL_4BYTE",
    "location": {
      "column": "10",
      "line": "3238",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CSTAT_RXAVL_4BYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220441@macro@SPI_INTSTAT_TX_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTSTAT_TX_INTF",
    "location": {
      "column": "10",
      "line": "3241",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTSTAT_TX_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220505@macro@SPI_INTSTAT_RX_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTSTAT_RX_INTF",
    "location": {
      "column": "10",
      "line": "3242",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTSTAT_RX_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220569@macro@SPI_INTSTAT_UNDERRUN_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTSTAT_UNDERRUN_INTF",
    "location": {
      "column": "10",
      "line": "3243",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTSTAT_UNDERRUN_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220633@macro@SPI_INTSTAT_RXOERR_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTSTAT_RXOERR_INTF",
    "location": {
      "column": "10",
      "line": "3244",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTSTAT_RXOERR_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220697@macro@SPI_INTSTAT_RXMATCH_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTSTAT_RXMATCH_INTF",
    "location": {
      "column": "10",
      "line": "3245",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTSTAT_RXMATCH_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220761@macro@SPI_INTSTAT_RXFULL_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTSTAT_RXFULL_INTF",
    "location": {
      "column": "10",
      "line": "3246",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTSTAT_RXFULL_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220825@macro@SPI_INTSTAT_TXEPT_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTSTAT_TXEPT_INTF",
    "location": {
      "column": "10",
      "line": "3247",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTSTAT_TXEPT_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@220975@macro@SPI_INTEN_TX_IEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTEN_TX_IEN",
    "location": {
      "column": "10",
      "line": "3250",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTEN_TX_IEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221039@macro@SPI_INTEN_RX_IEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTEN_RX_IEN",
    "location": {
      "column": "10",
      "line": "3251",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTEN_RX_IEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221103@macro@SPI_INTEN_UNDERRUN_IEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTEN_UNDERRUN_IEN",
    "location": {
      "column": "10",
      "line": "3252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTEN_UNDERRUN_IEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221167@macro@SPI_INTEN_RXOERR_IEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTEN_RXOERR_IEN",
    "location": {
      "column": "10",
      "line": "3253",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTEN_RXOERR_IEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221231@macro@SPI_INTEN_RXMATCH_IEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTEN_RXMATCH_IEN",
    "location": {
      "column": "10",
      "line": "3254",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTEN_RXMATCH_IEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221295@macro@SPI_INTEN_RXFULL_IEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTEN_RXFULL_IEN",
    "location": {
      "column": "10",
      "line": "3255",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTEN_RXFULL_IEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221359@macro@SPI_INTEN_TXEPT_IEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTEN_TXEPT_IEN",
    "location": {
      "column": "10",
      "line": "3256",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTEN_TXEPT_IEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221510@macro@SPI_INTCLR_TX_ICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTCLR_TX_ICLR",
    "location": {
      "column": "10",
      "line": "3259",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTCLR_TX_ICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221574@macro@SPI_INTCLR_RX_ICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTCLR_RX_ICLR",
    "location": {
      "column": "10",
      "line": "3260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTCLR_RX_ICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221638@macro@SPI_INTCLR_UNDERRUN_ICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTCLR_UNDERRUN_ICLR",
    "location": {
      "column": "10",
      "line": "3261",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTCLR_UNDERRUN_ICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221702@macro@SPI_INTCLR_RXOERR_ICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTCLR_RXOERR_ICLR",
    "location": {
      "column": "10",
      "line": "3262",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTCLR_RXOERR_ICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221766@macro@SPI_INTCLR_RXMATCH_ICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTCLR_RXMATCH_ICLR",
    "location": {
      "column": "10",
      "line": "3263",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTCLR_RXMATCH_ICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221830@macro@SPI_INTCLR_RXFULL_ICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTCLR_RXFULL_ICLR",
    "location": {
      "column": "10",
      "line": "3264",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTCLR_RXFULL_ICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@221894@macro@SPI_INTCLR_TXEPT_ICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INTCLR_TXEPT_ICLR",
    "location": {
      "column": "10",
      "line": "3265",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_INTCLR_TXEPT_ICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222043@macro@SPI_GCTL_SPIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_SPIEN",
    "location": {
      "column": "10",
      "line": "3268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_SPIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222107@macro@SPI_GCTL_INT_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_INT_EN",
    "location": {
      "column": "10",
      "line": "3269",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_INT_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222171@macro@SPI_GCTL_MM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_MM",
    "location": {
      "column": "10",
      "line": "3270",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_MM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222235@macro@SPI_GCTL_TXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_TXEN",
    "location": {
      "column": "10",
      "line": "3271",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_TXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222299@macro@SPI_GCTL_RXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_RXEN",
    "location": {
      "column": "10",
      "line": "3272",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_RXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222363@macro@SPI_GCTL_RXTLF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_RXTLF",
    "location": {
      "column": "10",
      "line": "3273",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_RXTLF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222427@macro@SPI_GCTL_TXTLF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_TXTLF",
    "location": {
      "column": "10",
      "line": "3274",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_TXTLF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222491@macro@SPI_GCTL_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_DMAEN",
    "location": {
      "column": "10",
      "line": "3275",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222555@macro@SPI_GCTL_NSS_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_NSS_SEL",
    "location": {
      "column": "10",
      "line": "3276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_NSS_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222619@macro@SPI_GCTL_DATA_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GCTL_DATA_SEL",
    "location": {
      "column": "10",
      "line": "3277",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_GCTL_DATA_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222768@macro@SPI_CCTL_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CCTL_CPHA",
    "location": {
      "column": "10",
      "line": "3280",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CCTL_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222832@macro@SPI_CCTL_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CCTL_CPOL",
    "location": {
      "column": "10",
      "line": "3281",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CCTL_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222896@macro@SPI_CCTL_LSBFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CCTL_LSBFE",
    "location": {
      "column": "10",
      "line": "3282",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CCTL_LSBFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@222960@macro@SPI_CCTL_SPILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CCTL_SPILEN",
    "location": {
      "column": "10",
      "line": "3283",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CCTL_SPILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223024@macro@SPI_CCTL_RXEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CCTL_RXEDGE",
    "location": {
      "column": "10",
      "line": "3284",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CCTL_RXEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223088@macro@SPI_CCTL_TXEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CCTL_TXEDGE",
    "location": {
      "column": "10",
      "line": "3285",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_CCTL_TXEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223238@macro@SPI_SPBRG_SPBRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SPBRG_SPBRG",
    "location": {
      "column": "10",
      "line": "3288",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_SPBRG_SPBRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223392@macro@SPI_RXDNR_RXDNR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXDNR_RXDNR",
    "location": {
      "column": "10",
      "line": "3291",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_RXDNR_RXDNR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223545@macro@SPI_NSSR_NSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSR_NSS",
    "location": {
      "column": "10",
      "line": "3294",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_NSSR_NSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223692@macro@SPI_EXTCTL_EXTLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_EXTCTL_EXTLEN",
    "location": {
      "column": "9",
      "line": "3297",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_EXTCTL_EXTLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223769@macro@SPI_EXTCTL_EXTLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_EXTCTL_EXTLEN_0",
    "location": {
      "column": "9",
      "line": "3298",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_EXTCTL_EXTLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223830@macro@SPI_EXTCTL_EXTLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_EXTCTL_EXTLEN_1",
    "location": {
      "column": "9",
      "line": "3299",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_EXTCTL_EXTLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223891@macro@SPI_EXTCTL_EXTLEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_EXTCTL_EXTLEN_2",
    "location": {
      "column": "9",
      "line": "3300",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_EXTCTL_EXTLEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@223952@macro@SPI_EXTCTL_EXTLEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_EXTCTL_EXTLEN_3",
    "location": {
      "column": "9",
      "line": "3301",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_EXTCTL_EXTLEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@224013@macro@SPI_EXTCTL_EXTLEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_EXTCTL_EXTLEN_4",
    "location": {
      "column": "9",
      "line": "3302",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SPI_EXTCTL_EXTLEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@224571@macro@I2C_CON_MASTER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_MASTER_MODE",
    "location": {
      "column": "10",
      "line": "3311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_MASTER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@224650@macro@I2C_CON_SPEED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_SPEED",
    "location": {
      "column": "10",
      "line": "3313",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_SPEED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@224727@macro@I2C_CON_SPEED_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_SPEED_0",
    "location": {
      "column": "10",
      "line": "3314",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_SPEED_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@224804@macro@I2C_CON_SPEED_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_SPEED_1",
    "location": {
      "column": "10",
      "line": "3315",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_SPEED_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@224881@macro@I2C_CON_10BITADDR_SLAVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_10BITADDR_SLAVE",
    "location": {
      "column": "10",
      "line": "3316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_10BITADDR_SLAVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@224958@macro@I2C_CON_10BITADDR_MASTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_10BITADDR_MASTER",
    "location": {
      "column": "10",
      "line": "3317",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_10BITADDR_MASTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225035@macro@I2C_CON_RESTART_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_RESTART_EN",
    "location": {
      "column": "10",
      "line": "3318",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_RESTART_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225112@macro@I2C_CON_SLAVE_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_SLAVE_DISABLE",
    "location": {
      "column": "10",
      "line": "3319",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_SLAVE_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225189@macro@I2C_CON_STOP_DET_IFADDRESSED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_STOP_DET_IFADDRESSED",
    "location": {
      "column": "10",
      "line": "3320",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_STOP_DET_IFADDRESSED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225266@macro@I2C_CON_EMPTY_CTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CON_EMPTY_CTRL",
    "location": {
      "column": "10",
      "line": "3321",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CON_EMPTY_CTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225427@macro@I2C_TAR_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR",
    "location": {
      "column": "10",
      "line": "3324",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225504@macro@I2C_TAR_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_0",
    "location": {
      "column": "10",
      "line": "3325",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225581@macro@I2C_TAR_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_1",
    "location": {
      "column": "10",
      "line": "3326",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225658@macro@I2C_TAR_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_2",
    "location": {
      "column": "10",
      "line": "3327",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225735@macro@I2C_TAR_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_3",
    "location": {
      "column": "10",
      "line": "3328",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225812@macro@I2C_TAR_TAR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_4",
    "location": {
      "column": "10",
      "line": "3329",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225889@macro@I2C_TAR_TAR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_5",
    "location": {
      "column": "10",
      "line": "3330",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@225966@macro@I2C_TAR_TAR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_6",
    "location": {
      "column": "10",
      "line": "3331",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226043@macro@I2C_TAR_TAR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_7",
    "location": {
      "column": "10",
      "line": "3332",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226120@macro@I2C_TAR_TAR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_8",
    "location": {
      "column": "10",
      "line": "3333",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226197@macro@I2C_TAR_TAR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_TAR_9",
    "location": {
      "column": "10",
      "line": "3334",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_TAR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226276@macro@I2C_TAR_GC_OR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_GC_OR_START",
    "location": {
      "column": "10",
      "line": "3336",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_GC_OR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226353@macro@I2C_TAR_SPECIAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TAR_SPECIAL",
    "location": {
      "column": "10",
      "line": "3337",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TAR_SPECIAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226514@macro@I2C_SAR_SAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR",
    "location": {
      "column": "10",
      "line": "3340",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226591@macro@I2C_SAR_SAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_0",
    "location": {
      "column": "10",
      "line": "3341",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226668@macro@I2C_SAR_SAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_1",
    "location": {
      "column": "10",
      "line": "3342",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226745@macro@I2C_SAR_SAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_2",
    "location": {
      "column": "10",
      "line": "3343",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226822@macro@I2C_SAR_SAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_3",
    "location": {
      "column": "10",
      "line": "3344",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226899@macro@I2C_SAR_SAR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_4",
    "location": {
      "column": "10",
      "line": "3345",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@226976@macro@I2C_SAR_SAR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_5",
    "location": {
      "column": "10",
      "line": "3346",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227053@macro@I2C_SAR_SAR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_6",
    "location": {
      "column": "10",
      "line": "3347",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227130@macro@I2C_SAR_SAR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_7",
    "location": {
      "column": "10",
      "line": "3348",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227207@macro@I2C_SAR_SAR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_8",
    "location": {
      "column": "10",
      "line": "3349",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227284@macro@I2C_SAR_SAR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SAR_SAR_9",
    "location": {
      "column": "10",
      "line": "3350",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SAR_SAR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227448@macro@I2C_HS_MADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_HS_MADDR",
    "location": {
      "column": "10",
      "line": "3352",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_HS_MADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227614@macro@I2C_DATA_CMD_DAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT",
    "location": {
      "column": "10",
      "line": "3355",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227691@macro@I2C_DATA_CMD_DAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT_0",
    "location": {
      "column": "10",
      "line": "3356",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227768@macro@I2C_DATA_CMD_DAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT_1",
    "location": {
      "column": "10",
      "line": "3357",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227845@macro@I2C_DATA_CMD_DAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT_2",
    "location": {
      "column": "10",
      "line": "3358",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227922@macro@I2C_DATA_CMD_DAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT_3",
    "location": {
      "column": "10",
      "line": "3359",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@227999@macro@I2C_DATA_CMD_DAT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT_4",
    "location": {
      "column": "10",
      "line": "3360",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@228076@macro@I2C_DATA_CMD_DAT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT_5",
    "location": {
      "column": "10",
      "line": "3361",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@228153@macro@I2C_DATA_CMD_DAT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT_6",
    "location": {
      "column": "10",
      "line": "3362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@228230@macro@I2C_DATA_CMD_DAT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_DAT_7",
    "location": {
      "column": "10",
      "line": "3363",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_DAT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@228309@macro@I2C_DATA_CMD_CMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DATA_CMD_CMD",
    "location": {
      "column": "10",
      "line": "3365",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DATA_CMD_CMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@228478@macro@I2C_SS_SCL_HCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SS_SCL_HCNT",
    "location": {
      "column": "10",
      "line": "3368",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SS_SCL_HCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@228646@macro@I2C_SS_SCL_LCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SS_SCL_LCNT",
    "location": {
      "column": "10",
      "line": "3371",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SS_SCL_LCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@228814@macro@I2C_FS_SCL_HCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FS_SCL_HCNT",
    "location": {
      "column": "10",
      "line": "3374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_FS_SCL_HCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@228982@macro@I2C_FS_SCL_LCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FS_SCL_LCNT",
    "location": {
      "column": "10",
      "line": "3377",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_FS_SCL_LCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229150@macro@I2C_HS_SCL_HCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_HS_SCL_HCNT",
    "location": {
      "column": "10",
      "line": "3380",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_HS_SCL_HCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229318@macro@I2C_HS_SCL_LCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_HS_SCL_LCNT",
    "location": {
      "column": "10",
      "line": "3383",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_HS_SCL_LCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229484@macro@I2C_INTR_STAT_RX_UNDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_RX_UNDER",
    "location": {
      "column": "10",
      "line": "3386",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_RX_UNDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229560@macro@I2C_INTR_STAT_RX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_RX_OVER",
    "location": {
      "column": "10",
      "line": "3387",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_RX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229636@macro@I2C_INTR_STAT_RX_FULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_RX_FULL",
    "location": {
      "column": "10",
      "line": "3388",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_RX_FULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229712@macro@I2C_INTR_STAT_TX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_TX_OVER",
    "location": {
      "column": "10",
      "line": "3389",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_TX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229788@macro@I2C_INTR_STAT_TX_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_TX_EMPTY",
    "location": {
      "column": "10",
      "line": "3390",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_TX_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229864@macro@I2C_INTR_STAT_RX_REQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_RX_REQ",
    "location": {
      "column": "10",
      "line": "3391",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_RX_REQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@229940@macro@I2C_INTR_STAT_TX_ABRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_TX_ABRT",
    "location": {
      "column": "10",
      "line": "3392",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_TX_ABRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230016@macro@I2C_INTR_STAT_RX_DONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_RX_DONE",
    "location": {
      "column": "10",
      "line": "3393",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_RX_DONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230092@macro@I2C_INTR_STAT_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_ACTIVITY",
    "location": {
      "column": "10",
      "line": "3394",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230168@macro@I2C_INTR_STAT_STOP_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_STOP_DET",
    "location": {
      "column": "10",
      "line": "3395",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_STOP_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230244@macro@I2C_INTR_STAT_START_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_START_DET",
    "location": {
      "column": "10",
      "line": "3396",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_START_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230320@macro@I2C_INTR_STAT_GEN_CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_GEN_CALL",
    "location": {
      "column": "10",
      "line": "3397",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_GEN_CALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230396@macro@I2C_INTR_STAT_RESTART_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_RESTART_DET",
    "location": {
      "column": "10",
      "line": "3398",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_RESTART_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230472@macro@I2C_INTR_STAT_MST_ON_HOLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_STAT_MST_ON_HOLD",
    "location": {
      "column": "10",
      "line": "3399",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_STAT_MST_ON_HOLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230638@macro@I2C_INTR_MASK_RX_UNDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_RX_UNDER",
    "location": {
      "column": "10",
      "line": "3402",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_RX_UNDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230714@macro@I2C_INTR_MASK_RX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_RX_OVER",
    "location": {
      "column": "10",
      "line": "3403",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_RX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230790@macro@I2C_INTR_MASK_RX_FULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_RX_FULL",
    "location": {
      "column": "10",
      "line": "3404",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_RX_FULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230866@macro@I2C_INTR_MASK_TX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_TX_OVER",
    "location": {
      "column": "10",
      "line": "3405",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_TX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@230942@macro@I2C_INTR_MASK_TX_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_TX_EMPTY",
    "location": {
      "column": "10",
      "line": "3406",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_TX_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231018@macro@I2C_INTR_MASK_RX_REQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_RX_REQ",
    "location": {
      "column": "10",
      "line": "3407",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_RX_REQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231094@macro@I2C_INTR_MASK_TX_ABRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_TX_ABRT",
    "location": {
      "column": "10",
      "line": "3408",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_TX_ABRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231170@macro@I2C_INTR_MASK_RX_DONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_RX_DONE",
    "location": {
      "column": "10",
      "line": "3409",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_RX_DONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231246@macro@I2C_INTR_MASK_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_ACTIVITY",
    "location": {
      "column": "10",
      "line": "3410",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231322@macro@I2C_INTR_MASK_STOP_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_STOP_DET",
    "location": {
      "column": "10",
      "line": "3411",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_STOP_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231398@macro@I2C_INTR_MASK_START_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_START_DET",
    "location": {
      "column": "10",
      "line": "3412",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_START_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231474@macro@I2C_INTR_MASK_GEN_CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_GEN_CALL",
    "location": {
      "column": "10",
      "line": "3413",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_GEN_CALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231550@macro@I2C_INTR_MASK_RESTART_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_RESTART_DET",
    "location": {
      "column": "10",
      "line": "3414",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_RESTART_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231626@macro@I2C_INTR_MASK_MST_ON_HOLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_INTR_MASK_MST_ON_HOLD",
    "location": {
      "column": "10",
      "line": "3415",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_INTR_MASK_MST_ON_HOLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231796@macro@I2C_RAW_INTR_MASK_RX_UNDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_RX_UNDER",
    "location": {
      "column": "10",
      "line": "3418",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_RX_UNDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231876@macro@I2C_RAW_INTR_MASK_RX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_RX_OVER",
    "location": {
      "column": "10",
      "line": "3419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_RX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@231956@macro@I2C_RAW_INTR_MASK_RX_FULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_RX_FULL",
    "location": {
      "column": "10",
      "line": "3420",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_RX_FULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232036@macro@I2C_RAW_INTR_MASK_TX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_TX_OVER",
    "location": {
      "column": "10",
      "line": "3421",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_TX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232116@macro@I2C_RAW_INTR_MASK_TX_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_TX_EMPTY",
    "location": {
      "column": "10",
      "line": "3422",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_TX_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232196@macro@I2C_RAW_INTR_MASK_RX_REQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_RX_REQ",
    "location": {
      "column": "10",
      "line": "3423",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_RX_REQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232276@macro@I2C_RAW_INTR_MASK_TX_ABRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_TX_ABRT",
    "location": {
      "column": "10",
      "line": "3424",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_TX_ABRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232356@macro@I2C_RAW_INTR_MASK_RX_DONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_RX_DONE",
    "location": {
      "column": "10",
      "line": "3425",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_RX_DONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232436@macro@I2C_RAW_INTR_MASK_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_ACTIVITY",
    "location": {
      "column": "10",
      "line": "3426",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232516@macro@I2C_RAW_INTR_MASK_STOP_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_STOP_DET",
    "location": {
      "column": "10",
      "line": "3427",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_STOP_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232596@macro@I2C_RAW_INTR_MASK_START_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_START_DET",
    "location": {
      "column": "10",
      "line": "3428",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_START_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232676@macro@I2C_RAW_INTR_MASK_GEN_CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_GEN_CALL",
    "location": {
      "column": "10",
      "line": "3429",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_GEN_CALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232756@macro@I2C_RAW_INTR_MASK_RESTART_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_RESTART_DET",
    "location": {
      "column": "10",
      "line": "3430",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_RESTART_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@232836@macro@I2C_RAW_INTR_MASK_MST_ON_HOLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RAW_INTR_MASK_MST_ON_HOLD",
    "location": {
      "column": "10",
      "line": "3431",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RAW_INTR_MASK_MST_ON_HOLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@233005@macro@I2C_CLR_INTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_INTR",
    "location": {
      "column": "10",
      "line": "3434",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_INTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@233178@macro@I2C_CLR_RX_UNDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_RX_UNDER",
    "location": {
      "column": "10",
      "line": "3437",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_RX_UNDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@233350@macro@I2C_CLR_RX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_RX_OVER",
    "location": {
      "column": "10",
      "line": "3440",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_RX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@233522@macro@I2C_CLR_TX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_TX_OVER",
    "location": {
      "column": "10",
      "line": "3443",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_TX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@233693@macro@I2C_CLR_RD_REQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_RD_REQ",
    "location": {
      "column": "10",
      "line": "3446",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_RD_REQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@233865@macro@I2C_CLR_TX_ABRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_TX_ABRT",
    "location": {
      "column": "10",
      "line": "3449",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_TX_ABRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@234037@macro@I2C_CLR_RX_DONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_RX_DONE",
    "location": {
      "column": "10",
      "line": "3452",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_RX_DONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@234210@macro@I2C_CLR_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_ACTIVITY",
    "location": {
      "column": "10",
      "line": "3455",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@234383@macro@I2C_CLR_STOP_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_STOP_DET",
    "location": {
      "column": "10",
      "line": "3458",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_STOP_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@234557@macro@I2C_CLR_START_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_START_DET",
    "location": {
      "column": "10",
      "line": "3461",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_START_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@234730@macro@I2C_CLR_GEN_CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CLR_GEN_CALL",
    "location": {
      "column": "10",
      "line": "3464",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_CLR_GEN_CALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@234897@macro@I2C_ENABLE_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_ENABLE_ENABLE",
    "location": {
      "column": "10",
      "line": "3467",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_ENABLE_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@234977@macro@I2C_ENABLE_ABORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_ENABLE_ABORT",
    "location": {
      "column": "10",
      "line": "3468",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_ENABLE_ABORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235144@macro@I2C_STATUS_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_ACTIVITY",
    "location": {
      "column": "10",
      "line": "3471",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_STATUS_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235224@macro@I2C_STATUS_TFNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_TFNF",
    "location": {
      "column": "10",
      "line": "3472",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_STATUS_TFNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235304@macro@I2C_STATUS_TFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_TFE",
    "location": {
      "column": "10",
      "line": "3473",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_STATUS_TFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235384@macro@I2C_STATUS_RFNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_RFNE",
    "location": {
      "column": "10",
      "line": "3474",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_STATUS_RFNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235464@macro@I2C_STATUS_RFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_RFF",
    "location": {
      "column": "10",
      "line": "3475",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_STATUS_RFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235544@macro@I2C_STATUS_MST_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_MST_ACTIVITY",
    "location": {
      "column": "10",
      "line": "3476",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_STATUS_MST_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235624@macro@I2C_STATUS_SLV_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_SLV_ACTIVITY",
    "location": {
      "column": "10",
      "line": "3477",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_STATUS_SLV_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235790@macro@I2C_TXFLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TXFLR",
    "location": {
      "column": "10",
      "line": "3480",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TXFLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235870@macro@I2C_TXFLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TXFLR_0",
    "location": {
      "column": "10",
      "line": "3481",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TXFLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@235950@macro@I2C_TXFLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TXFLR_1",
    "location": {
      "column": "10",
      "line": "3482",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_TXFLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@236116@macro@I2C_RXFLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RXFLR",
    "location": {
      "column": "10",
      "line": "3485",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RXFLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@236196@macro@I2C_RXFLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RXFLR_0",
    "location": {
      "column": "10",
      "line": "3486",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RXFLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@236276@macro@I2C_RXFLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_RXFLR_1",
    "location": {
      "column": "10",
      "line": "3487",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_RXFLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@236445@macro@I2C_SDA_TX_HOLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SDA_TX_HOLD",
    "location": {
      "column": "10",
      "line": "3490",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SDA_TX_HOLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@236529@macro@I2C_SDA_RX_HOLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SDA_RX_HOLD",
    "location": {
      "column": "10",
      "line": "3491",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SDA_RX_HOLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@236700@macro@I2C_DMA_CR_RDMAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DMA_CR_RDMAE",
    "location": {
      "column": "10",
      "line": "3494",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DMA_CR_RDMAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@236780@macro@I2C_DMA_CR_TDMAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DMA_CR_TDMAE",
    "location": {
      "column": "10",
      "line": "3495",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_DMA_CR_TDMAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@236951@macro@I2C_SDA_SET_UP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SDA_SET_UP",
    "location": {
      "column": "10",
      "line": "3498",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_SDA_SET_UP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@237128@macro@I2C_ACK_GENERAL_CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_ACK_GENERAL_CALL",
    "location": {
      "column": "10",
      "line": "3501",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "I2C_ACK_GENERAL_CALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@237704@macro@UART_TDR_TXREG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_TDR_TXREG",
    "location": {
      "column": "10",
      "line": "3510",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_TDR_TXREG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@237856@macro@UART_RDR_RXREG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_RDR_RXREG",
    "location": {
      "column": "10",
      "line": "3513",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_RDR_RXREG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238008@macro@UART_CSR_TXC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CSR_TXC",
    "location": {
      "column": "10",
      "line": "3516",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CSR_TXC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238076@macro@UART_CSR_RXAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CSR_RXAVL",
    "location": {
      "column": "10",
      "line": "3517",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CSR_RXAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238144@macro@UART_CSR_TXFULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CSR_TXFULL",
    "location": {
      "column": "10",
      "line": "3518",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CSR_TXFULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238212@macro@UART_CSR_TXBUF_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CSR_TXBUF_EMPTY",
    "location": {
      "column": "10",
      "line": "3519",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CSR_TXBUF_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238364@macro@UART_ISR_TX_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ISR_TX_INTF",
    "location": {
      "column": "10",
      "line": "3522",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ISR_TX_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238432@macro@UART_ISR_RX_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ISR_RX_INTF",
    "location": {
      "column": "10",
      "line": "3523",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ISR_RX_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238500@macro@UART_ISR_RXOERR_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ISR_RXOERR_INTF",
    "location": {
      "column": "10",
      "line": "3524",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ISR_RXOERR_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238568@macro@UART_ISR_RXFERR_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ISR_RXFERR_INTF",
    "location": {
      "column": "10",
      "line": "3525",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ISR_RXFERR_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238636@macro@UART_ISR_RXPERR_INTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ISR_RXPERR_INTF",
    "location": {
      "column": "10",
      "line": "3526",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ISR_RXPERR_INTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238704@macro@UART_ISR_RXBRK_INFT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ISR_RXBRK_INFT",
    "location": {
      "column": "10",
      "line": "3527",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ISR_RXBRK_INFT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238856@macro@UART_IER_TXIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IER_TXIEN",
    "location": {
      "column": "10",
      "line": "3530",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_IER_TXIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238924@macro@UART_IER_RXIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IER_RXIEN",
    "location": {
      "column": "10",
      "line": "3531",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_IER_RXIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@238992@macro@UART_IER_TIMEOUTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IER_TIMEOUTEN",
    "location": {
      "column": "10",
      "line": "3532",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_IER_TIMEOUTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239060@macro@UART_IER_RXOERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IER_RXOERREN",
    "location": {
      "column": "10",
      "line": "3533",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_IER_RXOERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239128@macro@UART_IER_RXPERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IER_RXPERREN",
    "location": {
      "column": "10",
      "line": "3534",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_IER_RXPERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239196@macro@UART_IER_RXFERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IER_RXFERREN",
    "location": {
      "column": "10",
      "line": "3535",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_IER_RXFERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239264@macro@UART_IER_RXBRKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IER_RXBRKEN",
    "location": {
      "column": "10",
      "line": "3536",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_IER_RXBRKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239416@macro@UART_ICR_TXICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ICR_TXICLR",
    "location": {
      "column": "10",
      "line": "3539",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ICR_TXICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239484@macro@UART_ICR_RXICLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ICR_RXICLR",
    "location": {
      "column": "10",
      "line": "3540",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ICR_RXICLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239552@macro@UART_ICR_TIMEOUTCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ICR_TIMEOUTCLR",
    "location": {
      "column": "10",
      "line": "3541",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ICR_TIMEOUTCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239620@macro@UART_ICR_RXOERRCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ICR_RXOERRCLR",
    "location": {
      "column": "10",
      "line": "3542",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ICR_RXOERRCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239688@macro@UART_ICR_RXPERRCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ICR_RXPERRCLR",
    "location": {
      "column": "10",
      "line": "3543",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ICR_RXPERRCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239756@macro@UART_ICR_RXFERRCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ICR_RXFERRCLR",
    "location": {
      "column": "10",
      "line": "3544",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ICR_RXFERRCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239824@macro@UART_ICR_RXBRKCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_ICR_RXBRKCLR",
    "location": {
      "column": "10",
      "line": "3545",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_ICR_RXBRKCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@239976@macro@UART_GCR_UARTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_GCR_UARTEN",
    "location": {
      "column": "10",
      "line": "3548",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_GCR_UARTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240044@macro@UART_GCR_DMAMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_GCR_DMAMODE",
    "location": {
      "column": "10",
      "line": "3549",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_GCR_DMAMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240112@macro@UART_GCR_AUTOFLOWEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_GCR_AUTOFLOWEN",
    "location": {
      "column": "10",
      "line": "3550",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_GCR_AUTOFLOWEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240180@macro@UART_GCR_RXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_GCR_RXEN",
    "location": {
      "column": "10",
      "line": "3551",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_GCR_RXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240248@macro@UART_GCR_TXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_GCR_TXEN",
    "location": {
      "column": "10",
      "line": "3552",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_GCR_TXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240400@macro@UART_CCR_PEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CCR_PEN",
    "location": {
      "column": "10",
      "line": "3555",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CCR_PEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240468@macro@UART_CCR_PSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CCR_PSEL",
    "location": {
      "column": "10",
      "line": "3556",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CCR_PSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240536@macro@UART_CCR_SPB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CCR_SPB",
    "location": {
      "column": "10",
      "line": "3557",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CCR_SPB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240604@macro@UART_CCR_BRK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CCR_BRK",
    "location": {
      "column": "10",
      "line": "3558",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CCR_BRK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240674@macro@UART_CCR_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CCR_CHAR",
    "location": {
      "column": "10",
      "line": "3560",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CCR_CHAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240742@macro@UART_CCR_CHAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CCR_CHAR_0",
    "location": {
      "column": "10",
      "line": "3561",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CCR_CHAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240810@macro@UART_CCR_CHAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_CCR_CHAR_1",
    "location": {
      "column": "10",
      "line": "3562",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_CCR_CHAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@240962@macro@UART_BRR_DIV_Mantissa",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_BRR_DIV_Mantissa",
    "location": {
      "column": "10",
      "line": "3565",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_BRR_DIV_Mantissa",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@241114@macro@UART_FRA_DIV_Fraction",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_FRA_DIV_Fraction",
    "location": {
      "column": "10",
      "line": "3568",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_FRA_DIV_Fraction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@241179@macro@UART_BRR_SPBRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_BRR_SPBRG",
    "location": {
      "column": "10",
      "line": "3569",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "UART_BRR_SPBRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@241748@macro@DBGMCU_IDCODE_DEV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID",
    "location": {
      "column": "10",
      "line": "3579",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@241851@macro@DBGMCU_IDCODE_REV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID",
    "location": {
      "column": "10",
      "line": "3581",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@241974@macro@DBGMCU_IDCODE_REV_ID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_0",
    "location": {
      "column": "10",
      "line": "3582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242063@macro@DBGMCU_IDCODE_REV_ID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_1",
    "location": {
      "column": "10",
      "line": "3583",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242152@macro@DBGMCU_IDCODE_REV_ID_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_2",
    "location": {
      "column": "10",
      "line": "3584",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242241@macro@DBGMCU_IDCODE_REV_ID_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_3",
    "location": {
      "column": "10",
      "line": "3585",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242330@macro@DBGMCU_IDCODE_REV_ID_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_4",
    "location": {
      "column": "10",
      "line": "3586",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242419@macro@DBGMCU_IDCODE_REV_ID_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_5",
    "location": {
      "column": "10",
      "line": "3587",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242508@macro@DBGMCU_IDCODE_REV_ID_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_6",
    "location": {
      "column": "10",
      "line": "3588",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242597@macro@DBGMCU_IDCODE_REV_ID_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_7",
    "location": {
      "column": "10",
      "line": "3589",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242686@macro@DBGMCU_IDCODE_REV_ID_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_8",
    "location": {
      "column": "10",
      "line": "3590",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242775@macro@DBGMCU_IDCODE_REV_ID_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_9",
    "location": {
      "column": "10",
      "line": "3591",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242864@macro@DBGMCU_IDCODE_REV_ID_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_10",
    "location": {
      "column": "10",
      "line": "3592",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@242954@macro@DBGMCU_IDCODE_REV_ID_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_11",
    "location": {
      "column": "10",
      "line": "3593",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243044@macro@DBGMCU_IDCODE_REV_ID_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_12",
    "location": {
      "column": "10",
      "line": "3594",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243134@macro@DBGMCU_IDCODE_REV_ID_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_13",
    "location": {
      "column": "10",
      "line": "3595",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243224@macro@DBGMCU_IDCODE_REV_ID_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_14",
    "location": {
      "column": "10",
      "line": "3596",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243314@macro@DBGMCU_IDCODE_REV_ID_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID_15",
    "location": {
      "column": "10",
      "line": "3597",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243488@macro@DBGMCU_CR_DBG_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP",
    "location": {
      "column": "10",
      "line": "3600",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243588@macro@DBGMCU_CR_DBG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP",
    "location": {
      "column": "10",
      "line": "3601",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243687@macro@DBGMCU_CR_DBG_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY",
    "location": {
      "column": "10",
      "line": "3602",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243789@macro@DBGMCU_CR_TRACE_IOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN",
    "location": {
      "column": "10",
      "line": "3603",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@243903@macro@DBGMCU_CR_TRACE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE",
    "location": {
      "column": "10",
      "line": "3605",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244038@macro@DBGMCU_CR_TRACE_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_0",
    "location": {
      "column": "10",
      "line": "3606",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244127@macro@DBGMCU_CR_TRACE_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_1",
    "location": {
      "column": "10",
      "line": "3607",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244218@macro@DBGMCU_CR_DBG_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_IWDG_STOP",
    "location": {
      "column": "10",
      "line": "3609",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244356@macro@DBGMCU_CR_DBG_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_WWDG_STOP",
    "location": {
      "column": "10",
      "line": "3610",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244489@macro@DBGMCU_CR_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM1_STOP",
    "location": {
      "column": "10",
      "line": "3611",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244613@macro@DBGMCU_CR_DBG_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM2_STOP",
    "location": {
      "column": "10",
      "line": "3612",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244737@macro@DBGMCU_CR_DBG_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM3_STOP",
    "location": {
      "column": "10",
      "line": "3613",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244861@macro@DBGMCU_CR_DBG_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM4_STOP",
    "location": {
      "column": "10",
      "line": "3614",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@244987@macro@DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "3616",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@245117@macro@DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "3617",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@245247@macro@DBGMCU_CR_DBG_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM5_STOP",
    "location": {
      "column": "10",
      "line": "3618",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@245371@macro@DBGMCU_CR_DBG_TIM6_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM6_STOP",
    "location": {
      "column": "10",
      "line": "3619",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_TIM6_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@245495@macro@DBGMCU_CR_DBG_TIM7_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM7_STOP",
    "location": {
      "column": "10",
      "line": "3620",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_TIM7_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@245619@macro@DBGMCU_CR_DBG_TIM8_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_TIM8_STOP",
    "location": {
      "column": "10",
      "line": "3621",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DBGMCU_CR_DBG_TIM8_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@246239@macro@FLASH_ACR_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY",
    "location": {
      "column": "10",
      "line": "3630",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_ACR_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@246350@macro@FLASH_ACR_LATENCY_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_0",
    "location": {
      "column": "10",
      "line": "3631",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_ACR_LATENCY_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@246439@macro@FLASH_ACR_LATENCY_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_1",
    "location": {
      "column": "10",
      "line": "3632",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_ACR_LATENCY_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@246528@macro@FLASH_ACR_LATENCY_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_2",
    "location": {
      "column": "10",
      "line": "3633",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_ACR_LATENCY_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@246619@macro@FLASH_ACR_HLFCYA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_HLFCYA",
    "location": {
      "column": "10",
      "line": "3635",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_ACR_HLFCYA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@246733@macro@FLASH_ACR_PRFTBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTBE",
    "location": {
      "column": "10",
      "line": "3636",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_ACR_PRFTBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@246839@macro@FLASH_ACR_PRFTBS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTBS",
    "location": {
      "column": "10",
      "line": "3637",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_ACR_PRFTBS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@247029@macro@FLASH_KEYR_FKEYR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEYR_FKEYR",
    "location": {
      "column": "10",
      "line": "3640",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_KEYR_FKEYR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@247205@macro@FLASH_OPTKEYR_OPTKEYR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTKEYR_OPTKEYR",
    "location": {
      "column": "10",
      "line": "3643",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OPTKEYR_OPTKEYR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@247387@macro@FLASH_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY",
    "location": {
      "column": "10",
      "line": "3646",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@247475@macro@FLASH_SR_PGERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGERR",
    "location": {
      "column": "10",
      "line": "3647",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_SR_PGERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@247576@macro@FLASH_SR_WRPRTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPRTERR",
    "location": {
      "column": "10",
      "line": "3648",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_SR_WRPRTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@247682@macro@FLASH_SR_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP",
    "location": {
      "column": "10",
      "line": "3649",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_SR_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@247866@macro@FLASH_CR_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG",
    "location": {
      "column": "10",
      "line": "3652",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@247961@macro@FLASH_CR_PER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PER",
    "location": {
      "column": "10",
      "line": "3653",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_PER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248055@macro@FLASH_CR_MER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER",
    "location": {
      "column": "10",
      "line": "3654",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_MER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248149@macro@FLASH_CR_OPTPG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTPG",
    "location": {
      "column": "10",
      "line": "3655",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_OPTPG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248256@macro@FLASH_CR_OPTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTER",
    "location": {
      "column": "10",
      "line": "3656",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_OPTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248357@macro@FLASH_CR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT",
    "location": {
      "column": "10",
      "line": "3657",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248446@macro@FLASH_CR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK",
    "location": {
      "column": "10",
      "line": "3658",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248534@macro@FLASH_CR_OPTWRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_OPTWRE",
    "location": {
      "column": "10",
      "line": "3659",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_OPTWRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248643@macro@FLASH_CR_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_ERRIE",
    "location": {
      "column": "10",
      "line": "3660",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248749@macro@FLASH_CR_EOPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE",
    "location": {
      "column": "10",
      "line": "3661",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_CR_EOPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@248950@macro@FLASH_AR_FAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_AR_FAR",
    "location": {
      "column": "10",
      "line": "3664",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_AR_FAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249131@macro@FLASH_OBR_OPTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_OPTERR",
    "location": {
      "column": "10",
      "line": "3667",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OBR_OPTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249232@macro@FLASH_OBR_RDPRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_RDPRT",
    "location": {
      "column": "10",
      "line": "3668",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OBR_RDPRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249333@macro@FLASH_OBR_USER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_USER",
    "location": {
      "column": "10",
      "line": "3670",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OBR_USER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249434@macro@FLASH_OBR_WDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_WDG_SW",
    "location": {
      "column": "10",
      "line": "3671",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OBR_WDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249524@macro@FLASH_OBR_nRST_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STOP",
    "location": {
      "column": "10",
      "line": "3672",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OBR_nRST_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249617@macro@FLASH_OBR_nRST_STDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nRST_STDBY",
    "location": {
      "column": "10",
      "line": "3673",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OBR_nRST_STDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249711@macro@FLASH_OBR_nBOOT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_nBOOT1",
    "location": {
      "column": "10",
      "line": "3674",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OBR_nBOOT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249801@macro@FLASH_OBR_Notused",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OBR_Notused",
    "location": {
      "column": "10",
      "line": "3675",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_OBR_Notused",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@249977@macro@FLASH_WRPR_WRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRPR_WRP",
    "location": {
      "column": "10",
      "line": "3678",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRPR_WRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@250242@macro@FLASH_RDP_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_RDP",
    "location": {
      "column": "10",
      "line": "3683",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_RDP_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@250353@macro@FLASH_RDP_nRDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_RDP_nRDP",
    "location": {
      "column": "10",
      "line": "3684",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_RDP_nRDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@250561@macro@FLASH_USER_USER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_USER",
    "location": {
      "column": "10",
      "line": "3687",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_USER_USER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@250661@macro@FLASH_USER_nUSER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_USER_nUSER",
    "location": {
      "column": "10",
      "line": "3688",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_USER_nUSER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@250858@macro@FLASH_Data0_Data0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Data0_Data0",
    "location": {
      "column": "10",
      "line": "3691",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_Data0_Data0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@250971@macro@FLASH_Data0_nData0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Data0_nData0",
    "location": {
      "column": "10",
      "line": "3692",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_Data0_nData0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@251181@macro@FLASH_Data1_Data1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Data1_Data1",
    "location": {
      "column": "10",
      "line": "3695",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_Data1_Data1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@251294@macro@FLASH_Data1_nData1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Data1_nData1",
    "location": {
      "column": "10",
      "line": "3696",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_Data1_nData1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@251504@macro@FLASH_WRP0_WRP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_WRP0",
    "location": {
      "column": "10",
      "line": "3699",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRP0_WRP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@251630@macro@FLASH_WRP0_nWRP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP0_nWRP0",
    "location": {
      "column": "10",
      "line": "3700",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRP0_nWRP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@251853@macro@FLASH_WRP1_WRP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_WRP1",
    "location": {
      "column": "10",
      "line": "3703",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRP1_WRP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@251979@macro@FLASH_WRP1_nWRP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP1_nWRP1",
    "location": {
      "column": "10",
      "line": "3704",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRP1_nWRP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@252202@macro@FLASH_WRP2_WRP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_WRP2",
    "location": {
      "column": "10",
      "line": "3707",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRP2_WRP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@252328@macro@FLASH_WRP2_nWRP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP2_nWRP2",
    "location": {
      "column": "10",
      "line": "3708",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRP2_nWRP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@252551@macro@FLASH_WRP3_WRP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_WRP3",
    "location": {
      "column": "10",
      "line": "3711",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRP3_WRP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@252677@macro@FLASH_WRP3_nWRP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRP3_nWRP3",
    "location": {
      "column": "10",
      "line": "3712",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "FLASH_WRP3_nWRP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@252961@macro@SET_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SET_BIT",
    "location": {
      "column": "9",
      "line": "3732",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "SET_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@253011@macro@CLEAR_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_BIT",
    "location": {
      "column": "9",
      "line": "3734",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "CLEAR_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@253062@macro@READ_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_BIT",
    "location": {
      "column": "9",
      "line": "3736",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "READ_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@253111@macro@CLEAR_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_REG",
    "location": {
      "column": "9",
      "line": "3738",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "CLEAR_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@253160@macro@WRITE_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRITE_REG",
    "location": {
      "column": "9",
      "line": "3740",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "WRITE_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@253209@macro@READ_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_REG",
    "location": {
      "column": "9",
      "line": "3742",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "READ_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@253250@macro@MODIFY_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODIFY_REG",
    "location": {
      "column": "9",
      "line": "3744",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "MODIFY_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@254025@macro@assert_param",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "assert_param",
    "location": {
      "column": "9",
      "line": "3763",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "assert_param",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@254187@macro@DMA_Channel1_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel1_IRQn",
    "location": {
      "column": "9",
      "line": "3786",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_Channel1_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@254241@macro@DMA_Channel2_3_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel2_3_IRQn",
    "location": {
      "column": "9",
      "line": "3787",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_Channel2_3_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:MM32SPIN2xx_p.h@254297@macro@DMA_Channel4_5_IRQn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel4_5_IRQn",
    "location": {
      "column": "9",
      "line": "3788",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\MM32SPIN2xx_p.h"
    },
    "name": "DMA_Channel4_5_IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@98@macro@_STDINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDINT",
    "location": {
      "column": "9",
      "line": "4",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "_STDINT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "19",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "20",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "24",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "30",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "34",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "35",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "40",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "41",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "43",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "44",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "47",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "51",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "54",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "60",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "61",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast8_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "63",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast16_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast32_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast64_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "77",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "intmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintmax_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2573@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_uintptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_intptr_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2869@macro@INT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MAX",
    "location": {
      "column": "11",
      "line": "94",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2912@macro@INT8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MIN",
    "location": {
      "column": "11",
      "line": "95",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2955@macro@UINT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_MAX",
    "location": {
      "column": "11",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3030@macro@INT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MAX",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3074@macro@INT16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MIN",
    "location": {
      "column": "11",
      "line": "101",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3118@macro@UINT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_MAX",
    "location": {
      "column": "11",
      "line": "102",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3194@macro@INT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MAX",
    "location": {
      "column": "11",
      "line": "106",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3238@macro@INT32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MIN",
    "location": {
      "column": "11",
      "line": "107",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3282@macro@UINT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_MAX",
    "location": {
      "column": "11",
      "line": "108",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3358@macro@INT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MAX",
    "location": {
      "column": "11",
      "line": "112",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3402@macro@INT64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MIN",
    "location": {
      "column": "11",
      "line": "113",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3446@macro@UINT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_MAX",
    "location": {
      "column": "11",
      "line": "114",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3496@macro@INT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3545@macro@INT_LEAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MIN",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3594@macro@UINT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "119",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3644@macro@INT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3694@macro@INT_LEAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MIN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3744@macro@UINT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "123",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3795@macro@INT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "125",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3845@macro@INT_LEAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MIN",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3895@macro@UINT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3978@macro@INT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4028@macro@INT_LEAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MIN",
    "location": {
      "column": "11",
      "line": "131",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4117@macro@UINT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4173@macro@INT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "138",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4221@macro@INT_FAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MIN",
    "location": {
      "column": "9",
      "line": "139",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4269@macro@UINT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "140",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST8_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4318@macro@INT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "142",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4367@macro@INT_FAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MIN",
    "location": {
      "column": "9",
      "line": "143",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4416@macro@UINT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "144",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST16_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4466@macro@INT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4515@macro@INT_FAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4564@macro@UINT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST32_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4645@macro@INT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "151",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4694@macro@INT_FAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MIN",
    "location": {
      "column": "11",
      "line": "152",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4781@macro@UINT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "156",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST64_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4836@macro@INTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MAX",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4881@macro@INTMAX_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MIN",
    "location": {
      "column": "9",
      "line": "160",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4926@macro@UINTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_MAX",
    "location": {
      "column": "9",
      "line": "161",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4972@macro@SIZE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIZE_MAX",
    "location": {
      "column": "9",
      "line": "163",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIZE_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5015@macro@PTRDIFF_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MAX",
    "location": {
      "column": "9",
      "line": "165",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5060@macro@PTRDIFF_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5106@macro@INTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MAX",
    "location": {
      "column": "9",
      "line": "168",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5151@macro@INTPTR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MIN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5196@macro@UINTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTPTR_MAX",
    "location": {
      "column": "9",
      "line": "170",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTPTR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5242@macro@WCHAR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MIN",
    "location": {
      "column": "9",
      "line": "172",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5276@macro@WCHAR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MAX",
    "location": {
      "column": "9",
      "line": "173",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5311@macro@WINT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MIN",
    "location": {
      "column": "9",
      "line": "175",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5345@macro@WINT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MAX",
    "location": {
      "column": "9",
      "line": "176",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5380@macro@SIG_ATOMIC_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5427@macro@SIG_ATOMIC_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MAX",
    "location": {
      "column": "9",
      "line": "179",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5546@macro@INT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_C",
    "location": {
      "column": "11",
      "line": "184",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5595@macro@UINT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_C",
    "location": {
      "column": "11",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5677@macro@INT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_C",
    "location": {
      "column": "11",
      "line": "189",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5727@macro@UINT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_C",
    "location": {
      "column": "11",
      "line": "190",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5810@macro@INT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_C",
    "location": {
      "column": "11",
      "line": "194",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5860@macro@UINT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_C",
    "location": {
      "column": "11",
      "line": "195",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5949@macro@INT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_C",
    "location": {
      "column": "11",
      "line": "199",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6038@macro@UINT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_C",
    "location": {
      "column": "11",
      "line": "203",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6095@macro@INTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_C",
    "location": {
      "column": "9",
      "line": "206",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6146@macro@UINTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_C",
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@297@macro@__BUILTINS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BUILTINS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__BUILTINS_INCLUDED",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@614@macro@__IEFF_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_HS",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_HS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@692@macro@__IEFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NE",
    "location": {
      "column": "9",
      "line": "30",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@766@macro@__IEFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENR2",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@855@macro@__IEFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENW1",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_no_operation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_no_operation(void)",
    "location": {
      "column": "22",
      "line": "41",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_no_operation",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "43",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "44",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_interrupt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__istate_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__istate_t",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
    "location": {
      "column": "25",
      "line": "48",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
    "location": {
      "column": "19",
      "line": "49",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_interrupt_state",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSR(void)",
    "location": {
      "column": "27",
      "line": "52",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_IPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_IPSR(void)",
    "location": {
      "column": "27",
      "line": "53",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_IPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_MSP(void)",
    "location": {
      "column": "37",
      "line": "54",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_MSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "55",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_MSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSP(void)",
    "location": {
      "column": "37",
      "line": "56",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "57",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PSP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
    "location": {
      "column": "37",
      "line": "58",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "59",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PRIMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CONTROL(void)",
    "location": {
      "column": "37",
      "line": "60",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CONTROL(unsigned int)",
    "location": {
      "column": "27",
      "line": "61",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CONTROL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
    "location": {
      "column": "37",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "65",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FAULTMASK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
    "location": {
      "column": "37",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
    "location": {
      "column": "27",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_BASEPRI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_irq(void)",
    "location": {
      "column": "19",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_irq(void)",
    "location": {
      "column": "19",
      "line": "71",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_irq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_fiq(void)",
    "location": {
      "column": "19",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_fiq(void)",
    "location": {
      "column": "19",
      "line": "74",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_fiq",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "37",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWPB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "38",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWPB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__ul",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__ul",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_uint",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3001@macro@__cpid",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpid",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpid",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3047@macro@__cpreg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpreg",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpreg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3093@macro@__cpopcw",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopcw",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopcw",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3139@macro@__cpopc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopc",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "92",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "93",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "98",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "102",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "105",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "106",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "108",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "109",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "112",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "113",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "114",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "115",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "118",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "119",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "120",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "124",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "133",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "137",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "140",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "143",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "146",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L_noidx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@7154@macro@__sys_reg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__sys_reg",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__sys_reg",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_rsr(const char *)",
    "location": {
      "column": "33",
      "line": "152",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_rsr64(const char *)",
    "location": {
      "column": "33",
      "line": "153",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_builtin_rsrp(const char *)",
    "location": {
      "column": "33",
      "line": "154",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr(const char *, unsigned int)",
    "location": {
      "column": "19",
      "line": "157",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
    "location": {
      "column": "19",
      "line": "158",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsrp(const char *, const void *)",
    "location": {
      "column": "19",
      "line": "159",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsrp",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_APSR(void)",
    "location": {
      "column": "27",
      "line": "162",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_APSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "163",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_APSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CPSR(void)",
    "location": {
      "column": "27",
      "line": "166",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CPSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "167",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CPSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FPSCR(void)",
    "location": {
      "column": "27",
      "line": "170",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FPSCR(unsigned int)",
    "location": {
      "column": "19",
      "line": "171",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FPSCR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLZ",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
    "location": {
      "column": "37",
      "line": "175",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLZ",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ROR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "176",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ROR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RRX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RRX(unsigned int)",
    "location": {
      "column": "27",
      "line": "177",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RRX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QADD(int, int)",
    "location": {
      "column": "35",
      "line": "180",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDADD(int, int)",
    "location": {
      "column": "35",
      "line": "181",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDADD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QSUB(int, int)",
    "location": {
      "column": "35",
      "line": "182",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDSUB(int, int)",
    "location": {
      "column": "35",
      "line": "183",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDSUB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDOUBLE",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDOUBLE(int)",
    "location": {
      "column": "35",
      "line": "184",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDOUBLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QFlag(void)",
    "location": {
      "column": "35",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_acle_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_acle_QFlag(void)",
    "location": {
      "column": "30",
      "line": "186",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_acle_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_QFlag(int)",
    "location": {
      "column": "30",
      "line": "187",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ignore_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ignore_QFlag(void)",
    "location": {
      "column": "30",
      "line": "188",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ignore_QFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QCFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QCFlag(void)",
    "location": {
      "column": "36",
      "line": "190",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QCFlag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_reset_QC_flag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_reset_QC_flag(void)",
    "location": {
      "column": "29",
      "line": "191",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_reset_QC_flag",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUL(short, short)",
    "location": {
      "column": "35",
      "line": "193",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV(unsigned int)",
    "location": {
      "column": "37",
      "line": "196",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REVSH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_REVSH(short)",
    "location": {
      "column": "35",
      "line": "197",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REVSH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV16(unsigned int)",
    "location": {
      "column": "37",
      "line": "199",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RBIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
    "location": {
      "column": "37",
      "line": "200",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RBIT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
    "location": {
      "column": "42",
      "line": "202",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
    "location": {
      "column": "42",
      "line": "203",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "204",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
    "location": {
      "column": "46",
      "line": "205",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "41",
      "line": "207",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
    "location": {
      "column": "41",
      "line": "208",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "209",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
    "location": {
      "column": "41",
      "line": "210",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CLREX(void)",
    "location": {
      "column": "19",
      "line": "212",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLREX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEV",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_SEV(void)",
    "location": {
      "column": "19",
      "line": "214",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFE",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFE(void)",
    "location": {
      "column": "19",
      "line": "215",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFI(void)",
    "location": {
      "column": "19",
      "line": "216",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_YIELD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_YIELD(void)",
    "location": {
      "column": "19",
      "line": "217",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_YIELD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLI(const volatile void *)",
    "location": {
      "column": "19",
      "line": "219",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLD(const volatile void *)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLIx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "222",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLIx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "223",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDW",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDW(const volatile void *)",
    "location": {
      "column": "19",
      "line": "224",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SSAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "226",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "227",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "230",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "232",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "233",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "234",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "235",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "236",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "237",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "239",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "240",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "241",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "242",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "243",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "244",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "246",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "247",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "248",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "249",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "250",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "251",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "253",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "254",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "255",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "256",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "257",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "258",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "260",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "261",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "262",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "263",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "264",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "265",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "267",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "268",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "269",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "270",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "271",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADDSUBX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "272",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUBADDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "274",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAD8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USADA8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "275",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USADA8",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "278",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "280",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "283",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "284",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "285",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "286",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "288",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "289",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "290",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLADX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "291",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "293",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "297",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "305",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLDX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "309",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "312",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "316",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "317",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "318",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "319",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "321",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "322",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLA",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLA(int, int, int)",
    "location": {
      "column": "28",
      "line": "324",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLAR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLAR(int, int, int)",
    "location": {
      "column": "28",
      "line": "325",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLS",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLS(int, int, int)",
    "location": {
      "column": "28",
      "line": "326",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLSR(int, int, int)",
    "location": {
      "column": "28",
      "line": "327",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLSR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMUL(int, int)",
    "location": {
      "column": "28",
      "line": "329",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMUL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMULR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMULR(int, int)",
    "location": {
      "column": "28",
      "line": "330",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMULR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "332",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "333",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "334",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "335",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "337",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWT(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "338",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "340",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAH(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "341",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "342",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "343",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UMAAL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "43",
      "line": "345",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UMAAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "350",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "354",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "358",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "362",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "366",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "367",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "369",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "370",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB16",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "372",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "373",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "375",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "376",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "377",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "379",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "380",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "381",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "382",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "383",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQASX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "384",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMB(void)",
    "location": {
      "column": "19",
      "line": "387",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSB(void)",
    "location": {
      "column": "19",
      "line": "388",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISB(void)",
    "location": {
      "column": "19",
      "line": "389",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "390",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "391",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "392",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISBx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TT(unsigned int)",
    "location": {
      "column": "27",
      "line": "395",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTT(unsigned int)",
    "location": {
      "column": "27",
      "line": "396",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTA",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTA(unsigned int)",
    "location": {
      "column": "27",
      "line": "397",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
    "location": {
      "column": "27",
      "line": "398",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_LR(void)",
    "location": {
      "column": "27",
      "line": "400",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_LR(unsigned int)",
    "location": {
      "column": "19",
      "line": "401",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_LR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_SP(void)",
    "location": {
      "column": "27",
      "line": "403",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_SP(unsigned int)",
    "location": {
      "column": "19",
      "line": "404",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_SP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VSQRT_F32(float)",
    "location": {
      "column": "30",
      "line": "407",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VSQRT_F64(double)",
    "location": {
      "column": "31",
      "line": "408",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "411",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "412",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "413",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "414",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "415",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "416",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "417",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "418",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32B",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "421",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32H",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "422",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32W",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "423",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32W",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "424",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "425",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CW",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "426",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMAXNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "429",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMINNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "430",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMAXNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "431",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMINNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "432",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTA_F32(float)",
    "location": {
      "column": "30",
      "line": "435",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTM_F32(float)",
    "location": {
      "column": "30",
      "line": "436",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTN_F32(float)",
    "location": {
      "column": "30",
      "line": "437",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTP_F32(float)",
    "location": {
      "column": "30",
      "line": "438",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTX_F32(float)",
    "location": {
      "column": "30",
      "line": "439",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTR_F32(float)",
    "location": {
      "column": "30",
      "line": "440",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTZ_F32(float)",
    "location": {
      "column": "30",
      "line": "441",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F32",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTA_F64(double)",
    "location": {
      "column": "31",
      "line": "442",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTM_F64(double)",
    "location": {
      "column": "31",
      "line": "443",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTN_F64(double)",
    "location": {
      "column": "31",
      "line": "444",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTP_F64(double)",
    "location": {
      "column": "31",
      "line": "445",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTX_F64(double)",
    "location": {
      "column": "31",
      "line": "446",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTR_F64(double)",
    "location": {
      "column": "31",
      "line": "447",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTZ_F64(double)",
    "location": {
      "column": "31",
      "line": "448",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@1005@macro@__HAL_ADC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_ADC_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "__HAL_ADC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_Resolution",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_Resolution",
        "location": {
          "column": "14",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
        },
        "name": "ADC_Resolution",
        "origin": "user_include",
        "scope": "_anonymous_HAL_adc_h_45_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_PRESCARE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_PRESCARE",
        "location": {
          "column": "14",
          "line": "48",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
        },
        "name": "ADC_PRESCARE",
        "origin": "user_include",
        "scope": "_anonymous_HAL_adc_h_45_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_Mode",
        "location": {
          "column": "14",
          "line": "49",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
        },
        "name": "ADC_Mode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_adc_h_45_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_TRGEN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_TRGEN",
        "location": {
          "column": "14",
          "line": "50",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
        },
        "name": "ADC_TRGEN",
        "origin": "user_include",
        "scope": "_anonymous_HAL_adc_h_45_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_ExternalTrigConv",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_ExternalTrigConv",
        "location": {
          "column": "14",
          "line": "51",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
        },
        "name": "ADC_ExternalTrigConv",
        "origin": "user_include",
        "scope": "_anonymous_HAL_adc_h_45_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_DataAlign",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_DataAlign",
        "location": {
          "column": "14",
          "line": "52",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
        },
        "name": "ADC_DataAlign",
        "origin": "user_include",
        "scope": "_anonymous_HAL_adc_h_45_9"
      },
      {
        "ID": "c:@T@ADC_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_InitTypeDef",
        "location": {
          "column": "3",
          "line": "53",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
        },
        "name": "ADC_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_adc_h_45_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@1592@macro@IS_ADC_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "62",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@1750@macro@IS_ADC_DMA_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_DMA_PERIPH",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_DMA_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@1948@macro@ADC_Resolution_12b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_12b",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Resolution_12b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2023@macro@ADC_Resolution_11b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_11b",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Resolution_11b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2098@macro@ADC_Resolution_10b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_10b",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Resolution_10b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2173@macro@ADC_Resolution_9b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_9b",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Resolution_9b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2248@macro@ADC_Resolution_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_8b",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Resolution_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2325@macro@IS_ADC_RESOLUTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_RESOLUTION",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_RESOLUTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2686@macro@ADC_PCLK2_PRESCARE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_2",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2745@macro@ADC_PCLK2_PRESCARE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_3",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2804@macro@ADC_PCLK2_PRESCARE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_4",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2863@macro@ADC_PCLK2_PRESCARE_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_5",
    "location": {
      "column": "9",
      "line": "89",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2922@macro@ADC_PCLK2_PRESCARE_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_6",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@2981@macro@ADC_PCLK2_PRESCARE_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_7",
    "location": {
      "column": "9",
      "line": "91",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3040@macro@ADC_PCLK2_PRESCARE_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_8",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3099@macro@ADC_PCLK2_PRESCARE_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_9",
    "location": {
      "column": "9",
      "line": "93",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3158@macro@ADC_PCLK2_PRESCARE_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_10",
    "location": {
      "column": "9",
      "line": "94",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3218@macro@ADC_PCLK2_PRESCARE_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_11",
    "location": {
      "column": "9",
      "line": "95",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3278@macro@ADC_PCLK2_PRESCARE_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_12",
    "location": {
      "column": "9",
      "line": "96",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3338@macro@ADC_PCLK2_PRESCARE_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_13",
    "location": {
      "column": "9",
      "line": "97",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3398@macro@ADC_PCLK2_PRESCARE_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_14",
    "location": {
      "column": "9",
      "line": "98",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3458@macro@ADC_PCLK2_PRESCARE_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_15",
    "location": {
      "column": "9",
      "line": "99",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3518@macro@ADC_PCLK2_PRESCARE_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_16",
    "location": {
      "column": "9",
      "line": "100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3578@macro@ADC_PCLK2_PRESCARE_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_PCLK2_PRESCARE_17",
    "location": {
      "column": "9",
      "line": "101",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_PCLK2_PRESCARE_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3683@macro@ADC_Mode_Single",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Mode_Single",
    "location": {
      "column": "9",
      "line": "108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Mode_Single",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3751@macro@ADC_Mode_Single_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Mode_Single_Period",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Mode_Single_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3819@macro@ADC_Mode_Continuous_Scan",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Mode_Continuous_Scan",
    "location": {
      "column": "9",
      "line": "110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Mode_Continuous_Scan",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@3891@macro@IS_ADC_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_MODE",
    "location": {
      "column": "9",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4103@macro@ADC_TRG_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TRG_Disable",
    "location": {
      "column": "9",
      "line": "120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_TRG_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4153@macro@ADC_TRG_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TRG_Enable",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_TRG_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4324@macro@ADC_ExternalTrigConv_T1_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC1",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4396@macro@ADC_ExternalTrigConv_T1_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC2",
    "location": {
      "column": "9",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4464@macro@ADC_ExternalTrigConv_T1_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC3",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4533@macro@ADC_ExternalTrigConv_T2_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T2_CC2",
    "location": {
      "column": "9",
      "line": "134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T2_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4600@macro@ADC_ExternalTrigConv_T3_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T3_TRGO",
    "location": {
      "column": "9",
      "line": "135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T3_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4668@macro@ADC_ExternalTrigConv_T1_CC4_CC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC4_CC5",
    "location": {
      "column": "9",
      "line": "136",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC4_CC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4740@macro@ADC_ExternalTrigConv_T3_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T3_CC1",
    "location": {
      "column": "9",
      "line": "137",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T3_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4807@macro@ADC_ExternalTrigConv_EXTI_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_EXTI_11",
    "location": {
      "column": "9",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_EXTI_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4877@macro@ADC_ExternalTrigConv_T1_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_TRGO",
    "location": {
      "column": "9",
      "line": "139",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@4947@macro@ADC_ExternalTrigConv_T8_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T8_CC4",
    "location": {
      "column": "9",
      "line": "140",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T8_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5016@macro@ADC_ExternalTrigConv_T8_CC4_CC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T8_CC4_CC5",
    "location": {
      "column": "9",
      "line": "141",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T8_CC4_CC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5088@macro@ADC_ExternalTrigConv_T2_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T2_CC1",
    "location": {
      "column": "9",
      "line": "142",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T2_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5157@macro@ADC_ExternalTrigConv_T3_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T3_CC4",
    "location": {
      "column": "9",
      "line": "143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T3_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5226@macro@ADC_ExternalTrigConv_T2_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T2_TRGO",
    "location": {
      "column": "9",
      "line": "144",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T2_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5296@macro@ADC_ExternalTrigConv_T8_CC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T8_CC5",
    "location": {
      "column": "9",
      "line": "145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T8_CC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5365@macro@ADC_ExternalTrigConv_EXTI_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_EXTI_15",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_EXTI_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5435@macro@ADC_ExternalTrigConv_T1_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC4",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5504@macro@ADC_ExternalTrigConv_T1_CC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC5",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@5577@macro@IS_ADC_EXT_TRIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_EXT_TRIG",
    "location": {
      "column": "9",
      "line": "151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_EXT_TRIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7095@macro@ADC_ExternalTrigShiftTime_0_Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTime_0_Cycles",
    "location": {
      "column": "9",
      "line": "172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTime_0_Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7167@macro@ADC_ExternalTrigShiftTime_4_Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTime_4_Cycles",
    "location": {
      "column": "9",
      "line": "173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTime_4_Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7239@macro@ADC_ExternalTrigShiftTime_16_Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTime_16_Cycles",
    "location": {
      "column": "9",
      "line": "174",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTime_16_Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7311@macro@ADC_ExternalTrigShiftTime_32_Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTime_32_Cycles",
    "location": {
      "column": "9",
      "line": "175",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTime_32_Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7383@macro@ADC_ExternalTrigShiftTime_64_Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTime_64_Cycles",
    "location": {
      "column": "9",
      "line": "176",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTime_64_Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7455@macro@ADC_ExternalTrigShiftTime_128_Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTime_128_Cycles",
    "location": {
      "column": "9",
      "line": "177",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTime_128_Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7527@macro@ADC_ExternalTrigShiftTime_256_Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTime_256_Cycles",
    "location": {
      "column": "9",
      "line": "178",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTime_256_Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7599@macro@ADC_ExternalTrigShiftTime_512_Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTime_512_Cycles",
    "location": {
      "column": "9",
      "line": "179",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTime_512_Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7715@macro@ADC_DataAlign_Right",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DataAlign_Right",
    "location": {
      "column": "9",
      "line": "185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_DataAlign_Right",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7790@macro@ADC_DataAlign_Left",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DataAlign_Left",
    "location": {
      "column": "9",
      "line": "186",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_DataAlign_Left",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@7865@macro@IS_ADC_DATA_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_DATA_ALIGN",
    "location": {
      "column": "9",
      "line": "187",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_DATA_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8065@macro@Direction_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "Direction_MASK",
    "location": {
      "column": "9",
      "line": "196",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "Direction_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8141@macro@Direction_Low_to_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "Direction_Low_to_High",
    "location": {
      "column": "9",
      "line": "197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "Direction_Low_to_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8217@macro@Direction_High_to_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "Direction_High_to_Low",
    "location": {
      "column": "9",
      "line": "198",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "Direction_High_to_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8335@macro@ADC_Channel_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_0",
    "location": {
      "column": "9",
      "line": "204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8404@macro@ADC_Channel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_1",
    "location": {
      "column": "9",
      "line": "205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8473@macro@ADC_Channel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_2",
    "location": {
      "column": "9",
      "line": "206",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8542@macro@ADC_Channel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_3",
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8611@macro@ADC_Channel_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_4",
    "location": {
      "column": "9",
      "line": "208",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8680@macro@ADC_Channel_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_5",
    "location": {
      "column": "9",
      "line": "209",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8749@macro@ADC_Channel_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_6",
    "location": {
      "column": "9",
      "line": "210",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8818@macro@ADC_Channel_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_7",
    "location": {
      "column": "9",
      "line": "211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8887@macro@ADC_Channel_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_8",
    "location": {
      "column": "9",
      "line": "212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@8956@macro@ADC_Channel_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_9",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9025@macro@ADC_Channel_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_10",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9094@macro@ADC_Channel_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_11",
    "location": {
      "column": "9",
      "line": "215",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9163@macro@ADC_Channel_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_12",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9232@macro@ADC_Channel_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_13",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9301@macro@ADC_Channel_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_14",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9370@macro@ADC_Channel_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_15",
    "location": {
      "column": "9",
      "line": "219",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9439@macro@ADC_Channel_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_All",
    "location": {
      "column": "9",
      "line": "220",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9492@macro@ADC_Channel_DisableAll",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_DisableAll",
    "location": {
      "column": "9",
      "line": "222",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_DisableAll",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9545@macro@DISABLE_ALL_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DISABLE_ALL_CHANNEL",
    "location": {
      "column": "9",
      "line": "223",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "DISABLE_ALL_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9599@macro@ADC_Channel_TempSensor",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_TempSensor",
    "location": {
      "column": "9",
      "line": "225",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_TempSensor",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9657@macro@ADC_Channel_Vrefint",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_Vrefint",
    "location": {
      "column": "9",
      "line": "226",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Channel_Vrefint",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@9712@macro@IS_ADC_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_CHANNEL",
    "location": {
      "column": "9",
      "line": "227",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@10517@macro@ADC_SMPR_SMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR_SMP",
    "location": {
      "column": "10",
      "line": "243",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SMPR_SMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@10639@macro@ADC_SMPR_SMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR_SMP_0",
    "location": {
      "column": "10",
      "line": "244",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SMPR_SMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@10727@macro@ADC_SMPR_SMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR_SMP_1",
    "location": {
      "column": "10",
      "line": "245",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SMPR_SMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@10815@macro@ADC_SMPR_SMP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR_SMP_2",
    "location": {
      "column": "10",
      "line": "246",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SMPR_SMP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@10950@macro@ADC_SampleTime_1_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_1_5Cycles",
    "location": {
      "column": "9",
      "line": "252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_1_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11027@macro@ADC_SampleTime_7_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_7_5Cycles",
    "location": {
      "column": "9",
      "line": "253",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_7_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11104@macro@ADC_SampleTime_13_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_13_5Cycles",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_13_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11181@macro@ADC_SampleTime_28_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_28_5Cycles",
    "location": {
      "column": "9",
      "line": "255",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_28_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11258@macro@ADC_SampleTime_41_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_41_5Cycles",
    "location": {
      "column": "9",
      "line": "256",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_41_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11335@macro@ADC_SampleTime_55_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_55_5Cycles",
    "location": {
      "column": "9",
      "line": "257",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_55_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11412@macro@ADC_SampleTime_71_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_71_5Cycles",
    "location": {
      "column": "9",
      "line": "258",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_71_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11489@macro@ADC_SampleTime_239_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_239_5Cycles",
    "location": {
      "column": "9",
      "line": "259",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_239_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11566@macro@ADC_SampleTime_2_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_2_5Cycles",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_2_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11643@macro@ADC_SampleTime_3_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_3_5Cycles",
    "location": {
      "column": "9",
      "line": "261",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_3_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11720@macro@ADC_SampleTime_4_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_4_5Cycles",
    "location": {
      "column": "9",
      "line": "262",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_4_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11797@macro@ADC_SampleTime_5_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_5_5Cycles",
    "location": {
      "column": "9",
      "line": "263",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_5_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11874@macro@ADC_SampleTime_6_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_6_5Cycles",
    "location": {
      "column": "9",
      "line": "264",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SampleTime_6_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@11953@macro@IS_ADC_SAMPLE_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_SAMPLE_TIME",
    "location": {
      "column": "9",
      "line": "266",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_SAMPLE_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@12661@macro@ADC_AnalogWatchdog_SingleRegEnable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_SingleRegEnable",
    "location": {
      "column": "9",
      "line": "285",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_AnalogWatchdog_SingleRegEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@12736@macro@ADC_AnalogWatchdog_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_None",
    "location": {
      "column": "9",
      "line": "286",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_AnalogWatchdog_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@12813@macro@IS_ADC_ANALOG_WATCHDOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_ANALOG_WATCHDOG",
    "location": {
      "column": "9",
      "line": "288",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_ANALOG_WATCHDOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13032@macro@ADC_IT_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_IT_EOC",
    "location": {
      "column": "9",
      "line": "298",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_IT_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13103@macro@ADC_IT_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_IT_AWD",
    "location": {
      "column": "9",
      "line": "299",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_IT_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13176@macro@IS_ADC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_IT",
    "location": {
      "column": "9",
      "line": "301",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13257@macro@IS_ADC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_GET_IT",
    "location": {
      "column": "9",
      "line": "303",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13398@macro@ADC_FLAG_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_FLAG_AWD",
    "location": {
      "column": "9",
      "line": "313",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_FLAG_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13466@macro@ADC_FLAG_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_FLAG_EOC",
    "location": {
      "column": "9",
      "line": "314",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_FLAG_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13534@macro@IS_ADC_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "315",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13624@macro@IS_ADC_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_GET_FLAG",
    "location": {
      "column": "9",
      "line": "316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13771@macro@IS_ADC_THRESHOLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_THRESHOLD",
    "location": {
      "column": "9",
      "line": "326",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_THRESHOLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@13897@macro@IS_ADC_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_OFFSET",
    "location": {
      "column": "9",
      "line": "336",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@14013@macro@IS_ADC_REGULAR_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_REGULAR_LENGTH",
    "location": {
      "column": "9",
      "line": "346",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_REGULAR_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@14155@macro@IS_ADC_REGULAR_RANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_REGULAR_RANK",
    "location": {
      "column": "9",
      "line": "355",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_REGULAR_RANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.h@14312@macro@IS_ADC_REGULAR_DISC_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_REGULAR_DISC_NUMBER",
    "location": {
      "column": "9",
      "line": "365",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "IS_ADC_REGULAR_DISC_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DeInit#*$@SA@ADC_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_DeInit(ADC_TypeDef *)",
    "location": {
      "column": "6",
      "line": "375",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_Init#*$@SA@ADC_TypeDef#*$@SA@ADC_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_Init(ADC_TypeDef *, ADC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "376",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_StructInit#*$@SA@ADC_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_StructInit(ADC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "377",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_Cmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_Cmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "378",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DMACmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_DMACmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "379",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ITConfig#*$@SA@ADC_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ITConfig(ADC_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "380",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_SoftwareStartConvCmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_SoftwareStartConvCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "381",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_SoftwareStartConvCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetSoftwareStartConvStatus#*$@SA@ADC_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef *)",
    "location": {
      "column": "12",
      "line": "382",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_GetSoftwareStartConvStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_RegularChannelConfig#*$@SA@ADC_TypeDef#c#c#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_RegularChannelConfig(ADC_TypeDef *, uint8_t, uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "383",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_RegularChannelConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ExternalTrigConvCmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ExternalTrigConvCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "384",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigConvCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ExternalTrigShiftTimeSet#*$@SA@ADC_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ExternalTrigShiftTimeSet(ADC_TypeDef *, u32)",
    "location": {
      "column": "6",
      "line": "385",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ExternalTrigShiftTimeSet",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetConversionValue#*$@SA@ADC_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t ADC_GetConversionValue(ADC_TypeDef *)",
    "location": {
      "column": "10",
      "line": "386",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_GetConversionValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_Scan_Direction#*$@SA@ADC_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_Scan_Direction(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "387",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_Scan_Direction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogCmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_AnalogWatchdogCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "388",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_AnalogWatchdogCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogThresholdsConfig#*$@SA@ADC_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "391",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_AnalogWatchdogThresholdsConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogSingleChannelConfig#*$@SA@ADC_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "392",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_AnalogWatchdogSingleChannelConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetFlagStatus#*$@SA@ADC_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus ADC_GetFlagStatus(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "12",
      "line": "394",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ClearFlag#*$@SA@ADC_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ClearFlag(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "395",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetITStatus#*$@SA@ADC_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus ADC_GetITStatus(ADC_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "396",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ClearITPendingBit#*$@SA@ADC_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ClearITPendingBit(ADC_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "397",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_TempSensorCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_TempSensorCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "398",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_TempSensorCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_VrefintCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_VrefintCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "399",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.h"
    },
    "name": "ADC_VrefintCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@1250@macro@__CORE_CM0_H_GENERIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM0_H_GENERIC",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__CORE_CM0_H_GENERIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@2229@macro@__CM0_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM0_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__CM0_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@2354@macro@__CM0_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM0_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__CM0_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@2478@macro@__CM0_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM0_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__CM0_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@2673@macro@__CORTEX_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORTEX_M",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__CORTEX_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@2878@macro@__FPU_USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_USED",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__FPU_USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@4378@macro@__CORE_CM0_H_DEPENDANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM0_H_DEPENDANT",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__CORE_CM0_H_DEPENDANT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@5379@macro@__I",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__I",
    "location": {
      "column": "13",
      "line": "160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__I",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@5558@macro@__O",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__O",
    "location": {
      "column": "13",
      "line": "164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__O",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@5641@macro@__IO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IO",
    "location": {
      "column": "13",
      "line": "165",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__IO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@5790@macro@__IM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IM",
    "location": {
      "column": "13",
      "line": "168",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__IM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@5888@macro@__OM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__OM",
    "location": {
      "column": "13",
      "line": "169",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__OM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@5987@macro@__IOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IOM",
    "location": {
      "column": "13",
      "line": "170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__IOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@APSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "199",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "members": [
      {
        "ID": "c:@UA@APSR_Type@S@core_cm0.h@6856",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "201",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "members": [
          {
            "ID": "c:@UA@APSR_Type@S@core_cm0.h@6856@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "203",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_199_9::_anonymous_core_cm0_h_201_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm0.h@6856@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "204",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_199_9::_anonymous_core_cm0_h_201_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm0.h@6856@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "205",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_199_9::_anonymous_core_cm0_h_201_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm0.h@6856@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "206",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_199_9::_anonymous_core_cm0_h_201_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm0.h@6856@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "207",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_199_9::_anonymous_core_cm0_h_201_3"
          },
          {
            "ID": "c:@UA@APSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "208",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_199_9::_anonymous_core_cm0_h_201_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_199_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "209",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_199_9"
      },
      {
        "ID": "c:@T@APSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union APSR_Type",
        "location": {
          "column": "3",
          "line": "210",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "APSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_199_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@7521@macro@APSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Pos",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "APSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@7637@macro@APSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Msk",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "APSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@7751@macro@APSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "APSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@7867@macro@APSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "APSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@7981@macro@APSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Pos",
    "location": {
      "column": "9",
      "line": "219",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "APSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@8097@macro@APSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Msk",
    "location": {
      "column": "9",
      "line": "220",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "APSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@8211@macro@APSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Pos",
    "location": {
      "column": "9",
      "line": "222",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "APSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@8327@macro@APSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Msk",
    "location": {
      "column": "9",
      "line": "223",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "APSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@IPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "members": [
      {
        "ID": "c:@UA@IPSR_Type@S@core_cm0.h@8543",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "231",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "members": [
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm0.h@8543@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "233",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_229_9::_anonymous_core_cm0_h_231_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm0.h@8543@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "234",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_229_9::_anonymous_core_cm0_h_231_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "235",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_229_9::_anonymous_core_cm0_h_231_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_229_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "236",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_229_9"
      },
      {
        "ID": "c:@T@IPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union IPSR_Type",
        "location": {
          "column": "3",
          "line": "237",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "IPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_229_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@8927@macro@IPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "IPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@9045@macro@IPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "241",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "IPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@xPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "247",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "members": [
      {
        "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "249",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "members": [
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "251",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "252",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270@FI@T",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "T",
            "location": {
              "column": "14",
              "line": "253",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "T",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "254",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "255",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "256",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "257",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm0.h@9270@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "258",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "259",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_247_9::_anonymous_core_cm0_h_249_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_247_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "260",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_247_9"
      },
      {
        "ID": "c:@T@xPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union xPSR_Type",
        "location": {
          "column": "3",
          "line": "261",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "xPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_247_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@10176@macro@xPSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Pos",
    "location": {
      "column": "9",
      "line": "264",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@10292@macro@xPSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Msk",
    "location": {
      "column": "9",
      "line": "265",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@10406@macro@xPSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "267",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@10522@macro@xPSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@10636@macro@xPSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Pos",
    "location": {
      "column": "9",
      "line": "270",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@10752@macro@xPSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Msk",
    "location": {
      "column": "9",
      "line": "271",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@10866@macro@xPSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Pos",
    "location": {
      "column": "9",
      "line": "273",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@10982@macro@xPSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Msk",
    "location": {
      "column": "9",
      "line": "274",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@11096@macro@xPSR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Pos",
    "location": {
      "column": "9",
      "line": "276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_T_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@11212@macro@xPSR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Msk",
    "location": {
      "column": "9",
      "line": "277",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_T_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@11326@macro@xPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "279",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@11444@macro@xPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "280",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "xPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@CONTROL_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "286",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "members": [
      {
        "ID": "c:@UA@CONTROL_Type@S@core_cm0.h@11649",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "288",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "members": [
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm0.h@11649@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "290",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_286_9::_anonymous_core_cm0_h_288_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm0.h@11649@FI@SPSEL",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "SPSEL",
            "location": {
              "column": "14",
              "line": "291",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "SPSEL",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_286_9::_anonymous_core_cm0_h_288_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm0.h@11649@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "292",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_286_9::_anonymous_core_cm0_h_288_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "293",
              "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm0_h_286_9::_anonymous_core_cm0_h_288_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_286_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "294",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_286_9"
      },
      {
        "ID": "c:@T@CONTROL_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union CONTROL_Type",
        "location": {
          "column": "3",
          "line": "295",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "CONTROL_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_286_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@12111@macro@CONTROL_SPSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Pos",
    "location": {
      "column": "9",
      "line": "298",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "CONTROL_SPSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@12234@macro@CONTROL_SPSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Msk",
    "location": {
      "column": "9",
      "line": "299",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "CONTROL_SPSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "314",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_Type@FI@ISER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISER",
        "location": {
          "column": "18",
          "line": "316",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "ISER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "317",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICER",
        "location": {
          "column": "18",
          "line": "318",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "ICER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "319",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ISPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISPR",
        "location": {
          "column": "18",
          "line": "320",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "ISPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "18",
          "line": "321",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICPR",
        "location": {
          "column": "18",
          "line": "322",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "ICPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "18",
          "line": "323",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "18",
          "line": "324",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IP",
        "location": {
          "column": "18",
          "line": "325",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "IP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      },
      {
        "ID": "c:@T@NVIC_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct NVIC_Type",
        "location": {
          "column": "4",
          "line": "326",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "NVIC_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_314_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "341",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCB_Type@FI@CPUID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPUID",
        "location": {
          "column": "18",
          "line": "343",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "CPUID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ICSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICSR",
        "location": {
          "column": "18",
          "line": "344",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "ICSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "18",
          "line": "345",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AIRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AIRCR",
        "location": {
          "column": "18",
          "line": "346",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "AIRCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SCR",
        "location": {
          "column": "18",
          "line": "347",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "SCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "18",
          "line": "348",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "18",
          "line": "349",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHP",
        "location": {
          "column": "18",
          "line": "350",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "SHP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHCSR",
        "location": {
          "column": "18",
          "line": "351",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "SHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      },
      {
        "ID": "c:@T@SCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCB_Type",
        "location": {
          "column": "3",
          "line": "352",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "SCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_341_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@14552@macro@SCB_CPUID_IMPLEMENTER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Pos",
    "location": {
      "column": "9",
      "line": "355",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@14683@macro@SCB_CPUID_IMPLEMENTER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Msk",
    "location": {
      "column": "9",
      "line": "356",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@14812@macro@SCB_CPUID_VARIANT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Pos",
    "location": {
      "column": "9",
      "line": "358",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_VARIANT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@14939@macro@SCB_CPUID_VARIANT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Msk",
    "location": {
      "column": "9",
      "line": "359",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_VARIANT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@15064@macro@SCB_CPUID_ARCHITECTURE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Pos",
    "location": {
      "column": "9",
      "line": "361",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@15196@macro@SCB_CPUID_ARCHITECTURE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Msk",
    "location": {
      "column": "9",
      "line": "362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@15326@macro@SCB_CPUID_PARTNO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Pos",
    "location": {
      "column": "9",
      "line": "364",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_PARTNO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@15452@macro@SCB_CPUID_PARTNO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Msk",
    "location": {
      "column": "9",
      "line": "365",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_PARTNO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@15576@macro@SCB_CPUID_REVISION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Pos",
    "location": {
      "column": "9",
      "line": "367",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_REVISION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@15704@macro@SCB_CPUID_REVISION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Msk",
    "location": {
      "column": "9",
      "line": "368",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CPUID_REVISION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@15886@macro@SCB_ICSR_NMIPENDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Pos",
    "location": {
      "column": "9",
      "line": "371",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@16015@macro@SCB_ICSR_NMIPENDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Msk",
    "location": {
      "column": "9",
      "line": "372",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@16142@macro@SCB_ICSR_PENDSVSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Pos",
    "location": {
      "column": "9",
      "line": "374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@16270@macro@SCB_ICSR_PENDSVSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Msk",
    "location": {
      "column": "9",
      "line": "375",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@16396@macro@SCB_ICSR_PENDSVCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Pos",
    "location": {
      "column": "9",
      "line": "377",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@16524@macro@SCB_ICSR_PENDSVCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Msk",
    "location": {
      "column": "9",
      "line": "378",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@16650@macro@SCB_ICSR_PENDSTSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Pos",
    "location": {
      "column": "9",
      "line": "380",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@16778@macro@SCB_ICSR_PENDSTSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Msk",
    "location": {
      "column": "9",
      "line": "381",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@16904@macro@SCB_ICSR_PENDSTCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Pos",
    "location": {
      "column": "9",
      "line": "383",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@17032@macro@SCB_ICSR_PENDSTCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Msk",
    "location": {
      "column": "9",
      "line": "384",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@17158@macro@SCB_ICSR_ISRPREEMPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Pos",
    "location": {
      "column": "9",
      "line": "386",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@17287@macro@SCB_ICSR_ISRPREEMPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Msk",
    "location": {
      "column": "9",
      "line": "387",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@17414@macro@SCB_ICSR_ISRPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Pos",
    "location": {
      "column": "9",
      "line": "389",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@17543@macro@SCB_ICSR_ISRPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Msk",
    "location": {
      "column": "9",
      "line": "390",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@17670@macro@SCB_ICSR_VECTPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Pos",
    "location": {
      "column": "9",
      "line": "392",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@17800@macro@SCB_ICSR_VECTPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Msk",
    "location": {
      "column": "9",
      "line": "393",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@17928@macro@SCB_ICSR_VECTACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "395",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@18057@macro@SCB_ICSR_VECTACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "396",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@18256@macro@SCB_AIRCR_VECTKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Pos",
    "location": {
      "column": "9",
      "line": "399",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@18383@macro@SCB_AIRCR_VECTKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Msk",
    "location": {
      "column": "9",
      "line": "400",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@18508@macro@SCB_AIRCR_VECTKEYSTAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "location": {
      "column": "9",
      "line": "402",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@18639@macro@SCB_AIRCR_VECTKEYSTAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "location": {
      "column": "9",
      "line": "403",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@18768@macro@SCB_AIRCR_ENDIANESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Pos",
    "location": {
      "column": "9",
      "line": "405",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@18897@macro@SCB_AIRCR_ENDIANESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Msk",
    "location": {
      "column": "9",
      "line": "406",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@19024@macro@SCB_AIRCR_SYSRESETREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Pos",
    "location": {
      "column": "9",
      "line": "408",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@19155@macro@SCB_AIRCR_SYSRESETREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Msk",
    "location": {
      "column": "9",
      "line": "409",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@19284@macro@SCB_AIRCR_VECTCLRACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "411",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@19417@macro@SCB_AIRCR_VECTCLRACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "412",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@19595@macro@SCB_SCR_SEVONPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Pos",
    "location": {
      "column": "9",
      "line": "415",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_SCR_SEVONPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@19722@macro@SCB_SCR_SEVONPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Msk",
    "location": {
      "column": "9",
      "line": "416",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_SCR_SEVONPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@19847@macro@SCB_SCR_SLEEPDEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Pos",
    "location": {
      "column": "9",
      "line": "418",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@19974@macro@SCB_SCR_SLEEPDEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Msk",
    "location": {
      "column": "9",
      "line": "419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@20099@macro@SCB_SCR_SLEEPONEXIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Pos",
    "location": {
      "column": "9",
      "line": "421",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@20228@macro@SCB_SCR_SLEEPONEXIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Msk",
    "location": {
      "column": "9",
      "line": "422",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@20409@macro@SCB_CCR_STKALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Pos",
    "location": {
      "column": "9",
      "line": "425",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CCR_STKALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@20535@macro@SCB_CCR_STKALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Msk",
    "location": {
      "column": "9",
      "line": "426",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CCR_STKALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@20659@macro@SCB_CCR_UNALIGN_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Pos",
    "location": {
      "column": "9",
      "line": "428",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@20788@macro@SCB_CCR_UNALIGN_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Msk",
    "location": {
      "column": "9",
      "line": "429",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@20980@macro@SCB_SHCSR_SVCALLPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Pos",
    "location": {
      "column": "9",
      "line": "432",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@21112@macro@SCB_SHCSR_SVCALLPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Msk",
    "location": {
      "column": "9",
      "line": "433",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SysTick_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "448",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "members": [
      {
        "ID": "c:@SA@SysTick_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "18",
          "line": "450",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_448_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@LOAD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LOAD",
        "location": {
          "column": "18",
          "line": "451",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "LOAD",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_448_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@VAL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VAL",
        "location": {
          "column": "18",
          "line": "452",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "VAL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_448_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@CALIB",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIB",
        "location": {
          "column": "18",
          "line": "453",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "CALIB",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_448_9"
      },
      {
        "ID": "c:@T@SysTick_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SysTick_Type",
        "location": {
          "column": "3",
          "line": "454",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
        },
        "name": "SysTick_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm0_h_448_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@22025@macro@SysTick_CTRL_COUNTFLAG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Pos",
    "location": {
      "column": "9",
      "line": "457",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@22157@macro@SysTick_CTRL_COUNTFLAG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Msk",
    "location": {
      "column": "9",
      "line": "458",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@22287@macro@SysTick_CTRL_CLKSOURCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Pos",
    "location": {
      "column": "9",
      "line": "460",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@22419@macro@SysTick_CTRL_CLKSOURCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Msk",
    "location": {
      "column": "9",
      "line": "461",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@22549@macro@SysTick_CTRL_TICKINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Pos",
    "location": {
      "column": "9",
      "line": "463",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CTRL_TICKINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@22679@macro@SysTick_CTRL_TICKINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Msk",
    "location": {
      "column": "9",
      "line": "464",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CTRL_TICKINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@22807@macro@SysTick_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "466",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@22936@macro@SysTick_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "467",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@23106@macro@SysTick_LOAD_RELOAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Pos",
    "location": {
      "column": "9",
      "line": "470",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_LOAD_RELOAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@23235@macro@SysTick_LOAD_RELOAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Msk",
    "location": {
      "column": "9",
      "line": "471",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_LOAD_RELOAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@23406@macro@SysTick_VAL_CURRENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Pos",
    "location": {
      "column": "9",
      "line": "474",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_VAL_CURRENT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@23535@macro@SysTick_VAL_CURRENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Msk",
    "location": {
      "column": "9",
      "line": "475",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_VAL_CURRENT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@23710@macro@SysTick_CALIB_NOREF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Pos",
    "location": {
      "column": "9",
      "line": "478",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CALIB_NOREF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@23839@macro@SysTick_CALIB_NOREF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Msk",
    "location": {
      "column": "9",
      "line": "479",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CALIB_NOREF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@23966@macro@SysTick_CALIB_SKEW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Pos",
    "location": {
      "column": "9",
      "line": "481",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CALIB_SKEW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@24094@macro@SysTick_CALIB_SKEW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Msk",
    "location": {
      "column": "9",
      "line": "482",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CALIB_SKEW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@24220@macro@SysTick_CALIB_TENMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Pos",
    "location": {
      "column": "9",
      "line": "484",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CALIB_TENMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@24349@macro@SysTick_CALIB_TENMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Msk",
    "location": {
      "column": "9",
      "line": "485",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_CALIB_TENMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@25361@macro@_VAL2FLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VAL2FLD",
    "location": {
      "column": "9",
      "line": "513",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "_VAL2FLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@25739@macro@_FLD2VAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FLD2VAL",
    "location": {
      "column": "9",
      "line": "521",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "_FLD2VAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@26092@macro@SCS_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCS_BASE",
    "location": {
      "column": "9",
      "line": "534",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCS_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@26205@macro@SysTick_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_BASE",
    "location": {
      "column": "9",
      "line": "535",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@26305@macro@NVIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_BASE",
    "location": {
      "column": "9",
      "line": "536",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@26402@macro@SCB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BASE",
    "location": {
      "column": "9",
      "line": "537",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@26517@macro@SCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB",
    "location": {
      "column": "9",
      "line": "539",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@26621@macro@SysTick",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick",
    "location": {
      "column": "9",
      "line": "540",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@26729@macro@NVIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC",
    "location": {
      "column": "9",
      "line": "541",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@27758@macro@NVIC_SetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPriorityGrouping",
    "location": {
      "column": "11",
      "line": "575",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@27824@macro@NVIC_GetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPriorityGrouping",
    "location": {
      "column": "11",
      "line": "576",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@27890@macro@NVIC_EnableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_EnableIRQ",
    "location": {
      "column": "11",
      "line": "577",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@27946@macro@NVIC_GetEnableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetEnableIRQ",
    "location": {
      "column": "11",
      "line": "578",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_GetEnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28005@macro@NVIC_DisableIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_DisableIRQ",
    "location": {
      "column": "11",
      "line": "579",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28062@macro@NVIC_GetPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPendingIRQ",
    "location": {
      "column": "11",
      "line": "580",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28122@macro@NVIC_SetPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPendingIRQ",
    "location": {
      "column": "11",
      "line": "581",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28182@macro@NVIC_ClearPendingIRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_ClearPendingIRQ",
    "location": {
      "column": "11",
      "line": "582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28343@macro@NVIC_SetPriority",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetPriority",
    "location": {
      "column": "11",
      "line": "584",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28401@macro@NVIC_GetPriority",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetPriority",
    "location": {
      "column": "11",
      "line": "585",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28459@macro@NVIC_SystemReset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SystemReset",
    "location": {
      "column": "11",
      "line": "586",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28758@macro@NVIC_SetVector",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_SetVector",
    "location": {
      "column": "11",
      "line": "595",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_SetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28814@macro@NVIC_GetVector",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_GetVector",
    "location": {
      "column": "11",
      "line": "596",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_GetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@28908@macro@NVIC_USER_IRQ_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_USER_IRQ_OFFSET",
    "location": {
      "column": "9",
      "line": "599",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_USER_IRQ_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@29029@macro@EXC_RETURN_HANDLER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_HANDLER",
    "location": {
      "column": "9",
      "line": "603",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "EXC_RETURN_HANDLER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@29166@macro@EXC_RETURN_THREAD_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_MSP",
    "location": {
      "column": "9",
      "line": "604",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "EXC_RETURN_THREAD_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@29303@macro@EXC_RETURN_THREAD_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXC_RETURN_THREAD_PSP",
    "location": {
      "column": "9",
      "line": "605",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "EXC_RETURN_THREAD_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@29612@macro@_BIT_SHIFT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_BIT_SHIFT",
    "location": {
      "column": "9",
      "line": "610",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "_BIT_SHIFT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@29712@macro@_SHP_IDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_SHP_IDX",
    "location": {
      "column": "9",
      "line": "611",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "_SHP_IDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@29812@macro@_IP_IDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_IP_IDX",
    "location": {
      "column": "9",
      "line": "612",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "_IP_IDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@29914@macro@__NVIC_SetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_SetPriorityGrouping",
    "location": {
      "column": "9",
      "line": "614",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@29963@macro@__NVIC_GetPriorityGrouping",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_GetPriorityGrouping",
    "location": {
      "column": "9",
      "line": "615",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_EnableIRQ#$@E@IRQn#",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "623",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_GetEnableIRQ#$@E@IRQn#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetEnableIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "642",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_GetEnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_DisableIRQ#$@E@IRQn#",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "661",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_GetPendingIRQ#$@E@IRQn#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "680",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_SetPendingIRQ#$@E@IRQn#",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "699",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_ClearPendingIRQ#$@E@IRQn#",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "714",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_SetPriority#$@E@IRQn#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetPriority(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "732",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_GetPriority#$@E@IRQn#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetPriority(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "756",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@NVIC_EncodePriority#i#i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_EncodePriority(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "26",
      "line": "781",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_EncodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@35534@F@NVIC_EncodePriority#i#i#i#@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "783",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@35644@F@NVIC_EncodePriority#i#i#i#@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "784",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@35677@F@NVIC_EncodePriority#i#i#i#@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "785",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@NVIC_DecodePriority#i#i#1*i#1S0_#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DecodePriority(uint32_t, uint32_t, uint32_t *const, uint32_t *const)",
    "location": {
      "column": "22",
      "line": "808",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "NVIC_DecodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@37077@F@NVIC_DecodePriority#i#i#1*i#1S0_#@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "810",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@37187@F@NVIC_DecodePriority#i#i#1*i#1S0_#@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "811",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@37220@F@NVIC_DecodePriority#i#i#1*i#1S0_#@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "812",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_SetVector#$@E@IRQn#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SetVector(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "832",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_SetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@38299@F@__NVIC_SetVector#$@E@IRQn#i#@vectors",
    "What": "Variable",
    "defdec": "Def",
    "display": "vectors",
    "location": {
      "column": "13",
      "line": "834",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "vectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_GetVector#$@E@IRQn#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __NVIC_GetVector(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "848",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_GetVector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@39049@F@__NVIC_GetVector#$@E@IRQn#@vectors",
    "What": "Variable",
    "defdec": "Def",
    "display": "vectors",
    "location": {
      "column": "13",
      "line": "850",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "vectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@__NVIC_SystemReset#",
    "What": "Function",
    "defdec": "Def",
    "display": "void __NVIC_SystemReset(void)",
    "location": {
      "column": "34",
      "line": "859",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "__NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@SCB_GetFPUType#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SCB_GetFPUType(void)",
    "location": {
      "column": "26",
      "line": "892",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SCB_GetFPUType",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm0.h@F@SysTick_Config#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SysTick_Config(uint32_t)",
    "location": {
      "column": "26",
      "line": "923",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\core_cm0.h"
    },
    "name": "SysTick_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1241@macro@__CMSIS_ICCARM_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_ICCARM_H__",
    "location": {
      "column": "9",
      "line": "30",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__CMSIS_ICCARM_H__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1381@macro@__IAR_FT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_FT",
    "location": {
      "column": "9",
      "line": "38",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__IAR_FT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1466@macro@__ICCARM_V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ICCARM_V8",
    "location": {
      "column": "11",
      "line": "41",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ICCARM_V8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@1573@macro@__ALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGNED",
    "location": {
      "column": "13",
      "line": "48",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ALIGNED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@2374@macro@__ARM_ARCH_6M__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ARM_ARCH_6M__",
    "location": {
      "column": "15",
      "line": "70",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ARM_ARCH_6M__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3553@macro@__IAR_M0_FAMILY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_M0_FAMILY",
    "location": {
      "column": "11",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__IAR_M0_FAMILY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3741@macro@__ASM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ASM",
    "location": {
      "column": "11",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ASM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3804@macro@__COMPILER_BARRIER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__COMPILER_BARRIER",
    "location": {
      "column": "11",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__COMPILER_BARRIER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3894@macro@__INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INLINE",
    "location": {
      "column": "11",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@3975@macro@__NO_RETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_RETURN",
    "location": {
      "column": "13",
      "line": "126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__NO_RETURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4162@macro@__PACKED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED",
    "location": {
      "column": "13",
      "line": "134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PACKED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4367@macro@__PACKED_STRUCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_STRUCT",
    "location": {
      "column": "13",
      "line": "143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PACKED_STRUCT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4599@macro@__PACKED_UNION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_UNION",
    "location": {
      "column": "13",
      "line": "152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PACKED_UNION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@4823@macro@__RESTRICT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RESTRICT",
    "location": {
      "column": "13",
      "line": "161",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__RESTRICT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5008@macro@__STATIC_INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_INLINE",
    "location": {
      "column": "11",
      "line": "169",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STATIC_INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5090@macro@__FORCEINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FORCEINLINE",
    "location": {
      "column": "11",
      "line": "173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__FORCEINLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5190@macro@__STATIC_FORCEINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_FORCEINLINE",
    "location": {
      "column": "11",
      "line": "177",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STATIC_FORCEINLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __iar_uint16_read(const void *)",
    "location": {
      "column": "19",
      "line": "183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__iar_uint16_read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5468@macro@__UNALIGNED_UINT16_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_READ",
    "location": {
      "column": "9",
      "line": "188",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT16_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint16_write(const void *, uint16_t)",
    "location": {
      "column": "15",
      "line": "195",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__iar_uint16_write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@5760@macro@__UNALIGNED_UINT16_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_WRITE",
    "location": {
      "column": "9",
      "line": "200",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT16_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __iar_uint32_read(const void *)",
    "location": {
      "column": "19",
      "line": "206",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__iar_uint32_read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6048@macro@__UNALIGNED_UINT32_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_READ",
    "location": {
      "column": "9",
      "line": "211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint32_write(const void *, uint32_t)",
    "location": {
      "column": "15",
      "line": "217",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__iar_uint32_write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6338@macro@__UNALIGNED_UINT32_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_WRITE",
    "location": {
      "column": "9",
      "line": "222",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@__iar_u32",
    "What": "Struct",
    "defdec": "Def",
    "display": "__iar_u32",
    "location": {
      "column": "18",
      "line": "228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "members": [
      {
        "ID": "c:@S@__iar_u32@FI@v",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "v",
        "location": {
          "column": "39",
          "line": "228",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
        },
        "name": "v",
        "origin": "user_include",
        "scope": "__iar_u32"
      }
    ],
    "name": "__iar_u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6587@macro@__UNALIGNED_UINT32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32",
    "location": {
      "column": "9",
      "line": "230",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__UNALIGNED_UINT32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6704@macro@__USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USED",
    "location": {
      "column": "13",
      "line": "235",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@6980@macro@__PROGRAM_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PROGRAM_START",
    "location": {
      "column": "9",
      "line": "250",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__PROGRAM_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7067@macro@__INITIAL_SP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INITIAL_SP",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__INITIAL_SP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7149@macro@__STACK_LIMIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STACK_LIMIT",
    "location": {
      "column": "9",
      "line": "258",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STACK_LIMIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7231@macro@__VECTOR_TABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VECTOR_TABLE",
    "location": {
      "column": "9",
      "line": "262",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__VECTOR_TABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7325@macro@__VECTOR_TABLE_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__VECTOR_TABLE_ATTRIBUTE",
    "location": {
      "column": "9",
      "line": "266",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__VECTOR_TABLE_ATTRIBUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7813@macro@__disable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_fault_irq",
    "location": {
      "column": "11",
      "line": "293",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__disable_fault_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7870@macro@__disable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_irq",
    "location": {
      "column": "11",
      "line": "294",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__disable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7933@macro@__enable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_fault_irq",
    "location": {
      "column": "11",
      "line": "295",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__enable_fault_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@7989@macro@__enable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_irq",
    "location": {
      "column": "11",
      "line": "296",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__enable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8051@macro@__arm_rsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr",
    "location": {
      "column": "11",
      "line": "297",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__arm_rsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8100@macro@__arm_wsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr",
    "location": {
      "column": "11",
      "line": "298",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__arm_wsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8153@macro@__get_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_APSR",
    "location": {
      "column": "11",
      "line": "301",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_APSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8212@macro@__get_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_BASEPRI",
    "location": {
      "column": "11",
      "line": "302",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8274@macro@__get_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_CONTROL",
    "location": {
      "column": "11",
      "line": "303",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8336@macro@__get_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FAULTMASK",
    "location": {
      "column": "11",
      "line": "304",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8671@macro@__get_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FPSCR",
    "location": {
      "column": "13",
      "line": "311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8716@macro@__set_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FPSCR",
    "location": {
      "column": "13",
      "line": "312",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8779@macro@__get_IPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_IPSR",
    "location": {
      "column": "11",
      "line": "315",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_IPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@8838@macro@__get_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSP",
    "location": {
      "column": "11",
      "line": "316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9111@macro@__get_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSPLIM",
    "location": {
      "column": "13",
      "line": "320",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_MSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9233@macro@__get_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PRIMASK",
    "location": {
      "column": "11",
      "line": "324",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9295@macro@__get_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSP",
    "location": {
      "column": "11",
      "line": "325",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9570@macro@__get_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSPLIM",
    "location": {
      "column": "13",
      "line": "330",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_PSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9694@macro@__get_xPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_xPSR",
    "location": {
      "column": "11",
      "line": "335",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__get_xPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9755@macro@__set_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI",
    "location": {
      "column": "11",
      "line": "337",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9826@macro@__set_BASEPRI_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI_MAX",
    "location": {
      "column": "11",
      "line": "338",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_BASEPRI_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9901@macro@__set_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_CONTROL",
    "location": {
      "column": "11",
      "line": "339",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@9972@macro@__set_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FAULTMASK",
    "location": {
      "column": "11",
      "line": "340",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10045@macro@__set_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSP",
    "location": {
      "column": "11",
      "line": "341",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10329@macro@__set_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSPLIM",
    "location": {
      "column": "13",
      "line": "346",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_MSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10471@macro@__set_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PRIMASK",
    "location": {
      "column": "11",
      "line": "350",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10542@macro@__set_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSP",
    "location": {
      "column": "11",
      "line": "351",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10824@macro@__set_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSPLIM",
    "location": {
      "column": "13",
      "line": "355",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__set_PSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@10968@macro@__TZ_get_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_CONTROL_NS",
    "location": {
      "column": "11",
      "line": "360",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_CONTROL_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11033@macro@__TZ_set_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_CONTROL_NS",
    "location": {
      "column": "11",
      "line": "361",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_CONTROL_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11107@macro@__TZ_get_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSP_NS",
    "location": {
      "column": "11",
      "line": "362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11168@macro@__TZ_set_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSP_NS",
    "location": {
      "column": "11",
      "line": "363",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11238@macro@__TZ_get_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSP_NS",
    "location": {
      "column": "11",
      "line": "364",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_MSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11299@macro@__TZ_set_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSP_NS",
    "location": {
      "column": "11",
      "line": "365",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_MSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11369@macro@__TZ_get_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_SP_NS",
    "location": {
      "column": "11",
      "line": "366",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_SP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11429@macro@__TZ_set_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_SP_NS",
    "location": {
      "column": "11",
      "line": "367",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_SP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11498@macro@__TZ_get_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PRIMASK_NS",
    "location": {
      "column": "11",
      "line": "368",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PRIMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11563@macro@__TZ_set_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PRIMASK_NS",
    "location": {
      "column": "11",
      "line": "369",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PRIMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11637@macro@__TZ_get_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_BASEPRI_NS",
    "location": {
      "column": "11",
      "line": "370",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_BASEPRI_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11702@macro@__TZ_set_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_BASEPRI_NS",
    "location": {
      "column": "11",
      "line": "371",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_BASEPRI_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11776@macro@__TZ_get_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_FAULTMASK_NS",
    "location": {
      "column": "11",
      "line": "372",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_FAULTMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@11843@macro@__TZ_set_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_FAULTMASK_NS",
    "location": {
      "column": "11",
      "line": "373",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_FAULTMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12136@macro@__TZ_get_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSPLIM_NS",
    "location": {
      "column": "13",
      "line": "378",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_PSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12180@macro@__TZ_set_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSPLIM_NS",
    "location": {
      "column": "13",
      "line": "379",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_PSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12391@macro@__TZ_get_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSPLIM_NS",
    "location": {
      "column": "11",
      "line": "385",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_get_MSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12455@macro@__TZ_set_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSPLIM_NS",
    "location": {
      "column": "11",
      "line": "386",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__TZ_set_MSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12530@macro@__NOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NOP",
    "location": {
      "column": "11",
      "line": "388",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__NOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12580@macro@__CLZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLZ",
    "location": {
      "column": "11",
      "line": "390",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__CLZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12619@macro@__CLREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLREX",
    "location": {
      "column": "11",
      "line": "391",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__CLREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12662@macro@__DMB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DMB",
    "location": {
      "column": "11",
      "line": "393",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__DMB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12701@macro@__DSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DSB",
    "location": {
      "column": "11",
      "line": "394",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__DSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12740@macro@__ISB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ISB",
    "location": {
      "column": "11",
      "line": "395",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ISB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12781@macro@__LDREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXB",
    "location": {
      "column": "11",
      "line": "397",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12823@macro@__LDREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXH",
    "location": {
      "column": "11",
      "line": "398",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12865@macro@__LDREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXW",
    "location": {
      "column": "11",
      "line": "399",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__LDREXW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12908@macro@__RBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RBIT",
    "location": {
      "column": "11",
      "line": "401",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__RBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12948@macro@__REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV",
    "location": {
      "column": "11",
      "line": "402",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@12987@macro@__REV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV16",
    "location": {
      "column": "11",
      "line": "403",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__REV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__REVSH",
    "What": "Function",
    "defdec": "Def",
    "display": "int16_t __REVSH(int16_t)",
    "location": {
      "column": "20",
      "line": "405",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__REVSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13131@macro@__ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ROR",
    "location": {
      "column": "11",
      "line": "410",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13170@macro@__RRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RRX",
    "location": {
      "column": "11",
      "line": "411",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__RRX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13211@macro@__SEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEV",
    "location": {
      "column": "11",
      "line": "413",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13330@macro@__STREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXB",
    "location": {
      "column": "11",
      "line": "419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13372@macro@__STREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXH",
    "location": {
      "column": "11",
      "line": "420",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13414@macro@__STREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXW",
    "location": {
      "column": "11",
      "line": "421",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__STREXW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13535@macro@__WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFE",
    "location": {
      "column": "11",
      "line": "427",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@13574@macro@__WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFI",
    "location": {
      "column": "11",
      "line": "428",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@24720@macro@__BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BKPT",
    "location": {
      "column": "9",
      "line": "796",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__BKPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@F@__SSAT#I#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t __SSAT(int32_t, uint32_t)",
    "location": {
      "column": "27",
      "line": "799",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SSAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@24924@F@__SSAT#I#i#@max",
    "What": "Variable",
    "defdec": "Def",
    "display": "max",
    "location": {
      "column": "21",
      "line": "803",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "max",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@24987@F@__SSAT#I#i#@min",
    "What": "Variable",
    "defdec": "Def",
    "display": "min",
    "location": {
      "column": "21",
      "line": "804",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "min",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@F@__USAT#I#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __USAT(int32_t, uint32_t)",
    "location": {
      "column": "28",
      "line": "817",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__USAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@25278@F@__USAT#I#i#@max",
    "What": "Variable",
    "defdec": "Def",
    "display": "max",
    "location": {
      "column": "22",
      "line": "821",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "max",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iccarm.h@29212@macro@__SXTB16_RORn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTB16_RORn",
    "location": {
      "column": "9",
      "line": "966",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_iccarm.h"
    },
    "name": "__SXTB16_RORn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@116@macro@_YVALS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YVALS",
    "location": {
      "column": "9",
      "line": "5",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_YVALS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@212@macro@_GLUE_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE_B",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@238@macro@_GLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE",
    "location": {
      "column": "9",
      "line": "13",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@271@macro@_GLUE3_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3_B",
    "location": {
      "column": "9",
      "line": "15",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@303@macro@_GLUE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3",
    "location": {
      "column": "9",
      "line": "16",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@342@macro@_STRINGIFY_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY_B",
    "location": {
      "column": "9",
      "line": "18",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY_B",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@369@macro@_STRINGIFY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY",
    "location": {
      "column": "9",
      "line": "19",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@466@macro@_ABINAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_ABINAME",
    "location": {
      "column": "9",
      "line": "22",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_ABINAME",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@529@macro@_CPPLIB_VER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPLIB_VER",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_CPPLIB_VER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@607@macro@__IAR_SYSTEMS_LIB__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_SYSTEMS_LIB__",
    "location": {
      "column": "11",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__IAR_SYSTEMS_LIB__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1717@macro@__EFF_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NS",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1808@macro@__EFF_NSNW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NSNW1",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NSNW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1912@macro@__EFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NE",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1990@macro@__EFF_NENR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2080@macro@__EFF_NENR1R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1R1",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2181@macro@__EFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR2",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2271@macro@__EFF_NENR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2374@macro@__EFF_NENR1NW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2R1",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2490@macro@__EFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2581@macro@__EFF_NENW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2672@macro@__EFF_NENW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2R1",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2R1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2774@macro@__EFF_NENW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1NW2",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2867@macro@__EFF_NR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2947@macro@__EFF_NR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW2",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3040@macro@__EFF_NR1NW3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW3",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW3",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3133@macro@__EFF_NW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3214@macro@__EFF_NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW2",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3295@macro@__EFF_NW1NR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NR2",
    "location": {
      "column": "9",
      "line": "81",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NR2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3388@macro@__EFF_NW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NW2",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NW2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3511@macro@__ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3567@macro@__ATTRIBUTES_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_CAN_THROW",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3613@macro@__ATTRIBUTES_NORETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3680@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3807@macro@_EXTERN_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C",
    "location": {
      "column": "11",
      "line": "94",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3850@macro@_EXTERN_C_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C_END",
    "location": {
      "column": "11",
      "line": "95",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C_END",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3882@macro@_GLB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLB",
    "location": {
      "column": "11",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4473@macro@_DLIB_ONLY_C89",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_C89",
    "location": {
      "column": "13",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ONLY_C89",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4701@macro@_DLIB_ADD_EXTRA_SYMBOLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ADD_EXTRA_SYMBOLS",
    "location": {
      "column": "11",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ADD_EXTRA_SYMBOLS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4792@macro@__STDC_WANT_LIB_EXT1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STDC_WANT_LIB_EXT1__",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__STDC_WANT_LIB_EXT1__",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5073@macro@__DEPREC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC",
    "location": {
      "column": "11",
      "line": "145",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5098@macro@__DEPREC_ATTRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5153@macro@__DEPREC_ATTRS_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS_CAN_THROW",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS_CAN_THROW",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5412@macro@_HAS_ITERATOR_DEBUGGING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_ITERATOR_DEBUGGING",
    "location": {
      "column": "13",
      "line": "156",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_ITERATOR_DEBUGGING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5601@macro@_HAS_EXCEPTIONS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_EXCEPTIONS",
    "location": {
      "column": "11",
      "line": "162",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_EXCEPTIONS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5654@macro@_HAS_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_NOEXCEPT",
    "location": {
      "column": "11",
      "line": "163",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5815@macro@_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT",
    "location": {
      "column": "13",
      "line": "168",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5837@macro@_NOEXCEPT_OP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT_OP",
    "location": {
      "column": "13",
      "line": "169",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT_OP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5873@macro@_STATIC_ASSERT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STATIC_ASSERT2",
    "location": {
      "column": "11",
      "line": "172",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STATIC_ASSERT2",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6018@macro@_POINTER_TO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_POINTER_TO",
    "location": {
      "column": "11",
      "line": "175",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_POINTER_TO",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6097@macro@_NOINLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOINLINE",
    "location": {
      "column": "11",
      "line": "177",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOINLINE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6144@macro@_HAS_CPP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_CPP17",
    "location": {
      "column": "11",
      "line": "179",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_CPP17",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:yvals.h@N@std@T@_Bool",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "bool",
        "location": {
          "column": "18",
          "line": "186",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Bool",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6338@macro@_THREAD_LOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_THREAD_LOCAL",
    "location": {
      "column": "13",
      "line": "190",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_THREAD_LOCAL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6385@macro@_Restrict",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Restrict",
    "location": {
      "column": "11",
      "line": "193",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Restrict",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6831@macro@_MBMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MBMAX",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MBMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6885@macro@_MAX_EXP_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_EXP_DIG",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_EXP_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6911@macro@_MAX_INT_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_INT_DIG",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_INT_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6938@macro@_MAX_SIG_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_SIG_DIG",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_SIG_DIG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7007@macro@_WCHART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCHART",
    "location": {
      "column": "11",
      "line": "222",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCHART",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wchart",
    "What": "Typedef",
    "defdec": "Def",
    "display": "wchar_t",
    "location": {
      "column": "19",
      "line": "223",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wchart",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wintt",
    "What": "Typedef",
    "defdec": "Def",
    "display": "wchar_t",
    "location": {
      "column": "21",
      "line": "225",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wintt",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7691@macro@_WCMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMIN",
    "location": {
      "column": "11",
      "line": "250",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7711@macro@_WIMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMIN",
    "location": {
      "column": "11",
      "line": "251",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMIN",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7736@macro@_WCMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMAX",
    "location": {
      "column": "9",
      "line": "253",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7768@macro@_WIMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMAX",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMAX",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7826@macro@_NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NULL",
    "location": {
      "column": "9",
      "line": "257",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NULL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Sizet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "260",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Sizet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@_Mbstatet",
    "What": "Struct",
    "defdec": "Def",
    "display": "_Mbstatet",
    "location": {
      "column": "16",
      "line": "263",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@_Mbstatet@FI@_Wchar",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wchar",
        "location": {
          "column": "18",
          "line": "266",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wchar",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@FI@_State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_State",
        "location": {
          "column": "18",
          "line": "267",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_State",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(void)",
        "location": {
          "column": "5",
          "line": "277",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#&1$@S@_Mbstatet#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(const _Mbstatet &)",
        "location": {
          "column": "5",
          "line": "282",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@operator=#&1$@S@_Mbstatet#",
        "What": "CXXMethod",
        "defdec": "Def",
        "display": "_Mbstatet & operator=(const _Mbstatet &)",
        "location": {
          "column": "16",
          "line": "287",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "operator=",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@F@_Mbstatet#I#",
        "What": "CXXConstructor",
        "defdec": "Def",
        "display": "void _Mbstatet(int)",
        "location": {
          "column": "5",
          "line": "294",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:yvals.h@T@_Mbstatet",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Mbstatet",
        "location": {
          "column": "3",
          "line": "299",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "system_include",
        "scope": "_Mbstatet"
      }
    ],
    "name": "_Mbstatet",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9041@macro@_Mbstinit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Mbstinit",
    "location": {
      "column": "11",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstinit",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9153@macro@_HAS_PRAGMA_PRINTF_ARGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_PRAGMA_PRINTF_ARGS",
    "location": {
      "column": "9",
      "line": "307",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_PRAGMA_PRINTF_ARGS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9276@macro@_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "location": {
      "column": "13",
      "line": "312",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@S@__va_list",
    "What": "Struct",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "18",
      "line": "315",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@__va_list@FI@_Ap",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Ap",
        "location": {
          "column": "43",
          "line": "317",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Ap",
        "origin": "system_include",
        "scope": "__va_list"
      },
      {
        "ID": "c:yvals.h@T@__va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct __va_list",
        "location": {
          "column": "5",
          "line": "318",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "__va_list",
        "origin": "system_include",
        "scope": "__va_list"
      }
    ],
    "name": "__va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__Va_list",
    "What": "Typedef",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "21",
      "line": "319",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__Va_list",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "325",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:yvals.h@N@std@T@va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "::__Va_list",
        "location": {
          "column": "25",
          "line": "326",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "va_list",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@SA@_Fpost",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "337",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@SA@_Fpost@FI@_Off",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Off",
        "location": {
          "column": "15",
          "line": "340",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Off",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@SA@_Fpost@FI@_Wstate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wstate",
        "location": {
          "column": "13",
          "line": "344",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wstate",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@T@_Fpost",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Fpost",
        "location": {
          "column": "3",
          "line": "345",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Fpost",
        "origin": "system_include",
        "scope": "_anonymous_yvals_h_337_9"
      }
    ],
    "name": "",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9928@macro@_FPOSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FPOSOFF",
    "location": {
      "column": "11",
      "line": "348",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_FPOSOFF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10002@macro@_MULTI_THREAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MULTI_THREAD",
    "location": {
      "column": "9",
      "line": "352",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MULTI_THREAD",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "358",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "359",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "360",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "361",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "362",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Malloc",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "363",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Stream",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "364",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Debug",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "365",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_StaticGuard",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__iar_Rmtx",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *",
    "location": {
      "column": "17",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Rmtx",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Initdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "376",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Initdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Dstdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "377",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Dstdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "378",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "379",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockdynamiclock",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:@N@std",
    "What": "Namespace",
    "defdec": "Def",
    "display": "std",
    "location": {
      "column": "13",
      "line": "408",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@N@std@S@__iar_Lockit_Malloc",
        "What": "Class",
        "defdec": "Def",
        "display": "__iar_Lockit_Malloc",
        "location": {
          "column": "11",
          "line": "409",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "members": [
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@__iar_Lockit_Malloc#",
            "What": "CXXConstructor",
            "defdec": "Def",
            "display": "void __iar_Lockit_Malloc(void)",
            "location": {
              "column": "16",
              "line": "412",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@~__iar_Lockit_Malloc#",
            "What": "CXXDestructor",
            "defdec": "Def",
            "display": "void ~__iar_Lockit_Malloc(void)",
            "location": {
              "column": "7",
              "line": "416",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
            },
            "name": "~__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@__iar_Lockit_Malloc#&1$@N@std@S@__iar_Lockit_Malloc#",
            "What": "CXXConstructor",
            "defdec": "Dec",
            "display": "void __iar_Lockit_Malloc(const std::__iar_Lockit_Malloc &)",
            "location": {
              "column": "7",
              "line": "421",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Malloc",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Malloc@F@operator=#&1$@N@std@S@__iar_Lockit_Malloc#",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "std::__iar_Lockit_Malloc & operator=(const std::__iar_Lockit_Malloc &)",
            "location": {
              "column": "28",
              "line": "422",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
            },
            "name": "operator=",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Malloc"
          }
        ],
        "name": "__iar_Lockit_Malloc",
        "origin": "system_include",
        "scope": "std"
      },
      {
        "ID": "c:@N@std@S@__iar_Lockit_Debug",
        "What": "Class",
        "defdec": "Def",
        "display": "__iar_Lockit_Debug",
        "location": {
          "column": "11",
          "line": "424",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
        },
        "members": [
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@__iar_Lockit_Debug#",
            "What": "CXXConstructor",
            "defdec": "Def",
            "display": "void __iar_Lockit_Debug(void)",
            "location": {
              "column": "16",
              "line": "427",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@~__iar_Lockit_Debug#",
            "What": "CXXDestructor",
            "defdec": "Def",
            "display": "void ~__iar_Lockit_Debug(void)",
            "location": {
              "column": "7",
              "line": "431",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
            },
            "name": "~__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@__iar_Lockit_Debug#&1$@N@std@S@__iar_Lockit_Debug#",
            "What": "CXXConstructor",
            "defdec": "Dec",
            "display": "void __iar_Lockit_Debug(const std::__iar_Lockit_Debug &)",
            "location": {
              "column": "7",
              "line": "436",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
            },
            "name": "__iar_Lockit_Debug",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          },
          {
            "ID": "c:@N@std@S@__iar_Lockit_Debug@F@operator=#&1$@N@std@S@__iar_Lockit_Debug#",
            "What": "CXXMethod",
            "defdec": "Dec",
            "display": "std::__iar_Lockit_Debug & operator=(const std::__iar_Lockit_Debug &)",
            "location": {
              "column": "27",
              "line": "437",
              "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\yvals.h"
            },
            "name": "operator=",
            "origin": "system_include",
            "scope": "std::__iar_Lockit_Debug"
          }
        ],
        "name": "__iar_Lockit_Debug",
        "origin": "system_include",
        "scope": "std"
      }
    ],
    "name": "std",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1242@macro@ADCR_CLEAR_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_CLEAR_Mask",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_CLEAR_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1332@macro@ADCFG_CLEAR_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_CLEAR_Mask",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCFG_CLEAR_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1393@macro@ADCFG_SAMCTL_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_SAMCTL_Set",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCFG_SAMCTL_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1450@macro@ADCFG_TSEN_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_TSEN_Set",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCFG_TSEN_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1511@macro@ADCFG_VSEN_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_VSEN_Set",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCFG_VSEN_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1595@macro@ADCFG_ADEN_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADEN_Set",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCFG_ADEN_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1656@macro@ADCFG_ADEN_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_ADEN_Reset",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCFG_ADEN_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1739@macro@ADCR_DMA_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_DMA_Set",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_DMA_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1800@macro@ADCR_DMA_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_DMA_Reset",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_DMA_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1894@macro@ADCR_SWSTART_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_SWSTART_Set",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_SWSTART_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@1955@macro@ADCR_SWSTART_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_SWSTART_Reset",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_SWSTART_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2042@macro@ADCR_EXTTRIG_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_EXTTRIG_Set",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_EXTTRIG_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2103@macro@ADCR_EXTTRIG_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_EXTTRIG_Reset",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_EXTTRIG_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2204@macro@ADC_ExternalTrigShiftTimeMask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigShiftTimeMask",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_ExternalTrigShiftTimeMask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2307@macro@CHEN0_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN0_ENABLE",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN0_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2359@macro@CHEN1_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN1_ENABLE",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN1_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2411@macro@CHEN2_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN2_ENABLE",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN2_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2463@macro@CHEN3_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN3_ENABLE",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN3_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2515@macro@CHEN4_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN4_ENABLE",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN4_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2567@macro@CHEN5_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN5_ENABLE",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN5_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2619@macro@CHEN6_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN6_ENABLE",
    "location": {
      "column": "9",
      "line": "81",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN6_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2671@macro@CHEN7_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN7_ENABLE",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN7_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2723@macro@CHEN8_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN8_ENABLE",
    "location": {
      "column": "9",
      "line": "83",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN8_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2775@macro@CHEN9_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN9_ENABLE",
    "location": {
      "column": "9",
      "line": "84",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN9_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2827@macro@CHEN10_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN10_ENABLE",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN10_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2880@macro@CHEN11_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN11_ENABLE",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN11_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2933@macro@CHEN12_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN12_ENABLE",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN12_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@2998@macro@CHEN13_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN13_ENABLE",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN13_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3063@macro@CHEN14_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN14_ENABLE",
    "location": {
      "column": "9",
      "line": "89",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN14_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3116@macro@CHEN15_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN15_ENABLE",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN15_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3171@macro@CHALL_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHALL_ENABLE",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHALL_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3237@macro@TempSensor_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TempSensor_ENABLE",
    "location": {
      "column": "9",
      "line": "94",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "TempSensor_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3292@macro@Vrefint_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "Vrefint_ENABLE",
    "location": {
      "column": "9",
      "line": "95",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "Vrefint_ENABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3349@macro@CHEN_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CHEN_DISABLE",
    "location": {
      "column": "9",
      "line": "97",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "CHEN_DISABLE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3426@macro@ADCR_EXTSEL_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_EXTSEL_Reset",
    "location": {
      "column": "9",
      "line": "100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_EXTSEL_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3536@macro@ADCFG_AWDMode_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_AWDMode_Reset",
    "location": {
      "column": "9",
      "line": "103",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCFG_AWDMode_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3602@macro@ADCFG_AWDMode_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCFG_AWDMode_Set",
    "location": {
      "column": "9",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCFG_AWDMode_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3702@macro@ADCR_AWDCH_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCR_AWDCH_Reset",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCR_AWDCH_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3790@macro@ADCHS_TSVREFE_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_TSVREFE_Set",
    "location": {
      "column": "9",
      "line": "110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCHS_TSVREFE_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3840@macro@ADCHS_TSVREFE_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_TSVREFE_Reset",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCHS_TSVREFE_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3894@macro@ADCHS_VSVREFE_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_VSVREFE_Set",
    "location": {
      "column": "9",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCHS_VSVREFE_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@3944@macro@ADCHS_VSVREFE_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADCHS_VSVREFE_Reset",
    "location": {
      "column": "9",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADCHS_VSVREFE_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@4037@macro@ADDATA_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADDATA_ADDRESS",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADDATA_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DeInit#*$@SA@ADC_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_DeInit(ADC_TypeDef *)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_Init#*$@SA@ADC_TypeDef#*$@SA@ADC_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_Init(ADC_TypeDef *, ADC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@5602@F@ADC_Init#*$@SA@ADC_TypeDef#*$@SA@ADC_InitTypeDef#@tmpreg1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg1",
    "location": {
      "column": "14",
      "line": "187",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "tmpreg1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_StructInit#*$@SA@ADC_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_StructInit(ADC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "231",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_Cmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_Cmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DMACmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_DMACmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_DMACmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ITConfig#*$@SA@ADC_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_ITConfig(ADC_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "305",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_SoftwareStartConvCmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_SoftwareStartConvCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "331",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_SoftwareStartConvCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetSoftwareStartConvStatus#*$@SA@ADC_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef *)",
    "location": {
      "column": "12",
      "line": "356",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_GetSoftwareStartConvStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@11747@F@ADC_GetSoftwareStartConvStatus#*$@SA@ADC_TypeDef#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "358",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_RegularChannelConfig#*$@SA@ADC_TypeDef#c#c#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_RegularChannelConfig(ADC_TypeDef *, uint8_t, uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "393",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_RegularChannelConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@13018@F@ADC_RegularChannelConfig#*$@SA@ADC_TypeDef#c#c#c#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "395",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ExternalTrigConvCmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_ExternalTrigConvCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "427",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_ExternalTrigConvCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ExternalTrigShiftTimeSet#*$@SA@ADC_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_ExternalTrigShiftTimeSet(ADC_TypeDef *, u32)",
    "location": {
      "column": "6",
      "line": "452",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_ExternalTrigShiftTimeSet",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetConversionValue#*$@SA@ADC_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t ADC_GetConversionValue(ADC_TypeDef *)",
    "location": {
      "column": "10",
      "line": "463",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_GetConversionValue",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_Scan_Direction#*$@SA@ADC_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_Scan_Direction(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "489",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_Scan_Direction",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogCmd#*$@SA@ADC_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_AnalogWatchdogCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "508",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_AnalogWatchdogCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogThresholdsConfig#*$@SA@ADC_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "534",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_AnalogWatchdogThresholdsConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@17948@F@ADC_AnalogWatchdogThresholdsConfig#*$@SA@ADC_TypeDef#s#s#@tempThreshold",
    "What": "Variable",
    "defdec": "Def",
    "display": "tempThreshold",
    "location": {
      "column": "14",
      "line": "537",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "tempThreshold",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogSingleChannelConfig#*$@SA@ADC_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "569",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_AnalogWatchdogSingleChannelConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@19342@F@ADC_AnalogWatchdogSingleChannelConfig#*$@SA@ADC_TypeDef#c#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "571",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_TempSensorCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_TempSensorCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "592",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_TempSensorCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_VrefintCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_VrefintCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "620",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_VrefintCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetFlagStatus#*$@SA@ADC_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus ADC_GetFlagStatus(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "12",
      "line": "652",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@21878@F@ADC_GetFlagStatus#*$@SA@ADC_TypeDef#c#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "654",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ClearFlag#*$@SA@ADC_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_ClearFlag(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "683",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetITStatus#*$@SA@ADC_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus ADC_GetITStatus(ADC_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "701",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_adc.c@23462@F@ADC_GetITStatus#*$@SA@ADC_TypeDef#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "703",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ClearITPendingBit#*$@SA@ADC_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void ADC_ClearITPendingBit(ADC_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "733",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_adc.c"
    },
    "name": "ADC_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@72@macro@_DLIB_PRODUCTS_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_H_",
    "location": {
      "column": "9",
      "line": "4",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCTS_H_",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@504@macro@_DLIB_WIDE_CHARACTERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_WIDE_CHARACTERS",
    "location": {
      "column": "9",
      "line": "21",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_WIDE_CHARACTERS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@656@macro@_DLIB_PRODUCT_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STRING",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STRING",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@803@macro@_DLIB_PRODUCT_FENV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_FENV",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_FENV",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@952@macro@_DLIB_PRODUCT_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STDLIB",
    "location": {
      "column": "9",
      "line": "33",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STDLIB",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1059@macro@_DLIB_QSORT_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_QSORT_BUF_SIZE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1225@macro@_DLIB_SUPPORT_FOR_AEABI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SUPPORT_FOR_AEABI",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SUPPORT_FOR_AEABI",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1305@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1427@macro@_DLIB_STRTOD_HEX_FLOAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRTOD_HEX_FLOAT",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_STRTOD_HEX_FLOAT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1861@macro@__SOFTFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SOFTFP",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__SOFTFP",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1974@macro@__NO_SCRATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_SCRATCH",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__NO_SCRATCH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2095@macro@_DLIB_SPEEDY_FLOATS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SPEEDY_FLOATS",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SPEEDY_FLOATS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2169@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2249@macro@_DLIB_ELF_INIT_STATIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2293@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2386@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2435@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "location": {
      "column": "9",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2484@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "location": {
      "column": "9",
      "line": "84",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2533@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2585@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3003@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3406@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3450@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3500@macro@_XMATHWRAPPERS_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_XMATHWRAPPERS_DEF",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_XMATHWRAPPERS_DEF",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3547@macro@_CPPINIT_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPINIT_ATTR",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_CPPINIT_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@1005@macro@__HAL_RCC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_RCC_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "__HAL_RCC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_ClocksTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "41",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@SYSCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SYSCLK_Frequency",
        "location": {
          "column": "14",
          "line": "43",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
        },
        "name": "SYSCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_HAL_rcc_h_41_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@HCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCLK_Frequency",
        "location": {
          "column": "14",
          "line": "44",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
        },
        "name": "HCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_HAL_rcc_h_41_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@PCLK1_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCLK1_Frequency",
        "location": {
          "column": "14",
          "line": "45",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
        },
        "name": "PCLK1_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_HAL_rcc_h_41_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@PCLK2_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCLK2_Frequency",
        "location": {
          "column": "14",
          "line": "46",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
        },
        "name": "PCLK2_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_HAL_rcc_h_41_9"
      },
      {
        "ID": "c:@T@RCC_ClocksTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_ClocksTypeDef",
        "location": {
          "column": "3",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
        },
        "name": "RCC_ClocksTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_rcc_h_41_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@1541@macro@RCC_HSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_OFF",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@1606@macro@RCC_HSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_ON",
    "location": {
      "column": "9",
      "line": "62",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@1671@macro@RCC_HSE_Bypass",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_Bypass",
    "location": {
      "column": "9",
      "line": "63",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HSE_Bypass",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@1736@macro@IS_RCC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HSE",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@1936@macro@RCC_PLLSource_HSI_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSI_Div4",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLSource_HSI_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@2001@macro@RCC_PLLSource_HSE_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSE_Div1",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLSource_HSE_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@2066@macro@RCC_PLLSource_HSE_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSE_Div2",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLSource_HSE_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@2131@macro@IS_RCC_PLL_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLL_SOURCE",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_PLL_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@2427@macro@RCC_SYSCLKSource_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_HSI",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLKSource_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@2492@macro@RCC_SYSCLKSource_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_HSE",
    "location": {
      "column": "9",
      "line": "91",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLKSource_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@2557@macro@RCC_SYSCLKSource_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_PLLCLK",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLKSource_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@2622@macro@RCC_SYSCLKSource_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_LSI",
    "location": {
      "column": "9",
      "line": "93",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLKSource_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@2687@macro@IS_RCC_SYSCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SYSCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "94",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_SYSCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3026@macro@RCC_SYSCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div1",
    "location": {
      "column": "9",
      "line": "106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3091@macro@RCC_SYSCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div2",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3156@macro@RCC_SYSCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div4",
    "location": {
      "column": "9",
      "line": "108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3221@macro@RCC_SYSCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div8",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3286@macro@RCC_SYSCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div16",
    "location": {
      "column": "9",
      "line": "110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3351@macro@RCC_SYSCLK_Div64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div64",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3416@macro@RCC_SYSCLK_Div128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div128",
    "location": {
      "column": "9",
      "line": "112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3481@macro@RCC_SYSCLK_Div256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div256",
    "location": {
      "column": "9",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3546@macro@RCC_SYSCLK_Div512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div512",
    "location": {
      "column": "9",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLK_Div512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@3611@macro@IS_RCC_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HCLK",
    "location": {
      "column": "9",
      "line": "115",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4111@macro@RCC_HCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div1",
    "location": {
      "column": "9",
      "line": "128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4176@macro@RCC_HCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div2",
    "location": {
      "column": "9",
      "line": "129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4241@macro@RCC_HCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div4",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4306@macro@RCC_HCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div8",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4371@macro@RCC_HCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div16",
    "location": {
      "column": "9",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4436@macro@IS_RCC_PCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PCLK",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_PCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4740@macro@RCC_PLLMul_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_2",
    "location": {
      "column": "9",
      "line": "145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4805@macro@RCC_PLLMul_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_3",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4870@macro@RCC_PLLMul_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_4",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@4935@macro@RCC_PLLMul_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_5",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5000@macro@RCC_PLLMul_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_6",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5065@macro@RCC_PLLMul_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_7",
    "location": {
      "column": "9",
      "line": "150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5130@macro@RCC_PLLMul_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_8",
    "location": {
      "column": "9",
      "line": "151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5195@macro@RCC_PLLMul_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_9",
    "location": {
      "column": "9",
      "line": "152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5260@macro@RCC_PLLMul_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_10",
    "location": {
      "column": "9",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5325@macro@RCC_PLLMul_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_11",
    "location": {
      "column": "9",
      "line": "154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5390@macro@RCC_PLLMul_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_12",
    "location": {
      "column": "9",
      "line": "155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5455@macro@RCC_PLLMul_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_13",
    "location": {
      "column": "9",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5520@macro@RCC_PLLMul_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_14",
    "location": {
      "column": "9",
      "line": "157",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5585@macro@RCC_PLLMul_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_15",
    "location": {
      "column": "9",
      "line": "158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5650@macro@RCC_PLLMul_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_16",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5717@macro@HIGH_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HIGH_LOW",
    "location": {
      "column": "9",
      "line": "161",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "HIGH_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5754@macro@RCC_PLLMul_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_17",
    "location": {
      "column": "9",
      "line": "164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5819@macro@RCC_PLLMul_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLMul_18",
    "location": {
      "column": "9",
      "line": "165",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLMul_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@5894@macro@IS_RCC_PLL_MUL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLL_MUL",
    "location": {
      "column": "9",
      "line": "168",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_PLL_MUL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@6635@macro@RCC_IT_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSIRDY",
    "location": {
      "column": "9",
      "line": "186",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_IT_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@6693@macro@RCC_IT_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSERDY",
    "location": {
      "column": "9",
      "line": "187",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_IT_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@6751@macro@RCC_IT_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSIRDY",
    "location": {
      "column": "9",
      "line": "188",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_IT_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@6809@macro@RCC_IT_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSERDY",
    "location": {
      "column": "9",
      "line": "189",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_IT_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@6867@macro@RCC_IT_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLRDY",
    "location": {
      "column": "9",
      "line": "190",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_IT_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@6925@macro@RCC_IT_CSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_CSS",
    "location": {
      "column": "9",
      "line": "191",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_IT_CSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@6983@macro@IS_RCC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_IT",
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@7059@macro@IS_RCC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_GET_IT",
    "location": {
      "column": "9",
      "line": "193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@7306@macro@IS_RCC_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@7468@macro@RCC_RTCCLKSource_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_LSE",
    "location": {
      "column": "9",
      "line": "211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_RTCCLKSource_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@7533@macro@RCC_RTCCLKSource_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_LSI",
    "location": {
      "column": "9",
      "line": "212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_RTCCLKSource_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@7598@macro@RCC_RTCCLKSource_HSE_Div128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div128",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@7663@macro@IS_RCC_RTCCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_RTCCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_RTCCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@7962@macro@RCC_AHBPeriph_DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_DMA1",
    "location": {
      "column": "9",
      "line": "225",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8094@macro@RCC_AHBPeriph_SRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_SRAM",
    "location": {
      "column": "9",
      "line": "227",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_SRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8159@macro@RCC_AHBPeriph_FLITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_FLITF",
    "location": {
      "column": "9",
      "line": "228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_FLITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8224@macro@RCC_AHBPeriph_CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_CRC",
    "location": {
      "column": "9",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8361@macro@RCC_AHBPeriph_GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_GPIOA",
    "location": {
      "column": "9",
      "line": "233",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8426@macro@RCC_AHBPeriph_GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_GPIOB",
    "location": {
      "column": "9",
      "line": "234",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8491@macro@RCC_AHBPeriph_GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_GPIOC",
    "location": {
      "column": "9",
      "line": "235",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8556@macro@RCC_AHBPeriph_GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_GPIOD",
    "location": {
      "column": "9",
      "line": "236",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8623@macro@RCC_AHBPeriph_HWROOT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_HWROOT",
    "location": {
      "column": "9",
      "line": "238",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_HWROOT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8688@macro@RCC_AHBPeriph_HWDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHBPeriph_HWDIV",
    "location": {
      "column": "9",
      "line": "239",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriph_HWDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8753@macro@IS_RCC_AHB_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB_PERIPH",
    "location": {
      "column": "9",
      "line": "240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_AHB_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8906@macro@RCC_APB2Periph_SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SYSCFG",
    "location": {
      "column": "9",
      "line": "249",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@8975@macro@RCC_APB2Periph_ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC1",
    "location": {
      "column": "9",
      "line": "252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9040@macro@RCC_APB2Periph_ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC2",
    "location": {
      "column": "9",
      "line": "253",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9105@macro@RCC_APB2Periph_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM1",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9170@macro@RCC_APB2Periph_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI1",
    "location": {
      "column": "9",
      "line": "255",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9235@macro@RCC_APB2Periph_TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM8",
    "location": {
      "column": "9",
      "line": "256",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9300@macro@RCC_APB2Periph_UART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_UART1",
    "location": {
      "column": "9",
      "line": "257",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_UART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9365@macro@RCC_APB2Periph_CPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_CPT",
    "location": {
      "column": "9",
      "line": "258",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_CPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9432@macro@RCC_APB2Periph_TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM14",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9497@macro@RCC_APB2Periph_TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM16",
    "location": {
      "column": "9",
      "line": "261",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9562@macro@RCC_APB2Periph_TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM17",
    "location": {
      "column": "9",
      "line": "262",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9629@macro@RCC_APB2Periph_DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_DBGMCU",
    "location": {
      "column": "9",
      "line": "264",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9694@macro@RCC_APB2Periph_PWM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_PWM",
    "location": {
      "column": "9",
      "line": "265",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_PWM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9759@macro@RCC_APB2Periph_COMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_COMP",
    "location": {
      "column": "9",
      "line": "266",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_COMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9824@macro@RCC_APB2Periph_OPAMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_OPAMP",
    "location": {
      "column": "9",
      "line": "267",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_OPAMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9889@macro@RCC_APB2Periph_ALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ALL",
    "location": {
      "column": "9",
      "line": "268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2Periph_ALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@9954@macro@IS_RCC_APB2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB2_PERIPH",
    "location": {
      "column": "9",
      "line": "269",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_APB2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10108@macro@RCC_APB1Periph_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM2",
    "location": {
      "column": "9",
      "line": "278",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10173@macro@RCC_APB1Periph_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM3",
    "location": {
      "column": "9",
      "line": "279",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10240@macro@RCC_APB1Periph_WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_WWDG",
    "location": {
      "column": "9",
      "line": "281",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1Periph_WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10305@macro@RCC_APB1Periph_SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_SPI2",
    "location": {
      "column": "9",
      "line": "282",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1Periph_SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10372@macro@RCC_APB1Periph_UART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART2",
    "location": {
      "column": "9",
      "line": "284",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1Periph_UART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10439@macro@RCC_APB1Periph_I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C1",
    "location": {
      "column": "9",
      "line": "286",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10506@macro@RCC_APB1Periph_PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_PWR",
    "location": {
      "column": "9",
      "line": "288",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1Periph_PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10573@macro@RCC_APB1Periph_ALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_ALL",
    "location": {
      "column": "9",
      "line": "290",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1Periph_ALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10640@macro@IS_RCC_APB1_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB1_PERIPH",
    "location": {
      "column": "9",
      "line": "292",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_APB1_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10812@macro@RCC_MCO_NoClock",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_NoClock",
    "location": {
      "column": "9",
      "line": "301",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCO_NoClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10870@macro@RCC_MCO_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_LSI",
    "location": {
      "column": "9",
      "line": "302",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCO_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10928@macro@RCC_MCO_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_LSE",
    "location": {
      "column": "9",
      "line": "303",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCO_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@10986@macro@RCC_MCO_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_SYSCLK",
    "location": {
      "column": "9",
      "line": "304",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCO_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11044@macro@RCC_MCO_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_HSI",
    "location": {
      "column": "9",
      "line": "305",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCO_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11102@macro@RCC_MCO_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_HSE",
    "location": {
      "column": "9",
      "line": "306",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCO_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11160@macro@RCC_MCO_PLLCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO_PLLCLK_Div2",
    "location": {
      "column": "9",
      "line": "307",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCO_PLLCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11220@macro@IS_RCC_MCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO",
    "location": {
      "column": "9",
      "line": "309",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_MCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11575@macro@RCC_FLAG_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSIRDY",
    "location": {
      "column": "9",
      "line": "321",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11633@macro@RCC_FLAG_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSERDY",
    "location": {
      "column": "9",
      "line": "322",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11691@macro@RCC_FLAG_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLRDY",
    "location": {
      "column": "9",
      "line": "323",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11749@macro@RCC_FLAG_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSERDY",
    "location": {
      "column": "9",
      "line": "324",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11807@macro@RCC_FLAG_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSIRDY",
    "location": {
      "column": "9",
      "line": "325",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11865@macro@RCC_FLAG_PINRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PINRST",
    "location": {
      "column": "9",
      "line": "326",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_PINRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11923@macro@RCC_FLAG_PORRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PORRST",
    "location": {
      "column": "9",
      "line": "327",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_PORRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@11981@macro@RCC_FLAG_SFTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_SFTRST",
    "location": {
      "column": "9",
      "line": "328",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_SFTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@12039@macro@RCC_FLAG_IWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_IWDGRST",
    "location": {
      "column": "9",
      "line": "329",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_IWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@12097@macro@RCC_FLAG_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_WWDGRST",
    "location": {
      "column": "9",
      "line": "330",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@12155@macro@RCC_FLAG_LPWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LPWRRST",
    "location": {
      "column": "9",
      "line": "331",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_FLAG_LPWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@12213@macro@IS_RCC_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_FLAG",
    "location": {
      "column": "9",
      "line": "332",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.h@12733@macro@IS_RCC_CALIBRATION_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CALIBRATION_VALUE",
    "location": {
      "column": "9",
      "line": "339",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "IS_RCC_CALIBRATION_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "360",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "360",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSEConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "361",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSEConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "361",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "363",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "363",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "364",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "364",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig#i#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "365",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig#i#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "365",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "366",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "366",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PLLCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "367",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "367",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "9",
      "line": "368",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "9",
      "line": "368",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "369",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "369",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_HCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "370",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PCLK1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "370",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PCLK1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "371",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PCLK2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "371",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_PCLK2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig#c#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "372",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig#c#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "372",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "373",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_LSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "373",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_LSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq#*$@SA@RCC_ClocksTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "6",
      "line": "374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq#*$@SA@RCC_ClocksTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "6",
      "line": "374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHBPeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHBPeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "375",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHBPeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHBPeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "375",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_AHBPeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "376",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "376",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "377",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "377",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "378",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "378",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "379",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "379",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "380",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "380",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCOConfig#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCOConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "381",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCOConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCOConfig#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCOConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "381",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_MCOConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "382",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "382",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "383",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "383",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "384",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "384",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "6",
      "line": "385",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "6",
      "line": "385",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.h"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@1141@macro@_DLIB_DEFAULTS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEFAULTS_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEFAULTS_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@2953@macro@_DLIB_FILE_DESCRIPTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FILE_DESCRIPTOR",
    "location": {
      "column": "11",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FILE_DESCRIPTOR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3351@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4347@macro@_DLIB_FULL_LOCALE_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FULL_LOCALE_SUPPORT",
    "location": {
      "column": "11",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FULL_LOCALE_SUPPORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4517@macro@_DLIB_LOCALE_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_LOCALE_TABLE_MEMORY",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_LOCALE_TABLE_MEMORY",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@5331@macro@_DLIB_FORMATTED_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FORMATTED_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FORMATTED_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@6764@macro@_DLIB_PRINTF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "213",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@7654@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "location": {
      "column": "11",
      "line": "238",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@8240@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "location": {
      "column": "11",
      "line": "255",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9064@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "location": {
      "column": "11",
      "line": "277",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9727@macro@_DLIB_SCANF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SCANF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_SCANF_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10355@macro@_DLIB_STRFTIME_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRFTIME_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "321",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STRFTIME_MULTIBYTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10920@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "location": {
      "column": "11",
      "line": "340",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11459@macro@_DLIB_RAND_USE_SIMPLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_RAND_USE_SIMPLE",
    "location": {
      "column": "11",
      "line": "365",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_RAND_USE_SIMPLE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11636@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "location": {
      "column": "11",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12339@macro@_DLIB_DATA_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DATA_ATTR",
    "location": {
      "column": "11",
      "line": "390",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DATA_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12425@macro@_DLIB_CONST_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONST_ATTR",
    "location": {
      "column": "13",
      "line": "395",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_CONST_ATTR",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13017@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "location": {
      "column": "15",
      "line": "421",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13192@macro@_DLIB_TIME_USES_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_LONG",
    "location": {
      "column": "15",
      "line": "429",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_LONG",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13725@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "location": {
      "column": "13",
      "line": "443",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14311@macro@_DLIB_FAST_FMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FAST_FMA",
    "location": {
      "column": "11",
      "line": "471",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FAST_FMA",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15181@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "location": {
      "column": "13",
      "line": "501",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15546@macro@_DLIB_TIME_ALLOW_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_ALLOW_64",
    "location": {
      "column": "13",
      "line": "523",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_ALLOW_64",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15735@macro@_DLIB_TIME_USES_64_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_64_DEFAULT",
    "location": {
      "column": "11",
      "line": "537",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_64_DEFAULT",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15978@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "location": {
      "column": "11",
      "line": "548",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16361@macro@__WEAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK",
    "location": {
      "column": "11",
      "line": "565",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16415@macro@__WEAK_DEFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK_DEFS",
    "location": {
      "column": "11",
      "line": "566",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK_DEFS",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_compiler.h@1003@macro@__CMSIS_COMPILER_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_COMPILER_H",
    "location": {
      "column": "9",
      "line": "26",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_compiler.h"
    },
    "name": "__CMSIS_COMPILER_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_device.h@1247@macro@__HAL_device_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_device_H",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\HAL_device.h"
    },
    "name": "__HAL_device_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_device.h@1274@macro@MM32SPIN2xx_p",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MM32SPIN2xx_p",
    "location": {
      "column": "10",
      "line": "31",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\HAL_device.h"
    },
    "name": "MM32SPIN2xx_p",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.h@870@macro@__SYSTEM_MM32SPIN2xx_p_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SYSTEM_MM32SPIN2xx_p_H__",
    "location": {
      "column": "9",
      "line": "21",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.h"
    },
    "name": "__SYSTEM_MM32SPIN2xx_p_H__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "27",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "27",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "6",
      "line": "28",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "6",
      "line": "28",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1227@macro@__CMSIS_VERSION_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_VERSION_H",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_version.h"
    },
    "name": "__CMSIS_VERSION_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1290@macro@__CM_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "35",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1410@macro@__CM_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "36",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_version.h@1529@macro@__CM_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\CMSIS\\cmsis_version.h"
    },
    "name": "__CM_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Normal.h@101@macro@_DLIB_CONFIG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONFIG_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\DLib_Config_Normal.h"
    },
    "name": "_DLIB_CONFIG_H",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:ycheck.h@1361@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "location": {
      "column": "11",
      "line": "42",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.2\\arm\\inc\\c\\ycheck.h"
    },
    "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "origin": "system_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@1008@macro@__HAL_COMP_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_COMP_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "__HAL_COMP_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@COMP_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "43",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "members": [
      {
        "ID": "c:@SA@COMP_InitTypeDef@FI@COMP_InvertingInput",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_InvertingInput",
        "location": {
          "column": "14",
          "line": "46",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_InvertingInput",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_43_9"
      },
      {
        "ID": "c:@SA@COMP_InitTypeDef@FI@COMP_NonInvertingInput",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_NonInvertingInput",
        "location": {
          "column": "14",
          "line": "49",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_NonInvertingInput",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_43_9"
      },
      {
        "ID": "c:@SA@COMP_InitTypeDef@FI@COMP_Output",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Output",
        "location": {
          "column": "14",
          "line": "52",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Output",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_43_9"
      },
      {
        "ID": "c:@SA@COMP_InitTypeDef@FI@COMP_OutputPol",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_OutputPol",
        "location": {
          "column": "14",
          "line": "55",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_OutputPol",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_43_9"
      },
      {
        "ID": "c:@SA@COMP_InitTypeDef@FI@COMP_Hysteresis",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Hysteresis",
        "location": {
          "column": "14",
          "line": "58",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Hysteresis",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_43_9"
      },
      {
        "ID": "c:@SA@COMP_InitTypeDef@FI@COMP_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Mode",
        "location": {
          "column": "14",
          "line": "61",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Mode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_43_9"
      },
      {
        "ID": "c:@SA@COMP_InitTypeDef@FI@COMP_Filter",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Filter",
        "location": {
          "column": "14",
          "line": "65",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Filter",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_43_9"
      },
      {
        "ID": "c:@T@COMP_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct COMP_InitTypeDef",
        "location": {
          "column": "3",
          "line": "67",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_43_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@COMP_POLL_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "members": [
      {
        "ID": "c:@SA@COMP_POLL_InitTypeDef@FI@COMP_Poll_En",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Poll_En",
        "location": {
          "column": "21",
          "line": "72",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Poll_En",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_69_9"
      },
      {
        "ID": "c:@SA@COMP_POLL_InitTypeDef@FI@COMP_Poll_Ch",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Poll_Ch",
        "location": {
          "column": "14",
          "line": "75",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Poll_Ch",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_69_9"
      },
      {
        "ID": "c:@SA@COMP_POLL_InitTypeDef@FI@COMP_Poll_Fixn",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Poll_Fixn",
        "location": {
          "column": "14",
          "line": "78",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Poll_Fixn",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_69_9"
      },
      {
        "ID": "c:@SA@COMP_POLL_InitTypeDef@FI@COMP_Poll_Period",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Poll_Period",
        "location": {
          "column": "14",
          "line": "81",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Poll_Period",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_69_9"
      },
      {
        "ID": "c:@SA@COMP_POLL_InitTypeDef@FI@COMP_Poll_Pout",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP_Poll_Pout",
        "location": {
          "column": "14",
          "line": "84",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_Poll_Pout",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_69_9"
      },
      {
        "ID": "c:@T@COMP_POLL_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct COMP_POLL_InitTypeDef",
        "location": {
          "column": "3",
          "line": "87",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
        },
        "name": "COMP_POLL_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_comp_h_69_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@3425@macro@COMP_Selection_COMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Selection_COMP1",
    "location": {
      "column": "9",
      "line": "99",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Selection_COMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@3521@macro@COMP_Selection_COMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Selection_COMP2",
    "location": {
      "column": "9",
      "line": "100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Selection_COMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@3617@macro@COMP_Selection_COMP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Selection_COMP3",
    "location": {
      "column": "9",
      "line": "101",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Selection_COMP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@3713@macro@COMP_Selection_COMP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Selection_COMP4",
    "location": {
      "column": "9",
      "line": "102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Selection_COMP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@3809@macro@COMP_Selection_COMP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Selection_COMP5",
    "location": {
      "column": "9",
      "line": "103",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Selection_COMP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@3909@macro@IS_COMP_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_COMP_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "IS_COMP_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@4268@macro@COMP_Poll_Ch_1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Poll_Ch_1_2",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Poll_Ch_1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@4340@macro@COMP_Poll_Ch_1_2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Poll_Ch_1_2_3",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Poll_Ch_1_2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@4476@macro@COMP_InvertingInput_IO0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_InvertingInput_IO0",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_InvertingInput_IO0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@4548@macro@COMP_InvertingInput_IO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_InvertingInput_IO1",
    "location": {
      "column": "9",
      "line": "128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_InvertingInput_IO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@4620@macro@COMP_InvertingInput_IO2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_InvertingInput_IO2",
    "location": {
      "column": "9",
      "line": "129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_InvertingInput_IO2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@4692@macro@COMP_InvertingInput_IO3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_InvertingInput_IO3",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_InvertingInput_IO3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@4764@macro@COMP_InvertingInput_CRV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_InvertingInput_CRV",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_InvertingInput_CRV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@4838@macro@IS_COMP_INVERTING_INPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_COMP_INVERTING_INPUT",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "IS_COMP_INVERTING_INPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@5317@macro@COMP_NonInvertingInput_IO0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_NonInvertingInput_IO0",
    "location": {
      "column": "9",
      "line": "145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_NonInvertingInput_IO0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@5392@macro@COMP_NonInvertingInput_IO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_NonInvertingInput_IO1",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_NonInvertingInput_IO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@5467@macro@COMP_NonInvertingInput_IO2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_NonInvertingInput_IO2",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_NonInvertingInput_IO2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@5542@macro@COMP_NonInvertingInput_IO3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_NonInvertingInput_IO3",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_NonInvertingInput_IO3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@5619@macro@IS_COMP_NONINVERTING_INPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_COMP_NONINVERTING_INPUT",
    "location": {
      "column": "9",
      "line": "150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "IS_COMP_NONINVERTING_INPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@5931@macro@COMP_Output_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_None",
    "location": {
      "column": "9",
      "line": "163",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@6125@macro@COMP_Output_TIM1BKIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM1BKIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM1BKIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@6248@macro@COMP_Output_TIM8BKIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM8BKIN",
    "location": {
      "column": "9",
      "line": "167",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM8BKIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@6371@macro@COMP_Output_TIM1OCREFCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM1OCREFCLR",
    "location": {
      "column": "9",
      "line": "168",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM1OCREFCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@6489@macro@COMP_Output_TIM1IC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM1IC1",
    "location": {
      "column": "9",
      "line": "169",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM1IC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@6611@macro@COMP_Output_TIM2IC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM2IC4",
    "location": {
      "column": "9",
      "line": "170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM2IC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@6733@macro@COMP_Output_TIM2OCREFCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM2OCREFCLR",
    "location": {
      "column": "9",
      "line": "171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM2OCREFCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@6851@macro@COMP_Output_TIM3IC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM3IC1",
    "location": {
      "column": "9",
      "line": "172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM3IC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@6973@macro@COMP_Output_TIM3OCREFCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM3OCREFCLR",
    "location": {
      "column": "9",
      "line": "173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM3OCREFCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@7091@macro@COMP_Output_TIM8OCREFCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Output_TIM8OCREFCLR",
    "location": {
      "column": "9",
      "line": "174",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Output_TIM8OCREFCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@7213@macro@IS_COMP_OUTPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_COMP_OUTPUT",
    "location": {
      "column": "9",
      "line": "177",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "IS_COMP_OUTPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8005@macro@COMP_CRV_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_MASK",
    "location": {
      "column": "9",
      "line": "188",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8118@macro@COMP_CRV_Sele_Vref1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Sele_Vref1_2",
    "location": {
      "column": "10",
      "line": "193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Sele_Vref1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8186@macro@COMP_CRV_Sele_AVDD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Sele_AVDD",
    "location": {
      "column": "10",
      "line": "194",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Sele_AVDD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8315@macro@COMP_CRV_Level_1_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_1_20",
    "location": {
      "column": "10",
      "line": "202",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_1_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8383@macro@COMP_CRV_Level_2_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_2_20",
    "location": {
      "column": "10",
      "line": "203",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_2_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8451@macro@COMP_CRV_Level_3_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_3_20",
    "location": {
      "column": "10",
      "line": "204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_3_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8519@macro@COMP_CRV_Level_4_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_4_20",
    "location": {
      "column": "10",
      "line": "205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_4_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8587@macro@COMP_CRV_Level_5_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_5_20",
    "location": {
      "column": "10",
      "line": "206",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_5_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8655@macro@COMP_CRV_Level_6_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_6_20",
    "location": {
      "column": "10",
      "line": "207",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_6_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8723@macro@COMP_CRV_Level_7_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_7_20",
    "location": {
      "column": "10",
      "line": "208",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_7_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8791@macro@COMP_CRV_Level_8_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_8_20",
    "location": {
      "column": "10",
      "line": "209",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_8_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8859@macro@COMP_CRV_Level_9_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_9_20",
    "location": {
      "column": "10",
      "line": "210",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_9_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8927@macro@COMP_CRV_Level_10_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_10_20",
    "location": {
      "column": "10",
      "line": "211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_10_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@8995@macro@COMP_CRV_Level_11_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_11_20",
    "location": {
      "column": "10",
      "line": "212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_11_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@9063@macro@COMP_CRV_Level_12_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_12_20",
    "location": {
      "column": "10",
      "line": "213",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_12_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@9131@macro@COMP_CRV_Level_13_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_13_20",
    "location": {
      "column": "10",
      "line": "214",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_13_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@9199@macro@COMP_CRV_Level_14_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_14_20",
    "location": {
      "column": "10",
      "line": "215",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_14_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@9267@macro@COMP_CRV_Level_15_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_15_20",
    "location": {
      "column": "10",
      "line": "216",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_15_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@9335@macro@COMP_CRV_Level_16_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CRV_Level_16_20",
    "location": {
      "column": "10",
      "line": "217",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_CRV_Level_16_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@9465@macro@COMP_OutputPol_NonInverted",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_OutputPol_NonInverted",
    "location": {
      "column": "9",
      "line": "225",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_OutputPol_NonInverted",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@9577@macro@COMP_OutputPol_Inverted",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_OutputPol_Inverted",
    "location": {
      "column": "9",
      "line": "226",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_OutputPol_Inverted",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@9688@macro@IS_COMP_OUTPUT_POL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_COMP_OUTPUT_POL",
    "location": {
      "column": "9",
      "line": "228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "IS_COMP_OUTPUT_POL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@10000@macro@COMP_Hysteresis_No",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Hysteresis_No",
    "location": {
      "column": "9",
      "line": "240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Hysteresis_No",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@10097@macro@COMP_Hysteresis_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Hysteresis_Low",
    "location": {
      "column": "9",
      "line": "241",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Hysteresis_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@10201@macro@COMP_Hysteresis_Medium",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Hysteresis_Medium",
    "location": {
      "column": "9",
      "line": "242",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Hysteresis_Medium",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@10308@macro@COMP_Hysteresis_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Hysteresis_High",
    "location": {
      "column": "9",
      "line": "243",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Hysteresis_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@10415@macro@IS_COMP_HYSTERESIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_COMP_HYSTERESIS",
    "location": {
      "column": "9",
      "line": "245",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "IS_COMP_HYSTERESIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@10828@macro@COMP_Mode_HighSpeed",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Mode_HighSpeed",
    "location": {
      "column": "9",
      "line": "258",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Mode_HighSpeed",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@10920@macro@COMP_Mode_MediumSpeed",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Mode_MediumSpeed",
    "location": {
      "column": "9",
      "line": "259",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Mode_MediumSpeed",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11014@macro@COMP_Mode_LowPower",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Mode_LowPower",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Mode_LowPower",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11110@macro@COMP_Mode_UltraLowPower",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Mode_UltraLowPower",
    "location": {
      "column": "9",
      "line": "261",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Mode_UltraLowPower",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11214@macro@IS_COMP_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_COMP_MODE",
    "location": {
      "column": "9",
      "line": "263",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "IS_COMP_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11550@macro@COMP_Filter_1_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Filter_1_Period",
    "location": {
      "column": "9",
      "line": "273",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Filter_1_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11626@macro@COMP_Filter_4_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Filter_4_Period",
    "location": {
      "column": "9",
      "line": "274",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Filter_4_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11702@macro@COMP_Filter_16_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Filter_16_Period",
    "location": {
      "column": "9",
      "line": "275",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Filter_16_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11778@macro@COMP_Filter_32_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Filter_32_Period",
    "location": {
      "column": "9",
      "line": "276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Filter_32_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11854@macro@COMP_Filter_64_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Filter_64_Period",
    "location": {
      "column": "9",
      "line": "277",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Filter_64_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@11930@macro@COMP_Filter_128_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Filter_128_Period",
    "location": {
      "column": "9",
      "line": "278",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Filter_128_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@12006@macro@COMP_Filter_256_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Filter_256_Period",
    "location": {
      "column": "9",
      "line": "279",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Filter_256_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@12082@macro@COMP_Filter_512_Period",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_Filter_512_Period",
    "location": {
      "column": "9",
      "line": "280",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Filter_512_Period",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@12349@macro@COMP_OutputLevel_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_OutputLevel_High",
    "location": {
      "column": "9",
      "line": "286",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_OutputLevel_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@12567@macro@COMP_OutputLevel_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_OutputLevel_Low",
    "location": {
      "column": "9",
      "line": "289",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_OutputLevel_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.h@12699@macro@IS_COMP_WINDOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_COMP_WINDOW",
    "location": {
      "column": "9",
      "line": "298",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "IS_COMP_WINDOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_DeInit#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void COMP_DeInit(uint32_t)",
    "location": {
      "column": "6",
      "line": "313",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_Init#i#*$@SA@COMP_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void COMP_Init(uint32_t, COMP_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_StructInit#*$@SA@COMP_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void COMP_StructInit(COMP_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "317",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_Cmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void COMP_Cmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "318",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_SwitchCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void COMP_SwitchCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "319",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_SwitchCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SET_COMP_CRV#c#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SET_COMP_CRV(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "320",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "SET_COMP_CRV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_GetOutputLevel#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t COMP_GetOutputLevel(uint32_t)",
    "location": {
      "column": "10",
      "line": "321",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_GetOutputLevel",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_LockConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void COMP_LockConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "324",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.h"
    },
    "name": "COMP_LockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@4622@macro@COMP_CSR_CLEAR_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_CLEAR_MASK",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_CSR_CLEAR_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@4715@macro@COMP_CSR_COMPxOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_COMPxOUT",
    "location": {
      "column": "9",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_CSR_COMPxOUT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@4800@macro@COMP_CSR_COMPxLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_COMPxLOCK",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_CSR_COMPxLOCK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@4947@macro@COMP_CSR_COMPxEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_COMPxEN",
    "location": {
      "column": "9",
      "line": "120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_CSR_COMPxEN",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@5031@macro@COMP_CSR_COMP1SW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_COMP1SW1",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_CSR_COMP1SW1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@5127@macro@COMP_CSR_COMPxMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "COMP_CSR_COMPxMODE",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_CSR_COMPxMODE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_DeInit#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void COMP_DeInit(uint32_t)",
    "location": {
      "column": "6",
      "line": "155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_Init#i#*$@SA@COMP_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void COMP_Init(uint32_t, COMP_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@7997@F@COMP_Init#i#*$@SA@COMP_InitTypeDef#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@8023@F@COMP_Init#i#*$@SA@COMP_InitTypeDef#@temadd",
    "What": "Variable",
    "defdec": "Def",
    "display": "temadd",
    "location": {
      "column": "14",
      "line": "186",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "temadd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_StructInit#*$@SA@COMP_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void COMP_StructInit(COMP_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "261",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_Cmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void COMP_Cmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "287",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@12870@F@COMP_Cmd#i#$@EA@FunctionalState#@temadd",
    "What": "Variable",
    "defdec": "Def",
    "display": "temadd",
    "location": {
      "column": "14",
      "line": "289",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "temadd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SET_COMP_CRV#c#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SET_COMP_CRV(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "334",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "SET_COMP_CRV",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@14146@F@SET_COMP_CRV#c#c#@temreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "temreg",
    "location": {
      "column": "14",
      "line": "336",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "temreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_GetOutputLevel#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t COMP_GetOutputLevel(uint32_t)",
    "location": {
      "column": "10",
      "line": "362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_GetOutputLevel",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@15435@F@COMP_GetOutputLevel#i#@compout",
    "What": "Variable",
    "defdec": "Def",
    "display": "compout",
    "location": {
      "column": "14",
      "line": "364",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "compout",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@15464@F@COMP_GetOutputLevel#i#@temadd",
    "What": "Variable",
    "defdec": "Def",
    "display": "temadd",
    "location": {
      "column": "14",
      "line": "365",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "temadd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@COMP_LockConfig#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void COMP_LockConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "430",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "COMP_LockConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_comp.c@17435@F@COMP_LockConfig#i#@temadd",
    "What": "Variable",
    "defdec": "Def",
    "display": "temadd",
    "location": {
      "column": "14",
      "line": "432",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_comp.c"
    },
    "name": "temadd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_crc.h@999@macro@__HAL_CRC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_CRC_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.h"
    },
    "name": "__HAL_CRC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_ResetDR#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRC_ResetDR(void)",
    "location": {
      "column": "6",
      "line": "65",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.h"
    },
    "name": "CRC_ResetDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_CalcCRC#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t CRC_CalcCRC(uint32_t)",
    "location": {
      "column": "10",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.h"
    },
    "name": "CRC_CalcCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_CalcBlockCRC#*i#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t CRC_CalcBlockCRC(uint32_t *, uint32_t)",
    "location": {
      "column": "10",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.h"
    },
    "name": "CRC_CalcBlockCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_GetCRC#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t CRC_GetCRC(void)",
    "location": {
      "column": "10",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.h"
    },
    "name": "CRC_GetCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_SetIDRegister#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRC_SetIDRegister(uint8_t)",
    "location": {
      "column": "6",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.h"
    },
    "name": "CRC_SetIDRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_GetIDRegister#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CRC_GetIDRegister(void)",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.h"
    },
    "name": "CRC_GetIDRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_crc.c@1224@macro@CR_RESET_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_RESET_Set",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.c"
    },
    "name": "CR_RESET_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_ResetDR#",
    "What": "Function",
    "defdec": "Def",
    "display": "void CRC_ResetDR(void)",
    "location": {
      "column": "6",
      "line": "86",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.c"
    },
    "name": "CRC_ResetDR",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_CalcCRC#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t CRC_CalcCRC(uint32_t)",
    "location": {
      "column": "10",
      "line": "97",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.c"
    },
    "name": "CRC_CalcCRC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_CalcBlockCRC#*i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t CRC_CalcBlockCRC(uint32_t *, uint32_t)",
    "location": {
      "column": "10",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.c"
    },
    "name": "CRC_CalcBlockCRC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_crc.c@2382@F@CRC_CalcBlockCRC#*i#i#@index",
    "What": "Variable",
    "defdec": "Def",
    "display": "index",
    "location": {
      "column": "14",
      "line": "116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.c"
    },
    "name": "index",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_GetCRC#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t CRC_GetCRC(void)",
    "location": {
      "column": "10",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.c"
    },
    "name": "CRC_GetCRC",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_SetIDRegister#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void CRC_SetIDRegister(uint8_t)",
    "location": {
      "column": "6",
      "line": "143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.c"
    },
    "name": "CRC_SetIDRegister",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_GetIDRegister#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t CRC_GetIDRegister(void)",
    "location": {
      "column": "9",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_crc.c"
    },
    "name": "CRC_GetIDRegister",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_div.h@1005@macro@__HAL_DIV_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DIV_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "__HAL_DIV_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_div.h@1262@macro@DIV_UNSIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DIV_UNSIGN",
    "location": {
      "column": "9",
      "line": "41",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "DIV_UNSIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_div.h@1289@macro@DIV_IRQ_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DIV_IRQ_ENABLE",
    "location": {
      "column": "9",
      "line": "43",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "DIV_IRQ_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_div.h@1320@macro@DIV_OVERFLOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DIV_OVERFLOW",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "DIV_OVERFLOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_div.h@1349@macro@SET_HWDivider",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SET_HWDivider",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "SET_HWDivider",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_div.h@1434@macro@GET_HWDivider",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GET_HWDivider",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "GET_HWDivider",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HWDivider_UnsignInit#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HWDivider_UnsignInit(void)",
    "location": {
      "column": "6",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "HWDivider_UnsignInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@Divider_Calc#i#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "u32 Divider_Calc(u32, u32)",
    "location": {
      "column": "5",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "Divider_Calc",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HWDivider_Calc#i#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "u32 HWDivider_Calc(u32, u32)",
    "location": {
      "column": "5",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.h"
    },
    "name": "HWDivider_Calc",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HWDivider_UnsignInit#",
    "What": "Function",
    "defdec": "Def",
    "display": "void HWDivider_UnsignInit(void)",
    "location": {
      "column": "6",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.c"
    },
    "name": "HWDivider_UnsignInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@HWDivider_Calc#i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "u32 HWDivider_Calc(u32, u32)",
    "location": {
      "column": "5",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.c"
    },
    "name": "HWDivider_Calc",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@Divider_Calc#i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "u32 Divider_Calc(u32, u32)",
    "location": {
      "column": "5",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_div.c"
    },
    "name": "Divider_Calc",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@1005@macro@__HAL_DMA_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_DMA_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "__HAL_DMA_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_PeripheralBaseAddr",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_PeripheralBaseAddr",
        "location": {
          "column": "14",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_PeripheralBaseAddr",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_MemoryBaseAddr",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_MemoryBaseAddr",
        "location": {
          "column": "14",
          "line": "48",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_MemoryBaseAddr",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_DIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_DIR",
        "location": {
          "column": "14",
          "line": "49",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_DIR",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_BufferSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_BufferSize",
        "location": {
          "column": "14",
          "line": "50",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_BufferSize",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_PeripheralInc",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_PeripheralInc",
        "location": {
          "column": "14",
          "line": "51",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_PeripheralInc",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_MemoryInc",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_MemoryInc",
        "location": {
          "column": "14",
          "line": "52",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_MemoryInc",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_PeripheralDataSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_PeripheralDataSize",
        "location": {
          "column": "14",
          "line": "53",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_PeripheralDataSize",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_MemoryDataSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_MemoryDataSize",
        "location": {
          "column": "14",
          "line": "54",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_MemoryDataSize",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_Mode",
        "location": {
          "column": "14",
          "line": "55",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_Mode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_Priority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_Priority",
        "location": {
          "column": "14",
          "line": "56",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_Priority",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_M2M",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_M2M",
        "location": {
          "column": "14",
          "line": "57",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_M2M",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      },
      {
        "ID": "c:@T@DMA_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_InitTypeDef",
        "location": {
          "column": "3",
          "line": "58",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
        },
        "name": "DMA_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_dma_h_45_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@1756@macro@IS_DMA_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@2261@macro@DMA_DIR_PeripheralDST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_DIR_PeripheralDST",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_DIR_PeripheralDST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@2335@macro@DMA_DIR_PeripheralSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_DIR_PeripheralSRC",
    "location": {
      "column": "9",
      "line": "81",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_DIR_PeripheralSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@2409@macro@IS_DMA_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_DIR",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@2609@macro@DMA_PeripheralInc_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralInc_Enable",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_PeripheralInc_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@2676@macro@DMA_PeripheralInc_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralInc_Disable",
    "location": {
      "column": "9",
      "line": "93",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_PeripheralInc_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@2743@macro@IS_DMA_PERIPHERAL_INC_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PERIPHERAL_INC_STATE",
    "location": {
      "column": "9",
      "line": "94",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_PERIPHERAL_INC_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@2952@macro@DMA_MemoryInc_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryInc_Enable",
    "location": {
      "column": "9",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_MemoryInc_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3019@macro@DMA_MemoryInc_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryInc_Disable",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_MemoryInc_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3086@macro@IS_DMA_MEMORY_INC_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MEMORY_INC_STATE",
    "location": {
      "column": "9",
      "line": "106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_MEMORY_INC_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3312@macro@DMA_PeripheralDataSize_Byte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralDataSize_Byte",
    "location": {
      "column": "9",
      "line": "116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_PeripheralDataSize_Byte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3379@macro@DMA_PeripheralDataSize_HalfWord",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralDataSize_HalfWord",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_PeripheralDataSize_HalfWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3446@macro@DMA_PeripheralDataSize_Word",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralDataSize_Word",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_PeripheralDataSize_Word",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3513@macro@IS_DMA_PERIPHERAL_DATA_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PERIPHERAL_DATA_SIZE",
    "location": {
      "column": "9",
      "line": "119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_PERIPHERAL_DATA_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3775@macro@DMA_MemoryDataSize_Byte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryDataSize_Byte",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_MemoryDataSize_Byte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3842@macro@DMA_MemoryDataSize_HalfWord",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryDataSize_HalfWord",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_MemoryDataSize_HalfWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3909@macro@DMA_MemoryDataSize_Word",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryDataSize_Word",
    "location": {
      "column": "9",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_MemoryDataSize_Word",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@3976@macro@IS_DMA_MEMORY_DATA_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MEMORY_DATA_SIZE",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_MEMORY_DATA_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@4288@macro@DMA_Mode_Circular",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Mode_Circular",
    "location": {
      "column": "9",
      "line": "144",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_Mode_Circular",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@4355@macro@DMA_Mode_Normal",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Mode_Normal",
    "location": {
      "column": "9",
      "line": "145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_Mode_Normal",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@4422@macro@IS_DMA_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MODE",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@4575@macro@DMA_Priority_VeryHigh",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Priority_VeryHigh",
    "location": {
      "column": "9",
      "line": "155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_Priority_VeryHigh",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@4642@macro@DMA_Priority_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Priority_High",
    "location": {
      "column": "9",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_Priority_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@4709@macro@DMA_Priority_Medium",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Priority_Medium",
    "location": {
      "column": "9",
      "line": "157",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_Priority_Medium",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@4776@macro@DMA_Priority_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Priority_Low",
    "location": {
      "column": "9",
      "line": "158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_Priority_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@4843@macro@IS_DMA_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PRIORITY",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5209@macro@DMA_M2M_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_M2M_Enable",
    "location": {
      "column": "9",
      "line": "171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_M2M_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5276@macro@DMA_M2M_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_M2M_Disable",
    "location": {
      "column": "9",
      "line": "172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_M2M_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5343@macro@IS_DMA_M2M_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_M2M_STATE",
    "location": {
      "column": "9",
      "line": "173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_M2M_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5510@macro@DMA_IT_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TC",
    "location": {
      "column": "9",
      "line": "183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_IT_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5577@macro@DMA_IT_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HT",
    "location": {
      "column": "9",
      "line": "184",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_IT_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5644@macro@DMA_IT_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TE",
    "location": {
      "column": "9",
      "line": "185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_IT_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5711@macro@IS_DMA_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "186",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5824@macro@DMA1_IT_GL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_GL1",
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_GL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5891@macro@DMA1_IT_TC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TC1",
    "location": {
      "column": "9",
      "line": "193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@5958@macro@DMA1_IT_HT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_HT1",
    "location": {
      "column": "9",
      "line": "194",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_HT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6025@macro@DMA1_IT_TE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TE1",
    "location": {
      "column": "9",
      "line": "195",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6092@macro@DMA1_IT_GL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_GL2",
    "location": {
      "column": "9",
      "line": "196",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_GL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6159@macro@DMA1_IT_TC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TC2",
    "location": {
      "column": "9",
      "line": "197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6226@macro@DMA1_IT_HT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_HT2",
    "location": {
      "column": "9",
      "line": "198",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_HT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6293@macro@DMA1_IT_TE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TE2",
    "location": {
      "column": "9",
      "line": "199",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6360@macro@DMA1_IT_GL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_GL3",
    "location": {
      "column": "9",
      "line": "200",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_GL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6427@macro@DMA1_IT_TC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TC3",
    "location": {
      "column": "9",
      "line": "201",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6494@macro@DMA1_IT_HT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_HT3",
    "location": {
      "column": "9",
      "line": "202",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_HT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6561@macro@DMA1_IT_TE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TE3",
    "location": {
      "column": "9",
      "line": "203",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6628@macro@DMA1_IT_GL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_GL4",
    "location": {
      "column": "9",
      "line": "204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_GL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6695@macro@DMA1_IT_TC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TC4",
    "location": {
      "column": "9",
      "line": "205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6762@macro@DMA1_IT_HT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_HT4",
    "location": {
      "column": "9",
      "line": "206",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_HT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6829@macro@DMA1_IT_TE4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TE4",
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TE4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6896@macro@DMA1_IT_GL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_GL5",
    "location": {
      "column": "9",
      "line": "208",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_GL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@6963@macro@DMA1_IT_TC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TC5",
    "location": {
      "column": "9",
      "line": "209",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@7030@macro@DMA1_IT_HT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_HT5",
    "location": {
      "column": "9",
      "line": "210",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_HT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@7097@macro@DMA1_IT_TE5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_IT_TE5",
    "location": {
      "column": "9",
      "line": "211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_IT_TE5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@7168@macro@IS_DMA_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@7284@macro@IS_DMA_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_GET_IT",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8180@macro@DMA1_FLAG_GL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_GL1",
    "location": {
      "column": "9",
      "line": "240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_GL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8247@macro@DMA1_FLAG_TC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TC1",
    "location": {
      "column": "9",
      "line": "241",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8314@macro@DMA1_FLAG_HT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_HT1",
    "location": {
      "column": "9",
      "line": "242",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_HT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8381@macro@DMA1_FLAG_TE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TE1",
    "location": {
      "column": "9",
      "line": "243",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8448@macro@DMA1_FLAG_GL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_GL2",
    "location": {
      "column": "9",
      "line": "244",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_GL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8515@macro@DMA1_FLAG_TC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TC2",
    "location": {
      "column": "9",
      "line": "245",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8582@macro@DMA1_FLAG_HT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_HT2",
    "location": {
      "column": "9",
      "line": "246",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_HT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8649@macro@DMA1_FLAG_TE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TE2",
    "location": {
      "column": "9",
      "line": "247",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8716@macro@DMA1_FLAG_GL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_GL3",
    "location": {
      "column": "9",
      "line": "248",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_GL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8783@macro@DMA1_FLAG_TC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TC3",
    "location": {
      "column": "9",
      "line": "249",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8850@macro@DMA1_FLAG_HT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_HT3",
    "location": {
      "column": "9",
      "line": "250",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_HT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8917@macro@DMA1_FLAG_TE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TE3",
    "location": {
      "column": "9",
      "line": "251",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@8984@macro@DMA1_FLAG_GL4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_GL4",
    "location": {
      "column": "9",
      "line": "252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_GL4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9051@macro@DMA1_FLAG_TC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TC4",
    "location": {
      "column": "9",
      "line": "253",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9118@macro@DMA1_FLAG_HT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_HT4",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_HT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9185@macro@DMA1_FLAG_TE4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TE4",
    "location": {
      "column": "9",
      "line": "255",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TE4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9252@macro@DMA1_FLAG_GL5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_GL5",
    "location": {
      "column": "9",
      "line": "256",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_GL5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9319@macro@DMA1_FLAG_TC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TC5",
    "location": {
      "column": "9",
      "line": "257",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9386@macro@DMA1_FLAG_HT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_HT5",
    "location": {
      "column": "9",
      "line": "258",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_HT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9453@macro@DMA1_FLAG_TE5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_FLAG_TE5",
    "location": {
      "column": "9",
      "line": "259",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA1_FLAG_TE5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9528@macro@IS_DMA_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "264",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@9654@macro@IS_DMA_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_GET_FLAG",
    "location": {
      "column": "9",
      "line": "266",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.h@10634@macro@IS_DMA_BUFFER_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_BUFFER_SIZE",
    "location": {
      "column": "9",
      "line": "286",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "IS_DMA_BUFFER_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_DeInit#*$@SA@DMA_Channel_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_DeInit(DMA_Channel_TypeDef *)",
    "location": {
      "column": "6",
      "line": "308",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_Init#*$@SA@DMA_Channel_TypeDef#*$@SA@DMA_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_Init(DMA_Channel_TypeDef *, DMA_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "309",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_StructInit#*$@SA@DMA_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_StructInit(DMA_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "310",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_Cmd#*$@SA@DMA_Channel_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_Cmd(DMA_Channel_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ITConfig#*$@SA@DMA_Channel_TypeDef#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_ITConfig(DMA_Channel_TypeDef *, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "312",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetCurrDataCounter#*$@SA@DMA_Channel_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef *)",
    "location": {
      "column": "10",
      "line": "313",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_GetCurrDataCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetFlagStatus#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus DMA_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "314",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ClearFlag#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "315",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetITStatus#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus DMA_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ClearITPendingBit#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "317",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.h"
    },
    "name": "DMA_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@1215@macro@CCR_ENABLE_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_ENABLE_Set",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "CCR_ENABLE_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@1271@macro@CCR_ENABLE_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_ENABLE_Reset",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "CCR_ENABLE_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@1378@macro@DMA1_Channel1_IT_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel1_IT_Mask",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA1_Channel1_IT_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@1435@macro@DMA1_Channel2_IT_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel2_IT_Mask",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA1_Channel2_IT_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@1492@macro@DMA1_Channel3_IT_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel3_IT_Mask",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA1_Channel3_IT_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@1549@macro@DMA1_Channel4_IT_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel4_IT_Mask",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA1_Channel4_IT_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@1606@macro@DMA1_Channel5_IT_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Channel5_IT_Mask",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA1_Channel5_IT_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@1700@macro@CCR_CLEAR_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_CLEAR_Mask",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "CCR_CLEAR_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_DeInit#*$@SA@DMA_Channel_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void DMA_DeInit(DMA_Channel_TypeDef *)",
    "location": {
      "column": "6",
      "line": "102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_Init#*$@SA@DMA_Channel_TypeDef#*$@SA@DMA_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void DMA_Init(DMA_Channel_TypeDef *, DMA_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "157",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@4225@F@DMA_Init#*$@SA@DMA_Channel_TypeDef#*$@SA@DMA_InitTypeDef#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_StructInit#*$@SA@DMA_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void DMA_StructInit(DMA_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "208",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_Cmd#*$@SA@DMA_Channel_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void DMA_Cmd(DMA_Channel_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "244",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ITConfig#*$@SA@DMA_Channel_TypeDef#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void DMA_ITConfig(DMA_Channel_TypeDef *, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetCurrDataCounter#*$@SA@DMA_Channel_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef *)",
    "location": {
      "column": "10",
      "line": "303",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_GetCurrDataCounter",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetFlagStatus#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus DMA_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "345",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@12766@F@DMA_GetFlagStatus#i#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "347",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@12801@F@DMA_GetFlagStatus#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "348",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ClearFlag#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void DMA_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "406",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetITStatus#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus DMA_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "450",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@17283@F@DMA_GetITStatus#i#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "452",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_dma.c@17316@F@DMA_GetITStatus#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "453",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ClearITPendingBit#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void DMA_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "510",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_dma.c"
    },
    "name": "DMA_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@1008@macro@__HAL_EXTI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_EXTI_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "__HAL_EXTI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@EXTIMode_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@EXTIMode_TypeDef@EXTI_Mode_Interrupt",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Mode_Interrupt",
        "location": {
          "column": "5",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_Mode_Interrupt",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTIMode_TypeDef@EXTI_Mode_Event",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Mode_Event",
        "location": {
          "column": "5",
          "line": "48",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_Mode_Event",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@1413@macro@IS_EXTI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_MODE",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "IS_EXTI_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@EXTITrigger_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Rising",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Rising",
        "location": {
          "column": "5",
          "line": "59",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_Trigger_Rising",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Falling",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Falling",
        "location": {
          "column": "5",
          "line": "60",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_Trigger_Falling",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Rising_Falling",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Rising_Falling",
        "location": {
          "column": "5",
          "line": "61",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_Trigger_Rising_Falling",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@1705@macro@IS_EXTI_TRIGGER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_TRIGGER",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "IS_EXTI_TRIGGER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Line",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Line",
        "location": {
          "column": "14",
          "line": "73",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_Line",
        "origin": "user_include",
        "scope": "_anonymous_HAL_exti_h_71_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Mode",
        "location": {
          "column": "22",
          "line": "74",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_Mode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_exti_h_71_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Trigger",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Trigger",
        "location": {
          "column": "25",
          "line": "75",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_Trigger",
        "origin": "user_include",
        "scope": "_anonymous_HAL_exti_h_71_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_LineCmd",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_LineCmd",
        "location": {
          "column": "21",
          "line": "76",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_LineCmd",
        "origin": "user_include",
        "scope": "_anonymous_HAL_exti_h_71_9"
      },
      {
        "ID": "c:@T@EXTI_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_InitTypeDef",
        "location": {
          "column": "3",
          "line": "77",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
        },
        "name": "EXTI_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_exti_h_71_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2267@macro@EXTI_Line0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line0",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2346@macro@EXTI_Line1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line1",
    "location": {
      "column": "9",
      "line": "91",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2425@macro@EXTI_Line2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line2",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2504@macro@EXTI_Line3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line3",
    "location": {
      "column": "9",
      "line": "93",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2583@macro@EXTI_Line4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line4",
    "location": {
      "column": "9",
      "line": "94",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2662@macro@EXTI_Line5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line5",
    "location": {
      "column": "9",
      "line": "95",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2741@macro@EXTI_Line6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line6",
    "location": {
      "column": "9",
      "line": "96",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2820@macro@EXTI_Line7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line7",
    "location": {
      "column": "9",
      "line": "97",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2899@macro@EXTI_Line8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line8",
    "location": {
      "column": "9",
      "line": "98",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@2978@macro@EXTI_Line9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line9",
    "location": {
      "column": "9",
      "line": "99",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3057@macro@EXTI_Line10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line10",
    "location": {
      "column": "9",
      "line": "100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3137@macro@EXTI_Line11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line11",
    "location": {
      "column": "9",
      "line": "101",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3217@macro@EXTI_Line12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line12",
    "location": {
      "column": "9",
      "line": "102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3297@macro@EXTI_Line13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line13",
    "location": {
      "column": "9",
      "line": "103",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3377@macro@EXTI_Line14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line14",
    "location": {
      "column": "9",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3457@macro@EXTI_Line15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line15",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3537@macro@EXTI_Line16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line16",
    "location": {
      "column": "9",
      "line": "106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3647@macro@EXTI_Line19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line19",
    "location": {
      "column": "9",
      "line": "108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3757@macro@EXTI_Line20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line20",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3867@macro@EXTI_Line21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line21",
    "location": {
      "column": "9",
      "line": "110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@3977@macro@EXTI_Line22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line22",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@4087@macro@EXTI_Line23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line23",
    "location": {
      "column": "9",
      "line": "112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@4197@macro@EXTI_Line24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line24",
    "location": {
      "column": "9",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Line24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@4308@macro@IS_EXTI_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_LINE",
    "location": {
      "column": "9",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "IS_EXTI_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.h@4412@macro@IS_GET_EXTI_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GET_EXTI_LINE",
    "location": {
      "column": "9",
      "line": "116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "IS_GET_EXTI_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_DeInit#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_DeInit(void)",
    "location": {
      "column": "6",
      "line": "149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_Init#*$@SA@EXTI_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_Init(EXTI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_StructInit#*$@SA@EXTI_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_StructInit(EXTI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GenerateSWInterrupt#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_GenerateSWInterrupt(uint32_t)",
    "location": {
      "column": "6",
      "line": "152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_GenerateSWInterrupt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GetFlagStatus#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus EXTI_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_ClearFlag#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GetITStatus#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus EXTI_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_ClearITPendingBit#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.h"
    },
    "name": "EXTI_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.c@1201@macro@EXTI_LineNone",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_LineNone",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_LineNone",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_DeInit#",
    "What": "Function",
    "defdec": "Def",
    "display": "void EXTI_DeInit(void)",
    "location": {
      "column": "6",
      "line": "85",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_Init#*$@SA@EXTI_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void EXTI_Init(EXTI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.c@2197@F@EXTI_Init#*$@SA@EXTI_InitTypeDef#@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "14",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_StructInit#*$@SA@EXTI_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void EXTI_StructInit(EXTI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GenerateSWInterrupt#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void EXTI_GenerateSWInterrupt(uint32_t)",
    "location": {
      "column": "6",
      "line": "172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_GenerateSWInterrupt",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GetFlagStatus#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus EXTI_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "187",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.c@4973@F@EXTI_GetFlagStatus#i#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "189",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_ClearFlag#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void EXTI_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GetITStatus#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus EXTI_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "226",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.c@5969@F@EXTI_GetITStatus#i#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_exti.c@6002@F@EXTI_GetITStatus#i#@enablestatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "enablestatus",
    "location": {
      "column": "14",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "enablestatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_ClearITPendingBit#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void EXTI_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_exti.c"
    },
    "name": "EXTI_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@1005@macro@__HAL_FLASH_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_FLASH_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "__HAL_FLASH_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FLASH_Status",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FLASH_Status@FLASH_BUSY",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_BUSY",
        "location": {
          "column": "5",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
        },
        "name": "FLASH_BUSY",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_PG",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_PG",
        "location": {
          "column": "5",
          "line": "48",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
        },
        "name": "FLASH_ERROR_PG",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_WRP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_WRP",
        "location": {
          "column": "5",
          "line": "49",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
        },
        "name": "FLASH_ERROR_WRP",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_COMPLETE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_COMPLETE",
        "location": {
          "column": "5",
          "line": "50",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
        },
        "name": "FLASH_COMPLETE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_TIMEOUT",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_TIMEOUT",
        "location": {
          "column": "5",
          "line": "51",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
        },
        "name": "FLASH_TIMEOUT",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@1553@macro@FLASH_Latency_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_0",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_Latency_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@1648@macro@FLASH_Latency_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_1",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_Latency_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@1742@macro@FLASH_Latency_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_2",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_Latency_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@1837@macro@FLASH_Latency_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_3",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_Latency_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@1934@macro@IS_FLASH_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_LATENCY",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_FLASH_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@2288@macro@FLASH_HalfCycleAccess_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_HalfCycleAccess_Enable",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_HalfCycleAccess_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@2382@macro@FLASH_HalfCycleAccess_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_HalfCycleAccess_Disable",
    "location": {
      "column": "9",
      "line": "83",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_HalfCycleAccess_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@2477@macro@IS_FLASH_HALFCYCLEACCESS_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_HALFCYCLEACCESS_STATE",
    "location": {
      "column": "9",
      "line": "84",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_FLASH_HALFCYCLEACCESS_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@2700@macro@FLASH_PrefetchBuffer_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_PrefetchBuffer_Enable",
    "location": {
      "column": "9",
      "line": "94",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_PrefetchBuffer_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@2799@macro@FLASH_PrefetchBuffer_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_PrefetchBuffer_Disable",
    "location": {
      "column": "9",
      "line": "95",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_PrefetchBuffer_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@2899@macro@IS_FLASH_PREFETCHBUFFER_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_PREFETCHBUFFER_STATE",
    "location": {
      "column": "9",
      "line": "96",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_FLASH_PREFETCHBUFFER_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@3276@macro@FLASH_WRProt_Pages0to3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages0to3",
    "location": {
      "column": "9",
      "line": "108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages0to3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@3377@macro@FLASH_WRProt_Pages4to7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages4to7",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages4to7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@3478@macro@FLASH_WRProt_Pages8to11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages8to11",
    "location": {
      "column": "9",
      "line": "110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages8to11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@3580@macro@FLASH_WRProt_Pages12to15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages12to15",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages12to15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@3683@macro@FLASH_WRProt_Pages16to19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages16to19",
    "location": {
      "column": "9",
      "line": "112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages16to19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@3786@macro@FLASH_WRProt_Pages20to23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages20to23",
    "location": {
      "column": "9",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages20to23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@3889@macro@FLASH_WRProt_Pages24to27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages24to27",
    "location": {
      "column": "9",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages24to27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@3992@macro@FLASH_WRProt_Pages28to31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages28to31",
    "location": {
      "column": "9",
      "line": "115",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages28to31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4095@macro@FLASH_WRProt_Pages32to35",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages32to35",
    "location": {
      "column": "9",
      "line": "116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages32to35",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4198@macro@FLASH_WRProt_Pages36to39",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages36to39",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages36to39",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4301@macro@FLASH_WRProt_Pages40to43",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages40to43",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages40to43",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4404@macro@FLASH_WRProt_Pages44to47",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages44to47",
    "location": {
      "column": "9",
      "line": "119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages44to47",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4507@macro@FLASH_WRProt_Pages48to51",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages48to51",
    "location": {
      "column": "9",
      "line": "120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages48to51",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4610@macro@FLASH_WRProt_Pages52to55",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages52to55",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages52to55",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4713@macro@FLASH_WRProt_Pages56to59",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages56to59",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages56to59",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4816@macro@FLASH_WRProt_Pages60to63",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages60to63",
    "location": {
      "column": "9",
      "line": "123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages60to63",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@4919@macro@FLASH_WRProt_Pages64to67",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages64to67",
    "location": {
      "column": "9",
      "line": "124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages64to67",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5022@macro@FLASH_WRProt_Pages68to71",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages68to71",
    "location": {
      "column": "9",
      "line": "125",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages68to71",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5125@macro@FLASH_WRProt_Pages72to75",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages72to75",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages72to75",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5228@macro@FLASH_WRProt_Pages76to79",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages76to79",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages76to79",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5331@macro@FLASH_WRProt_Pages80to83",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages80to83",
    "location": {
      "column": "9",
      "line": "128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages80to83",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5434@macro@FLASH_WRProt_Pages84to87",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages84to87",
    "location": {
      "column": "9",
      "line": "129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages84to87",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5537@macro@FLASH_WRProt_Pages88to91",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages88to91",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages88to91",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5640@macro@FLASH_WRProt_Pages92to95",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages92to95",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages92to95",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5743@macro@FLASH_WRProt_Pages96to99",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages96to99",
    "location": {
      "column": "9",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages96to99",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5846@macro@FLASH_WRProt_Pages100to103",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages100to103",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages100to103",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@5951@macro@FLASH_WRProt_Pages104to107",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages104to107",
    "location": {
      "column": "9",
      "line": "134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages104to107",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@6056@macro@FLASH_WRProt_Pages108to111",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages108to111",
    "location": {
      "column": "9",
      "line": "135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages108to111",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@6161@macro@FLASH_WRProt_Pages112to115",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages112to115",
    "location": {
      "column": "9",
      "line": "136",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages112to115",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@6266@macro@FLASH_WRProt_Pages116to119",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages116to119",
    "location": {
      "column": "9",
      "line": "137",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages116to119",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@6371@macro@FLASH_WRProt_Pages120to123",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages120to123",
    "location": {
      "column": "9",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages120to123",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@6476@macro@FLASH_WRProt_Pages124to127",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages124to127",
    "location": {
      "column": "9",
      "line": "139",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages124to127",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@6740@macro@FLASH_WRProt_Pages0to1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages0to1",
    "location": {
      "column": "9",
      "line": "143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages0to1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@6841@macro@FLASH_WRProt_Pages2to3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages2to3",
    "location": {
      "column": "9",
      "line": "144",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages2to3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@6942@macro@FLASH_WRProt_Pages4to5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages4to5",
    "location": {
      "column": "9",
      "line": "145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages4to5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7043@macro@FLASH_WRProt_Pages6to7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages6to7",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages6to7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7144@macro@FLASH_WRProt_Pages8to9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages8to9",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages8to9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7245@macro@FLASH_WRProt_Pages10to11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages10to11",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages10to11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7348@macro@FLASH_WRProt_Pages12to13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages12to13",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages12to13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7451@macro@FLASH_WRProt_Pages14to15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages14to15",
    "location": {
      "column": "9",
      "line": "150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages14to15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7554@macro@FLASH_WRProt_Pages16to17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages16to17",
    "location": {
      "column": "9",
      "line": "151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages16to17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7657@macro@FLASH_WRProt_Pages18to19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages18to19",
    "location": {
      "column": "9",
      "line": "152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages18to19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7760@macro@FLASH_WRProt_Pages20to21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages20to21",
    "location": {
      "column": "9",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages20to21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7863@macro@FLASH_WRProt_Pages22to23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages22to23",
    "location": {
      "column": "9",
      "line": "154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages22to23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@7966@macro@FLASH_WRProt_Pages24to25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages24to25",
    "location": {
      "column": "9",
      "line": "155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages24to25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8069@macro@FLASH_WRProt_Pages26to27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages26to27",
    "location": {
      "column": "9",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages26to27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8172@macro@FLASH_WRProt_Pages28to29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages28to29",
    "location": {
      "column": "9",
      "line": "157",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages28to29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8275@macro@FLASH_WRProt_Pages30to31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages30to31",
    "location": {
      "column": "9",
      "line": "158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages30to31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8378@macro@FLASH_WRProt_Pages32to33",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages32to33",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages32to33",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8481@macro@FLASH_WRProt_Pages34to35",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages34to35",
    "location": {
      "column": "9",
      "line": "160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages34to35",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8584@macro@FLASH_WRProt_Pages36to37",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages36to37",
    "location": {
      "column": "9",
      "line": "161",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages36to37",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8687@macro@FLASH_WRProt_Pages38to39",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages38to39",
    "location": {
      "column": "9",
      "line": "162",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages38to39",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8790@macro@FLASH_WRProt_Pages40to41",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages40to41",
    "location": {
      "column": "9",
      "line": "163",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages40to41",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8893@macro@FLASH_WRProt_Pages42to43",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages42to43",
    "location": {
      "column": "9",
      "line": "164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages42to43",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@8996@macro@FLASH_WRProt_Pages44to45",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages44to45",
    "location": {
      "column": "9",
      "line": "165",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages44to45",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9099@macro@FLASH_WRProt_Pages46to47",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages46to47",
    "location": {
      "column": "9",
      "line": "166",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages46to47",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9202@macro@FLASH_WRProt_Pages48to49",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages48to49",
    "location": {
      "column": "9",
      "line": "167",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages48to49",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9305@macro@FLASH_WRProt_Pages50to51",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages50to51",
    "location": {
      "column": "9",
      "line": "168",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages50to51",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9408@macro@FLASH_WRProt_Pages52to53",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages52to53",
    "location": {
      "column": "9",
      "line": "169",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages52to53",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9511@macro@FLASH_WRProt_Pages54to55",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages54to55",
    "location": {
      "column": "9",
      "line": "170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages54to55",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9614@macro@FLASH_WRProt_Pages56to57",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages56to57",
    "location": {
      "column": "9",
      "line": "171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages56to57",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9717@macro@FLASH_WRProt_Pages58to59",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages58to59",
    "location": {
      "column": "9",
      "line": "172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages58to59",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9820@macro@FLASH_WRProt_Pages60to61",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages60to61",
    "location": {
      "column": "9",
      "line": "173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages60to61",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@9923@macro@FLASH_WRProt_Pages62to255",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_Pages62to255",
    "location": {
      "column": "9",
      "line": "174",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_Pages62to255",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10027@macro@FLASH_WRProt_AllPages",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_WRProt_AllPages",
    "location": {
      "column": "9",
      "line": "175",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WRProt_AllPages",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10128@macro@IS_FLASH_WRPROT_PAGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_WRPROT_PAGE",
    "location": {
      "column": "9",
      "line": "177",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_FLASH_WRPROT_PAGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10191@macro@IS_FLASH_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_ADDRESS",
    "location": {
      "column": "9",
      "line": "179",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_FLASH_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10284@macro@IS_OB_DATA_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_DATA_ADDRESS",
    "location": {
      "column": "9",
      "line": "181",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_OB_DATA_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10447@macro@OB_IWDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_IWDG_SW",
    "location": {
      "column": "9",
      "line": "191",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "OB_IWDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10536@macro@OB_IWDG_HW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_IWDG_HW",
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "OB_IWDG_HW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10625@macro@IS_OB_IWDG_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_IWDG_SOURCE",
    "location": {
      "column": "9",
      "line": "193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_OB_IWDG_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10784@macro@OB_STOP_NoRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STOP_NoRST",
    "location": {
      "column": "9",
      "line": "203",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "OB_STOP_NoRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10890@macro@OB_STOP_RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STOP_RST",
    "location": {
      "column": "9",
      "line": "204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "OB_STOP_RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@10993@macro@IS_OB_STOP_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_STOP_SOURCE",
    "location": {
      "column": "9",
      "line": "205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_OB_STOP_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@11157@macro@OB_STDBY_NoRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STDBY_NoRST",
    "location": {
      "column": "9",
      "line": "215",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "OB_STDBY_NoRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@11266@macro@OB_STDBY_RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STDBY_RST",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "OB_STDBY_RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@11372@macro@IS_OB_STDBY_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_STDBY_SOURCE",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_OB_STDBY_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@11532@macro@FLASH_IT_ERROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_IT_ERROR",
    "location": {
      "column": "9",
      "line": "227",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_IT_ERROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@11630@macro@FLASH_IT_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_IT_EOP",
    "location": {
      "column": "9",
      "line": "228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_IT_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@11740@macro@IS_FLASH_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_IT",
    "location": {
      "column": "9",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_FLASH_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@11897@macro@FLASH_FLAG_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_BSY",
    "location": {
      "column": "9",
      "line": "239",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_FLAG_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@11983@macro@FLASH_FLAG_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_EOP",
    "location": {
      "column": "9",
      "line": "240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_FLAG_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@12081@macro@FLASH_FLAG_PGERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_PGERR",
    "location": {
      "column": "9",
      "line": "241",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_FLAG_PGERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@12176@macro@FLASH_FLAG_WRPRTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_WRPRTERR",
    "location": {
      "column": "9",
      "line": "242",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_FLAG_WRPRTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@12279@macro@FLASH_FLAG_OPTERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_OPTERR",
    "location": {
      "column": "9",
      "line": "243",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_FLAG_OPTERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@12380@macro@IS_FLASH_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "245",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_FLASH_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.h@12491@macro@IS_FLASH_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_GET_FLAG",
    "location": {
      "column": "9",
      "line": "246",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "IS_FLASH_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_SetLatency#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_SetLatency(uint32_t)",
    "location": {
      "column": "6",
      "line": "270",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_SetLatency",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_HalfCycleAccessCmd#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_HalfCycleAccessCmd(uint32_t)",
    "location": {
      "column": "6",
      "line": "271",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_HalfCycleAccessCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_PrefetchBufferCmd#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_PrefetchBufferCmd(uint32_t)",
    "location": {
      "column": "6",
      "line": "272",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_PrefetchBufferCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_Unlock#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_Unlock(void)",
    "location": {
      "column": "6",
      "line": "273",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_Unlock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_Lock#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_Lock(void)",
    "location": {
      "column": "6",
      "line": "274",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_Lock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ErasePage#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ErasePage(uint32_t)",
    "location": {
      "column": "14",
      "line": "275",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_ErasePage",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseAllPages#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_EraseAllPages(void)",
    "location": {
      "column": "14",
      "line": "276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_EraseAllPages",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseOptionBytes#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_EraseOptionBytes(void)",
    "location": {
      "column": "14",
      "line": "277",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_EraseOptionBytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramWord#i#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ProgramWord(uint32_t, uint32_t)",
    "location": {
      "column": "14",
      "line": "278",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_ProgramWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramHalfWord#i#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ProgramHalfWord(uint32_t, uint16_t)",
    "location": {
      "column": "14",
      "line": "279",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_ProgramHalfWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramOptionByteData#i#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ProgramOptionByteData(uint32_t, uint8_t)",
    "location": {
      "column": "14",
      "line": "280",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_ProgramOptionByteData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EnableWriteProtection#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_EnableWriteProtection(uint32_t)",
    "location": {
      "column": "14",
      "line": "281",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_EnableWriteProtection",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ReadOutProtection#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ReadOutProtection(FunctionalState)",
    "location": {
      "column": "14",
      "line": "282",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_ReadOutProtection",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_UserOptionByteConfig#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_UserOptionByteConfig(uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "14",
      "line": "283",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_UserOptionByteConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetUserOptionByte#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t FLASH_GetUserOptionByte(void)",
    "location": {
      "column": "10",
      "line": "284",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_GetUserOptionByte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetWriteProtectionOptionByte#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t FLASH_GetWriteProtectionOptionByte(void)",
    "location": {
      "column": "10",
      "line": "285",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_GetWriteProtectionOptionByte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetReadOutProtectionStatus#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus FLASH_GetReadOutProtectionStatus(void)",
    "location": {
      "column": "12",
      "line": "286",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_GetReadOutProtectionStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetPrefetchBufferStatus#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus FLASH_GetPrefetchBufferStatus(void)",
    "location": {
      "column": "12",
      "line": "287",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_GetPrefetchBufferStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ITConfig#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_ITConfig(uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "288",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetFlagStatus#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus FLASH_GetFlagStatus(uint16_t)",
    "location": {
      "column": "12",
      "line": "289",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ClearFlag#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_ClearFlag(uint16_t)",
    "location": {
      "column": "6",
      "line": "290",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetStatus#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_GetStatus(void)",
    "location": {
      "column": "14",
      "line": "291",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_GetStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_WaitForLastOperation#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_WaitForLastOperation(uint32_t)",
    "location": {
      "column": "14",
      "line": "292",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.h"
    },
    "name": "FLASH_WaitForLastOperation",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1250@macro@ACR_LATENCY_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ACR_LATENCY_Mask",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "ACR_LATENCY_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1307@macro@ACR_HLFCYA_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ACR_HLFCYA_Mask",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "ACR_HLFCYA_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1364@macro@ACR_PRFTBE_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ACR_PRFTBE_Mask",
    "location": {
      "column": "9",
      "line": "48",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "ACR_PRFTBE_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1465@macro@ACR_PRFTBS_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ACR_PRFTBS_Mask",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "ACR_PRFTBS_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1559@macro@CR_PG_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PG_Set",
    "location": {
      "column": "9",
      "line": "54",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_PG_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1616@macro@CR_PG_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PG_Reset",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_PG_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1673@macro@CR_PER_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PER_Set",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_PER_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1730@macro@CR_PER_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PER_Reset",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_PER_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1787@macro@CR_MER_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_MER_Set",
    "location": {
      "column": "9",
      "line": "58",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_MER_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1844@macro@CR_MER_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_MER_Reset",
    "location": {
      "column": "9",
      "line": "59",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_MER_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1901@macro@CR_OPTPG_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_OPTPG_Set",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_OPTPG_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@1958@macro@CR_OPTPG_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_OPTPG_Reset",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_OPTPG_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2015@macro@CR_OPTER_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_OPTER_Set",
    "location": {
      "column": "9",
      "line": "62",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_OPTER_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2072@macro@CR_OPTER_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_OPTER_Reset",
    "location": {
      "column": "9",
      "line": "63",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_OPTER_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2129@macro@CR_STRT_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_STRT_Set",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_STRT_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2186@macro@CR_LOCK_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_LOCK_Set",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "CR_LOCK_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2263@macro@RDPRT_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RDPRT_Mask",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "RDPRT_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2320@macro@WRP0_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRP0_Mask",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "WRP0_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2377@macro@WRP1_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRP1_Mask",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "WRP1_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2434@macro@WRP2_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRP2_Mask",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "WRP2_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2491@macro@WRP3_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRP3_Mask",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "WRP3_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2568@macro@RDP_Key",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RDP_Key",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "RDP_Key",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2621@macro@FLASH_KEY1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY1",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_KEY1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2678@macro@FLASH_KEY2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY2",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_KEY2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2761@macro@EraseTimeout",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EraseTimeout",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "EraseTimeout",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@2818@macro@ProgramTimeout",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ProgramTimeout",
    "location": {
      "column": "9",
      "line": "81",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "ProgramTimeout",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@F@delay#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void delay(void)",
    "location": {
      "column": "13",
      "line": "107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "delay",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_SetLatency#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_SetLatency(uint32_t)",
    "location": {
      "column": "6",
      "line": "126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_SetLatency",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@3611@F@FLASH_SetLatency#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_HalfCycleAccessCmd#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_HalfCycleAccessCmd(uint32_t)",
    "location": {
      "column": "6",
      "line": "152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_HalfCycleAccessCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_PrefetchBufferCmd#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_PrefetchBufferCmd(uint32_t)",
    "location": {
      "column": "6",
      "line": "170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_PrefetchBufferCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_Unlock#",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_Unlock(void)",
    "location": {
      "column": "6",
      "line": "185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_Unlock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_Lock#",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_Lock(void)",
    "location": {
      "column": "6",
      "line": "197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_Lock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ErasePage#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_ErasePage(uint32_t)",
    "location": {
      "column": "14",
      "line": "210",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_ErasePage",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@5993@F@FLASH_ErasePage#i#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseAllPages#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_EraseAllPages(void)",
    "location": {
      "column": "14",
      "line": "246",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_EraseAllPages",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@7061@F@FLASH_EraseAllPages#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "248",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseOptionBytes#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_EraseOptionBytes(void)",
    "location": {
      "column": "14",
      "line": "279",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_EraseOptionBytes",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@8022@F@FLASH_EraseOptionBytes#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "281",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseOptionBlock#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_EraseOptionBlock(unsigned int)",
    "location": {
      "column": "14",
      "line": "339",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_EraseOptionBlock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@9972@F@FLASH_EraseOptionBlock#i#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "341",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramWord#i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_ProgramWord(uint32_t, uint32_t)",
    "location": {
      "column": "14",
      "line": "390",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_ProgramWord",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@11588@F@FLASH_ProgramWord#i#i#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "392",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramHalfWord#i#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_ProgramHalfWord(uint32_t, uint16_t)",
    "location": {
      "column": "14",
      "line": "446",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_ProgramHalfWord",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@13349@F@FLASH_ProgramHalfWord#i#s#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "448",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramOptionByteData#i#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_ProgramOptionByteData(uint32_t, uint8_t)",
    "location": {
      "column": "14",
      "line": "483",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_ProgramOptionByteData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@14617@F@FLASH_ProgramOptionByteData#i#c#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "485",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramOptionHalfWord#i#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_ProgramOptionHalfWord(unsigned int, unsigned short)",
    "location": {
      "column": "14",
      "line": "519",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_ProgramOptionHalfWord",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@15986@F@FLASH_ProgramOptionHalfWord#i#s#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "521",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EnableWriteProtection#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_EnableWriteProtection(uint32_t)",
    "location": {
      "column": "14",
      "line": "580",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_EnableWriteProtection",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@18175@F@FLASH_EnableWriteProtection#i#@WRP0_Data",
    "What": "Variable",
    "defdec": "Def",
    "display": "WRP0_Data",
    "location": {
      "column": "14",
      "line": "582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "WRP0_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@18175@F@FLASH_EnableWriteProtection#i#@WRP1_Data",
    "What": "Variable",
    "defdec": "Dec",
    "display": "WRP1_Data",
    "location": {
      "column": "34",
      "line": "582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "WRP1_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@18175@F@FLASH_EnableWriteProtection#i#@WRP2_Data",
    "What": "Variable",
    "defdec": "Dec",
    "display": "WRP2_Data",
    "location": {
      "column": "54",
      "line": "582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "WRP2_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@18175@F@FLASH_EnableWriteProtection#i#@WRP3_Data",
    "What": "Variable",
    "defdec": "Dec",
    "display": "WRP3_Data",
    "location": {
      "column": "74",
      "line": "582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "WRP3_Data",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@18271@F@FLASH_EnableWriteProtection#i#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "584",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_UserOptionByteConfig#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_UserOptionByteConfig(uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "14",
      "line": "666",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_UserOptionByteConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@21258@F@FLASH_UserOptionByteConfig#s#s#s#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "668",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetUserOptionByte#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t FLASH_GetUserOptionByte(void)",
    "location": {
      "column": "10",
      "line": "707",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_GetUserOptionByte",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetWriteProtectionOptionByte#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t FLASH_GetWriteProtectionOptionByte(void)",
    "location": {
      "column": "10",
      "line": "718",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_GetWriteProtectionOptionByte",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetReadOutProtectionStatus#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus FLASH_GetReadOutProtectionStatus(void)",
    "location": {
      "column": "12",
      "line": "730",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_GetReadOutProtectionStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@23169@F@FLASH_GetReadOutProtectionStatus#@readoutstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "readoutstatus",
    "location": {
      "column": "16",
      "line": "732",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "readoutstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetPrefetchBufferStatus#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus FLASH_GetPrefetchBufferStatus(void)",
    "location": {
      "column": "12",
      "line": "749",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_GetPrefetchBufferStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@23603@F@FLASH_GetPrefetchBufferStatus#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "751",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ITConfig#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_ITConfig(uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "776",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetFlagStatus#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus FLASH_GetFlagStatus(uint16_t)",
    "location": {
      "column": "12",
      "line": "804",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@25353@F@FLASH_GetFlagStatus#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "806",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ClearFlag#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void FLASH_ClearFlag(uint16_t)",
    "location": {
      "column": "6",
      "line": "845",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetStatus#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_GetStatus(void)",
    "location": {
      "column": "14",
      "line": "860",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_GetStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@26823@F@FLASH_GetStatus#@flashstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "flashstatus",
    "location": {
      "column": "18",
      "line": "862",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "flashstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_WaitForLastOperation#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FLASH_Status FLASH_WaitForLastOperation(uint32_t)",
    "location": {
      "column": "14",
      "line": "897",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "FLASH_WaitForLastOperation",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@27766@F@FLASH_WaitForLastOperation#i#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "18",
      "line": "899",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@F@delay#",
    "What": "Function",
    "defdec": "Def",
    "display": "void delay(void)",
    "location": {
      "column": "13",
      "line": "924",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "delay",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_flash.c@28343@F@delay#@i",
    "What": "Variable",
    "defdec": "Def",
    "display": "i",
    "location": {
      "column": "19",
      "line": "926",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_flash.c"
    },
    "name": "i",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@1008@macro@__HAL_GPIO_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_GPIO_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "__HAL_GPIO_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@1268@macro@IS_GPIO_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "41",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIOSpeed_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Speed_10MHz",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Speed_10MHz",
        "location": {
          "column": "5",
          "line": "55",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Speed_10MHz",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Speed_20MHz",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Speed_20MHz",
        "location": {
          "column": "5",
          "line": "56",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Speed_20MHz",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Speed_50MHz",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Speed_50MHz",
        "location": {
          "column": "5",
          "line": "57",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Speed_50MHz",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@2008@macro@IS_GPIO_SPEED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_SPEED",
    "location": {
      "column": "9",
      "line": "59",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_SPEED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIOMode_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_AIN",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_AIN",
        "location": {
          "column": "5",
          "line": "68",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode_AIN",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_IN_FLOATING",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_IN_FLOATING",
        "location": {
          "column": "5",
          "line": "69",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode_IN_FLOATING",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_IPD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_IPD",
        "location": {
          "column": "5",
          "line": "70",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode_IPD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_IPU",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_IPU",
        "location": {
          "column": "5",
          "line": "71",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode_IPU",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_Out_OD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_Out_OD",
        "location": {
          "column": "5",
          "line": "72",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode_Out_OD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_Out_PP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_Out_PP",
        "location": {
          "column": "5",
          "line": "73",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode_Out_PP",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_AF_OD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_AF_OD",
        "location": {
          "column": "5",
          "line": "74",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode_AF_OD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_AF_PP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_AF_PP",
        "location": {
          "column": "5",
          "line": "75",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode_AF_PP",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@2496@macro@IS_GPIO_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_MODE",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Pin",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Pin",
        "location": {
          "column": "14",
          "line": "89",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Pin",
        "origin": "user_include",
        "scope": "_anonymous_HAL_gpio_h_87_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Speed",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Speed",
        "location": {
          "column": "23",
          "line": "90",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Speed",
        "origin": "user_include",
        "scope": "_anonymous_HAL_gpio_h_87_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Mode",
        "location": {
          "column": "22",
          "line": "91",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_Mode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_gpio_h_87_9"
      },
      {
        "ID": "c:@T@GPIO_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_InitTypeDef",
        "location": {
          "column": "3",
          "line": "92",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "GPIO_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_gpio_h_87_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@BitAction",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@BitAction@Bit_RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "Bit_RESET",
        "location": {
          "column": "5",
          "line": "100",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "Bit_RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@BitAction@Bit_SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "Bit_SET",
        "location": {
          "column": "5",
          "line": "101",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
        },
        "name": "Bit_SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "98",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3177@macro@IS_GPIO_BIT_ACTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_BIT_ACTION",
    "location": {
      "column": "9",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_BIT_ACTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3378@macro@GPIO_Pin_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_0",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3455@macro@GPIO_Pin_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_1",
    "location": {
      "column": "9",
      "line": "119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3532@macro@GPIO_Pin_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_2",
    "location": {
      "column": "9",
      "line": "120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3609@macro@GPIO_Pin_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_3",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3686@macro@GPIO_Pin_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_4",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3763@macro@GPIO_Pin_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_5",
    "location": {
      "column": "9",
      "line": "123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3840@macro@GPIO_Pin_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_6",
    "location": {
      "column": "9",
      "line": "124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3917@macro@GPIO_Pin_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_7",
    "location": {
      "column": "9",
      "line": "125",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@3994@macro@GPIO_Pin_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_8",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4071@macro@GPIO_Pin_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_9",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4148@macro@GPIO_Pin_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_10",
    "location": {
      "column": "9",
      "line": "128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4226@macro@GPIO_Pin_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_11",
    "location": {
      "column": "9",
      "line": "129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4304@macro@GPIO_Pin_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_12",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4382@macro@GPIO_Pin_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_13",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4460@macro@GPIO_Pin_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_14",
    "location": {
      "column": "9",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4538@macro@GPIO_Pin_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_15",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4616@macro@GPIO_Pin_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_All",
    "location": {
      "column": "9",
      "line": "134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Pin_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4698@macro@IS_GPIO_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PIN",
    "location": {
      "column": "9",
      "line": "136",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@4792@macro@IS_GET_GPIO_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GET_GPIO_PIN",
    "location": {
      "column": "9",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GET_GPIO_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@5786@macro@GPIO_PortSourceGPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOA",
    "location": {
      "column": "9",
      "line": "163",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@5838@macro@GPIO_PortSourceGPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOB",
    "location": {
      "column": "9",
      "line": "164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@5890@macro@GPIO_PortSourceGPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOC",
    "location": {
      "column": "9",
      "line": "165",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@5942@macro@GPIO_PortSourceGPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOD",
    "location": {
      "column": "9",
      "line": "166",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@5994@macro@GPIO_PortSourceGPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOE",
    "location": {
      "column": "9",
      "line": "167",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@6046@macro@GPIO_PortSourceGPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOF",
    "location": {
      "column": "9",
      "line": "168",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@6098@macro@GPIO_PortSourceGPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PortSourceGPIOG",
    "location": {
      "column": "9",
      "line": "169",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PortSourceGPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@6150@macro@IS_GPIO_EVENTOUT_PORT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_EVENTOUT_PORT_SOURCE",
    "location": {
      "column": "9",
      "line": "170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_EVENTOUT_PORT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@6455@macro@IS_GPIO_EXTI_PORT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_EXTI_PORT_SOURCE",
    "location": {
      "column": "9",
      "line": "176",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_EXTI_PORT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@6923@macro@GPIO_PinSource0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource0",
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@6975@macro@GPIO_PinSource1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource1",
    "location": {
      "column": "9",
      "line": "193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7027@macro@GPIO_PinSource2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource2",
    "location": {
      "column": "9",
      "line": "194",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7079@macro@GPIO_PinSource3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource3",
    "location": {
      "column": "9",
      "line": "195",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7131@macro@GPIO_PinSource4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource4",
    "location": {
      "column": "9",
      "line": "196",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7183@macro@GPIO_PinSource5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource5",
    "location": {
      "column": "9",
      "line": "197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7235@macro@GPIO_PinSource6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource6",
    "location": {
      "column": "9",
      "line": "198",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7287@macro@GPIO_PinSource7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource7",
    "location": {
      "column": "9",
      "line": "199",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7339@macro@GPIO_PinSource8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource8",
    "location": {
      "column": "9",
      "line": "200",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7391@macro@GPIO_PinSource9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource9",
    "location": {
      "column": "9",
      "line": "201",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7443@macro@GPIO_PinSource10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource10",
    "location": {
      "column": "9",
      "line": "202",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7495@macro@GPIO_PinSource11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource11",
    "location": {
      "column": "9",
      "line": "203",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7547@macro@GPIO_PinSource12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource12",
    "location": {
      "column": "9",
      "line": "204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7599@macro@GPIO_PinSource13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource13",
    "location": {
      "column": "9",
      "line": "205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7651@macro@GPIO_PinSource14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource14",
    "location": {
      "column": "9",
      "line": "206",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7703@macro@GPIO_PinSource15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource15",
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinSource15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@7757@macro@IS_GPIO_PIN_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PIN_SOURCE",
    "location": {
      "column": "9",
      "line": "209",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_PIN_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@9144@macro@GPIO_AF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_0",
    "location": {
      "column": "9",
      "line": "240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@9273@macro@GPIO_AF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_1",
    "location": {
      "column": "9",
      "line": "245",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@9412@macro@GPIO_AF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_2",
    "location": {
      "column": "9",
      "line": "250",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@9723@macro@GPIO_AF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_3",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@9813@macro@GPIO_AF_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_4",
    "location": {
      "column": "9",
      "line": "265",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AF_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@9917@macro@GPIO_AF_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_5",
    "location": {
      "column": "9",
      "line": "270",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AF_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@10007@macro@GPIO_AF_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_6",
    "location": {
      "column": "9",
      "line": "275",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AF_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@10095@macro@GPIO_AF_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_7",
    "location": {
      "column": "9",
      "line": "279",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AF_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.h@10150@macro@IS_GPIO_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_AF",
    "location": {
      "column": "9",
      "line": "281",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "IS_GPIO_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_DeInit#*$@SA@GPIO_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_DeInit(GPIO_TypeDef *)",
    "location": {
      "column": "6",
      "line": "302",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_AFIODeInit#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_AFIODeInit(void)",
    "location": {
      "column": "6",
      "line": "303",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_AFIODeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_Init#*$@SA@GPIO_TypeDef#*$@SA@GPIO_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "304",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_StructInit#*$@SA@GPIO_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_StructInit(GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "305",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadInputDataBit#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "9",
      "line": "306",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_ReadInputDataBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadInputData#*$@SA@GPIO_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t GPIO_ReadInputData(GPIO_TypeDef *)",
    "location": {
      "column": "10",
      "line": "307",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_ReadInputData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadOutputDataBit#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "9",
      "line": "308",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_ReadOutputDataBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadOutputData#*$@SA@GPIO_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t GPIO_ReadOutputData(GPIO_TypeDef *)",
    "location": {
      "column": "10",
      "line": "309",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_ReadOutputData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_SetBits#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_SetBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "310",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_SetBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ResetBits#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_ResetBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_ResetBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_WriteBit#*$@SA@GPIO_TypeDef#s#$@EA@BitAction#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_WriteBit(GPIO_TypeDef *, uint16_t, BitAction)",
    "location": {
      "column": "6",
      "line": "312",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_WriteBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_Write#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_Write(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "313",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_Write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_PinLockConfig#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_PinLockConfig(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "314",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinLockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_PinAFConfig#*$@SA@GPIO_TypeDef#s#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_PinAFConfig(GPIO_TypeDef *, uint16_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "315",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.h"
    },
    "name": "GPIO_PinAFConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1305@macro@AFIO_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AFIO_OFFSET",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "AFIO_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1427@macro@EVCR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EVCR_OFFSET",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "EVCR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1485@macro@EVOE_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EVOE_BitNumber",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "EVOE_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1538@macro@EVCR_EVOE_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EVCR_EVOE_BB",
    "location": {
      "column": "9",
      "line": "54",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "EVCR_EVOE_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1636@macro@EVCR_PORTPINCONFIG_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EVCR_PORTPINCONFIG_MASK",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "EVCR_PORTPINCONFIG_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1692@macro@LSB_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSB_MASK",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "LSB_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1748@macro@DBGAFR_POSITION_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGAFR_POSITION_MASK",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "DBGAFR_POSITION_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1808@macro@DBGAFR_SWJCFG_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGAFR_SWJCFG_MASK",
    "location": {
      "column": "9",
      "line": "58",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "DBGAFR_SWJCFG_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1868@macro@DBGAFR_LOCATION_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGAFR_LOCATION_MASK",
    "location": {
      "column": "9",
      "line": "59",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "DBGAFR_LOCATION_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@1928@macro@DBGAFR_NUMBITS_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGAFR_NUMBITS_MASK",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "DBGAFR_NUMBITS_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_DeInit#*$@SA@GPIO_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_DeInit(GPIO_TypeDef *)",
    "location": {
      "column": "6",
      "line": "100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_Init#*$@SA@GPIO_TypeDef#*$@SA@GPIO_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "136",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@3678@F@GPIO_Init#*$@SA@GPIO_TypeDef#*$@SA@GPIO_InitTypeDef#@currentmode",
    "What": "Variable",
    "defdec": "Def",
    "display": "currentmode",
    "location": {
      "column": "14",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "currentmode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@3678@F@GPIO_Init#*$@SA@GPIO_TypeDef#*$@SA@GPIO_InitTypeDef#@currentpin",
    "What": "Variable",
    "defdec": "Dec",
    "display": "currentpin",
    "location": {
      "column": "34",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "currentpin",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@3678@F@GPIO_Init#*$@SA@GPIO_TypeDef#*$@SA@GPIO_InitTypeDef#@pinpos",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pinpos",
    "location": {
      "column": "53",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "pinpos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@3678@F@GPIO_Init#*$@SA@GPIO_TypeDef#*$@SA@GPIO_InitTypeDef#@pos",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pos",
    "location": {
      "column": "68",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "pos",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@3758@F@GPIO_Init#*$@SA@GPIO_TypeDef#*$@SA@GPIO_InitTypeDef#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "139",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@3758@F@GPIO_Init#*$@SA@GPIO_TypeDef#*$@SA@GPIO_InitTypeDef#@pinmask",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pinmask",
    "location": {
      "column": "29",
      "line": "139",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "pinmask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_StructInit#*$@SA@GPIO_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_StructInit(GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadInputDataBit#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "9",
      "line": "244",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_ReadInputDataBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@8061@F@GPIO_ReadInputDataBit#*$@SA@GPIO_TypeDef#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "13",
      "line": "246",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadInputData#*$@SA@GPIO_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t GPIO_ReadInputData(GPIO_TypeDef *)",
    "location": {
      "column": "10",
      "line": "268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_ReadInputData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadOutputDataBit#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "9",
      "line": "283",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_ReadOutputDataBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@9132@F@GPIO_ReadOutputDataBit#*$@SA@GPIO_TypeDef#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "13",
      "line": "285",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadOutputData#*$@SA@GPIO_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t GPIO_ReadOutputData(GPIO_TypeDef *)",
    "location": {
      "column": "10",
      "line": "306",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_ReadOutputData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_SetBits#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_SetBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "322",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_SetBits",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ResetBits#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_ResetBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "339",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_ResetBits",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_WriteBit#*$@SA@GPIO_TypeDef#s#$@EA@BitAction#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_WriteBit(GPIO_TypeDef *, uint16_t, BitAction)",
    "location": {
      "column": "6",
      "line": "359",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_WriteBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_Write#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_Write(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "383",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_Write",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_PinLockConfig#*$@SA@GPIO_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_PinLockConfig(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "399",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_PinLockConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@12514@F@GPIO_PinLockConfig#*$@SA@GPIO_TypeDef#s#@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "14",
      "line": "401",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_PinAFConfig#*$@SA@GPIO_TypeDef#s#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void GPIO_PinAFConfig(GPIO_TypeDef *, uint16_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "447",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "GPIO_PinAFConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@14309@F@GPIO_PinAFConfig#*$@SA@GPIO_TypeDef#s#c#@temp",
    "What": "Variable",
    "defdec": "Def",
    "display": "temp",
    "location": {
      "column": "14",
      "line": "449",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "temp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_gpio.c@14336@F@GPIO_PinAFConfig#*$@SA@GPIO_TypeDef#s#c#@temp_2",
    "What": "Variable",
    "defdec": "Def",
    "display": "temp_2",
    "location": {
      "column": "14",
      "line": "450",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_gpio.c"
    },
    "name": "temp_2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@994@macro@__HAL_I2C_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_I2C_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "__HAL_I2C_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_Mode",
        "location": {
          "column": "14",
          "line": "57",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
        },
        "name": "I2C_Mode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_i2c_h_55_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_Speed",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_Speed",
        "location": {
          "column": "14",
          "line": "58",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
        },
        "name": "I2C_Speed",
        "origin": "user_include",
        "scope": "_anonymous_HAL_i2c_h_55_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_OwnAddress",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_OwnAddress",
        "location": {
          "column": "14",
          "line": "59",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
        },
        "name": "I2C_OwnAddress",
        "origin": "user_include",
        "scope": "_anonymous_HAL_i2c_h_55_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_ClockSpeed",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_ClockSpeed",
        "location": {
          "column": "14",
          "line": "60",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
        },
        "name": "I2C_ClockSpeed",
        "origin": "user_include",
        "scope": "_anonymous_HAL_i2c_h_55_9"
      },
      {
        "ID": "c:@T@I2C_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2C_InitTypeDef",
        "location": {
          "column": "3",
          "line": "61",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
        },
        "name": "I2C_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_i2c_h_55_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@1718@macro@IS_I2C_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@1913@macro@TX_EMPTY_CTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TX_EMPTY_CTRL",
    "location": {
      "column": "11",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "TX_EMPTY_CTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@1954@macro@IC_SLAVE_DISABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_SLAVE_DISABLE",
    "location": {
      "column": "10",
      "line": "79",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IC_SLAVE_DISABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@1996@macro@IC_SLAVE_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_SLAVE_ENABLE",
    "location": {
      "column": "10",
      "line": "80",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IC_SLAVE_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2038@macro@IC_RESTART_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_RESTART_EN",
    "location": {
      "column": "10",
      "line": "81",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IC_RESTART_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2079@macro@IC_7BITADDR_MASTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_7BITADDR_MASTER",
    "location": {
      "column": "10",
      "line": "82",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IC_7BITADDR_MASTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2122@macro@IC_7BITADDR_SLAVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_7BITADDR_SLAVE",
    "location": {
      "column": "10",
      "line": "83",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IC_7BITADDR_SLAVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2167@macro@I2C_Speed_STANDARD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Speed_STANDARD",
    "location": {
      "column": "10",
      "line": "85",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Speed_STANDARD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2220@macro@I2C_Speed_FAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Speed_FAST",
    "location": {
      "column": "10",
      "line": "86",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Speed_FAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2273@macro@I2C_Mode_MASTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_MASTER",
    "location": {
      "column": "10",
      "line": "87",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Mode_MASTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2322@macro@I2C_Mode_SLAVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_SLAVE",
    "location": {
      "column": "10",
      "line": "88",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Mode_SLAVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2372@macro@TDMAE_SET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TDMAE_SET",
    "location": {
      "column": "10",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "TDMAE_SET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2418@macro@RDMAE_SET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RDMAE_SET",
    "location": {
      "column": "10",
      "line": "91",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "RDMAE_SET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2466@macro@CMD_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CMD_READ",
    "location": {
      "column": "10",
      "line": "93",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "CMD_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2511@macro@CMD_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CMD_WRITE",
    "location": {
      "column": "10",
      "line": "94",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "CMD_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2564@macro@I2C_Mode_I2C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_I2C",
    "location": {
      "column": "9",
      "line": "99",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Mode_I2C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2626@macro@IS_I2C_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_MODE",
    "location": {
      "column": "9",
      "line": "101",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2752@macro@I2C_Direction_Transmitter",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Direction_Transmitter",
    "location": {
      "column": "10",
      "line": "112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Direction_Transmitter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2809@macro@I2C_Direction_Receiver",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Direction_Receiver",
    "location": {
      "column": "10",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Direction_Receiver",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@2865@macro@IS_I2C_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_DIRECTION",
    "location": {
      "column": "9",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3107@macro@I2C_AcknowledgedAddress_7bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_AcknowledgedAddress_7bit",
    "location": {
      "column": "9",
      "line": "124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_AcknowledgedAddress_7bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3167@macro@I2C_AcknowledgedAddress_10bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_AcknowledgedAddress_10bit",
    "location": {
      "column": "9",
      "line": "125",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_AcknowledgedAddress_10bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3227@macro@IS_I2C_ACKNOWLEDGE_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ACKNOWLEDGE_ADDRESS",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_ACKNOWLEDGE_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3451@macro@IS_I2C_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3607@macro@I2C_IT_RX_UNDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_RX_UNDER",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_RX_UNDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3655@macro@I2C_IT_RX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_RX_OVER",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_RX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3702@macro@I2C_IT_RX_FULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_RX_FULL",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_RX_FULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3750@macro@I2C_IT_TX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_TX_OVER",
    "location": {
      "column": "9",
      "line": "150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_TX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3797@macro@I2C_IT_TX_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_TX_EMPTY",
    "location": {
      "column": "9",
      "line": "151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_TX_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3845@macro@I2C_IT_RD_REQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_RD_REQ",
    "location": {
      "column": "9",
      "line": "152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_RD_REQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3892@macro@I2C_IT_TX_ABRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_TX_ABRT",
    "location": {
      "column": "9",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_TX_ABRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3939@macro@I2C_IT_RX_DONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_RX_DONE",
    "location": {
      "column": "9",
      "line": "154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_RX_DONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@3986@macro@I2C_IT_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ACTIVITY",
    "location": {
      "column": "9",
      "line": "155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@4034@macro@I2C_IT_STOP_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_STOP_DET",
    "location": {
      "column": "9",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_STOP_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@4082@macro@I2C_IT_START_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_START_DET",
    "location": {
      "column": "9",
      "line": "157",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_START_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@4130@macro@I2C_IT_GEN_CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_GEN_CALL",
    "location": {
      "column": "9",
      "line": "158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_IT_GEN_CALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@4179@macro@IS_I2C_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@4276@macro@IS_I2C_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_GET_IT",
    "location": {
      "column": "9",
      "line": "162",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@4863@macro@I2C_FLAG_RX_UNDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_RX_UNDER",
    "location": {
      "column": "9",
      "line": "178",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_RX_UNDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@4913@macro@I2C_FLAG_RX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_RX_OVER",
    "location": {
      "column": "9",
      "line": "179",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_RX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@4962@macro@I2C_FLAG_RX_FULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_RX_FULL",
    "location": {
      "column": "9",
      "line": "180",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_RX_FULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5012@macro@I2C_FLAG_TX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TX_OVER",
    "location": {
      "column": "9",
      "line": "181",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_TX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5061@macro@I2C_FLAG_TX_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TX_EMPTY",
    "location": {
      "column": "9",
      "line": "182",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_TX_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5111@macro@I2C_FLAG_RD_REQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_RD_REQ",
    "location": {
      "column": "9",
      "line": "183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_RD_REQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5160@macro@I2C_FLAG_TX_ABRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TX_ABRT",
    "location": {
      "column": "9",
      "line": "184",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_TX_ABRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5209@macro@I2C_FLAG_RX_DONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_RX_DONE",
    "location": {
      "column": "9",
      "line": "185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_RX_DONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5258@macro@I2C_FLAG_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_ACTIVITY",
    "location": {
      "column": "9",
      "line": "186",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5308@macro@I2C_FLAG_STOP_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_STOP_DET",
    "location": {
      "column": "9",
      "line": "187",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_STOP_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5358@macro@I2C_FLAG_START_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_START_DET",
    "location": {
      "column": "9",
      "line": "188",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_START_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5408@macro@I2C_FLAG_GEN_CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_GEN_CALL",
    "location": {
      "column": "9",
      "line": "189",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_FLAG_GEN_CALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5470@macro@IS_I2C_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "196",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@5575@macro@IS_I2C_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_GET_FLAG",
    "location": {
      "column": "9",
      "line": "198",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6223@macro@I2C_STATUS_FLAG_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_FLAG_ACTIVITY",
    "location": {
      "column": "9",
      "line": "210",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_STATUS_FLAG_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6279@macro@I2C_STATUS_FLAG_TFNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_FLAG_TFNF",
    "location": {
      "column": "9",
      "line": "211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_STATUS_FLAG_TFNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6332@macro@I2C_STATUS_FLAG_TFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_FLAG_TFE",
    "location": {
      "column": "9",
      "line": "212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_STATUS_FLAG_TFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6385@macro@I2C_STATUS_FLAG_RFNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_FLAG_RFNE",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_STATUS_FLAG_RFNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6438@macro@I2C_STATUS_FLAG_RFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_FLAG_RFF",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_STATUS_FLAG_RFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6491@macro@I2C_STATUS_FLAG_M_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_FLAG_M_ACTIVITY",
    "location": {
      "column": "9",
      "line": "215",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_STATUS_FLAG_M_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6549@macro@I2C_STATUS_FLAG_S_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_STATUS_FLAG_S_ACTIVITY",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_STATUS_FLAG_S_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6668@macro@I2C_EVENT_RX_UNDER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_RX_UNDER",
    "location": {
      "column": "9",
      "line": "228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_RX_UNDER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6718@macro@I2C_EVENT_RX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_RX_OVER",
    "location": {
      "column": "9",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_RX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6767@macro@I2C_EVENT_RX_FULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_RX_FULL",
    "location": {
      "column": "9",
      "line": "230",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_RX_FULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6818@macro@I2C_EVENT_TX_OVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_TX_OVER",
    "location": {
      "column": "9",
      "line": "231",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_TX_OVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6867@macro@I2C_EVENT_TX_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_TX_EMPTY",
    "location": {
      "column": "9",
      "line": "232",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_TX_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6917@macro@I2C_EVENT_RD_REQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_RD_REQ",
    "location": {
      "column": "9",
      "line": "233",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_RD_REQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@6965@macro@I2C_EVENT_TX_ABRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_TX_ABRT",
    "location": {
      "column": "9",
      "line": "234",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_TX_ABRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@7014@macro@I2C_EVENT_RX_DONE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_RX_DONE",
    "location": {
      "column": "9",
      "line": "235",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_RX_DONE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@7063@macro@I2C_EVENT_ACTIVITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_ACTIVITY",
    "location": {
      "column": "9",
      "line": "236",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_ACTIVITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@7113@macro@I2C_EVENT_STOP_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_STOP_DET",
    "location": {
      "column": "9",
      "line": "237",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_STOP_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@7163@macro@I2C_EVENT_START_DET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_START_DET",
    "location": {
      "column": "9",
      "line": "238",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_START_DET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@7214@macro@I2C_EVENT_GEN_CALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_GEN_CALL",
    "location": {
      "column": "9",
      "line": "239",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_EVENT_GEN_CALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@7268@macro@IS_I2C_EVENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_EVENT",
    "location": {
      "column": "9",
      "line": "242",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_EVENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@7979@macro@IS_I2C_OWN_ADDRESS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_OWN_ADDRESS1",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_OWN_ADDRESS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.h@8100@macro@IS_I2C_CLOCK_SPEED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLOCK_SPEED",
    "location": {
      "column": "9",
      "line": "269",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "IS_I2C_CLOCK_SPEED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DeInit#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DeInit(I2C_TypeDef *)",
    "location": {
      "column": "6",
      "line": "290",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Init#*$@SA@I2C_TypeDef#*$@SA@I2C_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Init(I2C_TypeDef *, I2C_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "291",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_StructInit#*$@SA@I2C_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_StructInit(I2C_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "292",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Cmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Cmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "293",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DMACmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DMACmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "294",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DMALastTransferCmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DMALastTransferCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "295",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_DMALastTransferCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GenerateSTART#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GenerateSTART(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "296",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_GenerateSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GenerateSTOP#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GenerateSTOP(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "297",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_GenerateSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_OwnAddress2Config#*$@SA@I2C_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_OwnAddress2Config(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "299",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_OwnAddress2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DualAddressCmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DualAddressCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "300",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_DualAddressCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GeneralCallCmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GeneralCallCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "301",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_GeneralCallCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ITConfig#*$@SA@I2C_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ITConfig(I2C_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "302",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SendData#*$@SA@I2C_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_SendData(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "303",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReceiveData#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t I2C_ReceiveData(I2C_TypeDef *)",
    "location": {
      "column": "9",
      "line": "304",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Send7bitAddress#*$@SA@I2C_TypeDef#c#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Send7bitAddress(I2C_TypeDef *, uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "305",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_Send7bitAddress",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReadRegister#*$@SA@I2C_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t I2C_ReadRegister(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "306",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_ReadRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetLastEvent#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t I2C_GetLastEvent(I2C_TypeDef *)",
    "location": {
      "column": "10",
      "line": "308",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_GetLastEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_CheckEvent#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus I2C_CheckEvent(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "13",
      "line": "309",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_CheckEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetFlagStatus#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus I2C_GetFlagStatus(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "12",
      "line": "310",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ClearFlag#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ClearFlag(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetITStatus#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus I2C_GetITStatus(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "312",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ClearITPendingBit#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ClearITPendingBit(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "313",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReadCmd#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ReadCmd(I2C_TypeDef *)",
    "location": {
      "column": "6",
      "line": "314",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.h"
    },
    "name": "I2C_ReadCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1240@macro@IC_ENABLE_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_ENABLE_Reset",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_ENABLE_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1293@macro@IC_ENABLE_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_ENABLE_Set",
    "location": {
      "column": "9",
      "line": "48",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_ENABLE_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1346@macro@IC_CON_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_CON_RESET",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_CON_RESET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1390@macro@INTR_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTR_MASK",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "INTR_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1465@macro@DMA_CR_TDMAE_RDMAE_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_CR_TDMAE_RDMAE_Reset",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "DMA_CR_TDMAE_RDMAE_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1542@macro@IC_CON_START_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_CON_START_Set",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_CON_START_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1595@macro@IC_CON_START_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_CON_START_Reset",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_CON_START_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1671@macro@IC_DATA_CMD_STOP_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_DATA_CMD_STOP_Set",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_DATA_CMD_STOP_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1724@macro@IC_DATA_CMD_STOP_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_DATA_CMD_STOP_Reset",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_DATA_CMD_STOP_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1800@macro@IC_TAR_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_TAR_Reset",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_TAR_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1895@macro@IC_TAR_ENDUAL_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_TAR_ENDUAL_Set",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_TAR_ENDUAL_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@1948@macro@IC_TAR_ENDUAL_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_TAR_ENDUAL_Reset",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_TAR_ENDUAL_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@2044@macro@IC_TAR_GC_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_TAR_GC_Set",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_TAR_GC_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@2097@macro@IC_TAR_GC_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IC_TAR_GC_Reset",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "IC_TAR_GC_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@2173@macro@FLAG_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLAG_Mask",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "FLAG_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@I2C_CMD_DIR",
    "What": "Variable",
    "defdec": "Def",
    "display": "I2C_CMD_DIR",
    "location": {
      "column": "16",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_CMD_DIR",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@I2C_DMA_DIR",
    "What": "Variable",
    "defdec": "Def",
    "display": "I2C_DMA_DIR",
    "location": {
      "column": "10",
      "line": "81",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_DMA_DIR",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DeInit#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_DeInit(I2C_TypeDef *)",
    "location": {
      "column": "6",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Init#*$@SA@I2C_TypeDef#*$@SA@I2C_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_Init(I2C_TypeDef *, I2C_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@3567@F@I2C_Init#*$@SA@I2C_TypeDef#*$@SA@I2C_InitTypeDef#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@3593@F@I2C_Init#*$@SA@I2C_TypeDef#*$@SA@I2C_InitTypeDef#@pclk1",
    "What": "Variable",
    "defdec": "Def",
    "display": "pclk1",
    "location": {
      "column": "14",
      "line": "149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "pclk1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@3659@F@I2C_Init#*$@SA@I2C_TypeDef#*$@SA@I2C_InitTypeDef#@i2cPeriod",
    "What": "Variable",
    "defdec": "Def",
    "display": "i2cPeriod",
    "location": {
      "column": "14",
      "line": "151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "i2cPeriod",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@3688@F@I2C_Init#*$@SA@I2C_TypeDef#*$@SA@I2C_InitTypeDef#@pclk1Period",
    "What": "Variable",
    "defdec": "Def",
    "display": "pclk1Period",
    "location": {
      "column": "14",
      "line": "152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "pclk1Period",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@3719@F@I2C_Init#*$@SA@I2C_TypeDef#*$@SA@I2C_InitTypeDef#@rcc_clocks",
    "What": "Variable",
    "defdec": "Def",
    "display": "rcc_clocks",
    "location": {
      "column": "23",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "rcc_clocks",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_StructInit#*$@SA@I2C_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_StructInit(I2C_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "218",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Cmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_Cmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "238",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DMACmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_DMACmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "266",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_DMACmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GenerateSTART#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_GenerateSTART(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "299",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_GenerateSTART",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GenerateSTOP#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_GenerateSTOP(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "323",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_GenerateSTOP",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@9758@F@I2C_GenerateSTOP#*$@SA@I2C_TypeDef#$@EA@FunctionalState#@tempReg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tempReg",
    "location": {
      "column": "8",
      "line": "325",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "tempReg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@9779@F@I2C_GenerateSTOP#*$@SA@I2C_TypeDef#$@EA@FunctionalState#@overTime",
    "What": "Variable",
    "defdec": "Def",
    "display": "overTime",
    "location": {
      "column": "9",
      "line": "326",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "overTime",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_OwnAddress2Config#*$@SA@I2C_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_OwnAddress2Config(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "342",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_OwnAddress2Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@10272@F@I2C_OwnAddress2Config#*$@SA@I2C_TypeDef#c#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "344",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DualAddressCmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_DualAddressCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "364",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_DualAddressCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GeneralCallCmd#*$@SA@I2C_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_GeneralCallCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "388",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_GeneralCallCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ITConfig#*$@SA@I2C_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_ITConfig(I2C_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "427",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SendData#*$@SA@I2C_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_SendData(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "457",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_SendData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SendLastDataOrStop#*$@SA@I2C_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_SendLastDataOrStop(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "471",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_SendLastDataOrStop",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReadLastDataOrStop#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t I2C_ReadLastDataOrStop(I2C_TypeDef *)",
    "location": {
      "column": "9",
      "line": "485",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_ReadLastDataOrStop",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReadCmd#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_ReadCmd(I2C_TypeDef *)",
    "location": {
      "column": "6",
      "line": "499",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_ReadCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReceiveData#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t I2C_ReceiveData(I2C_TypeDef *)",
    "location": {
      "column": "9",
      "line": "512",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_ReceiveData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Send7bitAddress#*$@SA@I2C_TypeDef#c#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_Send7bitAddress(I2C_TypeDef *, uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "532",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_Send7bitAddress",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReadRegister#*$@SA@I2C_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t I2C_ReadRegister(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "544",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_ReadRegister",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetLastEvent#*$@SA@I2C_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t I2C_GetLastEvent(I2C_TypeDef *)",
    "location": {
      "column": "10",
      "line": "558",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_GetLastEvent",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@17350@F@I2C_GetLastEvent#*$@SA@I2C_TypeDef#@lastevent",
    "What": "Variable",
    "defdec": "Def",
    "display": "lastevent",
    "location": {
      "column": "14",
      "line": "560",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "lastevent",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@17379@F@I2C_GetLastEvent#*$@SA@I2C_TypeDef#@flag1",
    "What": "Variable",
    "defdec": "Def",
    "display": "flag1",
    "location": {
      "column": "14",
      "line": "561",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "flag1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_CheckEvent#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus I2C_CheckEvent(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "13",
      "line": "594",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_CheckEvent",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@18821@F@I2C_CheckEvent#*$@SA@I2C_TypeDef#i#@lastevent",
    "What": "Variable",
    "defdec": "Def",
    "display": "lastevent",
    "location": {
      "column": "14",
      "line": "596",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "lastevent",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@18850@F@I2C_CheckEvent#*$@SA@I2C_TypeDef#i#@flag1",
    "What": "Variable",
    "defdec": "Def",
    "display": "flag1",
    "location": {
      "column": "14",
      "line": "597",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "flag1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@18875@F@I2C_CheckEvent#*$@SA@I2C_TypeDef#i#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "17",
      "line": "598",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetFlagStatus#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus I2C_GetFlagStatus(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "12",
      "line": "656",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@21024@F@I2C_GetFlagStatus#*$@SA@I2C_TypeDef#i#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "658",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@21059@F@I2C_GetFlagStatus#*$@SA@I2C_TypeDef#i#@i2creg",
    "What": "Variable",
    "defdec": "Def",
    "display": "i2creg",
    "location": {
      "column": "19",
      "line": "659",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "i2creg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@21059@F@I2C_GetFlagStatus#*$@SA@I2C_TypeDef#i#@i2cxbase",
    "What": "Variable",
    "defdec": "Dec",
    "display": "i2cxbase",
    "location": {
      "column": "31",
      "line": "659",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "i2cxbase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ClearFlag#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_ClearFlag(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "719",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetITStatus#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus I2C_GetITStatus(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "786",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_i2c.c@25286@F@I2C_GetITStatus#*$@SA@I2C_TypeDef#i#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "788",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ClearITPendingBit#*$@SA@I2C_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void I2C_ClearITPendingBit(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "828",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_i2c.c"
    },
    "name": "I2C_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1008@macro@__HAL_IWDG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_IWDG_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "__HAL_IWDG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1410@macro@IWDG_WriteAccess_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_WriteAccess_Enable",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_WriteAccess_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1466@macro@IWDG_WriteAccess_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_WriteAccess_Disable",
    "location": {
      "column": "9",
      "line": "54",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_WriteAccess_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1522@macro@IS_IWDG_WRITE_ACCESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_WRITE_ACCESS",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IS_IWDG_WRITE_ACCESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1742@macro@IWDG_Prescaler_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_4",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Prescaler_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1795@macro@IWDG_Prescaler_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_8",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Prescaler_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1848@macro@IWDG_Prescaler_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_16",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Prescaler_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1901@macro@IWDG_Prescaler_32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_32",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Prescaler_32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@1954@macro@IWDG_Prescaler_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_64",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Prescaler_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@2007@macro@IWDG_Prescaler_128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_128",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Prescaler_128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@2060@macro@IWDG_Prescaler_256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_256",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Prescaler_256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@2113@macro@IS_IWDG_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_PRESCALER",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IS_IWDG_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@2717@macro@IWDG_FLAG_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_FLAG_PVU",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_FLAG_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@2773@macro@IWDG_FLAG_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_FLAG_RVU",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_FLAG_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@2829@macro@IS_IWDG_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_FLAG",
    "location": {
      "column": "9",
      "line": "89",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IS_IWDG_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.h@2914@macro@IS_IWDG_RELOAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_RELOAD",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IS_IWDG_RELOAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_WriteAccessCmd#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_WriteAccessCmd(uint16_t)",
    "location": {
      "column": "6",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_WriteAccessCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_SetPrescaler#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_SetPrescaler(uint8_t)",
    "location": {
      "column": "6",
      "line": "112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_SetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_SetReload#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_SetReload(uint16_t)",
    "location": {
      "column": "6",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_SetReload",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_ReloadCounter#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_ReloadCounter(void)",
    "location": {
      "column": "6",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_ReloadCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_Enable#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_Enable(void)",
    "location": {
      "column": "6",
      "line": "115",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_EnableIT#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_EnableIT(void)",
    "location": {
      "column": "6",
      "line": "116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_EnableIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_Reset#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_Reset(void)",
    "location": {
      "column": "6",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_ClearIT#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_ClearIT(void)",
    "location": {
      "column": "6",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_ClearIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_GetFlagStatus#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus IWDG_GetFlagStatus(uint16_t)",
    "location": {
      "column": "12",
      "line": "119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.h"
    },
    "name": "IWDG_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.c@1313@macro@KR_KEY_Reload",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "KR_KEY_Reload",
    "location": {
      "column": "9",
      "line": "48",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "KR_KEY_Reload",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.c@1358@macro@KR_KEY_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "KR_KEY_Enable",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "KR_KEY_Enable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.c@1405@macro@IWDG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_IT",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_IT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.c@1448@macro@IRQ_CLR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IRQ_CLR_IT",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IRQ_CLR_IT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_WriteAccessCmd#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void IWDG_WriteAccessCmd(uint16_t)",
    "location": {
      "column": "6",
      "line": "97",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_WriteAccessCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_SetPrescaler#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void IWDG_SetPrescaler(uint8_t)",
    "location": {
      "column": "6",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_SetPrescaler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_SetReload#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void IWDG_SetReload(uint16_t)",
    "location": {
      "column": "6",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_SetReload",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_ReloadCounter#",
    "What": "Function",
    "defdec": "Def",
    "display": "void IWDG_ReloadCounter(void)",
    "location": {
      "column": "6",
      "line": "143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_ReloadCounter",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_Enable#",
    "What": "Function",
    "defdec": "Def",
    "display": "void IWDG_Enable(void)",
    "location": {
      "column": "6",
      "line": "154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_Enable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_EnableIT#",
    "What": "Function",
    "defdec": "Def",
    "display": "void IWDG_EnableIT(void)",
    "location": {
      "column": "6",
      "line": "164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_EnableIT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_Reset#",
    "What": "Function",
    "defdec": "Def",
    "display": "void IWDG_Reset(void)",
    "location": {
      "column": "6",
      "line": "174",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_ClearIT#",
    "What": "Function",
    "defdec": "Def",
    "display": "void IWDG_ClearIT(void)",
    "location": {
      "column": "6",
      "line": "184",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_ClearIT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_GetFlagStatus#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus IWDG_GetFlagStatus(uint16_t)",
    "location": {
      "column": "12",
      "line": "197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "IWDG_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_iwdg.c@4719@F@IWDG_GetFlagStatus#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "199",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_iwdg.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@1027@macro@__HAL_MISC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_MISC_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "__HAL_MISC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannel",
        "location": {
          "column": "13",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
        },
        "name": "NVIC_IRQChannel",
        "origin": "user_include",
        "scope": "_anonymous_HAL_misc_h_45_9"
      },
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannelPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannelPriority",
        "location": {
          "column": "13",
          "line": "52",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
        },
        "name": "NVIC_IRQChannelPriority",
        "origin": "user_include",
        "scope": "_anonymous_HAL_misc_h_45_9"
      },
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannelCmd",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannelCmd",
        "location": {
          "column": "21",
          "line": "56",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
        },
        "name": "NVIC_IRQChannelCmd",
        "origin": "user_include",
        "scope": "_anonymous_HAL_misc_h_45_9"
      },
      {
        "ID": "c:@T@NVIC_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct NVIC_InitTypeDef",
        "location": {
          "column": "3",
          "line": "59",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
        },
        "name": "NVIC_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_misc_h_45_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@2429@macro@NVIC_LP_SEVONPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SEVONPEND",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "NVIC_LP_SEVONPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@2483@macro@NVIC_LP_SLEEPDEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SLEEPDEEP",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "NVIC_LP_SLEEPDEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@2537@macro@NVIC_LP_SLEEPONEXIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SLEEPONEXIT",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "NVIC_LP_SLEEPONEXIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@2591@macro@IS_NVIC_LP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_LP",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "IS_NVIC_LP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@2840@macro@IS_NVIC_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_PRIORITY",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "IS_NVIC_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@2963@macro@SysTick_CLKSource_HCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CLKSource_HCLK_Div8",
    "location": {
      "column": "9",
      "line": "96",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "SysTick_CLKSource_HCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@3026@macro@SysTick_CLKSource_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CLKSource_HCLK",
    "location": {
      "column": "9",
      "line": "97",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "SysTick_CLKSource_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.h@3089@macro@IS_SYSTICK_CLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SYSTICK_CLK_SOURCE",
    "location": {
      "column": "9",
      "line": "98",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "IS_SYSTICK_CLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_Init#*$@SA@NVIC_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_Init(NVIC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "NVIC_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SystemLPConfig#c#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_SystemLPConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "NVIC_SystemLPConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_CLKSourceConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SysTick_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.h"
    },
    "name": "SysTick_CLKSourceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.c@1331@macro@AIRCR_VECTKEY_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AIRCR_VECTKEY_MASK",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.c"
    },
    "name": "AIRCR_VECTKEY_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_Init#*$@SA@NVIC_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_Init(NVIC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "59",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.c"
    },
    "name": "NVIC_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_misc.c@1748@F@NVIC_Init#*$@SA@NVIC_InitTypeDef#@tmppriority",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmppriority",
    "location": {
      "column": "14",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.c"
    },
    "name": "tmppriority",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SetVectorTable#i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetVectorTable(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "96",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.c"
    },
    "name": "NVIC_SetVectorTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SystemLPConfig#c#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SystemLPConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.c"
    },
    "name": "NVIC_SystemLPConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_CLKSourceConfig#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SysTick_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_misc.c"
    },
    "name": "SysTick_CLKSourceConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_op.h@991@macro@__HAL_OP_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_OP_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
    },
    "name": "__HAL_OP_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_op.h@1243@macro@OP_OutputLevel_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OP_OutputLevel_High",
    "location": {
      "column": "9",
      "line": "40",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
    },
    "name": "OP_OutputLevel_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_op.h@1277@macro@OP_OutputLevel_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OP_OutputLevel_LOW",
    "location": {
      "column": "9",
      "line": "41",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
    },
    "name": "OP_OutputLevel_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@emOPAMP_OutEn",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@emOPAMP_OutEn@OPAMP1",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OPAMP1",
        "location": {
          "column": "5",
          "line": "45",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
        },
        "name": "OPAMP1",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@emOPAMP_OutEn@OPAMP2",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OPAMP2",
        "location": {
          "column": "5",
          "line": "46",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
        },
        "name": "OPAMP2",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@emOPAMP_OutEn@OPAMP3",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OPAMP3",
        "location": {
          "column": "5",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
        },
        "name": "OPAMP3",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@emOPAMP_OutEn@OPAMP4",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OPAMP4",
        "location": {
          "column": "5",
          "line": "48",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
        },
        "name": "OPAMP4",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "43",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@OPAMP_Configure#$@EA@emOPAMP_OutEn#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void OPAMP_Configure(emOPAMP_OutEn, FunctionalState)",
    "location": {
      "column": "6",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.h"
    },
    "name": "OPAMP_Configure",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@OPAMP_Configure#$@EA@emOPAMP_OutEn#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void OPAMP_Configure(emOPAMP_OutEn, FunctionalState)",
    "location": {
      "column": "6",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_op.c"
    },
    "name": "OPAMP_Configure",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1005@macro@__HAL_PWR_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_PWR_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "__HAL_PWR_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1376@macro@PWR_PVDLevel_1V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_1V8",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_1V8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1434@macro@PWR_PVDLevel_2V1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_2V1",
    "location": {
      "column": "9",
      "line": "54",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_2V1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1492@macro@PWR_PVDLevel_2V4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_2V4",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_2V4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1550@macro@PWR_PVDLevel_2V7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_2V7",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_2V7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1608@macro@PWR_PVDLevel_3V0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_3V0",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_3V0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1666@macro@PWR_PVDLevel_3V3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_3V3",
    "location": {
      "column": "9",
      "line": "58",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_3V3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1724@macro@PWR_PVDLevel_3V6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_3V6",
    "location": {
      "column": "9",
      "line": "59",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_3V6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1782@macro@PWR_PVDLevel_3V9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_3V9",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_3V9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1840@macro@PWR_PVDLevel_4V2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_4V2",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_4V2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1898@macro@PWR_PVDLevel_4V5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_4V5",
    "location": {
      "column": "9",
      "line": "62",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_4V5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@1956@macro@PWR_PVDLevel_4V8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_4V8",
    "location": {
      "column": "9",
      "line": "63",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevel_4V8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@2014@macro@IS_PWR_PVD_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_PVD_LEVEL",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "IS_PWR_PVD_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@2657@macro@PWR_Regulator_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_Regulator_ON",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_Regulator_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@2715@macro@PWR_Regulator_LowPower",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_Regulator_LowPower",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_Regulator_LowPower",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@2773@macro@IS_PWR_REGULATOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_REGULATOR",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "IS_PWR_REGULATOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@2989@macro@PWR_STOPEntry_WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_STOPEntry_WFI",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_STOPEntry_WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@3040@macro@PWR_STOPEntry_WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_STOPEntry_WFE",
    "location": {
      "column": "9",
      "line": "91",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_STOPEntry_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@3091@macro@IS_PWR_STOP_ENTRY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_STOP_ENTRY",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "IS_PWR_STOP_ENTRY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@3247@macro@PWR_FLAG_WU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_WU",
    "location": {
      "column": "9",
      "line": "102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_FLAG_WU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@3305@macro@PWR_FLAG_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_SB",
    "location": {
      "column": "9",
      "line": "103",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_FLAG_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@3363@macro@PWR_FLAG_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_PVDO",
    "location": {
      "column": "9",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_FLAG_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@3421@macro@IS_PWR_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_GET_FLAG",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "IS_PWR_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.h@3570@macro@IS_PWR_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "IS_PWR_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_DeInit#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_DeInit(void)",
    "location": {
      "column": "6",
      "line": "129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_BackupAccessCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_BackupAccessCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_BackupAccessCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_PVDCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_PVDCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_PVDLevelConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_PVDLevelConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_PVDLevelConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_WakeUpPinCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_WakeUpPinCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_WakeUpPinCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterSLEEPMode#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_EnterSLEEPMode(uint8_t)",
    "location": {
      "column": "6",
      "line": "134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_EnterSLEEPMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterSTOPMode#i#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_EnterSTOPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_EnterSTOPMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterSTANDBYMode#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_EnterSTANDBYMode(void)",
    "location": {
      "column": "6",
      "line": "136",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_EnterSTANDBYMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_GetFlagStatus#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus PWR_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "137",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_ClearFlag#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.h"
    },
    "name": "PWR_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1290@macro@PWR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_OFFSET",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1353@macro@PWR_SLEEPEntry_WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_SLEEPEntry_WFI",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_SLEEPEntry_WFI",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1403@macro@PWR_SLEEPEntry_WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_SLEEPEntry_WFE",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_SLEEPEntry_WFE",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1518@macro@CR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_OFFSET",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1572@macro@DBP_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBP_BitNumber",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "DBP_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1611@macro@CR_DBP_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_DBP_BB",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CR_DBP_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1743@macro@PVDE_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PVDE_BitNumber",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PVDE_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1782@macro@CR_PVDE_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PVDE_BB",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CR_PVDE_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1944@macro@CSR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_OFFSET",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CSR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@1998@macro@EWUP_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EWUP_BitNumber",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "EWUP_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@2037@macro@CSR_EWUP_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_EWUP_BB",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CSR_EWUP_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@2237@macro@CR_PDDS_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PDDS_Set",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CR_PDDS_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@2294@macro@CR_DS_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_DS_Mask",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CR_DS_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@2351@macro@CR_CWUF_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_CWUF_Set",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CR_CWUF_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@2408@macro@CR_PLS_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PLS_Mask",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "CR_PLS_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@2589@macro@SCB_SysCtrl",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SysCtrl",
    "location": {
      "column": "9",
      "line": "81",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "SCB_SysCtrl",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@2674@macro@SysCtrl_SLEEPDEEP_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysCtrl_SLEEPDEEP_Set",
    "location": {
      "column": "9",
      "line": "84",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "SysCtrl_SLEEPDEEP_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_DeInit#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_DeInit(void)",
    "location": {
      "column": "6",
      "line": "123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_BackupAccessCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_BackupAccessCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_BackupAccessCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_PVDCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_PVDCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_PVDCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_PVDLevelConfig#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_PVDLevelConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "189",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_PVDLevelConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@5200@F@PWR_PVDLevelConfig#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "191",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_WakeUpPinCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_WakeUpPinCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "209",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_WakeUpPinCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterSLEEPMode#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_EnterSLEEPMode(uint8_t)",
    "location": {
      "column": "6",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_EnterSLEEPMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@6195@F@PWR_EnterSLEEPMode#c#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "231",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterSTOPMode#i#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_EnterSTOPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "266",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_EnterSTOPMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@7415@F@PWR_EnterSTOPMode#i#c#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterSTANDBYMode#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_EnterSTANDBYMode(void)",
    "location": {
      "column": "6",
      "line": "302",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_EnterSTANDBYMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_GetFlagStatus#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus PWR_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "327",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_pwr.c@9192@F@PWR_GetFlagStatus#i#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "329",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_ClearFlag#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void PWR_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "353",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_pwr.c"
    },
    "name": "PWR_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@1272@macro@RCC_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_OFFSET",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@1401@macro@CR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_OFFSET",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@1456@macro@HSION_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSION_BitNumber",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "HSION_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@1496@macro@CR_HSION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSION_BB",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_HSION_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@1632@macro@PLLON_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PLLON_BitNumber",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "PLLON_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@1672@macro@CR_PLLON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PLLON_BB",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_PLLON_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@1808@macro@CSSON_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSSON_BitNumber",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CSSON_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@1848@macro@CR_CSSON_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_CSSON_BB",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_CSSON_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2015@macro@CFGR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_OFFSET",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2070@macro@USBPRE_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USBPRE_BitNumber",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "USBPRE_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2110@macro@CFGR_USBPRE_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_USBPRE_BB",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_USBPRE_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2282@macro@BDCR_CS_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_CS_OFFSET",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "BDCR_CS_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2340@macro@RTCEN_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTCEN_BitNumber",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RTCEN_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2380@macro@BDCR_CS_RTCEN_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_CS_RTCEN_BB",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "BDCR_CS_RTCEN_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2524@macro@BDRST_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDRST_BitNumber",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "BDRST_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2564@macro@BDCR_CS_BDRST_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_CS_BDRST_BB",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "BDCR_CS_BDRST_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2737@macro@CSR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_OFFSET",
    "location": {
      "column": "9",
      "line": "84",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CSR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2792@macro@LSION_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LSION_BitNumber",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "LSION_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@2832@macro@CSR_LSION_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_LSION_BB",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CSR_LSION_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3038@macro@CR_HSEBYP_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSEBYP_Reset",
    "location": {
      "column": "9",
      "line": "91",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_HSEBYP_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3096@macro@CR_HSEBYP_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSEBYP_Set",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_HSEBYP_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3154@macro@CR_HSEON_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSEON_Reset",
    "location": {
      "column": "9",
      "line": "93",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_HSEON_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3212@macro@CR_HSEON_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSEON_Set",
    "location": {
      "column": "9",
      "line": "94",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_HSEON_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3270@macro@CR_HSITRIM_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_HSITRIM_Mask",
    "location": {
      "column": "9",
      "line": "95",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CR_HSITRIM_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3360@macro@CFGR_PLL_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PLL_Mask",
    "location": {
      "column": "9",
      "line": "98",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_PLL_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3418@macro@CFGR_PLLMull_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PLLMull_Mask",
    "location": {
      "column": "9",
      "line": "99",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_PLLMull_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3476@macro@CFGR_PLLSRC_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PLLSRC_Mask",
    "location": {
      "column": "9",
      "line": "100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_PLLSRC_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3534@macro@CFGR_PLLXTPRE_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PLLXTPRE_Mask",
    "location": {
      "column": "9",
      "line": "101",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_PLLXTPRE_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3592@macro@CFGR_SWS_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_SWS_Mask",
    "location": {
      "column": "9",
      "line": "102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_SWS_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3650@macro@CFGR_SW_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_SW_Mask",
    "location": {
      "column": "9",
      "line": "103",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_SW_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3708@macro@CFGR_HPRE_Reset_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_HPRE_Reset_Mask",
    "location": {
      "column": "9",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_HPRE_Reset_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3766@macro@CFGR_HPRE_Set_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_HPRE_Set_Mask",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_HPRE_Set_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3824@macro@CFGR_PPRE1_Reset_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PPRE1_Reset_Mask",
    "location": {
      "column": "9",
      "line": "106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_PPRE1_Reset_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3882@macro@CFGR_PPRE1_Set_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PPRE1_Set_Mask",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_PPRE1_Set_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3940@macro@CFGR_PPRE2_Reset_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PPRE2_Reset_Mask",
    "location": {
      "column": "9",
      "line": "108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_PPRE2_Reset_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@3998@macro@CFGR_PPRE2_Set_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_PPRE2_Set_Mask",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_PPRE2_Set_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@4087@macro@CSR_RMVF_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CSR_RMVF_Set",
    "location": {
      "column": "9",
      "line": "112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CSR_RMVF_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@4168@macro@FLAG_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLAG_Mask",
    "location": {
      "column": "9",
      "line": "115",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "FLAG_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@4259@macro@HSI_Value",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_Value",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "HSI_Value",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@4369@macro@CIR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CIR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CIR_BYTE2_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@4483@macro@CIR_BYTE3_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CIR_BYTE3_ADDRESS",
    "location": {
      "column": "9",
      "line": "124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CIR_BYTE3_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@4598@macro@CFGR_BYTE4_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFGR_BYTE4_ADDRESS",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "CFGR_BYTE4_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@4695@macro@BDCR_CS_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BDCR_CS_ADDRESS",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "BDCR_CS_ADDRESS",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@APBAHBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "APBAHBPrescTable",
    "location": {
      "column": "20",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "APBAHBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "176",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HSEConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_HSEConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp#",
    "What": "Function",
    "defdec": "Def",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "237",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@7292@F@RCC_WaitForHSEStartUp#@StartUpCounter",
    "What": "Variable",
    "defdec": "Def",
    "display": "StartUpCounter",
    "location": {
      "column": "19",
      "line": "239",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "StartUpCounter",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@7331@F@RCC_WaitForHSEStartUp#@status",
    "What": "Variable",
    "defdec": "Def",
    "display": "status",
    "location": {
      "column": "17",
      "line": "240",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "status",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@7364@F@RCC_WaitForHSEStartUp#@HSEStatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "HSEStatus",
    "location": {
      "column": "16",
      "line": "241",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "HSEStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@8129@F@RCC_AdjustHSICalibrationValue#c#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "270",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "290",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_HSICmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLDMDNConfig#i#i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLDMDNConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "321",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_PLLDMDNConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@9942@F@RCC_PLLDMDNConfig#i#i#i#@tmpreg0",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg0",
    "location": {
      "column": "14",
      "line": "323",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmpreg0",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig#i#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "356",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_PLLConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@11136@F@RCC_PLLConfig#i#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "358",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "425",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_PLLCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "449",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@13892@F@RCC_SYSCLKConfig#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "451",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "9",
      "line": "472",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "493",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_HCLKConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@15373@F@RCC_HCLKConfig#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "495",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "519",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_PCLK1Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@16235@F@RCC_PCLK1Config#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "521",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "6",
      "line": "545",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_PCLK2Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@17095@F@RCC_PCLK2Config#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "547",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig#c#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "572",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "598",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_LSICmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq#*$@SA@RCC_ClocksTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "6",
      "line": "620",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@19309@F@RCC_GetClocksFreq#*$@SA@RCC_ClocksTypeDef#@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "14",
      "line": "622",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@19309@F@RCC_GetClocksFreq#*$@SA@RCC_ClocksTypeDef#@pllmull1",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllmull1",
    "location": {
      "column": "23",
      "line": "622",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "pllmull1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@19309@F@RCC_GetClocksFreq#*$@SA@RCC_ClocksTypeDef#@pllmull2",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllmull2",
    "location": {
      "column": "37",
      "line": "622",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "pllmull2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@19309@F@RCC_GetClocksFreq#*$@SA@RCC_ClocksTypeDef#@pllsource",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllsource",
    "location": {
      "column": "51",
      "line": "622",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "pllsource",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@19309@F@RCC_GetClocksFreq#*$@SA@RCC_ClocksTypeDef#@presc",
    "What": "Variable",
    "defdec": "Dec",
    "display": "presc",
    "location": {
      "column": "66",
      "line": "622",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "presc",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHBPeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_AHBPeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "708",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_AHBPeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "737",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "766",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "794",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "822",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "843",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCOConfig#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_MCOConfig(uint8_t)",
    "location": {
      "column": "6",
      "line": "868",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_MCOConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "894",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@28801@F@RCC_GetFlagStatus#c#@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "14",
      "line": "896",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@28824@F@RCC_GetFlagStatus#c#@statusreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "statusreg",
    "location": {
      "column": "14",
      "line": "897",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "statusreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@28853@F@RCC_GetFlagStatus#c#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "898",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "937",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "955",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_rcc.c@30549@F@RCC_GetITStatus#c#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "957",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "6",
      "line": "985",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_rcc.c"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@1005@macro@__HAL_SPI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_SPI_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "__HAL_SPI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_Mode",
        "location": {
          "column": "14",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_Mode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_DataSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_DataSize",
        "location": {
          "column": "14",
          "line": "48",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_DataSize",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_DataWidth",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_DataWidth",
        "location": {
          "column": "14",
          "line": "49",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_DataWidth",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CPOL",
        "location": {
          "column": "14",
          "line": "50",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CPHA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CPHA",
        "location": {
          "column": "14",
          "line": "51",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_CPHA",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_NSS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_NSS",
        "location": {
          "column": "14",
          "line": "52",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_NSS",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_BaudRatePrescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_BaudRatePrescaler",
        "location": {
          "column": "14",
          "line": "53",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_BaudRatePrescaler",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_FirstBit",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_FirstBit",
        "location": {
          "column": "14",
          "line": "54",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_FirstBit",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      },
      {
        "ID": "c:@T@SPI_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_InitTypeDef",
        "location": {
          "column": "3",
          "line": "55",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
        },
        "name": "SPI_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_spi_h_45_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@1639@macro@IS_SPI_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@1799@macro@IS_SPI_2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_2_PERIPH",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@1940@macro@SPI_Mode_Master",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Mode_Master",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_Mode_Master",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@1984@macro@SPI_Mode_Slave",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Mode_Slave",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_Mode_Slave",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2027@macro@IS_SPI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_MODE",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2202@macro@SPI_DataSize_32b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_32b",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataSize_32b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2247@macro@SPI_DataSize_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_8b",
    "location": {
      "column": "9",
      "line": "91",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataSize_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2291@macro@IS_SPI_DATASIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DATASIZE",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_DATASIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2505@macro@SPI_DataWidth_1b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_1b",
    "location": {
      "column": "9",
      "line": "103",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_1b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2550@macro@SPI_DataWidth_2b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_2b",
    "location": {
      "column": "9",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_2b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2595@macro@SPI_DataWidth_3b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_3b",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_3b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2640@macro@SPI_DataWidth_4b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_4b",
    "location": {
      "column": "9",
      "line": "106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_4b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2685@macro@SPI_DataWidth_5b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_5b",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_5b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2730@macro@SPI_DataWidth_6b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_6b",
    "location": {
      "column": "9",
      "line": "108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_6b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2775@macro@SPI_DataWidth_7b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_7b",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_7b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2820@macro@SPI_DataWidth_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_8b",
    "location": {
      "column": "9",
      "line": "110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2865@macro@SPI_DataWidth_9b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_9b",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_9b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2910@macro@SPI_DataWidth_10b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_10b",
    "location": {
      "column": "9",
      "line": "112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_10b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@2956@macro@SPI_DataWidth_11b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_11b",
    "location": {
      "column": "9",
      "line": "113",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_11b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3002@macro@SPI_DataWidth_12b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_12b",
    "location": {
      "column": "9",
      "line": "114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_12b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3048@macro@SPI_DataWidth_13b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_13b",
    "location": {
      "column": "9",
      "line": "115",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_13b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3094@macro@SPI_DataWidth_14b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_14b",
    "location": {
      "column": "9",
      "line": "116",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_14b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3140@macro@SPI_DataWidth_15b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_15b",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_15b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3186@macro@SPI_DataWidth_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_16b",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3232@macro@SPI_DataWidth_17b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_17b",
    "location": {
      "column": "9",
      "line": "119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_17b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3278@macro@SPI_DataWidth_18b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_18b",
    "location": {
      "column": "9",
      "line": "120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_18b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3324@macro@SPI_DataWidth_19b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_19b",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_19b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3370@macro@SPI_DataWidth_20b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_20b",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_20b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3416@macro@SPI_DataWidth_21b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_21b",
    "location": {
      "column": "9",
      "line": "123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_21b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3462@macro@SPI_DataWidth_22b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_22b",
    "location": {
      "column": "9",
      "line": "124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_22b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3508@macro@SPI_DataWidth_23b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_23b",
    "location": {
      "column": "9",
      "line": "125",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_23b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3554@macro@SPI_DataWidth_24b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_24b",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_24b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3600@macro@SPI_DataWidth_25b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_25b",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_25b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3646@macro@SPI_DataWidth_26b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_26b",
    "location": {
      "column": "9",
      "line": "128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_26b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3692@macro@SPI_DataWidth_27b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_27b",
    "location": {
      "column": "9",
      "line": "129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_27b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3738@macro@SPI_DataWidth_28b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_28b",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_28b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3784@macro@SPI_DataWidth_29b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_29b",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_29b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3830@macro@SPI_DataWidth_30b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_30b",
    "location": {
      "column": "9",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_30b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3876@macro@SPI_DataWidth_31b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_31b",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_31b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3922@macro@SPI_DataWidth_32b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataWidth_32b",
    "location": {
      "column": "9",
      "line": "134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataWidth_32b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@3968@macro@IS_SPI_DATAWIDRH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DATAWIDRH",
    "location": {
      "column": "9",
      "line": "135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_DATAWIDRH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@5694@macro@SPI_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPOL_Low",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@5735@macro@SPI_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPOL_High",
    "location": {
      "column": "9",
      "line": "160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@5777@macro@IS_SPI_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CPOL",
    "location": {
      "column": "9",
      "line": "161",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@5950@macro@SPI_CPHA_1Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPHA_1Edge",
    "location": {
      "column": "9",
      "line": "171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CPHA_1Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@5993@macro@SPI_CPHA_2Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPHA_2Edge",
    "location": {
      "column": "9",
      "line": "172",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CPHA_2Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6036@macro@IS_SPI_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CPHA",
    "location": {
      "column": "9",
      "line": "173",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6224@macro@SPI_NSS_Soft",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSS_Soft",
    "location": {
      "column": "9",
      "line": "183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_NSS_Soft",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6265@macro@SPI_NSS_Hard",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSS_Hard",
    "location": {
      "column": "9",
      "line": "184",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_NSS_Hard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6306@macro@IS_SPI_NSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_NSS",
    "location": {
      "column": "9",
      "line": "185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_NSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6494@macro@SPI_NSSInternalSoft_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSInternalSoft_Set",
    "location": {
      "column": "9",
      "line": "196",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_NSSInternalSoft_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6546@macro@SPI_NSSInternalSoft_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSInternalSoft_Reset",
    "location": {
      "column": "9",
      "line": "197",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_NSSInternalSoft_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6600@macro@IS_SPI_NSS_INTERNAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_NSS_INTERNAL",
    "location": {
      "column": "9",
      "line": "198",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_NSS_INTERNAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6853@macro@SPI_BaudRatePrescaler_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_2",
    "location": {
      "column": "9",
      "line": "212",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6905@macro@SPI_BaudRatePrescaler_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_4",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@6957@macro@SPI_BaudRatePrescaler_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_8",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7009@macro@SPI_BaudRatePrescaler_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_16",
    "location": {
      "column": "9",
      "line": "215",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7062@macro@SPI_BaudRatePrescaler_32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_32",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7115@macro@SPI_BaudRatePrescaler_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_64",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7168@macro@SPI_BaudRatePrescaler_128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_128",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7222@macro@SPI_BaudRatePrescaler_256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_256",
    "location": {
      "column": "9",
      "line": "219",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7276@macro@IS_SPI_BAUDRATE_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_BAUDRATE_PRESCALER",
    "location": {
      "column": "9",
      "line": "220",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_BAUDRATE_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7835@macro@SPI_FirstBit_MSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FirstBit_MSB",
    "location": {
      "column": "9",
      "line": "236",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_FirstBit_MSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7880@macro@SPI_FirstBit_LSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FirstBit_LSB",
    "location": {
      "column": "9",
      "line": "237",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_FirstBit_LSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@7925@macro@IS_SPI_FIRST_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_FIRST_BIT",
    "location": {
      "column": "9",
      "line": "238",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_FIRST_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8123@macro@SPI_DMAReq_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DMAReq_EN",
    "location": {
      "column": "9",
      "line": "249",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DMAReq_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8165@macro@IS_SPI_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DMAREQ",
    "location": {
      "column": "9",
      "line": "250",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8306@macro@SPI_TXTLF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXTLF",
    "location": {
      "column": "9",
      "line": "259",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_TXTLF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8344@macro@SPI_RXTLF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXTLF",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_RXTLF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8382@macro@IS_SPI_FIFOTRIGGER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_FIFOTRIGGER",
    "location": {
      "column": "9",
      "line": "261",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_FIFOTRIGGER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8556@macro@SPI_CS_BIT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CS_BIT0",
    "location": {
      "column": "9",
      "line": "271",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CS_BIT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8596@macro@SPI_CS_BIT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CS_BIT1",
    "location": {
      "column": "9",
      "line": "272",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CS_BIT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8636@macro@SPI_CS_BIT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CS_BIT2",
    "location": {
      "column": "9",
      "line": "273",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CS_BIT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8676@macro@SPI_CS_BIT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CS_BIT3",
    "location": {
      "column": "9",
      "line": "274",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CS_BIT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8716@macro@SPI_CS_BIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CS_BIT4",
    "location": {
      "column": "9",
      "line": "275",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CS_BIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8756@macro@SPI_CS_BIT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CS_BIT5",
    "location": {
      "column": "9",
      "line": "276",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CS_BIT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8796@macro@SPI_CS_BIT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CS_BIT6",
    "location": {
      "column": "9",
      "line": "277",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CS_BIT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8836@macro@SPI_CS_BIT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CS_BIT7",
    "location": {
      "column": "9",
      "line": "278",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CS_BIT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@8876@macro@IS_SPI_CS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CS",
    "location": {
      "column": "9",
      "line": "279",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_CS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9251@macro@SPI_Direction_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_Rx",
    "location": {
      "column": "9",
      "line": "291",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_Direction_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9296@macro@SPI_Direction_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_Tx",
    "location": {
      "column": "9",
      "line": "292",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_Direction_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9341@macro@SPI_Disable_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Disable_Tx",
    "location": {
      "column": "9",
      "line": "293",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_Disable_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9384@macro@SPI_Disable_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Disable_Rx",
    "location": {
      "column": "9",
      "line": "294",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_Disable_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9427@macro@IS_SPI_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DIRECTION",
    "location": {
      "column": "9",
      "line": "295",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9797@macro@SPI_INT_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_INT_EN",
    "location": {
      "column": "9",
      "line": "306",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_INT_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9838@macro@SPI_IT_TX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_TX",
    "location": {
      "column": "9",
      "line": "308",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_IT_TX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9873@macro@SPI_IT_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_RX",
    "location": {
      "column": "9",
      "line": "309",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_IT_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@9910@macro@IS_SPI_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10020@macro@SPI_IT_UNDERRUN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_UNDERRUN",
    "location": {
      "column": "9",
      "line": "314",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_IT_UNDERRUN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10061@macro@SPI_IT_RXOVER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_RXOVER",
    "location": {
      "column": "9",
      "line": "315",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_IT_RXOVER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10100@macro@SPI_IT_RXMATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_RXMATCH",
    "location": {
      "column": "9",
      "line": "316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_IT_RXMATCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10140@macro@SPI_IT_RXFULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_RXFULL",
    "location": {
      "column": "9",
      "line": "317",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_IT_RXFULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10179@macro@SPI_IT_TXEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_TXEPT",
    "location": {
      "column": "9",
      "line": "318",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_IT_TXEPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10219@macro@IS_SPI_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_GET_IT",
    "location": {
      "column": "9",
      "line": "320",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10594@macro@SPI_FLAG_RXAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_RXAVL",
    "location": {
      "column": "9",
      "line": "332",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_FLAG_RXAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10637@macro@SPI_FLAG_TXEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_TXEPT",
    "location": {
      "column": "9",
      "line": "333",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_FLAG_TXEPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10682@macro@IS_SPI_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_GET_FLAG",
    "location": {
      "column": "9",
      "line": "335",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@10952@macro@SPI_SlaveAdjust_FAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SlaveAdjust_FAST",
    "location": {
      "column": "9",
      "line": "347",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_SlaveAdjust_FAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@11001@macro@SPI_SlaveAdjust_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SlaveAdjust_LOW",
    "location": {
      "column": "9",
      "line": "348",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_SlaveAdjust_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.h@11051@macro@IS_SPI_SlaveAdjust",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_SlaveAdjust",
    "location": {
      "column": "9",
      "line": "350",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "IS_SPI_SlaveAdjust",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DeInit#*$@SA@SPI_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_DeInit(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "369",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Init#*$@SA@SPI_TypeDef#*$@SA@SPI_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Init(SPI_TypeDef *, SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "370",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_StructInit#*$@SA@SPI_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_StructInit(SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "371",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Cmd#*$@SA@SPI_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "372",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_ITConfig#*$@SA@SPI_TypeDef#c#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_ITConfig(SPI_TypeDef *, uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "373",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DMACmd#*$@SA@SPI_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_DMACmd(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_FifoTrigger#*$@SA@SPI_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_FifoTrigger(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "375",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_FifoTrigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SendData#*$@SA@SPI_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_SendData(SPI_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "376",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_ReceiveData#*$@SA@SPI_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t SPI_ReceiveData(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "377",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_CSInternalSelected#*$@SA@SPI_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_CSInternalSelected(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "378",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_CSInternalSelected",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_NSSInternalSoftwareConfig#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_NSSInternalSoftwareConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "379",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_NSSInternalSoftwareConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DataSizeConfig#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_DataSizeConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "380",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_DataSizeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_BiDirectionalLineConfig#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_BiDirectionalLineConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "381",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_BiDirectionalLineConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetFlagStatus#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus SPI_GetFlagStatus(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "382",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetITStatus#*$@SA@SPI_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus SPI_GetITStatus(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "383",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_ClearITPendingBit#*$@SA@SPI_TypeDef#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_ClearITPendingBit(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "384",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_RxBytes#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_RxBytes(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "385",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_RxBytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SlaveAdjust#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_SlaveAdjust(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "386",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.h"
    },
    "name": "SPI_SlaveAdjust",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@1239@macro@GCTL_SPIEN_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GCTL_SPIEN_Set",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "GCTL_SPIEN_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@1292@macro@GCTL_SPIEN_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GCTL_SPIEN_Reset",
    "location": {
      "column": "9",
      "line": "48",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "GCTL_SPIEN_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@1372@macro@GCTL_CLEAR_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GCTL_CLEAR_Mask",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "GCTL_CLEAR_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@1425@macro@CCTL_CLEAR_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCTL_CLEAR_Mask",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "CCTL_CLEAR_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@1478@macro@SPBRG_CLEAR_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPBRG_CLEAR_Mask",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPBRG_CLEAR_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@1531@macro@SPI_DataSize_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_Mask",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_DataSize_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DeInit#*$@SA@SPI_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_DeInit(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Init#*$@SA@SPI_TypeDef#*$@SA@SPI_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_Init(SPI_TypeDef *, SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@2948@F@SPI_Init#*$@SA@SPI_TypeDef#*$@SA@SPI_InitTypeDef#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_StructInit#*$@SA@SPI_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_StructInit(SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "191",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Cmd#*$@SA@SPI_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "220",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_ITConfig#*$@SA@SPI_TypeDef#c#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_ITConfig(SPI_TypeDef *, uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "255",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DMACmd#*$@SA@SPI_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_DMACmd(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "291",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_DMACmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_FifoTrigger#*$@SA@SPI_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_FifoTrigger(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "322",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_FifoTrigger",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SendData#*$@SA@SPI_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_SendData(SPI_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "348",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_SendData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@11304@F@SPI_SendData#*$@SA@SPI_TypeDef#i#@temp",
    "What": "Variable",
    "defdec": "Def",
    "display": "temp",
    "location": {
      "column": "8",
      "line": "350",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "temp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_ReceiveData#*$@SA@SPI_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SPI_ReceiveData(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "373",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_ReceiveData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@11960@F@SPI_ReceiveData#*$@SA@SPI_TypeDef#@temp",
    "What": "Variable",
    "defdec": "Def",
    "display": "temp",
    "location": {
      "column": "8",
      "line": "375",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "temp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@11978@F@SPI_ReceiveData#*$@SA@SPI_TypeDef#@RecvData",
    "What": "Variable",
    "defdec": "Def",
    "display": "RecvData",
    "location": {
      "column": "9",
      "line": "376",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "RecvData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_CSInternalSelected#*$@SA@SPI_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_CSInternalSelected(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "411",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_CSInternalSelected",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_NSSInternalSoftwareConfig#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_NSSInternalSoftwareConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "440",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_NSSInternalSoftwareConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DataSizeConfig#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_DataSizeConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "467",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_DataSizeConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_BiDirectionalLineConfig#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_BiDirectionalLineConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "491",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_BiDirectionalLineConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetFlagStatus#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus SPI_GetFlagStatus(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "529",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@17166@F@SPI_GetFlagStatus#*$@SA@SPI_TypeDef#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "531",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@17763@F@SPI_GetFlagStatus#*$@SA@SPI_TypeDef#s#@number",
    "What": "Variable",
    "defdec": "Def",
    "display": "number",
    "location": {
      "column": "12",
      "line": "553",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "number",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetITStatus#*$@SA@SPI_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus SPI_GetITStatus(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "588",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_spi.c@18981@F@SPI_GetITStatus#*$@SA@SPI_TypeDef#c#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "590",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_ClearITPendingBit#*$@SA@SPI_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_ClearITPendingBit(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "625",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_RxBytes#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_RxBytes(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "644",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_RxBytes",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SlaveAdjust#*$@SA@SPI_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SPI_SlaveAdjust(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "662",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_spi.c"
    },
    "name": "SPI_SlaveAdjust",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@1016@macro@__HAL_SYSCFG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_SYSCFG_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "__HAL_SYSCFG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@1502@macro@EXTI_PortSourceGPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOA",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@1554@macro@EXTI_PortSourceGPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOB",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@1606@macro@EXTI_PortSourceGPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOC",
    "location": {
      "column": "9",
      "line": "48",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@1658@macro@EXTI_PortSourceGPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOD",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@1710@macro@EXTI_PortSourceGPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOE",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@1762@macro@EXTI_PortSourceGPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOF",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@1816@macro@IS_EXTI_PORT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_PORT_SOURCE",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "IS_EXTI_PORT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2229@macro@EXTI_PinSource0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource0",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2281@macro@EXTI_PinSource1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource1",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2333@macro@EXTI_PinSource2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource2",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2385@macro@EXTI_PinSource3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource3",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2437@macro@EXTI_PinSource4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource4",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2489@macro@EXTI_PinSource5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource5",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2541@macro@EXTI_PinSource6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource6",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2593@macro@EXTI_PinSource7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource7",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2645@macro@EXTI_PinSource8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource8",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2697@macro@EXTI_PinSource9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource9",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2749@macro@EXTI_PinSource10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource10",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2801@macro@EXTI_PinSource11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource11",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2853@macro@EXTI_PinSource12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource12",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2905@macro@EXTI_PinSource13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource13",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@2957@macro@EXTI_PinSource14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource14",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@3009@macro@EXTI_PinSource15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource15",
    "location": {
      "column": "9",
      "line": "81",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "EXTI_PinSource15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@3063@macro@IS_EXTI_PIN_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_PIN_SOURCE",
    "location": {
      "column": "9",
      "line": "83",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "IS_EXTI_PIN_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@4382@macro@SYSCFG_MemoryRemap_Flash",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MemoryRemap_Flash",
    "location": {
      "column": "9",
      "line": "106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemap_Flash",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@4448@macro@SYSCFG_MemoryRemap_SystemMemory",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MemoryRemap_SystemMemory",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemap_SystemMemory",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@4514@macro@SYSCFG_MemoryRemap_SRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MemoryRemap_SRAM",
    "location": {
      "column": "9",
      "line": "108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemap_SRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@4584@macro@IS_SYSCFG_MEMORY_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SYSCFG_MEMORY_REMAP",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "IS_SYSCFG_MEMORY_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@4903@macro@SYSCFG_CFGR1_ADC_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR1_ADC_DMA_RMP",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_CFGR1_ADC_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@4970@macro@SYSCFG_CFGR1_UART1TX_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR1_UART1TX_DMA_RMP",
    "location": {
      "column": "9",
      "line": "123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_CFGR1_UART1TX_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5037@macro@SYSCFG_CFGR1_UART1RX_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR1_UART1RX_DMA_RMP",
    "location": {
      "column": "9",
      "line": "124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_CFGR1_UART1RX_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5104@macro@SYSCFG_CFGR1_TIM16_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR1_TIM16_DMA_RMP",
    "location": {
      "column": "9",
      "line": "125",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_CFGR1_TIM16_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5171@macro@SYSCFG_CFGR1_TIM17_DMA_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CFGR1_TIM17_DMA_RMP",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_CFGR1_TIM17_DMA_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5241@macro@SYSCFG_DMARemap_TIM17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_DMARemap_TIM17",
    "location": {
      "column": "9",
      "line": "128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_DMARemap_TIM17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5367@macro@SYSCFG_DMARemap_TIM16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_DMARemap_TIM16",
    "location": {
      "column": "9",
      "line": "129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_DMARemap_TIM16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5493@macro@SYSCFG_DMARemap_UART1Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_DMARemap_UART1Rx",
    "location": {
      "column": "9",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_DMARemap_UART1Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5622@macro@SYSCFG_DMARemap_UART1Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_DMARemap_UART1Tx",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_DMARemap_UART1Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5751@macro@SYSCFG_DMARemap_ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_DMARemap_ADC1",
    "location": {
      "column": "9",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_DMARemap_ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.h@5878@macro@IS_SYSCFG_DMA_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SYSCFG_DMA_REMAP",
    "location": {
      "column": "9",
      "line": "134",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "IS_SYSCFG_DMA_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_DeInit#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_DeInit(void)",
    "location": {
      "column": "6",
      "line": "152",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_MemoryRemapConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_MemoryRemapConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "155",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemapConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_DMAChannelRemapConfig#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_DMAChannelRemapConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_DMAChannelRemapConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_I2CFastModePlusConfig#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_I2CFastModePlusConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "157",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_I2CFastModePlusConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_IRDAEnvSelection#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_IRDAEnvSelection(uint32_t)",
    "location": {
      "column": "6",
      "line": "158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_IRDAEnvSelection",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_EXTILineConfig#c#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_EXTILineConfig(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_EXTILineConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_GetPendingIT#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t SYSCFG_GetPendingIT(uint32_t)",
    "location": {
      "column": "10",
      "line": "160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_GetPendingIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_BreakConfig#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_BreakConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "161",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_BreakConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_GetFlagStatus#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus SYSCFG_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "162",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_ClearFlag#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "163",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.h"
    },
    "name": "SYSCFG_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_DeInit#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SYSCFG_DeInit(void)",
    "location": {
      "column": "6",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.c"
    },
    "name": "SYSCFG_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_MemoryRemapConfig#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SYSCFG_MemoryRemapConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "93",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.c"
    },
    "name": "SYSCFG_MemoryRemapConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.c@3742@F@SYSCFG_MemoryRemapConfig#i#@tmpctrl",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpctrl",
    "location": {
      "column": "14",
      "line": "95",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.c"
    },
    "name": "tmpctrl",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_DMAChannelRemapConfig#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SYSCFG_DMAChannelRemapConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.c"
    },
    "name": "SYSCFG_DMAChannelRemapConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_EXTILineConfig#c#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SYSCFG_EXTILineConfig(uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.c"
    },
    "name": "SYSCFG_EXTILineConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_syscfg.c@6546@F@SYSCFG_EXTILineConfig#c#c#@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "14",
      "line": "162",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_syscfg.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@994@macro@__HAL_TIM_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_TIM_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "__HAL_TIM_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TimeBaseInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "44",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_Prescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Prescaler",
        "location": {
          "column": "14",
          "line": "46",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_Prescaler",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_44_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_CounterMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_CounterMode",
        "location": {
          "column": "14",
          "line": "49",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_CounterMode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_44_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_Period",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Period",
        "location": {
          "column": "14",
          "line": "52",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_Period",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_44_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_ClockDivision",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ClockDivision",
        "location": {
          "column": "14",
          "line": "56",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_ClockDivision",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_44_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_RepetitionCounter",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_RepetitionCounter",
        "location": {
          "column": "13",
          "line": "59",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_RepetitionCounter",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_44_9"
      },
      {
        "ID": "c:@T@TIM_TimeBaseInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_TimeBaseInitTypeDef",
        "location": {
          "column": "3",
          "line": "67",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_TimeBaseInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_44_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_OCInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCMode",
        "location": {
          "column": "14",
          "line": "75",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OCMode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OutputState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OutputState",
        "location": {
          "column": "14",
          "line": "78",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OutputState",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OutputNState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OutputNState",
        "location": {
          "column": "14",
          "line": "81",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OutputNState",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_Pulse",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Pulse",
        "location": {
          "column": "14",
          "line": "85",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_Pulse",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCPolarity",
        "location": {
          "column": "14",
          "line": "86",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OCPolarity",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCNPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCNPolarity",
        "location": {
          "column": "14",
          "line": "87",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OCNPolarity",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCIdleState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCIdleState",
        "location": {
          "column": "14",
          "line": "88",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OCIdleState",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCNIdleState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCNIdleState",
        "location": {
          "column": "14",
          "line": "89",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OCNIdleState",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      },
      {
        "ID": "c:@T@TIM_OCInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_OCInitTypeDef",
        "location": {
          "column": "3",
          "line": "90",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OCInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_73_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_ICInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "96",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_Channel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Channel",
        "location": {
          "column": "14",
          "line": "98",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_Channel",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_96_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICPolarity",
        "location": {
          "column": "14",
          "line": "99",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_ICPolarity",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_96_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICSelection",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICSelection",
        "location": {
          "column": "14",
          "line": "100",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_ICSelection",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_96_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICPrescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICPrescaler",
        "location": {
          "column": "14",
          "line": "101",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_ICPrescaler",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_96_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICFilter",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICFilter",
        "location": {
          "column": "14",
          "line": "102",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_ICFilter",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_96_9"
      },
      {
        "ID": "c:@T@TIM_ICInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_ICInitTypeDef",
        "location": {
          "column": "3",
          "line": "103",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_ICInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_96_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_BDTRInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_OSSRState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OSSRState",
        "location": {
          "column": "14",
          "line": "111",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OSSRState",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_109_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_OSSIState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OSSIState",
        "location": {
          "column": "14",
          "line": "112",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_OSSIState",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_109_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_LOCKLevel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_LOCKLevel",
        "location": {
          "column": "14",
          "line": "113",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_LOCKLevel",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_109_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_DeadTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_DeadTime",
        "location": {
          "column": "14",
          "line": "114",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_DeadTime",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_109_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_Break",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Break",
        "location": {
          "column": "14",
          "line": "115",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_Break",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_109_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_BreakPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_BreakPolarity",
        "location": {
          "column": "14",
          "line": "116",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_BreakPolarity",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_109_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_AutomaticOutput",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_AutomaticOutput",
        "location": {
          "column": "14",
          "line": "117",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_AutomaticOutput",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_109_9"
      },
      {
        "ID": "c:@T@TIM_BDTRInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_BDTRInitTypeDef",
        "location": {
          "column": "3",
          "line": "118",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
        },
        "name": "TIM_BDTRInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_tim_h_109_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@3919@macro@IS_TIM_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "124",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@4509@macro@IS_TIM_LIST3_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST3_PERIPH",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST3_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@4738@macro@IS_TIM_LIST4_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST4_PERIPH",
    "location": {
      "column": "9",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST4_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@5151@macro@IS_TIM_LIST5_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST5_PERIPH",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST5_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@5487@macro@IS_TIM_LIST6_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST6_PERIPH",
    "location": {
      "column": "9",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST6_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@5704@macro@IS_TIM_LIST7_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST7_PERIPH",
    "location": {
      "column": "9",
      "line": "158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST7_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@5988@macro@IS_TIM_LIST8_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST8_PERIPH",
    "location": {
      "column": "9",
      "line": "164",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST8_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@6268@macro@IS_TIM_LIST9_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST9_PERIPH",
    "location": {
      "column": "9",
      "line": "170",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST9_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@6493@macro@IS_TIM_LIST10_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST10_PERIPH",
    "location": {
      "column": "9",
      "line": "175",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST10_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@6829@macro@IS_TIM_LIST11_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST11_PERIPH",
    "location": {
      "column": "9",
      "line": "182",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST11_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@6917@macro@IS_TIM_LIST12_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST12_PERIPH",
    "location": {
      "column": "9",
      "line": "185",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST12_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@7092@macro@IS_TIM_LIST13_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST13_PERIPH",
    "location": {
      "column": "9",
      "line": "189",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST13_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@7569@macro@IS_TIM_LIST14_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST14_PERIPH",
    "location": {
      "column": "9",
      "line": "198",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST14_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@7918@macro@IS_TIM_LIST15_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST15_PERIPH",
    "location": {
      "column": "9",
      "line": "205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST15_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@8213@macro@IS_TIM_LIST16_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST16_PERIPH",
    "location": {
      "column": "9",
      "line": "211",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LIST16_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@8731@macro@TIM_OCMode_Timing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Timing",
    "location": {
      "column": "9",
      "line": "227",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCMode_Timing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@8794@macro@TIM_OCMode_Active",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Active",
    "location": {
      "column": "9",
      "line": "228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCMode_Active",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@8857@macro@TIM_OCMode_Inactive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Inactive",
    "location": {
      "column": "9",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCMode_Inactive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@8920@macro@TIM_OCMode_Toggle",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Toggle",
    "location": {
      "column": "9",
      "line": "230",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCMode_Toggle",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@8983@macro@TIM_OCMode_PWM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_PWM1",
    "location": {
      "column": "9",
      "line": "231",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCMode_PWM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@9046@macro@TIM_OCMode_PWM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_PWM2",
    "location": {
      "column": "9",
      "line": "232",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCMode_PWM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@9109@macro@IS_TIM_OC_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OC_MODE",
    "location": {
      "column": "9",
      "line": "233",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OC_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@9498@macro@IS_TIM_OCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCM",
    "location": {
      "column": "9",
      "line": "239",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10064@macro@TIM_OPMode_Single",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OPMode_Single",
    "location": {
      "column": "9",
      "line": "255",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OPMode_Single",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10127@macro@TIM_OPMode_Repetitive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OPMode_Repetitive",
    "location": {
      "column": "9",
      "line": "256",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OPMode_Repetitive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10190@macro@IS_TIM_OPM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OPM_MODE",
    "location": {
      "column": "9",
      "line": "257",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OPM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10380@macro@TIM_Channel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_1",
    "location": {
      "column": "9",
      "line": "267",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_Channel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10443@macro@TIM_Channel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_2",
    "location": {
      "column": "9",
      "line": "268",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_Channel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10506@macro@TIM_Channel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_3",
    "location": {
      "column": "9",
      "line": "269",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_Channel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10569@macro@TIM_Channel_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_4",
    "location": {
      "column": "9",
      "line": "270",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_Channel_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10632@macro@TIM_Channel_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_5",
    "location": {
      "column": "9",
      "line": "271",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_Channel_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@10697@macro@IS_TIM_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CHANNEL",
    "location": {
      "column": "9",
      "line": "273",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11038@macro@IS_TIM_COMPLEMENTARY_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COMPLEMENTARY_CHANNEL",
    "location": {
      "column": "9",
      "line": "278",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_COMPLEMENTARY_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11202@macro@IS_TIM_PWMI_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_PWMI_CHANNEL",
    "location": {
      "column": "9",
      "line": "281",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_PWMI_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11413@macro@TIM_CKD_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV1",
    "location": {
      "column": "9",
      "line": "292",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CKD_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11476@macro@TIM_CKD_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV2",
    "location": {
      "column": "9",
      "line": "293",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CKD_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11539@macro@TIM_CKD_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV4",
    "location": {
      "column": "9",
      "line": "294",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CKD_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11602@macro@IS_TIM_CKD_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CKD_DIV",
    "location": {
      "column": "9",
      "line": "295",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_CKD_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11836@macro@TIM_CounterMode_Up",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_Up",
    "location": {
      "column": "9",
      "line": "306",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CounterMode_Up",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11899@macro@TIM_CounterMode_Down",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_Down",
    "location": {
      "column": "9",
      "line": "307",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CounterMode_Down",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@11962@macro@TIM_CounterMode_CenterAligned1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned1",
    "location": {
      "column": "9",
      "line": "308",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@12025@macro@TIM_CounterMode_CenterAligned2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned2",
    "location": {
      "column": "9",
      "line": "309",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@12088@macro@TIM_CounterMode_CenterAligned3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned3",
    "location": {
      "column": "9",
      "line": "310",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@12151@macro@IS_TIM_COUNTER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COUNTER_MODE",
    "location": {
      "column": "9",
      "line": "311",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_COUNTER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@12618@macro@TIM_OCPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPolarity_High",
    "location": {
      "column": "9",
      "line": "324",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@12681@macro@TIM_OCPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPolarity_Low",
    "location": {
      "column": "9",
      "line": "325",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@12744@macro@IS_TIM_OC_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OC_POLARITY",
    "location": {
      "column": "9",
      "line": "326",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OC_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@12973@macro@TIM_OCNPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNPolarity_High",
    "location": {
      "column": "9",
      "line": "336",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCNPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@13036@macro@TIM_OCNPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNPolarity_Low",
    "location": {
      "column": "9",
      "line": "337",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCNPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@13099@macro@IS_TIM_OCN_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCN_POLARITY",
    "location": {
      "column": "9",
      "line": "338",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OCN_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@13327@macro@TIM_OutputState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputState_Disable",
    "location": {
      "column": "9",
      "line": "348",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OutputState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@13390@macro@TIM_OutputState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputState_Enable",
    "location": {
      "column": "9",
      "line": "349",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OutputState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@13453@macro@IS_TIM_OUTPUT_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OUTPUT_STATE",
    "location": {
      "column": "9",
      "line": "350",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OUTPUT_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@13677@macro@TIM_OutputNState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputNState_Disable",
    "location": {
      "column": "9",
      "line": "360",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OutputNState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@13740@macro@TIM_OutputNState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputNState_Enable",
    "location": {
      "column": "9",
      "line": "361",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OutputNState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@13803@macro@IS_TIM_OUTPUTN_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OUTPUTN_STATE",
    "location": {
      "column": "9",
      "line": "362",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OUTPUTN_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14030@macro@TIM_CCx_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCx_Enable",
    "location": {
      "column": "9",
      "line": "372",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CCx_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14094@macro@TIM_CCx_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCx_Disable",
    "location": {
      "column": "9",
      "line": "373",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CCx_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14158@macro@IS_TIM_CCX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCX",
    "location": {
      "column": "9",
      "line": "374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_CCX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14341@macro@TIM_CCxN_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCxN_Enable",
    "location": {
      "column": "9",
      "line": "384",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CCxN_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14405@macro@TIM_CCxN_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCxN_Disable",
    "location": {
      "column": "9",
      "line": "385",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CCxN_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14469@macro@IS_TIM_CCXN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCXN",
    "location": {
      "column": "9",
      "line": "386",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_CCXN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14663@macro@TIM_Break_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Break_Enable",
    "location": {
      "column": "9",
      "line": "396",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_Break_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14726@macro@TIM_Break_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Break_Disable",
    "location": {
      "column": "9",
      "line": "397",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_Break_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14789@macro@IS_TIM_BREAK_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_STATE",
    "location": {
      "column": "9",
      "line": "398",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_BREAK_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@14991@macro@TIM_BreakPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BreakPolarity_Low",
    "location": {
      "column": "9",
      "line": "408",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_BreakPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15054@macro@TIM_BreakPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BreakPolarity_High",
    "location": {
      "column": "9",
      "line": "409",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_BreakPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15117@macro@IS_TIM_BREAK_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_POLARITY",
    "location": {
      "column": "9",
      "line": "410",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_BREAK_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15317@macro@TIM_AutomaticOutput_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_AutomaticOutput_Enable",
    "location": {
      "column": "9",
      "line": "420",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_AutomaticOutput_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15380@macro@TIM_AutomaticOutput_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_AutomaticOutput_Disable",
    "location": {
      "column": "9",
      "line": "421",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_AutomaticOutput_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15443@macro@IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "location": {
      "column": "9",
      "line": "422",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15645@macro@TIM_LOCKLevel_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_OFF",
    "location": {
      "column": "9",
      "line": "432",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_LOCKLevel_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15708@macro@TIM_LOCKLevel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_1",
    "location": {
      "column": "9",
      "line": "433",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_LOCKLevel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15771@macro@TIM_LOCKLevel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_2",
    "location": {
      "column": "9",
      "line": "434",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_LOCKLevel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15834@macro@TIM_LOCKLevel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_3",
    "location": {
      "column": "9",
      "line": "435",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_LOCKLevel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@15897@macro@IS_TIM_LOCK_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LOCK_LEVEL",
    "location": {
      "column": "9",
      "line": "436",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_LOCK_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@16264@macro@TIM_OSSIState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSIState_Enable",
    "location": {
      "column": "9",
      "line": "448",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OSSIState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@16327@macro@TIM_OSSIState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSIState_Disable",
    "location": {
      "column": "9",
      "line": "449",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OSSIState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@16390@macro@IS_TIM_OSSI_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OSSI_STATE",
    "location": {
      "column": "9",
      "line": "450",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OSSI_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@16627@macro@TIM_OSSRState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSRState_Enable",
    "location": {
      "column": "9",
      "line": "460",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OSSRState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@16690@macro@TIM_OSSRState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSRState_Disable",
    "location": {
      "column": "9",
      "line": "461",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OSSRState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@16753@macro@IS_TIM_OSSR_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OSSR_STATE",
    "location": {
      "column": "9",
      "line": "462",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OSSR_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@16972@macro@TIM_OCIdleState_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCIdleState_Set",
    "location": {
      "column": "9",
      "line": "472",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCIdleState_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17035@macro@TIM_OCIdleState_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCIdleState_Reset",
    "location": {
      "column": "9",
      "line": "473",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCIdleState_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17098@macro@IS_TIM_OCIDLE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCIDLE_STATE",
    "location": {
      "column": "9",
      "line": "474",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OCIDLE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17322@macro@TIM_OCNIdleState_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNIdleState_Set",
    "location": {
      "column": "9",
      "line": "484",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCNIdleState_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17385@macro@TIM_OCNIdleState_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNIdleState_Reset",
    "location": {
      "column": "9",
      "line": "485",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCNIdleState_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17448@macro@IS_TIM_OCNIDLE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCNIDLE_STATE",
    "location": {
      "column": "9",
      "line": "486",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OCNIDLE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17672@macro@TIM_ICPolarity_Rising",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_Rising",
    "location": {
      "column": "10",
      "line": "496",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICPolarity_Rising",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17735@macro@TIM_ICPolarity_Falling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_Falling",
    "location": {
      "column": "10",
      "line": "497",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICPolarity_Falling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17798@macro@TIM_ICPolarity_BothEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_BothEdge",
    "location": {
      "column": "10",
      "line": "498",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICPolarity_BothEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@17860@macro@IS_TIM_IC_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_POLARITY",
    "location": {
      "column": "9",
      "line": "499",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_IC_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@18176@macro@TIM_ICSelection_DirectTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_DirectTI",
    "location": {
      "column": "9",
      "line": "510",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICSelection_DirectTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@18338@macro@TIM_ICSelection_IndirectTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_IndirectTI",
    "location": {
      "column": "9",
      "line": "512",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICSelection_IndirectTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@18500@macro@TIM_ICSelection_TRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_TRC",
    "location": {
      "column": "9",
      "line": "514",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICSelection_TRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@18630@macro@IS_TIM_IC_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_SELECTION",
    "location": {
      "column": "9",
      "line": "515",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_IC_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@18959@macro@TIM_ICPSC_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV1",
    "location": {
      "column": "9",
      "line": "526",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICPSC_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@19100@macro@TIM_ICPSC_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV2",
    "location": {
      "column": "9",
      "line": "527",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICPSC_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@19210@macro@TIM_ICPSC_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV4",
    "location": {
      "column": "9",
      "line": "528",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICPSC_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@19320@macro@TIM_ICPSC_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV8",
    "location": {
      "column": "9",
      "line": "529",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICPSC_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@19430@macro@IS_TIM_IC_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_PRESCALER",
    "location": {
      "column": "9",
      "line": "530",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_IC_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@19804@macro@TIM_IT_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Update",
    "location": {
      "column": "9",
      "line": "542",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@19867@macro@TIM_IT_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC1",
    "location": {
      "column": "9",
      "line": "543",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@19930@macro@TIM_IT_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC2",
    "location": {
      "column": "9",
      "line": "544",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@19993@macro@TIM_IT_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC3",
    "location": {
      "column": "9",
      "line": "545",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@20056@macro@TIM_IT_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC4",
    "location": {
      "column": "9",
      "line": "546",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@20119@macro@TIM_IT_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_COM",
    "location": {
      "column": "9",
      "line": "547",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@20182@macro@TIM_IT_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Trigger",
    "location": {
      "column": "9",
      "line": "548",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@20245@macro@TIM_IT_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Break",
    "location": {
      "column": "9",
      "line": "549",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@20308@macro@TIM_IT_CC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC5",
    "location": {
      "column": "9",
      "line": "550",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IT_CC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@20377@macro@IS_TIM_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IT",
    "location": {
      "column": "9",
      "line": "552",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@20462@macro@IS_TIM_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_GET_IT",
    "location": {
      "column": "9",
      "line": "554",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21018@macro@TIM_DMABase_CR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CR1",
    "location": {
      "column": "9",
      "line": "571",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21081@macro@TIM_DMABase_CR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CR2",
    "location": {
      "column": "9",
      "line": "572",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21144@macro@TIM_DMABase_SMCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_SMCR",
    "location": {
      "column": "9",
      "line": "573",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_SMCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21207@macro@TIM_DMABase_DIER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_DIER",
    "location": {
      "column": "9",
      "line": "574",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_DIER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21270@macro@TIM_DMABase_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_SR",
    "location": {
      "column": "9",
      "line": "575",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21333@macro@TIM_DMABase_EGR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_EGR",
    "location": {
      "column": "9",
      "line": "576",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_EGR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21396@macro@TIM_DMABase_CCMR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCMR1",
    "location": {
      "column": "9",
      "line": "577",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CCMR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21459@macro@TIM_DMABase_CCMR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCMR2",
    "location": {
      "column": "9",
      "line": "578",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CCMR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21522@macro@TIM_DMABase_CCER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCER",
    "location": {
      "column": "9",
      "line": "579",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CCER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21585@macro@TIM_DMABase_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CNT",
    "location": {
      "column": "9",
      "line": "580",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21648@macro@TIM_DMABase_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_PSC",
    "location": {
      "column": "9",
      "line": "581",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21711@macro@TIM_DMABase_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_ARR",
    "location": {
      "column": "9",
      "line": "582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21774@macro@TIM_DMABase_RCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_RCR",
    "location": {
      "column": "9",
      "line": "583",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_RCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21837@macro@TIM_DMABase_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR1",
    "location": {
      "column": "9",
      "line": "584",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21900@macro@TIM_DMABase_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR2",
    "location": {
      "column": "9",
      "line": "585",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@21963@macro@TIM_DMABase_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR3",
    "location": {
      "column": "9",
      "line": "586",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@22026@macro@TIM_DMABase_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR4",
    "location": {
      "column": "9",
      "line": "587",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@22089@macro@TIM_DMABase_BDTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_BDTR",
    "location": {
      "column": "9",
      "line": "588",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_BDTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@22152@macro@TIM_DMABase_DCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_DCR",
    "location": {
      "column": "9",
      "line": "589",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_DCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@22215@macro@TIM_DMABase_OR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_OR",
    "location": {
      "column": "9",
      "line": "590",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABase_OR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@22278@macro@IS_TIM_DMA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_BASE",
    "location": {
      "column": "9",
      "line": "591",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_DMA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@23651@macro@TIM_DMABurstLength_1Transfer",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_1Transfer",
    "location": {
      "column": "9",
      "line": "620",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_1Transfer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@23718@macro@TIM_DMABurstLength_2Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_2Transfers",
    "location": {
      "column": "9",
      "line": "621",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_2Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@23785@macro@TIM_DMABurstLength_3Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_3Transfers",
    "location": {
      "column": "9",
      "line": "622",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_3Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@23852@macro@TIM_DMABurstLength_4Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_4Transfers",
    "location": {
      "column": "9",
      "line": "623",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_4Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@23919@macro@TIM_DMABurstLength_5Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_5Transfers",
    "location": {
      "column": "9",
      "line": "624",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_5Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@23986@macro@TIM_DMABurstLength_6Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_6Transfers",
    "location": {
      "column": "9",
      "line": "625",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_6Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24053@macro@TIM_DMABurstLength_7Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_7Transfers",
    "location": {
      "column": "9",
      "line": "626",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_7Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24120@macro@TIM_DMABurstLength_8Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_8Transfers",
    "location": {
      "column": "9",
      "line": "627",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_8Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24187@macro@TIM_DMABurstLength_9Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_9Transfers",
    "location": {
      "column": "9",
      "line": "628",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_9Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24254@macro@TIM_DMABurstLength_10Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_10Transfers",
    "location": {
      "column": "9",
      "line": "629",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_10Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24321@macro@TIM_DMABurstLength_11Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_11Transfers",
    "location": {
      "column": "9",
      "line": "630",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_11Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24388@macro@TIM_DMABurstLength_12Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_12Transfers",
    "location": {
      "column": "9",
      "line": "631",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_12Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24455@macro@TIM_DMABurstLength_13Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_13Transfers",
    "location": {
      "column": "9",
      "line": "632",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_13Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24522@macro@TIM_DMABurstLength_14Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_14Transfers",
    "location": {
      "column": "9",
      "line": "633",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_14Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24589@macro@TIM_DMABurstLength_15Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_15Transfers",
    "location": {
      "column": "9",
      "line": "634",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_15Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24656@macro@TIM_DMABurstLength_16Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_16Transfers",
    "location": {
      "column": "9",
      "line": "635",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_16Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24723@macro@TIM_DMABurstLength_17Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_17Transfers",
    "location": {
      "column": "9",
      "line": "636",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_17Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24790@macro@TIM_DMABurstLength_18Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_18Transfers",
    "location": {
      "column": "9",
      "line": "637",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_18Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@24857@macro@IS_TIM_DMA_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_LENGTH",
    "location": {
      "column": "9",
      "line": "638",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_DMA_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@26451@macro@TIM_DMA_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_Update",
    "location": {
      "column": "9",
      "line": "664",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMA_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@26514@macro@TIM_DMA_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC1",
    "location": {
      "column": "9",
      "line": "665",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMA_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@26577@macro@TIM_DMA_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC2",
    "location": {
      "column": "9",
      "line": "666",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMA_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@26640@macro@TIM_DMA_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC3",
    "location": {
      "column": "9",
      "line": "667",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMA_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@26703@macro@TIM_DMA_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC4",
    "location": {
      "column": "9",
      "line": "668",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMA_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@26766@macro@TIM_DMA_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_COM",
    "location": {
      "column": "9",
      "line": "669",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMA_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@26829@macro@TIM_DMA_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_Trigger",
    "location": {
      "column": "9",
      "line": "670",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMA_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@26892@macro@IS_TIM_DMA_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_SOURCE",
    "location": {
      "column": "9",
      "line": "671",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_DMA_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27072@macro@TIM_ExtTRGPSC_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_OFF",
    "location": {
      "column": "9",
      "line": "681",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ExtTRGPSC_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27135@macro@TIM_ExtTRGPSC_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV2",
    "location": {
      "column": "9",
      "line": "682",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27198@macro@TIM_ExtTRGPSC_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV4",
    "location": {
      "column": "9",
      "line": "683",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27261@macro@TIM_ExtTRGPSC_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV8",
    "location": {
      "column": "9",
      "line": "684",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27324@macro@IS_TIM_EXT_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_PRESCALER",
    "location": {
      "column": "9",
      "line": "685",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_EXT_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27627@macro@TIM_TS_ITR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR0",
    "location": {
      "column": "9",
      "line": "697",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TS_ITR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27690@macro@TIM_TS_ITR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR1",
    "location": {
      "column": "9",
      "line": "698",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TS_ITR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27753@macro@TIM_TS_ITR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR2",
    "location": {
      "column": "9",
      "line": "699",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TS_ITR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27816@macro@TIM_TS_ITR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR3",
    "location": {
      "column": "9",
      "line": "700",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TS_ITR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27879@macro@TIM_TS_TI1F_ED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI1F_ED",
    "location": {
      "column": "9",
      "line": "701",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TS_TI1F_ED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@27942@macro@TIM_TS_TI1FP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI1FP1",
    "location": {
      "column": "9",
      "line": "702",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TS_TI1FP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@28005@macro@TIM_TS_TI2FP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI2FP2",
    "location": {
      "column": "9",
      "line": "703",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TS_TI2FP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@28068@macro@TIM_TS_ETRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ETRF",
    "location": {
      "column": "9",
      "line": "704",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TS_ETRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@28131@macro@IS_TIM_TRIGGER_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_TRIGGER_SELECTION",
    "location": {
      "column": "9",
      "line": "705",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_TRIGGER_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@28515@macro@IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "location": {
      "column": "9",
      "line": "713",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@28803@macro@TIM_TIxExternalCLK1Source_TI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI1",
    "location": {
      "column": "9",
      "line": "725",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@28866@macro@TIM_TIxExternalCLK1Source_TI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI2",
    "location": {
      "column": "9",
      "line": "726",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@28929@macro@TIM_TIxExternalCLK1Source_TI1ED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI1ED",
    "location": {
      "column": "9",
      "line": "727",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI1ED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29066@macro@TIM_ExtTRGPolarity_Inverted",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPolarity_Inverted",
    "location": {
      "column": "9",
      "line": "736",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ExtTRGPolarity_Inverted",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29129@macro@TIM_ExtTRGPolarity_NonInverted",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPolarity_NonInverted",
    "location": {
      "column": "9",
      "line": "737",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ExtTRGPolarity_NonInverted",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29192@macro@IS_TIM_EXT_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_POLARITY",
    "location": {
      "column": "9",
      "line": "738",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_EXT_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29439@macro@TIM_PSCReloadMode_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSCReloadMode_Update",
    "location": {
      "column": "9",
      "line": "748",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_PSCReloadMode_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29502@macro@TIM_PSCReloadMode_Immediate",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSCReloadMode_Immediate",
    "location": {
      "column": "9",
      "line": "749",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_PSCReloadMode_Immediate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29565@macro@IS_TIM_PRESCALER_RELOAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_PRESCALER_RELOAD",
    "location": {
      "column": "9",
      "line": "750",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_PRESCALER_RELOAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29765@macro@TIM_ForcedAction_Active",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ForcedAction_Active",
    "location": {
      "column": "9",
      "line": "760",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ForcedAction_Active",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29828@macro@TIM_ForcedAction_InActive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ForcedAction_InActive",
    "location": {
      "column": "9",
      "line": "761",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ForcedAction_InActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@29891@macro@IS_TIM_FORCED_ACTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_FORCED_ACTION",
    "location": {
      "column": "9",
      "line": "762",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_FORCED_ACTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30114@macro@TIM_EncoderMode_TI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI1",
    "location": {
      "column": "9",
      "line": "772",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EncoderMode_TI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30177@macro@TIM_EncoderMode_TI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI2",
    "location": {
      "column": "9",
      "line": "773",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EncoderMode_TI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30240@macro@TIM_EncoderMode_TI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI12",
    "location": {
      "column": "9",
      "line": "774",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EncoderMode_TI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30303@macro@IS_TIM_ENCODER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ENCODER_MODE",
    "location": {
      "column": "9",
      "line": "775",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_ENCODER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30582@macro@TIM_EventSource_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Update",
    "location": {
      "column": "9",
      "line": "787",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EventSource_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30645@macro@TIM_EventSource_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC1",
    "location": {
      "column": "9",
      "line": "788",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EventSource_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30708@macro@TIM_EventSource_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC2",
    "location": {
      "column": "9",
      "line": "789",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EventSource_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30771@macro@TIM_EventSource_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC3",
    "location": {
      "column": "9",
      "line": "790",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EventSource_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30834@macro@TIM_EventSource_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC4",
    "location": {
      "column": "9",
      "line": "791",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EventSource_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30897@macro@TIM_EventSource_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_COM",
    "location": {
      "column": "9",
      "line": "792",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EventSource_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@30960@macro@TIM_EventSource_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Trigger",
    "location": {
      "column": "9",
      "line": "793",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EventSource_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@31023@macro@TIM_EventSource_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Break",
    "location": {
      "column": "9",
      "line": "794",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EventSource_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@31086@macro@IS_TIM_EVENT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EVENT_SOURCE",
    "location": {
      "column": "9",
      "line": "795",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_EVENT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@31255@macro@TIM_UpdateSource_Global",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_UpdateSource_Global",
    "location": {
      "column": "9",
      "line": "805",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_UpdateSource_Global",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@31464@macro@TIM_UpdateSource_Regular",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_UpdateSource_Regular",
    "location": {
      "column": "9",
      "line": "808",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_UpdateSource_Regular",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@31583@macro@IS_TIM_UPDATE_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_UPDATE_SOURCE",
    "location": {
      "column": "9",
      "line": "809",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_UPDATE_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@31821@macro@TIM_OCPreload_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPreload_Enable",
    "location": {
      "column": "9",
      "line": "819",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCPreload_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@31884@macro@TIM_OCPreload_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPreload_Disable",
    "location": {
      "column": "9",
      "line": "820",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCPreload_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@31947@macro@IS_TIM_OCPRELOAD_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCPRELOAD_STATE",
    "location": {
      "column": "9",
      "line": "821",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OCPRELOAD_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32176@macro@TIM_OCFast_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCFast_Enable",
    "location": {
      "column": "9",
      "line": "831",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCFast_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32239@macro@TIM_OCFast_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCFast_Disable",
    "location": {
      "column": "9",
      "line": "832",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCFast_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32302@macro@IS_TIM_OCFAST_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCFAST_STATE",
    "location": {
      "column": "9",
      "line": "833",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OCFAST_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32522@macro@TIM_OCClear_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCClear_Enable",
    "location": {
      "column": "9",
      "line": "844",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCClear_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32585@macro@TIM_OCClear_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCClear_Disable",
    "location": {
      "column": "9",
      "line": "845",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCClear_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32648@macro@IS_TIM_OCCLEAR_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCCLEAR_STATE",
    "location": {
      "column": "9",
      "line": "846",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_OCCLEAR_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32865@macro@TIM_TRGOSource_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Reset",
    "location": {
      "column": "9",
      "line": "856",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TRGOSource_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32928@macro@TIM_TRGOSource_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Enable",
    "location": {
      "column": "9",
      "line": "857",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TRGOSource_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@32991@macro@TIM_TRGOSource_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Update",
    "location": {
      "column": "9",
      "line": "858",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TRGOSource_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@33054@macro@TIM_TRGOSource_OC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC1",
    "location": {
      "column": "9",
      "line": "859",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TRGOSource_OC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@33117@macro@TIM_TRGOSource_OC1Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC1Ref",
    "location": {
      "column": "9",
      "line": "860",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TRGOSource_OC1Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@33180@macro@TIM_TRGOSource_OC2Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC2Ref",
    "location": {
      "column": "9",
      "line": "861",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TRGOSource_OC2Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@33243@macro@TIM_TRGOSource_OC3Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC3Ref",
    "location": {
      "column": "9",
      "line": "862",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TRGOSource_OC3Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@33306@macro@TIM_TRGOSource_OC4Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC4Ref",
    "location": {
      "column": "9",
      "line": "863",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TRGOSource_OC4Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@33369@macro@IS_TIM_TRGO_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_TRGO_SOURCE",
    "location": {
      "column": "9",
      "line": "864",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_TRGO_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34044@macro@TIM_SlaveMode_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Reset",
    "location": {
      "column": "9",
      "line": "880",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SlaveMode_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34107@macro@TIM_SlaveMode_Gated",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Gated",
    "location": {
      "column": "9",
      "line": "881",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SlaveMode_Gated",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34170@macro@TIM_SlaveMode_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Trigger",
    "location": {
      "column": "9",
      "line": "882",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SlaveMode_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34233@macro@TIM_SlaveMode_External1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_External1",
    "location": {
      "column": "9",
      "line": "883",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SlaveMode_External1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34296@macro@IS_TIM_SLAVE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_SLAVE_MODE",
    "location": {
      "column": "9",
      "line": "884",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_SLAVE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34648@macro@TIM_MasterSlaveMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_MasterSlaveMode_Enable",
    "location": {
      "column": "9",
      "line": "896",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_MasterSlaveMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34711@macro@TIM_MasterSlaveMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_MasterSlaveMode_Disable",
    "location": {
      "column": "9",
      "line": "897",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_MasterSlaveMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34774@macro@IS_TIM_MSM_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_MSM_STATE",
    "location": {
      "column": "9",
      "line": "898",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_MSM_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@34983@macro@TIM_FLAG_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Update",
    "location": {
      "column": "9",
      "line": "908",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35046@macro@TIM_FLAG_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC1",
    "location": {
      "column": "9",
      "line": "909",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35109@macro@TIM_FLAG_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC2",
    "location": {
      "column": "9",
      "line": "910",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35172@macro@TIM_FLAG_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC3",
    "location": {
      "column": "9",
      "line": "911",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35235@macro@TIM_FLAG_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC4",
    "location": {
      "column": "9",
      "line": "912",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35298@macro@TIM_FLAG_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_COM",
    "location": {
      "column": "9",
      "line": "913",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35361@macro@TIM_FLAG_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Trigger",
    "location": {
      "column": "9",
      "line": "914",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35424@macro@TIM_FLAG_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Break",
    "location": {
      "column": "9",
      "line": "915",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35487@macro@TIM_FLAG_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC1OF",
    "location": {
      "column": "9",
      "line": "916",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35550@macro@TIM_FLAG_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC2OF",
    "location": {
      "column": "9",
      "line": "917",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35613@macro@TIM_FLAG_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC3OF",
    "location": {
      "column": "9",
      "line": "918",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35676@macro@TIM_FLAG_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC4OF",
    "location": {
      "column": "9",
      "line": "919",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35741@macro@TIM_FLAG_CC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC5",
    "location": {
      "column": "9",
      "line": "921",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_FLAG_CC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@35810@macro@IS_TIM_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_GET_FLAG",
    "location": {
      "column": "9",
      "line": "923",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@36633@macro@IS_TIM_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "938",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@36818@macro@IS_TIM_IC_FILTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_FILTER",
    "location": {
      "column": "9",
      "line": "948",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_IC_FILTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@36946@macro@IS_TIM_EXT_FILTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_FILTER",
    "location": {
      "column": "9",
      "line": "957",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "IS_TIM_EXT_FILTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37077@macro@TIM_DMABurstLength_1Byte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_1Byte",
    "location": {
      "column": "9",
      "line": "970",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_1Byte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37150@macro@TIM_DMABurstLength_2Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_2Bytes",
    "location": {
      "column": "9",
      "line": "971",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_2Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37224@macro@TIM_DMABurstLength_3Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_3Bytes",
    "location": {
      "column": "9",
      "line": "972",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_3Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37298@macro@TIM_DMABurstLength_4Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_4Bytes",
    "location": {
      "column": "9",
      "line": "973",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_4Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37372@macro@TIM_DMABurstLength_5Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_5Bytes",
    "location": {
      "column": "9",
      "line": "974",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_5Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37446@macro@TIM_DMABurstLength_6Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_6Bytes",
    "location": {
      "column": "9",
      "line": "975",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_6Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37520@macro@TIM_DMABurstLength_7Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_7Bytes",
    "location": {
      "column": "9",
      "line": "976",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_7Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37594@macro@TIM_DMABurstLength_8Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_8Bytes",
    "location": {
      "column": "9",
      "line": "977",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_8Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37668@macro@TIM_DMABurstLength_9Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_9Bytes",
    "location": {
      "column": "9",
      "line": "978",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_9Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37742@macro@TIM_DMABurstLength_10Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_10Bytes",
    "location": {
      "column": "9",
      "line": "979",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_10Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37817@macro@TIM_DMABurstLength_11Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_11Bytes",
    "location": {
      "column": "9",
      "line": "980",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_11Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37892@macro@TIM_DMABurstLength_12Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_12Bytes",
    "location": {
      "column": "9",
      "line": "981",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_12Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@37967@macro@TIM_DMABurstLength_13Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_13Bytes",
    "location": {
      "column": "9",
      "line": "982",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_13Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@38042@macro@TIM_DMABurstLength_14Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_14Bytes",
    "location": {
      "column": "9",
      "line": "983",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_14Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@38117@macro@TIM_DMABurstLength_15Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_15Bytes",
    "location": {
      "column": "9",
      "line": "984",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_15Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@38192@macro@TIM_DMABurstLength_16Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_16Bytes",
    "location": {
      "column": "9",
      "line": "985",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_16Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@38267@macro@TIM_DMABurstLength_17Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_17Bytes",
    "location": {
      "column": "9",
      "line": "986",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_17Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.h@38342@macro@TIM_DMABurstLength_18Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_18Bytes",
    "location": {
      "column": "9",
      "line": "987",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMABurstLength_18Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DeInit#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DeInit(TIM_TypeDef *)",
    "location": {
      "column": "6",
      "line": "1000",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TimeBaseInit#*$@SA@TIM_TypeDef#*$@SA@TIM_TimeBaseInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TimeBaseInit(TIM_TypeDef *, TIM_TimeBaseInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1001",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TimeBaseInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TimeBaseStructInit#*$@SA@TIM_TimeBaseInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1002",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TimeBaseStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_PrescalerConfig#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_PrescalerConfig(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1003",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_PrescalerConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CounterModeConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CounterModeConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1004",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CounterModeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCounter#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCounter(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1005",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetAutoreload#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetAutoreload(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1006",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetAutoreload",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCounter#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCounter(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1007",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetPrescaler#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t TIM_GetPrescaler(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1008",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_UpdateDisableConfig#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_UpdateDisableConfig(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1009",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_UpdateDisableConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_UpdateRequestConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_UpdateRequestConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1010",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_UpdateRequestConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ARRPreloadConfig#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ARRPreloadConfig(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1011",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ARRPreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOnePulseMode#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOnePulseMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1012",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectOnePulseMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetClockDivision#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetClockDivision(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1013",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetClockDivision",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_Cmd#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_Cmd(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1014",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_BDTRConfig#*$@SA@TIM_TypeDef#*$@SA@TIM_BDTRInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_BDTRConfig(TIM_TypeDef *, TIM_BDTRInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1017",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_BDTRConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_BDTRStructInit#*$@SA@TIM_BDTRInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1018",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_BDTRStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CtrlPWMOutputs#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CtrlPWMOutputs(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1019",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CtrlPWMOutputs",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_IdleDirectOutputs#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_IdleDirectOutputs(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1020",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_IdleDirectOutputs",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1023",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC1Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1024",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC2Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1025",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC3Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1026",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC4Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC5Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC5Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1027",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC5Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OCStructInit#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OCStructInit(TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1028",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OCStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOCxM#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOCxM(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1029",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectOCxM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare1#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare1(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1030",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetCompare1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare2#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare2(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1031",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetCompare2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare3#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare3(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1032",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetCompare3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare4#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare4(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1033",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetCompare4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare5#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare5(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1034",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetCompare5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC1Config#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC1Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1035",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ForcedOC1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC2Config#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC2Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1036",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ForcedOC2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC3Config#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC3Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1037",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ForcedOC3Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC4Config#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC4Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1038",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ForcedOC4Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCPreloadControl#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCPreloadControl(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1039",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CCPreloadControl",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1040",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC1PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1041",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC2PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1042",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC3PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1043",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC4PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC5PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC5PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1044",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC5PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1045",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC1FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1046",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC2FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1047",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC3FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1048",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC4FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC5FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC5FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1049",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC5FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC1Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC1Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1050",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ClearOC1Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC2Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC2Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1051",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ClearOC2Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC3Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC3Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1052",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ClearOC3Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC4Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC4Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1053",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ClearOC4Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC5Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC5Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1054",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ClearOC5Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1055",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC1PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1NPolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1056",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC1NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1057",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC2PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2NPolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1058",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC2NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1059",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC3PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3NPolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1060",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC3NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1061",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC4PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC5PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC5PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1062",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_OC5PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCxCmd#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCxCmd(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1063",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CCxCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCxNCmd#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCxNCmd(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1064",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_CCxNCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectCOM#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectCOM(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1065",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectCOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ICInit#*$@SA@TIM_TypeDef#*$@SA@TIM_ICInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ICInit(TIM_TypeDef *, TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1068",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ICStructInit#*$@SA@TIM_ICInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ICStructInit(TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1069",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ICStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_PWMIConfig#*$@SA@TIM_TypeDef#*$@SA@TIM_ICInitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_PWMIConfig(TIM_TypeDef *, TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1070",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_PWMIConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture1#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture1(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1071",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetCapture1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture2#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture2(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1072",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetCapture2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture3#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture3(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1073",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetCapture3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture4#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture4(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1074",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetCapture4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture5#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture5(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1075",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetCapture5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC1Prescaler#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC1Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1076",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetIC1Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC2Prescaler#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC2Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1077",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetIC2Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC3Prescaler#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC3Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1078",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetIC3Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC4Prescaler#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC4Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1079",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SetIC4Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ITConfig#*$@SA@TIM_TypeDef#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ITConfig(TIM_TypeDef *, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1082",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GenerateEvent#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_GenerateEvent(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1083",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GenerateEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetFlagStatus#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus TIM_GetFlagStatus(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "1084",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearFlag#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearFlag(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1085",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetITStatus#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus TIM_GetITStatus(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "1086",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearITPendingBit#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearITPendingBit(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1087",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DMAConfig#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DMAConfig(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1088",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMAConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DMACmd#*$@SA@TIM_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DMACmd(TIM_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1089",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectCCDMA#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectCCDMA(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1090",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectCCDMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_InternalClockConfig#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_InternalClockConfig(TIM_TypeDef *)",
    "location": {
      "column": "6",
      "line": "1093",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_InternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ITRxExternalClockConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ITRxExternalClockConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1094",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ITRxExternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TIxExternalClockConfig#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TIxExternalClockConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1095",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_TIxExternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRClockMode1Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRClockMode1Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1097",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ETRClockMode1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRClockMode2Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRClockMode2Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1099",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ETRClockMode2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectInputTrigger#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectInputTrigger(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectInputTrigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOutputTrigger#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOutputTrigger(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectOutputTrigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectSlaveMode#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectSlaveMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectSlaveMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectMasterSlaveMode#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectMasterSlaveMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectMasterSlaveMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRConfig#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1108",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_ETRConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_EncoderInterfaceConfig#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_EncoderInterfaceConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1112",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_EncoderInterfaceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectHallSensor#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectHallSensor(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1114",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.h"
    },
    "name": "TIM_SelectHallSensor",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@4770@macro@SMCR_ETR_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SMCR_ETR_MASK",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "SMCR_ETR_MASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@4826@macro@CCMR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCMR_OFFSET",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "CCMR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@4882@macro@CCER_CCE_SET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCER_CCE_SET",
    "location": {
      "column": "9",
      "line": "128",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "CCER_CCE_SET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@4938@macro@CCER_CCNE_SET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCER_CCNE_SET",
    "location": {
      "column": "9",
      "line": "129",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "CCER_CCNE_SET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@F@TI1_Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TI1_Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "135",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TI1_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@F@TI2_Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TI2_Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "137",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TI2_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@F@TI3_Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TI3_Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "139",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TI3_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@F@TI4_Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TI4_Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "141",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TI4_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DeInit#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_DeInit(TIM_TypeDef *)",
    "location": {
      "column": "6",
      "line": "187",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TimeBaseInit#*$@SA@TIM_TypeDef#*$@SA@TIM_TimeBaseInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_TimeBaseInit(TIM_TypeDef *, TIM_TimeBaseInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "242",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_TimeBaseInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@9201@F@TIM_TimeBaseInit#*$@SA@TIM_TypeDef#*$@SA@TIM_TimeBaseInitTypeDef#@tmpcr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpcr1",
    "location": {
      "column": "14",
      "line": "244",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpcr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TimeBaseStructInit#*$@SA@TIM_TimeBaseInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "289",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_TimeBaseStructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_PrescalerConfig#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_PrescalerConfig(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "312",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_PrescalerConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CounterModeConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_CounterModeConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "337",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_CounterModeConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@12779@F@TIM_CounterModeConfig#*$@SA@TIM_TypeDef#s#@tmpcr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpcr1",
    "location": {
      "column": "14",
      "line": "339",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpcr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCounter#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetCounter(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "364",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetCounter",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetAutoreload#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetAutoreload(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "382",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetAutoreload",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCounter#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t TIM_GetCounter(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "400",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetCounter",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetPrescaler#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t TIM_GetPrescaler(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "418",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetPrescaler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_UpdateDisableConfig#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_UpdateDisableConfig(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "438",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_UpdateDisableConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_UpdateRequestConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_UpdateRequestConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "471",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_UpdateRequestConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ARRPreloadConfig#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ARRPreloadConfig(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "500",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ARRPreloadConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOnePulseMode#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectOnePulseMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "528",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectOnePulseMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetClockDivision#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetClockDivision(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "551",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetClockDivision",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_Cmd#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_Cmd(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "574",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_BDTRConfig#*$@SA@TIM_TypeDef#*$@SA@TIM_BDTRInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_BDTRConfig(TIM_TypeDef *, TIM_BDTRInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "632",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_BDTRConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_BDTRStructInit#*$@SA@TIM_BDTRInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "657",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_BDTRStructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CtrlPWMOutputs#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_CtrlPWMOutputs(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "676",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_CtrlPWMOutputs",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_IdleDirectOutputs#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_IdleDirectOutputs(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "700",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_IdleDirectOutputs",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC1Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "773",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC1Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@27395@F@TIM_OC1Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccmrx",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmrx",
    "location": {
      "column": "14",
      "line": "775",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmrx",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@27395@F@TIM_OC1Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "775",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@27395@F@TIM_OC1Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpcr2",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpcr2",
    "location": {
      "column": "41",
      "line": "775",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpcr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC2Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "856",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC2Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@30549@F@TIM_OC2Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccmrx",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmrx",
    "location": {
      "column": "14",
      "line": "858",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmrx",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@30549@F@TIM_OC2Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "858",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@30549@F@TIM_OC2Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpcr2",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpcr2",
    "location": {
      "column": "41",
      "line": "858",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpcr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC3Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "949",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC3Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@34057@F@TIM_OC3Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccmrx",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmrx",
    "location": {
      "column": "14",
      "line": "951",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmrx",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@34057@F@TIM_OC3Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "951",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@34057@F@TIM_OC3Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpcr2",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpcr2",
    "location": {
      "column": "41",
      "line": "951",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpcr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC4Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1030",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC4Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@37305@F@TIM_OC4Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccmrx",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmrx",
    "location": {
      "column": "14",
      "line": "1032",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmrx",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@37305@F@TIM_OC4Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "1032",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@37305@F@TIM_OC4Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpcr2",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpcr2",
    "location": {
      "column": "41",
      "line": "1032",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpcr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC5Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC5Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1096",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC5Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@39693@F@TIM_OC5Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccmrx",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmrx",
    "location": {
      "column": "14",
      "line": "1098",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmrx",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@39693@F@TIM_OC5Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "1098",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@39693@F@TIM_OC5Init#*$@SA@TIM_TypeDef#*$@SA@TIM_OCInitTypeDef#@tmpcr2",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpcr2",
    "location": {
      "column": "41",
      "line": "1098",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpcr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OCStructInit#*$@SA@TIM_OCInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OCStructInit(TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OCStructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOCxM#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectOCxM(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1190",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectOCxM",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@43337@F@TIM_SelectOCxM#*$@SA@TIM_TypeDef#s#s#@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "14",
      "line": "1192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@43360@F@TIM_SelectOCxM#*$@SA@TIM_TypeDef#s#s#@tmp1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp1",
    "location": {
      "column": "14",
      "line": "1193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmp1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare1#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetCompare1(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1236",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetCompare1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare2#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetCompare2(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetCompare2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare3#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetCompare3(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1267",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetCompare3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare4#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetCompare4(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1283",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetCompare4",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare5#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetCompare5(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1298",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetCompare5",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC1Config#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ForcedOC1Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1316",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ForcedOC1Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@47311@F@TIM_ForcedOC1Config#*$@SA@TIM_TypeDef#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "1318",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC2Config#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ForcedOC2Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1341",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ForcedOC2Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@48302@F@TIM_ForcedOC2Config#*$@SA@TIM_TypeDef#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "1343",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC3Config#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ForcedOC3Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1368",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ForcedOC3Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@49314@F@TIM_ForcedOC3Config#*$@SA@TIM_TypeDef#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "1370",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC4Config#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ForcedOC4Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1395",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ForcedOC4Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@50309@F@TIM_ForcedOC4Config#*$@SA@TIM_TypeDef#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "1397",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCPreloadControl#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_CCPreloadControl(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_CCPreloadControl",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC1PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1447",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC1PreloadConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@52004@F@TIM_OC1PreloadConfig#*$@SA@TIM_TypeDef#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "1449",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC2PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1473",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC2PreloadConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@52928@F@TIM_OC2PreloadConfig#*$@SA@TIM_TypeDef#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "1475",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC3PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1499",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC3PreloadConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@53871@F@TIM_OC3PreloadConfig#*$@SA@TIM_TypeDef#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "1501",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC4PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1526",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC4PreloadConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@54799@F@TIM_OC4PreloadConfig#*$@SA@TIM_TypeDef#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "1528",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC5PreloadConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC5PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1553",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC5PreloadConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@55738@F@TIM_OC5PreloadConfig#*$@SA@TIM_TypeDef#s#@tmpccmr3",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr3",
    "location": {
      "column": "14",
      "line": "1555",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC1FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1580",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC1FastConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@56728@F@TIM_OC1FastConfig#*$@SA@TIM_TypeDef#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "1582",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC2FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1608",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC2FastConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@57710@F@TIM_OC2FastConfig#*$@SA@TIM_TypeDef#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "1610",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC3FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1636",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC3FastConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@58709@F@TIM_OC3FastConfig#*$@SA@TIM_TypeDef#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "1638",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC4FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1664",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC4FastConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@59691@F@TIM_OC4FastConfig#*$@SA@TIM_TypeDef#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "1666",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC5FastConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC5FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1692",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC5FastConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@60684@F@TIM_OC5FastConfig#*$@SA@TIM_TypeDef#s#@tmpccmr3",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr3",
    "location": {
      "column": "14",
      "line": "1694",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC1Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ClearOC1Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1720",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ClearOC1Ref",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@61692@F@TIM_ClearOC1Ref#*$@SA@TIM_TypeDef#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "1722",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC2Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ClearOC2Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1747",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ClearOC2Ref",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@62640@F@TIM_ClearOC2Ref#*$@SA@TIM_TypeDef#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "1749",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC3Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ClearOC3Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1774",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ClearOC3Ref",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@63605@F@TIM_ClearOC3Ref#*$@SA@TIM_TypeDef#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "1776",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC4Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ClearOC4Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1801",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ClearOC4Ref",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@64553@F@TIM_ClearOC4Ref#*$@SA@TIM_TypeDef#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "1803",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC5Ref#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ClearOC5Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1828",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ClearOC5Ref",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@65512@F@TIM_ClearOC5Ref#*$@SA@TIM_TypeDef#s#@tmpccmr3",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr3",
    "location": {
      "column": "14",
      "line": "1830",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC1PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1855",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC1PolarityConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@66460@F@TIM_OC1PolarityConfig#*$@SA@TIM_TypeDef#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "1857",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1NPolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC1NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1880",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC1NPolarityConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@67333@F@TIM_OC1NPolarityConfig#*$@SA@TIM_TypeDef#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "1882",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC2PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1905",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC2PolarityConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@68198@F@TIM_OC2PolarityConfig#*$@SA@TIM_TypeDef#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "1907",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2NPolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC2NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1930",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC2NPolarityConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@69076@F@TIM_OC2NPolarityConfig#*$@SA@TIM_TypeDef#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "1932",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC3PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1955",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC3PolarityConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@69958@F@TIM_OC3PolarityConfig#*$@SA@TIM_TypeDef#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "1957",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3NPolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC3NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1980",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC3NPolarityConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@70834@F@TIM_OC3NPolarityConfig#*$@SA@TIM_TypeDef#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "1982",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC4PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2006",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC4PolarityConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@71718@F@TIM_OC4PolarityConfig#*$@SA@TIM_TypeDef#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "2008",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC5PolarityConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_OC5PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2032",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_OC5PolarityConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@72592@F@TIM_OC5PolarityConfig#*$@SA@TIM_TypeDef#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "2034",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCxCmd#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_CCxCmd(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "2063",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_CCxCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@73748@F@TIM_CCxCmd#*$@SA@TIM_TypeDef#s#s#@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "14",
      "line": "2065",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCxNCmd#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_CCxNCmd(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "2092",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_CCxNCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@74752@F@TIM_CCxNCmd#*$@SA@TIM_TypeDef#s#s#@tmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmp",
    "location": {
      "column": "14",
      "line": "2094",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectCOM#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectCOM(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2117",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectCOM",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ICInit#*$@SA@TIM_TypeDef#*$@SA@TIM_ICInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ICInit(TIM_TypeDef *, TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "2194",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ICInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ICStructInit#*$@SA@TIM_ICInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ICStructInit(TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "2252",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ICStructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_PWMIConfig#*$@SA@TIM_TypeDef#*$@SA@TIM_ICInitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_PWMIConfig(TIM_TypeDef *, TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "2272",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_PWMIConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@81850@F@TIM_PWMIConfig#*$@SA@TIM_TypeDef#*$@SA@TIM_ICInitTypeDef#@icoppositepolarity",
    "What": "Variable",
    "defdec": "Def",
    "display": "icoppositepolarity",
    "location": {
      "column": "14",
      "line": "2274",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "icoppositepolarity",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@81908@F@TIM_PWMIConfig#*$@SA@TIM_TypeDef#*$@SA@TIM_ICInitTypeDef#@icoppositeselection",
    "What": "Variable",
    "defdec": "Def",
    "display": "icoppositeselection",
    "location": {
      "column": "14",
      "line": "2275",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "icoppositeselection",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture1#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t TIM_GetCapture1(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "2328",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetCapture1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture2#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t TIM_GetCapture2(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "2342",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetCapture2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture3#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t TIM_GetCapture3(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "2357",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetCapture3",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture4#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t TIM_GetCapture4(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "2372",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetCapture4",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture5#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t TIM_GetCapture5(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "2387",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetCapture5",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC1Prescaler#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetIC1Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2408",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetIC1Prescaler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC2Prescaler#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetIC2Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2432",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetIC2Prescaler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC3Prescaler#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetIC3Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2456",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetIC3Prescaler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC4Prescaler#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SetIC4Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2480",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SetIC4Prescaler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ITConfig#*$@SA@TIM_TypeDef#i#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ITConfig(TIM_TypeDef *, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2536",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GenerateEvent#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_GenerateEvent(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2578",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GenerateEvent",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetFlagStatus#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus TIM_GetFlagStatus(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "2616",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@94578@F@TIM_GetFlagStatus#*$@SA@TIM_TypeDef#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "2618",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearFlag#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ClearFlag(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2665",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetITStatus#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus TIM_GetITStatus(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "2701",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@97969@F@TIM_GetITStatus#*$@SA@TIM_TypeDef#i#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "14",
      "line": "2703",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@98002@F@TIM_GetITStatus#*$@SA@TIM_TypeDef#i#@itstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "itstatus",
    "location": {
      "column": "14",
      "line": "2704",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "itstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@98002@F@TIM_GetITStatus#*$@SA@TIM_TypeDef#i#@itenable",
    "What": "Variable",
    "defdec": "Dec",
    "display": "itenable",
    "location": {
      "column": "30",
      "line": "2704",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "itenable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearITPendingBit#*$@SA@TIM_TypeDef#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ClearITPendingBit(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "2750",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DMAConfig#*$@SA@TIM_TypeDef#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_DMAConfig(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "2788",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_DMAConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DMACmd#*$@SA@TIM_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_DMACmd(TIM_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2817",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_DMACmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectCCDMA#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectCCDMA(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "2844",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectCCDMA",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_InternalClockConfig#*$@SA@TIM_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_InternalClockConfig(TIM_TypeDef *)",
    "location": {
      "column": "6",
      "line": "2884",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_InternalClockConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ITRxExternalClockConfig#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ITRxExternalClockConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "2904",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ITRxExternalClockConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TIxExternalClockConfig#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_TIxExternalClockConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "2932",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_TIxExternalClockConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRClockMode1Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ETRClockMode1Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "2973",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ETRClockMode1Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@108012@F@TIM_ETRClockMode1Config#*$@SA@TIM_TypeDef#s#s#s#@tmpsmcr",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpsmcr",
    "location": {
      "column": "14",
      "line": "2976",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpsmcr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRClockMode2Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ETRClockMode2Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "3018",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ETRClockMode2Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectInputTrigger#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectInputTrigger(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "3084",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectInputTrigger",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@112679@F@TIM_SelectInputTrigger#*$@SA@TIM_TypeDef#s#@tmpsmcr",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpsmcr",
    "location": {
      "column": "14",
      "line": "3086",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpsmcr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOutputTrigger#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectOutputTrigger(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "3123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectOutputTrigger",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectSlaveMode#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectSlaveMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "3148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectSlaveMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectMasterSlaveMode#*$@SA@TIM_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectMasterSlaveMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "3171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectMasterSlaveMode",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRConfig#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_ETRConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "3202",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_ETRConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@117925@F@TIM_ETRConfig#*$@SA@TIM_TypeDef#s#s#s#@tmpsmcr",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpsmcr",
    "location": {
      "column": "14",
      "line": "3205",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpsmcr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_EncoderInterfaceConfig#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_EncoderInterfaceConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "3258",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_EncoderInterfaceConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@120220@F@TIM_EncoderInterfaceConfig#*$@SA@TIM_TypeDef#s#s#s#@tmpsmcr",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpsmcr",
    "location": {
      "column": "14",
      "line": "3261",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpsmcr",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@120247@F@TIM_EncoderInterfaceConfig#*$@SA@TIM_TypeDef#s#s#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "3262",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@120275@F@TIM_EncoderInterfaceConfig#*$@SA@TIM_TypeDef#s#s#s#@tmpccer",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccer",
    "location": {
      "column": "14",
      "line": "3263",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectHallSensor#*$@SA@TIM_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TIM_SelectHallSensor(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "3302",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TIM_SelectHallSensor",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@F@TI1_Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TI1_Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "3379",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TI1_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@124752@F@TI1_Config#*$@SA@TIM_TypeDef#s#s#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "3382",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@124752@F@TI1_Config#*$@SA@TIM_TypeDef#s#s#s#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "3382",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@F@TI2_Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TI2_Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "3416",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TI2_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@126522@F@TI2_Config#*$@SA@TIM_TypeDef#s#s#s#@tmpccmr1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr1",
    "location": {
      "column": "14",
      "line": "3419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@126522@F@TI2_Config#*$@SA@TIM_TypeDef#s#s#s#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "3419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@126522@F@TI2_Config#*$@SA@TIM_TypeDef#s#s#s#@tmp",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmp",
    "location": {
      "column": "41",
      "line": "3419",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@F@TI3_Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TI3_Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "3454",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TI3_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@128342@F@TI3_Config#*$@SA@TIM_TypeDef#s#s#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "3457",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@128342@F@TI3_Config#*$@SA@TIM_TypeDef#s#s#s#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "3457",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@128342@F@TI3_Config#*$@SA@TIM_TypeDef#s#s#s#@tmp",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmp",
    "location": {
      "column": "41",
      "line": "3457",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@F@TI4_Config#*$@SA@TIM_TypeDef#s#s#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void TI4_Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "13",
      "line": "3491",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "TI4_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@130148@F@TI4_Config#*$@SA@TIM_TypeDef#s#s#s#@tmpccmr2",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpccmr2",
    "location": {
      "column": "14",
      "line": "3494",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccmr2",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@130148@F@TI4_Config#*$@SA@TIM_TypeDef#s#s#s#@tmpccer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmpccer",
    "location": {
      "column": "28",
      "line": "3494",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmpccer",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_tim.c@130148@F@TI4_Config#*$@SA@TIM_TypeDef#s#s#s#@tmp",
    "What": "Variable",
    "defdec": "Dec",
    "display": "tmp",
    "location": {
      "column": "41",
      "line": "3494",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_tim.c"
    },
    "name": "tmp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@1008@macro@__HAL_UART_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_UART_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "__HAL_UART_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@UART_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "45",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "members": [
      {
        "ID": "c:@SA@UART_InitTypeDef@FI@UART_BaudRate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "UART_BaudRate",
        "location": {
          "column": "14",
          "line": "47",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
        },
        "name": "UART_BaudRate",
        "origin": "user_include",
        "scope": "_anonymous_HAL_uart_h_45_9"
      },
      {
        "ID": "c:@SA@UART_InitTypeDef@FI@UART_WordLength",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "UART_WordLength",
        "location": {
          "column": "14",
          "line": "48",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
        },
        "name": "UART_WordLength",
        "origin": "user_include",
        "scope": "_anonymous_HAL_uart_h_45_9"
      },
      {
        "ID": "c:@SA@UART_InitTypeDef@FI@UART_StopBits",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "UART_StopBits",
        "location": {
          "column": "14",
          "line": "49",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
        },
        "name": "UART_StopBits",
        "origin": "user_include",
        "scope": "_anonymous_HAL_uart_h_45_9"
      },
      {
        "ID": "c:@SA@UART_InitTypeDef@FI@UART_Parity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "UART_Parity",
        "location": {
          "column": "14",
          "line": "50",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
        },
        "name": "UART_Parity",
        "origin": "user_include",
        "scope": "_anonymous_HAL_uart_h_45_9"
      },
      {
        "ID": "c:@SA@UART_InitTypeDef@FI@UART_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "UART_Mode",
        "location": {
          "column": "14",
          "line": "51",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
        },
        "name": "UART_Mode",
        "origin": "user_include",
        "scope": "_anonymous_HAL_uart_h_45_9"
      },
      {
        "ID": "c:@SA@UART_InitTypeDef@FI@UART_HardwareFlowControl",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "UART_HardwareFlowControl",
        "location": {
          "column": "14",
          "line": "52",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
        },
        "name": "UART_HardwareFlowControl",
        "origin": "user_include",
        "scope": "_anonymous_HAL_uart_h_45_9"
      },
      {
        "ID": "c:@T@UART_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct UART_InitTypeDef",
        "location": {
          "column": "3",
          "line": "53",
          "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
        },
        "name": "UART_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_HAL_uart_h_45_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@1612@macro@IS_UART_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "63",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@1776@macro@IS_UART_123_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_123_PERIPH",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_123_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@1986@macro@UART_WordLength_5b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_WordLength_5b",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_WordLength_5b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2050@macro@UART_WordLength_6b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_WordLength_6b",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_WordLength_6b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2114@macro@UART_WordLength_7b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_WordLength_7b",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_WordLength_7b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2178@macro@UART_WordLength_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_WordLength_8b",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_WordLength_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2244@macro@IS_UART_WORD_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_WORD_LENGTH",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_WORD_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2607@macro@UART_StopBits_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_StopBits_1",
    "location": {
      "column": "9",
      "line": "89",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_StopBits_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2671@macro@UART_StopBits_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_StopBits_2",
    "location": {
      "column": "9",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_StopBits_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2735@macro@UART_StopBits_0_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_StopBits_0_5",
    "location": {
      "column": "9",
      "line": "91",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_StopBits_0_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2799@macro@UART_StopBits_1_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_StopBits_1_5",
    "location": {
      "column": "9",
      "line": "92",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_StopBits_1_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@2863@macro@IS_UART_STOPBITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_STOPBITS",
    "location": {
      "column": "9",
      "line": "93",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_STOPBITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3067@macro@UART_Parity_No",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_Parity_No",
    "location": {
      "column": "9",
      "line": "104",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_Parity_No",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3131@macro@UART_Parity_Even",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_Parity_Even",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_Parity_Even",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3195@macro@UART_Parity_Odd",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_Parity_Odd",
    "location": {
      "column": "9",
      "line": "106",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_Parity_Odd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3259@macro@IS_UART_PARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_PARITY",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_PARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3517@macro@UART_Mode_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_Mode_Rx",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_Mode_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3581@macro@UART_Mode_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_Mode_Tx",
    "location": {
      "column": "9",
      "line": "119",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_Mode_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3645@macro@IS_UART_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_MODE",
    "location": {
      "column": "9",
      "line": "120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3762@macro@UART_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_EN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3897@macro@UART_HardwareFlowControl_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_HardwareFlowControl_None",
    "location": {
      "column": "9",
      "line": "131",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_HardwareFlowControl_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@3962@macro@UART_HardwareFlowControl_AutoFlowEn",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_HardwareFlowControl_AutoFlowEn",
    "location": {
      "column": "9",
      "line": "132",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_HardwareFlowControl_AutoFlowEn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4028@macro@IS_UART_HARDWARE_FLOW_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_HARDWARE_FLOW_CONTROL",
    "location": {
      "column": "9",
      "line": "133",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_HARDWARE_FLOW_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4362@macro@UART_IT_RXB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IT_RXB8",
    "location": {
      "column": "9",
      "line": "143",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_IT_RXB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4413@macro@UART_IT_TXBRK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IT_TXBRK",
    "location": {
      "column": "9",
      "line": "144",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_IT_TXBRK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4464@macro@UART_IT_RXBRK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IT_RXBRK",
    "location": {
      "column": "9",
      "line": "145",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_IT_RXBRK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4515@macro@UART_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IT_ERR",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4566@macro@UART_IT_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IT_PE",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_IT_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4617@macro@UART_OVER_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_OVER_ERR",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_OVER_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4668@macro@UART_IT_TXCIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IT_TXCIEN",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_IT_TXCIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4719@macro@UART_IT_RXIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IT_RXIEN",
    "location": {
      "column": "9",
      "line": "150",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_IT_RXIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4770@macro@UART_IT_TXIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_IT_TXIEN",
    "location": {
      "column": "9",
      "line": "151",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_IT_TXIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4823@macro@IS_UART_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@4994@macro@IS_UART_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_GET_IT",
    "location": {
      "column": "9",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@5258@macro@IS_UART_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "160",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@5376@macro@UART_DMAReq_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_DMAReq_EN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_DMAReq_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@5442@macro@IS_UART_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_DMAREQ",
    "location": {
      "column": "9",
      "line": "171",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@5605@macro@UART_FLAG_TXEMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_FLAG_TXEMPTY",
    "location": {
      "column": "9",
      "line": "181",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_FLAG_TXEMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@5669@macro@UART_FLAG_TXFULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_FLAG_TXFULL",
    "location": {
      "column": "9",
      "line": "182",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_FLAG_TXFULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@5733@macro@UART_FLAG_RXAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_FLAG_RXAVL",
    "location": {
      "column": "9",
      "line": "183",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_FLAG_RXAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@5797@macro@UART_FLAG_TXEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_FLAG_TXEPT",
    "location": {
      "column": "9",
      "line": "184",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_FLAG_TXEPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@5863@macro@IS_UART_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_FLAG",
    "location": {
      "column": "9",
      "line": "186",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@6052@macro@IS_UART_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "189",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@6158@macro@IS_UART_BAUDRATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_BAUDRATE",
    "location": {
      "column": "9",
      "line": "191",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_BAUDRATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@6242@macro@IS_UART_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_ADDRESS",
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@6295@macro@IS_UART_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_DATA",
    "location": {
      "column": "9",
      "line": "193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@6395@macro@UART_9bit_Polarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_9bit_Polarity_High",
    "location": {
      "column": "9",
      "line": "200",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_9bit_Polarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@6456@macro@UART_9bit_Polarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART_9bit_Polarity_Low",
    "location": {
      "column": "9",
      "line": "201",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_9bit_Polarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.h@6519@macro@IS_UART_9bit_polarity",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_UART_9bit_polarity",
    "location": {
      "column": "9",
      "line": "202",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "IS_UART_9bit_polarity",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_DeInit#*$@SA@UART_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_DeInit(UART_TypeDef *)",
    "location": {
      "column": "6",
      "line": "224",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_Init#*$@SA@UART_TypeDef#*$@SA@UART_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_Init(UART_TypeDef *, UART_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "225",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_StructInit#*$@SA@UART_InitTypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_StructInit(UART_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "226",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_Cmd#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_Cmd(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "227",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ITConfig#*$@SA@UART_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_ITConfig(UART_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "228",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_DMACmd#*$@SA@UART_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_DMACmd(UART_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "229",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_SendData#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_SendData(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "230",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ReceiveData#*$@SA@UART_TypeDef#",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t UART_ReceiveData(UART_TypeDef *)",
    "location": {
      "column": "10",
      "line": "231",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_GetFlagStatus#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus UART_GetFlagStatus(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "232",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ClearFlag#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_ClearFlag(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "233",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_GetITStatus#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus UART_GetITStatus(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "234",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ClearITPendingBit#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void UART_ClearITPendingBit(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "235",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.h"
    },
    "name": "UART_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1247@macro@GCR_UE_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GCR_UE_Set",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "GCR_UE_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1327@macro@GCR_UE_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GCR_UE_Reset",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "GCR_UE_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1410@macro@CCR_CLEAR_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_CLEAR_Mask",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_CLEAR_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1486@macro@GCR_CLEAR_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GCR_CLEAR_Mask",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "GCR_CLEAR_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1564@macro@CCR_WAKE_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_WAKE_Mask",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_WAKE_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1642@macro@CCR_RWU_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_RWU_Set",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_RWU_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1732@macro@CCR_RWU_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_RWU_Reset",
    "location": {
      "column": "9",
      "line": "58",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_RWU_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1824@macro@SCR_HDSEL_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCR_HDSEL_Set",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "SCR_HDSEL_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@1916@macro@SCR_HDSEL_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCR_HDSEL_Reset",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "SCR_HDSEL_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2011@macro@RX_Address_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RX_Address_Mask",
    "location": {
      "column": "9",
      "line": "63",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "RX_Address_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2086@macro@CCR_9bit_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_9bit_Enable",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_9bit_Enable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2170@macro@CCR_9bit_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_9bit_Disable",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_9bit_Disable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2256@macro@CCR_9bit_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_9bit_Set",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_9bit_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2328@macro@CCR_9bit_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_9bit_Reset",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_9bit_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2379@macro@CCR_B8TOG_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_B8TOG_Set",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_B8TOG_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2463@macro@CCR_B8TOG_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_B8TOG_Reset",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_B8TOG_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2515@macro@SCR_SCEN_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCR_SCEN_Set",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "SCR_SCEN_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2598@macro@SCR_SCEN_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCR_SCEN_Reset",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "SCR_SCEN_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2684@macro@SCR_NACK_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCR_NACK_Set",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "SCR_NACK_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2767@macro@SCR_NACK_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCR_NACK_Reset",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "SCR_NACK_Reset",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2853@macro@SCR_SCFCNT_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCR_SCFCNT_Mask",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "SCR_SCFCNT_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@2949@macro@CCR_BRK_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCR_BRK_Set",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "CCR_BRK_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_DeInit#*$@SA@UART_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_DeInit(UART_TypeDef *)",
    "location": {
      "column": "6",
      "line": "123",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_Init#*$@SA@UART_TypeDef#*$@SA@UART_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_Init(UART_TypeDef *, UART_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "154",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@4561@F@UART_Init#*$@SA@UART_TypeDef#*$@SA@UART_InitTypeDef#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@4561@F@UART_Init#*$@SA@UART_TypeDef#*$@SA@UART_InitTypeDef#@apbclock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "apbclock",
    "location": {
      "column": "29",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "apbclock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@4607@F@UART_Init#*$@SA@UART_TypeDef#*$@SA@UART_InitTypeDef#@tmpreg1",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg1",
    "location": {
      "column": "14",
      "line": "157",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "tmpreg1",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@4637@F@UART_Init#*$@SA@UART_TypeDef#*$@SA@UART_InitTypeDef#@UARTxbase",
    "What": "Variable",
    "defdec": "Def",
    "display": "UARTxbase",
    "location": {
      "column": "14",
      "line": "158",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UARTxbase",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@4666@F@UART_Init#*$@SA@UART_TypeDef#*$@SA@UART_InitTypeDef#@RCC_ClocksStatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "RCC_ClocksStatus",
    "location": {
      "column": "23",
      "line": "159",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "RCC_ClocksStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_StructInit#*$@SA@UART_InitTypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_StructInit(UART_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "218",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_StructInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_Cmd#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_Cmd(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "238",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_Cmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ITConfig#*$@SA@UART_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_ITConfig(UART_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "275",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_ITConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_DMACmd#*$@SA@UART_TypeDef#s#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_DMACmd(UART_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "308",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_DMACmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_SendData#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_SendData(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "334",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_SendData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ReceiveData#*$@SA@UART_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t UART_ReceiveData(UART_TypeDef *)",
    "location": {
      "column": "10",
      "line": "351",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_ReceiveData",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_GetFlagStatus#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus UART_GetFlagStatus(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "374",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@12531@F@UART_GetFlagStatus#*$@SA@UART_TypeDef#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "376",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ClearFlag#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_ClearFlag(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "405",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_GetITStatus#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "ITStatus UART_GetITStatus(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "429",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_GetITStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_uart.c@14431@F@UART_GetITStatus#*$@SA@UART_TypeDef#s#@bitstatus",
    "What": "Variable",
    "defdec": "Def",
    "display": "bitstatus",
    "location": {
      "column": "16",
      "line": "431",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "bitstatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ClearITPendingBit#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_ClearITPendingBit(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "463",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_ClearITPendingBit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_WakeUpConfig#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_WakeUpConfig(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "484",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_WakeUpConfig",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_ReceiverWakeUpCmd#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_ReceiverWakeUpCmd(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "503",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_ReceiverWakeUpCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_SetRXAddress#*$@SA@UART_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_SetRXAddress(UART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "529",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_SetRXAddress",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_SetRXMASK#*$@SA@UART_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_SetRXMASK(UART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "549",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_SetRXMASK",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_Enable9bit#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_Enable9bit(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "570",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_Enable9bit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_Set9bitLevel#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_Set9bitLevel(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "597",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_Set9bitLevel",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_Set9bitPolarity#*$@SA@UART_TypeDef#s#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_Set9bitPolarity(UART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "625",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_Set9bitPolarity",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_Set9bitAutomaticToggle#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_Set9bitAutomaticToggle(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "650",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_Set9bitAutomaticToggle",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_HalfDuplexCmd#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_HalfDuplexCmd(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "675",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_HalfDuplexCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_SetGuardTime#*$@SA@UART_TypeDef#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_SetGuardTime(UART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "700",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_SetGuardTime",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_SmartCardCmd#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_SmartCardCmd(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "719",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_SmartCardCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_SmartCardNACKCmd#*$@SA@UART_TypeDef#$@EA@FunctionalState#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_SmartCardNACKCmd(UART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "744",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_SmartCardNACKCmd",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@UART_SendBreak#*$@SA@UART_TypeDef#",
    "What": "Function",
    "defdec": "Def",
    "display": "void UART_SendBreak(UART_TypeDef *)",
    "location": {
      "column": "6",
      "line": "768",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_uart.c"
    },
    "name": "UART_SendBreak",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.h@1008@macro@__HAL_WWDG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__HAL_WWDG_H",
    "location": {
      "column": "9",
      "line": "24",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "__HAL_WWDG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.h@1378@macro@WWDG_Prescaler_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_Prescaler_1",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_Prescaler_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.h@1430@macro@WWDG_Prescaler_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_Prescaler_2",
    "location": {
      "column": "9",
      "line": "54",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_Prescaler_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.h@1482@macro@WWDG_Prescaler_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_Prescaler_4",
    "location": {
      "column": "9",
      "line": "55",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_Prescaler_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.h@1534@macro@WWDG_Prescaler_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_Prescaler_8",
    "location": {
      "column": "9",
      "line": "56",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_Prescaler_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.h@1586@macro@IS_WWDG_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_PRESCALER",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "IS_WWDG_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.h@1894@macro@IS_WWDG_WINDOW_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_WINDOW_VALUE",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "IS_WWDG_WINDOW_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.h@1949@macro@IS_WWDG_COUNTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_COUNTER",
    "location": {
      "column": "9",
      "line": "62",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "IS_WWDG_COUNTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_DeInit#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_DeInit(void)",
    "location": {
      "column": "6",
      "line": "83",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetPrescaler#i#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_SetPrescaler(uint32_t)",
    "location": {
      "column": "6",
      "line": "84",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_SetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetWindowValue#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_SetWindowValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "85",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_SetWindowValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_EnableIT#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_EnableIT(void)",
    "location": {
      "column": "6",
      "line": "86",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_EnableIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetCounter#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_SetCounter(uint8_t)",
    "location": {
      "column": "6",
      "line": "87",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_SetCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_Enable#c#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_Enable(uint8_t)",
    "location": {
      "column": "6",
      "line": "88",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_GetFlagStatus#",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus WWDG_GetFlagStatus(void)",
    "location": {
      "column": "12",
      "line": "89",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_ClearFlag#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "90",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.h"
    },
    "name": "WWDG_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@1301@macro@WWDG_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_OFFSET",
    "location": {
      "column": "9",
      "line": "47",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@1393@macro@CFR_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFR_OFFSET",
    "location": {
      "column": "9",
      "line": "50",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "CFR_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@1441@macro@EWI_BitNumber",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EWI_BitNumber",
    "location": {
      "column": "9",
      "line": "51",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "EWI_BitNumber",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@1473@macro@CFR_EWI_BB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFR_EWI_BB",
    "location": {
      "column": "9",
      "line": "52",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "CFR_EWI_BB",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@1669@macro@CR_WDGA_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_WDGA_Set",
    "location": {
      "column": "9",
      "line": "57",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "CR_WDGA_Set",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@1750@macro@CFR_WDGTB_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFR_WDGTB_Mask",
    "location": {
      "column": "9",
      "line": "60",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "CFR_WDGTB_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@1800@macro@CFR_W_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CFR_W_Mask",
    "location": {
      "column": "9",
      "line": "61",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "CFR_W_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@1850@macro@BIT_Mask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BIT_Mask",
    "location": {
      "column": "9",
      "line": "62",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "BIT_Mask",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_DeInit#",
    "What": "Function",
    "defdec": "Def",
    "display": "void WWDG_DeInit(void)",
    "location": {
      "column": "6",
      "line": "102",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_DeInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetPrescaler#i#",
    "What": "Function",
    "defdec": "Def",
    "display": "void WWDG_SetPrescaler(uint32_t)",
    "location": {
      "column": "6",
      "line": "118",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_SetPrescaler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@2924@F@WWDG_SetPrescaler#i#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "120",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetWindowValue#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void WWDG_SetWindowValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "138",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_SetWindowValue",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:HAL_wwdg.c@3525@F@WWDG_SetWindowValue#c#@tmpreg",
    "What": "Variable",
    "defdec": "Def",
    "display": "tmpreg",
    "location": {
      "column": "14",
      "line": "140",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "tmpreg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_EnableIT#",
    "What": "Function",
    "defdec": "Def",
    "display": "void WWDG_EnableIT(void)",
    "location": {
      "column": "6",
      "line": "156",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_EnableIT",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetCounter#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void WWDG_SetCounter(uint8_t)",
    "location": {
      "column": "6",
      "line": "167",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_SetCounter",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_Enable#c#",
    "What": "Function",
    "defdec": "Def",
    "display": "void WWDG_Enable(uint8_t)",
    "location": {
      "column": "6",
      "line": "182",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_Enable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_GetFlagStatus#",
    "What": "Function",
    "defdec": "Def",
    "display": "FlagStatus WWDG_GetFlagStatus(void)",
    "location": {
      "column": "12",
      "line": "194",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_GetFlagStatus",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_ClearFlag#",
    "What": "Function",
    "defdec": "Def",
    "display": "void WWDG_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "204",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\drivers\\HAL_wwdg.c"
    },
    "name": "WWDG_ClearFlag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@main#",
    "What": "Function",
    "defdec": "Def",
    "display": "int main(void)",
    "location": {
      "column": "5",
      "line": "5",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\source\\main.cpp"
    },
    "name": "main",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@2215@macro@SYSCLK_HSI_XXMHz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCLK_HSI_XXMHz",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "SYSCLK_HSI_XXMHz",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@2381@macro@VECT_TAB_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VECT_TAB_OFFSET",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "VECT_TAB_OFFSET",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Def",
    "display": "SystemCoreClock",
    "location": {
      "column": "10",
      "line": "100",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "SystemCoreClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@AHBPrescTable",
    "What": "Variable",
    "defdec": "Def",
    "display": "AHBPrescTable",
    "location": {
      "column": "13",
      "line": "105",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "AHBPrescTable",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@F@SetSysClock#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SetSysClock(void)",
    "location": {
      "column": "13",
      "line": "110",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "SetSysClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@F@SetSysClockToXX_HSI#",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SetSysClockToXX_HSI(void)",
    "location": {
      "column": "13",
      "line": "130",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "SetSysClockToXX_HSI",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Def",
    "display": "void SystemInit(void)",
    "location": {
      "column": "6",
      "line": "153",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "SystemInit",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@AutoCalPllFactor",
    "What": "Function",
    "defdec": "Def",
    "display": "u32 AutoCalPllFactor(u32, u32, u8 *, u8 *)",
    "location": {
      "column": "5",
      "line": "188",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "AutoCalPllFactor",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@6445@F@AutoCalPllFactor@n",
    "What": "Variable",
    "defdec": "Def",
    "display": "n",
    "location": {
      "column": "9",
      "line": "190",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "n",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@6445@F@AutoCalPllFactor@m",
    "What": "Variable",
    "defdec": "Dec",
    "display": "m",
    "location": {
      "column": "12",
      "line": "190",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "m",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@6460@F@AutoCalPllFactor@tempFrq",
    "What": "Variable",
    "defdec": "Def",
    "display": "tempFrq",
    "location": {
      "column": "9",
      "line": "191",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "tempFrq",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@6478@F@AutoCalPllFactor@minDiff",
    "What": "Variable",
    "defdec": "Def",
    "display": "minDiff",
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "minDiff",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@6508@F@AutoCalPllFactor@flag",
    "What": "Variable",
    "defdec": "Def",
    "display": "flag",
    "location": {
      "column": "9",
      "line": "193",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "flag",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@F@SetSysClock#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SetSysClock(void)",
    "location": {
      "column": "13",
      "line": "225",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "SetSysClock",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@F@SetSysClockToXX_HSI#",
    "What": "Function",
    "defdec": "Def",
    "display": "void SetSysClockToXX_HSI(void)",
    "location": {
      "column": "6",
      "line": "767",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "SetSysClockToXX_HSI",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@21553@F@SetSysClockToXX_HSI#@temp",
    "What": "Variable",
    "defdec": "Def",
    "display": "temp",
    "location": {
      "column": "14",
      "line": "769",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "temp",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@21573@F@SetSysClockToXX_HSI#@plln",
    "What": "Variable",
    "defdec": "Def",
    "display": "plln",
    "location": {
      "column": "13",
      "line": "770",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "plln",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:system_MM32SPIN2xx_p.c@21573@F@SetSysClockToXX_HSI#@pllm",
    "What": "Variable",
    "defdec": "Dec",
    "display": "pllm",
    "location": {
      "column": "19",
      "line": "770",
      "path": "D:\\fork\\HITSIC_MM32SPIN_IAR_BETA\\HITSIC_MM32SPIN_BETA\\HITSIC_MM32SPIN_IAR\\device\\system_MM32SPIN2xx_p.c"
    },
    "name": "pllm",
    "origin": "project_file",
    "scope": null
  }
]