<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-448-848  </DOCNO><DOCID>08 448 848.andO;</DOCID><JOURNAL>Proceedings of the IEEE  Feb 1990 v78 n2 p319(17).andM;</JOURNAL><TITLE>Architecture-driven synthesis techniques for VLSI implementationof DSP algorithms. (very-large-scale integration, digital signalprocessing) (technical)</TITLE><AUTHOR>De Man, Hugo; Catthoor, Francky; Goossens, Gert; Vanhoof, Jan; VanMeerbergen, Jef; Note, Stefaan; Huisken, Jos.andM;</AUTHOR><TEXT><ABSTRACT>High-level logic-synthesis and module generation tools can be usedfor the rapid design and implementation of very-large-scaleintegration (VLSI) digital signal processing (DSP) devices asapplication-specific integrated circuits (ASICs).andP;  DSP has becomean important and rapidly growing technology for cost-effectiveimplementation of algorithms for real-time video, audio, imageprocessing, control and speech processing.andP;  DSP synthesis, though,requires tools for high-level analysis, optimization andsimulation of such algorithms.andP;  Four 'CATHEDRAL' silicon compilersare developed for implementing DSP silicon architectures optimizedto four classes of applications.andP;  The architectures arecharacterized as hard-wired bit-serial data-paths, microcodedmultiprocessors, cooperating bit-parallel data-paths and regulararrays.andP;  Details and applications of the compilers are discussed.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Circuit DesignDigital Signal ProcessingAlgorithmsCompilersIntegrated CircuitsNew TechniqueSimulationApplications.andO;Feature:   illustrationchart.andO;Caption:   Illustration of the 'meet-in-the-middle' design methodology.andO;(chart)ASIC architectural styles for DSP. (chart)Outline of the CATHEDRAL-II tool-box architectural synthesis.andO;(chart)andM;</DESCRIPT></DOC>