Analysis & Synthesis report for DE0_NANO
Wed Aug 24 12:51:47 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "execution:i_execuition"
 14. Port Connectivity Checks: "decoder:i_decoder"
 15. Port Connectivity Checks: "fetch:i_fetch"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 24 12:51:47 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 11,496                                      ;
;     Total combinational functions  ; 10,427                                      ;
;     Dedicated logic registers      ; 3,683                                       ;
; Total registers                    ; 3683                                        ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 524289             ; 5000               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------+---------+
; InstructionMemory.v              ; yes             ; User Verilog HDL File  ; /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v ;         ;
; Fetch.v                          ; yes             ; User Verilog HDL File  ; /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v             ;         ;
; Execute.v                        ; yes             ; User Verilog HDL File  ; /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v           ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File  ; /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v        ;         ;
; 32bitdecoder.v                   ; yes             ; User Verilog HDL File  ; /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v      ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File  ; /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v      ;         ;
; DE0_NANO.v                       ; yes             ; User Verilog HDL File  ; /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v          ;         ;
; uart.v                           ; yes             ; User Verilog HDL File  ; /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v              ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 11,496          ;
;                                             ;                 ;
; Total combinational functions               ; 10427           ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 7315            ;
;     -- 3 input functions                    ; 2747            ;
;     -- <=2 input functions                  ; 365             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 10180           ;
;     -- arithmetic mode                      ; 247             ;
;                                             ;                 ;
; Total registers                             ; 3683            ;
;     -- Dedicated logic registers            ; 3683            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 15              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; slow_clock~reg0 ;
; Maximum fan-out                             ; 3253            ;
; Total fan-out                               ; 54363           ;
; Average fan-out                             ; 3.84            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Entity Name          ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+----------------------+--------------+
; |DE0_NANO                                        ; 10427 (2)         ; 3683 (2)     ; 0           ; 0            ; 0       ; 0         ; 15   ; 0            ; |DE0_NANO                                             ; DE0_NANO             ; work         ;
;    |TheDataMemory:i_TheDataMemory|               ; 2691 (2691)       ; 1032 (1032)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|TheDataMemory:i_TheDataMemory               ; TheDataMemory        ; work         ;
;    |TheInstructionMemory:i_TheInstructionMemory| ; 892 (892)         ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|TheInstructionMemory:i_TheInstructionMemory ; TheInstructionMemory ; work         ;
;    |decoder:i_decoder|                           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|decoder:i_decoder                           ; decoder              ; work         ;
;    |execution:i_execuition|                      ; 1700 (1700)       ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|execution:i_execuition                      ; execution            ; work         ;
;    |fetch:i_fetch|                               ; 39 (39)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|fetch:i_fetch                               ; fetch                ; work         ;
;    |registerfile:i_registerfile|                 ; 2685 (2685)       ; 1025 (1025)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|registerfile:i_registerfile                 ; registerfile         ; work         ;
;    |uart:i_uart|                                 ; 2406 (2406)       ; 438 (438)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO|uart:i_uart                                 ; uart                 ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; decoder:i_decoder|super_duper_a                     ; VCC                 ; yes                    ;
; decoder:i_decoder|super_duper_b                     ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_1[4]                     ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_1[3]                     ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_1[5]                     ; VCC                 ; yes                    ;
; decoder:i_decoder|source_1[3]                       ; VCC                 ; yes                    ;
; decoder:i_decoder|source_1[4]                       ; VCC                 ; yes                    ;
; decoder:i_decoder|source_1[5]                       ; VCC                 ; yes                    ;
; decoder:i_decoder|destination[3]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|destination[4]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|destination[5]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[10]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[12]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[7]                     ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[13]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[15]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[8]                     ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[14]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[6]                     ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[9]                     ; VCC                 ; yes                    ;
; decoder:i_decoder|unsigned_2[11]                    ; VCC                 ; yes                    ;
; decoder:i_decoder|source_2[5]                       ; VCC                 ; yes                    ;
; decoder:i_decoder|source_2[4]                       ; VCC                 ; yes                    ;
; decoder:i_decoder|source_2[3]                       ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------+----------------------------------------------------+
; Register name                           ; Reason for Removal                                 ;
+-----------------------------------------+----------------------------------------------------+
; execution:i_execuition|data_wr4_enable  ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[25][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[25][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[25][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[25][4]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[25][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[25][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[25][1]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[25][0]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[24][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[24][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[24][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[24][4]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[24][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[24][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[24][1]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[24][0]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[23][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[23][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[23][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[23][4]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[23][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[23][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[23][1]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[22][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[22][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[22][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[22][4]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[22][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[22][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[22][1]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[21][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[21][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[21][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[21][4]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[21][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[21][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[21][1]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[20][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[20][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[20][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[20][4]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[20][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[20][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[20][1]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[19][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[19][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[19][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[19][4]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[19][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[19][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[19][1]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[18][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[18][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[18][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[18][4]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[18][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[18][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[18][1]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[17][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[17][6]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[17][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[17][4]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[17][3]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[17][2]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[17][1]     ; Stuck at GND due to stuck port data_in             ;
; execution:i_execuition|nop_stop         ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[16][6]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[16][3]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[16][2]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[16][1]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[15][7]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[15][6]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[15][3]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[15][2]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[15][1]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[14][7]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[14][6]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[14][3]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[14][2]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[14][1]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[13][7]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[13][6]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[13][3]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[13][2]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[13][1]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[12][7]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[12][6]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[12][3]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[12][2]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[12][1]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[11][7]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[11][6]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[11][3]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[11][2]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[11][1]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[10][7]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[10][6]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[10][3]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[10][2]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[10][1]     ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[9][7]      ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[9][6]      ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[9][3]      ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[9][2]      ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[9][1]      ; Merged with uart:i_uart|transmit_storage[16][7]    ;
; uart:i_uart|transmit_storage[16][4]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[15][5]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[15][4]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[14][5]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[14][4]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[13][5]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[13][4]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[12][5]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[12][4]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[11][5]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[11][4]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[10][5]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[10][4]     ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[9][5]      ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[9][4]      ; Merged with uart:i_uart|transmit_storage[16][5]    ;
; uart:i_uart|transmit_storage[8][6]      ; Merged with uart:i_uart|transmit_storage[8][7]     ;
; uart:i_uart|transmit_storage[8][3]      ; Merged with uart:i_uart|transmit_storage[8][7]     ;
; uart:i_uart|transmit_storage[8][2]      ; Merged with uart:i_uart|transmit_storage[8][7]     ;
; uart:i_uart|transmit_storage[8][1]      ; Merged with uart:i_uart|transmit_storage[8][7]     ;
; uart:i_uart|transmit_storage[7][3]      ; Merged with uart:i_uart|transmit_storage[7][6]     ;
; uart:i_uart|transmit_storage[7][2]      ; Merged with uart:i_uart|transmit_storage[7][6]     ;
; uart:i_uart|transmit_storage[7][1]      ; Merged with uart:i_uart|transmit_storage[7][6]     ;
; uart:i_uart|transmit_storage[6][3]      ; Merged with uart:i_uart|transmit_storage[6][7]     ;
; uart:i_uart|transmit_storage[6][2]      ; Merged with uart:i_uart|transmit_storage[6][7]     ;
; uart:i_uart|transmit_storage[6][1]      ; Merged with uart:i_uart|transmit_storage[6][7]     ;
; uart:i_uart|transmit_storage[5][7]      ; Merged with uart:i_uart|transmit_storage[6][7]     ;
; uart:i_uart|transmit_storage[5][3]      ; Merged with uart:i_uart|transmit_storage[6][7]     ;
; uart:i_uart|transmit_storage[5][1]      ; Merged with uart:i_uart|transmit_storage[6][7]     ;
; uart:i_uart|transmit_storage[5][6]      ; Merged with uart:i_uart|transmit_storage[6][6]     ;
; uart:i_uart|transmit_storage[5][2]      ; Merged with uart:i_uart|transmit_storage[6][6]     ;
; uart:i_uart|transmit_storage[5][5]      ; Merged with uart:i_uart|transmit_storage[6][4]     ;
; uart:i_uart|transmit_storage[5][4]      ; Merged with uart:i_uart|transmit_storage[6][4]     ;
; uart:i_uart|transmit_storage[4][6]      ; Merged with uart:i_uart|transmit_storage[4][7]     ;
; uart:i_uart|transmit_storage[4][3]      ; Merged with uart:i_uart|transmit_storage[4][7]     ;
; uart:i_uart|transmit_storage[4][2]      ; Merged with uart:i_uart|transmit_storage[4][7]     ;
; uart:i_uart|transmit_storage[4][1]      ; Merged with uart:i_uart|transmit_storage[4][7]     ;
; uart:i_uart|transmit_storage[3][7]      ; Merged with uart:i_uart|transmit_storage[4][7]     ;
; uart:i_uart|transmit_storage[2][7]      ; Merged with uart:i_uart|transmit_storage[4][7]     ;
; uart:i_uart|transmit_storage[1][7]      ; Merged with uart:i_uart|transmit_storage[4][7]     ;
; uart:i_uart|transmit_storage[3][5]      ; Merged with uart:i_uart|transmit_storage[4][5]     ;
; uart:i_uart|transmit_storage[2][5]      ; Merged with uart:i_uart|transmit_storage[4][5]     ;
; uart:i_uart|transmit_storage[2][4]      ; Merged with uart:i_uart|transmit_storage[4][4]     ;
; uart:i_uart|transmit_storage[1][5]      ; Merged with uart:i_uart|transmit_storage[4][4]     ;
; uart:i_uart|transmit_storage[1][4]      ; Merged with uart:i_uart|transmit_storage[4][4]     ;
; uart:i_uart|transmit_storage[3][2]      ; Merged with uart:i_uart|transmit_storage[3][6]     ;
; uart:i_uart|transmit_storage[2][6]      ; Merged with uart:i_uart|transmit_storage[3][6]     ;
; uart:i_uart|transmit_storage[1][6]      ; Merged with uart:i_uart|transmit_storage[3][6]     ;
; uart:i_uart|transmit_storage[1][2]      ; Merged with uart:i_uart|transmit_storage[3][6]     ;
; uart:i_uart|transmit_storage[3][1]      ; Merged with uart:i_uart|transmit_storage[3][3]     ;
; uart:i_uart|transmit_storage[2][2]      ; Merged with uart:i_uart|transmit_storage[2][3]     ;
; uart:i_uart|transmit_storage[2][1]      ; Merged with uart:i_uart|transmit_storage[2][3]     ;
; uart:i_uart|transmit_storage[1][3]      ; Merged with uart:i_uart|transmit_storage[2][3]     ;
; uart:i_uart|transmit_storage[1][1]      ; Merged with uart:i_uart|transmit_storage[2][3]     ;
; uart:i_uart|transmit_data_state_max[0]  ; Merged with uart:i_uart|transmit_data_state_max[5] ;
; uart:i_uart|transmit_storage[23][0]     ; Merged with uart:i_uart|instruction_wr2_data[0]    ;
; uart:i_uart|transmit_storage[22][0]     ; Merged with uart:i_uart|instruction_wr2_data[1]    ;
; uart:i_uart|transmit_storage[21][0]     ; Merged with uart:i_uart|instruction_wr2_data[2]    ;
; uart:i_uart|transmit_storage[20][0]     ; Merged with uart:i_uart|instruction_wr2_data[3]    ;
; uart:i_uart|transmit_storage[19][0]     ; Merged with uart:i_uart|instruction_wr2_data[4]    ;
; uart:i_uart|transmit_storage[18][0]     ; Merged with uart:i_uart|instruction_wr2_data[5]    ;
; uart:i_uart|transmit_storage[17][0]     ; Merged with uart:i_uart|instruction_wr2_data[6]    ;
; uart:i_uart|transmit_storage[16][7]     ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[8][7]      ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[7][7]      ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[6][7]      ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[4][7]      ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_data_state_max[5]  ; Stuck at GND due to stuck port data_in             ;
; uart:i_uart|transmit_storage[4][5]      ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[8][5]      ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[7][5]      ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[6][5]      ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[16][5]     ; Stuck at VCC due to stuck port data_in             ;
; uart:i_uart|transmit_storage[4][4]      ; Merged with uart:i_uart|transmit_storage[3][6]     ;
; uart:i_uart|transmit_storage[6][4]      ; Merged with uart:i_uart|transmit_storage[6][6]     ;
; uart:i_uart|transmit_storage[3][3]      ; Merged with uart:i_uart|transmit_storage[3][4]     ;
; Total Number of Removed Registers = 181 ;                                                    ;
+-----------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3683  ;
; Number of registers using Synchronous Clear  ; 1067  ;
; Number of registers using Synchronous Load   ; 1054  ;
; Number of registers using Asynchronous Clear ; 2068  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3590  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Inverted Register Statistics                                                    ;
+-----------------------------------------------------------------------+---------+
; Inverted Register                                                     ; Fan out ;
+-----------------------------------------------------------------------+---------+
; uart:i_uart|UART_TX                                                   ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[42][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[41][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[40][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[43][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[37][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[38][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[36][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[39][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[34][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[33][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[32][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[35][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[45][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[46][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[44][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[47][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[21][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[25][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[17][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[29][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[26][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[22][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[18][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[30][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[24][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[20][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[16][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[28][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[23][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[27][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[19][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[31][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[6][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[5][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[4][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[7][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[9][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[10][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[8][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[11][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[1][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[2][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[0][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[3][0]  ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[14][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[13][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[12][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[15][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[54][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[58][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[50][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[62][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[57][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[53][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[49][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[61][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[52][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[56][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[48][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[60][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[59][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[55][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[51][0] ; 2       ;
; TheInstructionMemory:i_TheInstructionMemory|instruction_memory[63][0] ; 2       ;
; Total number of inverted registers = 65                               ;         ;
+-----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|fetch:i_fetch|instruction_rd1[1]                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|fetch:i_fetch|uart_step_counter[0]                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE0_NANO|uart:i_uart|clock_divider_counter[1]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO|execution:i_execuition|reg_wr1[5]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO|execution:i_execuition|data_wr1_data[5]           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO|fetch:i_fetch|fetch1[5]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[0][0]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[1][2]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[2][2]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[3][1]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[4][4]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[5][7]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[6][1]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[7][3]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[8][12]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[9][8]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[10][6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[11][8]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[12][0]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[13][5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[14][5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[15][1]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[16][9]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[17][9]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[18][2]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[19][12]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[20][2]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[21][10]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[22][9]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[23][9]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[24][1]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[25][11]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[26][8]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[27][10]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[28][11]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[29][0]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[30][8]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[31][8]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[32][6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[33][7]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[34][3]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[35][7]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[36][10]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[37][2]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[38][9]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[39][3]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[40][2]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[41][5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[42][5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[43][12]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[44][6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[45][6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[46][13]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[47][2]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[48][6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[49][5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[50][1]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[51][8]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[52][5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[53][15]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[54][5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[55][15]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[56][7]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[57][9]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[58][2]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[59][1]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[60][13]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[61][4]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[62][6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|registerfile:i_registerfile|register[63][15]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[1][1]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[3][7]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[5][3]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[7][3]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[9][0]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[11][0]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[13][3]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[15][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[17][6]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[19][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[21][0]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[23][0]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[25][4]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[27][7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[29][0]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[31][4]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[33][0]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[35][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[37][6]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[39][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[41][7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[43][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[45][6]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[47][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[49][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[51][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[53][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[55][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[57][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[59][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[61][5]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[63][7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[65][0]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[67][3]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[69][5]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[71][3]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[73][6]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[75][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[77][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[79][1]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[81][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[83][5]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[85][3]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[87][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[89][4]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[91][4]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[93][7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[95][5]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[97][7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[99][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[101][2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[103][4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[105][0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[107][3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[109][2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[111][0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[113][6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[115][3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[117][3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[119][1] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[121][6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[123][7] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[125][2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[127][7] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[128][0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO|uart:i_uart|transmit_storage[8][5]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[0][6]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[2][6]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[4][3]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[6][4]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[8][4]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[10][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[12][6]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[14][0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[16][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[18][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[20][1]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[22][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[24][7]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[26][6]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[28][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[30][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[32][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[34][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[36][7]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[38][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[40][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[42][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[44][1]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[46][5]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[48][0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[50][7]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[52][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[54][5]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[56][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[58][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[60][0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[62][1]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[64][1]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[66][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[68][5]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[70][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[72][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[74][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[76][5]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[78][6]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[80][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[82][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[84][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[86][1]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[88][0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[90][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[92][7]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[94][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[96][0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[98][7]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[100][2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[102][2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[104][3] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[106][2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[108][5] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[110][6] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[112][1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[114][4] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[116][1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[118][1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[120][0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[122][6] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[124][3] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE0_NANO|TheDataMemory:i_TheDataMemory|data_memory[126][2] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO|uart:i_uart|transmit_storage[7][4]                ;
; 10:1               ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |DE0_NANO|execution:i_execuition|reg_wr2_data[9]            ;
; 64:1               ; 16 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO|fetch:i_fetch|fetch2[12]                          ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |DE0_NANO|uart:i_uart|transmit_state[1]                     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |DE0_NANO|uart:i_uart|transmit_data[6]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |DE0_NANO|uart:i_uart|transmit_storage[6][6]                ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |DE0_NANO|execution:i_execuition|reg_rd1[0]                 ;
; 65:1               ; 6 bits    ; 258 LEs       ; 18 LEs               ; 240 LEs                ; Yes        ; |DE0_NANO|uart:i_uart|recieve_state[2]                      ;
; 130:1              ; 4 bits    ; 344 LEs       ; 24 LEs               ; 320 LEs                ; Yes        ; |DE0_NANO|uart:i_uart|transmit_data_state_max[4]            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO|uart:i_uart|transmit_storage[3][4]                ;
; 130:1              ; 8 bits    ; 688 LEs       ; 688 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO|uart:i_uart|transmit_storage[16][0]               ;
; 262:1              ; 2 bits    ; 348 LEs       ; 346 LEs              ; 2 LEs                  ; Yes        ; |DE0_NANO|uart:i_uart|transmit_storage[6][0]                ;
; 263:1              ; 4 bits    ; 700 LEs       ; 700 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO|uart:i_uart|transmit_storage[4][0]                ;
; 161:1              ; 2 bits    ; 214 LEs       ; 200 LEs              ; 14 LEs                 ; Yes        ; |DE0_NANO|execution:i_execuition|reg_wr1_data[7]            ;
; 161:1              ; 2 bits    ; 214 LEs       ; 200 LEs              ; 14 LEs                 ; Yes        ; |DE0_NANO|execution:i_execuition|reg_wr1_data[4]            ;
; 162:1              ; 2 bits    ; 216 LEs       ; 202 LEs              ; 14 LEs                 ; Yes        ; |DE0_NANO|execution:i_execuition|reg_wr1_data[2]            ;
; 162:1              ; 3 bits    ; 324 LEs       ; 300 LEs              ; 24 LEs                 ; Yes        ; |DE0_NANO|execution:i_execuition|reg_wr1_data[9]            ;
; 17:1               ; 5 bits    ; 55 LEs        ; 10 LEs               ; 45 LEs                 ; Yes        ; |DE0_NANO|execution:i_execuition|reg_rd2[4]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|uart:i_uart|Mux15                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|execution:i_execuition|ShiftRight1                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|execution:i_execuition|ShiftRight1                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO|execution:i_execuition|ShiftRight1                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |DE0_NANO|uart:i_uart|Mux12                                 ;
; 64:1               ; 16 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |DE0_NANO|registerfile:i_registerfile|Mux25                 ;
; 64:1               ; 16 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |DE0_NANO|registerfile:i_registerfile|Mux9                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execution:i_execuition"                                                                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                         ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; previous_programcounter ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "previous_programcounter[6..6]" will be connected to GND. ;
; unsigned_5              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                    ;
; data_rd3                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; data_wr3                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; data_wr3_data           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; data_wr3_enable         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; data_rd3_out            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                    ;
; pcchange                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; pcjumpenable            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
; pclocation              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder:i_decoder"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; unsigned_5 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch:i_fetch"                                                                                                                                                                               ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; instruction_rd1  ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (6 bits) it drives; bit(s) "instruction_rd1[19..6]" have no fanouts                                             ;
; uart_step_volume ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (1 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 3683                        ;
;     CLR               ; 10                          ;
;     ENA               ; 466                         ;
;     ENA CLR           ; 1026                        ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 1024                        ;
;     ENA SCLR          ; 1041                        ;
;     ENA SLD           ; 25                          ;
;     SCLR              ; 18                          ;
;     SLD               ; 5                           ;
;     plain             ; 60                          ;
; cycloneiii_lcell_comb ; 10429                       ;
;     arith             ; 247                         ;
;         2 data inputs ; 169                         ;
;         3 data inputs ; 78                          ;
;     normal            ; 10182                       ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 85                          ;
;         2 data inputs ; 109                         ;
;         3 data inputs ; 2669                        ;
;         4 data inputs ; 7315                        ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 8.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Aug 24 12:51:20 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file InstructionMemory.v
    Info (12023): Found entity 1: TheInstructionMemory File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Fetch.v
    Info (12023): Found entity 1: fetch File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v Line: 1
Warning (10238): Verilog Module Declaration warning at Execute.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "execution" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file Execute.v
    Info (12023): Found entity 1: execution File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DataMemory.v
    Info (12023): Found entity 1: TheDataMemory File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Clock.v
    Info (12023): Found entity 1: Clock File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Clock.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file 32bitdecoder.v
    Info (12023): Found entity 1: decoder File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RegisterFile.v
    Info (12023): Found entity 1: registerfile File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DE0_NANO.v
    Info (12023): Found entity 1: DE0_NANO File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(322): created implicit net for "carrybit" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 322
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(323): created implicit net for "carrybit_wr" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 323
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(324): created implicit net for "carrybit_wr_enable" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 324
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(353): created implicit net for "nop_stop" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 353
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(362): created implicit net for "flush" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 362
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(384): created implicit net for "super_duper_a" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 384
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO.v(385): created implicit net for "super_duper_b" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 385
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE0_NANO.v(279): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 279
Info (12128): Elaborating entity "TheInstructionMemory" for hierarchy "TheInstructionMemory:i_TheInstructionMemory" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 302
Warning (10230): Verilog HDL assignment warning at InstructionMemory.v(71): truncated value with size 32 to match size of target (20) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v Line: 71
Warning (10240): Verilog HDL Always Construct warning at InstructionMemory.v(66): inferring latch(es) for variable "instructionloopcount", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/InstructionMemory.v Line: 66
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:i_registerfile" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 325
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(85): truncated value with size 32 to match size of target (20) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v Line: 85
Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(79): inferring latch(es) for variable "registerloopcount", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/RegisterFile.v Line: 79
Info (12128): Elaborating entity "TheDataMemory" for hierarchy "TheDataMemory:i_TheDataMemory" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 349
Warning (10230): Verilog HDL assignment warning at DataMemory.v(83): truncated value with size 32 to match size of target (20) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DataMemory.v Line: 83
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:i_fetch" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 369
Warning (10230): Verilog HDL assignment warning at Fetch.v(130): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v Line: 130
Warning (10230): Verilog HDL assignment warning at Fetch.v(171): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v Line: 171
Warning (10230): Verilog HDL assignment warning at Fetch.v(180): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v Line: 180
Warning (10230): Verilog HDL assignment warning at Fetch.v(184): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Fetch.v Line: 184
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:i_decoder" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 386
Warning (10235): Verilog HDL Always Construct warning at 32bitdecoder.v(90): variable "bit_check" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at 32bitdecoder.v(107): variable "bit_check" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Warning (10230): Verilog HDL assignment warning at 32bitdecoder.v(124): truncated value with size 5 to match size of target (3) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 124
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "opcode", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "destination", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "source_1", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "source_2", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "unsigned_1", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "unsigned_2", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "unsigned_3", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "signed_1", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "signed_2", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "signed_3", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "operationnumber", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "super_duper_a", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "super_duper_b", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "unsigned_4", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable "unsigned_5", which holds its previous value in one or more paths through the always construct File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 87
Info (10041): Inferred latch for "unsigned_5[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_5[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_5[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_5[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_5[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_5[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_5[6]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_5[7]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_5[8]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[6]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[7]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[8]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_4[9]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "super_duper_b" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "super_duper_a" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "operationnumber[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "operationnumber[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "operationnumber[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "operationnumber[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "operationnumber[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "operationnumber[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[6]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[7]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[8]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_3[9]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[6]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[7]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[8]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[9]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[10]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[11]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[12]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[13]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[14]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_2[15]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[6]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[7]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[8]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[9]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[10]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[11]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[12]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[13]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[14]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[15]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[16]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[17]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[18]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[19]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[20]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "signed_1[21]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[6]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[7]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_3[8]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[6]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[7]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[8]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[9]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[10]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[11]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[12]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[13]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[14]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_2[15]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_1[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_1[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_1[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_1[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_1[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "unsigned_1[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_2[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_2[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_2[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_2[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_2[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_2[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_1[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_1[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_1[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_1[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_1[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "source_1[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "destination[0]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "destination[1]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "destination[2]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "destination[3]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "destination[4]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (10041): Inferred latch for "destination[5]" at 32bitdecoder.v(107) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (12128): Elaborating entity "execution" for hierarchy "execution:i_execuition" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 436
Warning (10230): Verilog HDL assignment warning at Execute.v(361): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 361
Warning (10230): Verilog HDL assignment warning at Execute.v(369): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 369
Warning (10230): Verilog HDL assignment warning at Execute.v(373): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 373
Warning (10230): Verilog HDL assignment warning at Execute.v(380): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 380
Warning (10230): Verilog HDL assignment warning at Execute.v(385): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 385
Warning (10230): Verilog HDL assignment warning at Execute.v(391): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 391
Warning (10230): Verilog HDL assignment warning at Execute.v(392): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 392
Warning (10230): Verilog HDL assignment warning at Execute.v(400): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 400
Warning (10230): Verilog HDL assignment warning at Execute.v(404): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 404
Warning (10230): Verilog HDL assignment warning at Execute.v(405): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 405
Warning (10230): Verilog HDL assignment warning at Execute.v(413): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 413
Warning (10230): Verilog HDL assignment warning at Execute.v(414): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 414
Warning (10230): Verilog HDL assignment warning at Execute.v(420): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 420
Warning (10230): Verilog HDL assignment warning at Execute.v(427): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 427
Warning (10230): Verilog HDL assignment warning at Execute.v(434): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 434
Warning (10230): Verilog HDL assignment warning at Execute.v(438): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 438
Warning (10230): Verilog HDL assignment warning at Execute.v(445): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 445
Warning (10230): Verilog HDL assignment warning at Execute.v(450): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 450
Warning (10230): Verilog HDL assignment warning at Execute.v(455): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 455
Warning (10230): Verilog HDL assignment warning at Execute.v(457): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 457
Warning (10230): Verilog HDL assignment warning at Execute.v(465): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 465
Warning (10230): Verilog HDL assignment warning at Execute.v(469): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 469
Warning (10230): Verilog HDL assignment warning at Execute.v(471): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 471
Warning (10230): Verilog HDL assignment warning at Execute.v(479): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 479
Warning (10230): Verilog HDL assignment warning at Execute.v(481): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 481
Warning (10230): Verilog HDL assignment warning at Execute.v(487): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 487
Warning (10230): Verilog HDL assignment warning at Execute.v(492): truncated value with size 22 to match size of target (9) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 492
Warning (10230): Verilog HDL assignment warning at Execute.v(496): truncated value with size 16 to match size of target (9) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 496
Warning (10230): Verilog HDL assignment warning at Execute.v(503): truncated value with size 10 to match size of target (9) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 503
Warning (10230): Verilog HDL assignment warning at Execute.v(510): truncated value with size 10 to match size of target (9) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 510
Warning (10230): Verilog HDL assignment warning at Execute.v(516): truncated value with size 10 to match size of target (9) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 516
Warning (10230): Verilog HDL assignment warning at Execute.v(522): truncated value with size 10 to match size of target (9) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 522
Warning (10230): Verilog HDL assignment warning at Execute.v(528): truncated value with size 10 to match size of target (9) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 528
Warning (10230): Verilog HDL assignment warning at Execute.v(534): truncated value with size 10 to match size of target (9) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 534
Warning (10230): Verilog HDL assignment warning at Execute.v(544): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 544
Warning (10230): Verilog HDL assignment warning at Execute.v(545): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 545
Warning (10230): Verilog HDL assignment warning at Execute.v(546): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 546
Warning (10230): Verilog HDL assignment warning at Execute.v(558): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 558
Warning (10230): Verilog HDL assignment warning at Execute.v(559): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 559
Warning (10230): Verilog HDL assignment warning at Execute.v(560): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 560
Warning (10230): Verilog HDL assignment warning at Execute.v(580): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 580
Warning (10230): Verilog HDL assignment warning at Execute.v(581): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 581
Warning (10230): Verilog HDL assignment warning at Execute.v(582): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 582
Warning (10230): Verilog HDL assignment warning at Execute.v(596): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 596
Warning (10230): Verilog HDL assignment warning at Execute.v(597): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 597
Warning (10230): Verilog HDL assignment warning at Execute.v(598): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 598
Warning (10230): Verilog HDL assignment warning at Execute.v(612): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 612
Warning (10230): Verilog HDL assignment warning at Execute.v(613): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 613
Warning (10230): Verilog HDL assignment warning at Execute.v(614): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 614
Warning (10230): Verilog HDL assignment warning at Execute.v(628): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 628
Warning (10230): Verilog HDL assignment warning at Execute.v(629): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 629
Warning (10230): Verilog HDL assignment warning at Execute.v(630): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 630
Warning (10230): Verilog HDL assignment warning at Execute.v(645): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 645
Warning (10230): Verilog HDL assignment warning at Execute.v(646): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 646
Warning (10230): Verilog HDL assignment warning at Execute.v(647): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 647
Warning (10230): Verilog HDL assignment warning at Execute.v(661): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 661
Warning (10230): Verilog HDL assignment warning at Execute.v(662): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 662
Warning (10230): Verilog HDL assignment warning at Execute.v(663): truncated value with size 16 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 663
Warning (10034): Output port "data_rd3" at Execute.v(126) has no driver File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 126
Warning (10034): Output port "data_rd4" at Execute.v(127) has no driver File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 127
Warning (10034): Output port "data_wr3" at Execute.v(131) has no driver File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 131
Warning (10034): Output port "data_wr4" at Execute.v(132) has no driver File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 132
Warning (10034): Output port "data_wr3_data" at Execute.v(135) has no driver File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 135
Warning (10034): Output port "data_wr4_data" at Execute.v(136) has no driver File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/Execute.v Line: 136
Info (12128): Elaborating entity "uart" for hierarchy "uart:i_uart" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 469
Warning (10230): Verilog HDL assignment warning at uart.v(99): truncated value with size 32 to match size of target (17) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 99
Warning (10230): Verilog HDL assignment warning at uart.v(143): truncated value with size 32 to match size of target (4) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 143
Warning (10230): Verilog HDL assignment warning at uart.v(151): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 151
Warning (10230): Verilog HDL assignment warning at uart.v(200): truncated value with size 32 to match size of target (6) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 200
Warning (10230): Verilog HDL assignment warning at uart.v(206): truncated value with size 32 to match size of target (16) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 206
Warning (10230): Verilog HDL assignment warning at uart.v(212): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 212
Warning (10230): Verilog HDL assignment warning at uart.v(247): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 247
Warning (10230): Verilog HDL assignment warning at uart.v(248): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 248
Warning (10230): Verilog HDL assignment warning at uart.v(249): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 249
Warning (10230): Verilog HDL assignment warning at uart.v(250): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 250
Warning (10230): Verilog HDL assignment warning at uart.v(251): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 251
Warning (10230): Verilog HDL assignment warning at uart.v(252): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 252
Warning (10230): Verilog HDL assignment warning at uart.v(357): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 357
Warning (10230): Verilog HDL assignment warning at uart.v(358): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 358
Warning (10230): Verilog HDL assignment warning at uart.v(359): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 359
Warning (10230): Verilog HDL assignment warning at uart.v(360): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 360
Warning (10230): Verilog HDL assignment warning at uart.v(361): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 361
Warning (10230): Verilog HDL assignment warning at uart.v(362): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 362
Warning (10230): Verilog HDL assignment warning at uart.v(365): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 365
Warning (10230): Verilog HDL assignment warning at uart.v(366): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 366
Warning (10230): Verilog HDL assignment warning at uart.v(367): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 367
Warning (10230): Verilog HDL assignment warning at uart.v(368): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 368
Warning (10230): Verilog HDL assignment warning at uart.v(369): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 369
Warning (10230): Verilog HDL assignment warning at uart.v(370): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 370
Warning (10230): Verilog HDL assignment warning at uart.v(371): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 371
Warning (10230): Verilog HDL assignment warning at uart.v(372): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 372
Warning (10230): Verilog HDL assignment warning at uart.v(373): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 373
Warning (10230): Verilog HDL assignment warning at uart.v(374): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 374
Warning (10230): Verilog HDL assignment warning at uart.v(375): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 375
Warning (10230): Verilog HDL assignment warning at uart.v(376): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 376
Warning (10230): Verilog HDL assignment warning at uart.v(377): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 377
Warning (10230): Verilog HDL assignment warning at uart.v(378): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 378
Warning (10230): Verilog HDL assignment warning at uart.v(379): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 379
Warning (10230): Verilog HDL assignment warning at uart.v(380): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 380
Warning (10230): Verilog HDL assignment warning at uart.v(388): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 388
Warning (10230): Verilog HDL assignment warning at uart.v(389): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 389
Warning (10230): Verilog HDL assignment warning at uart.v(390): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 390
Warning (10230): Verilog HDL assignment warning at uart.v(391): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 391
Warning (10230): Verilog HDL assignment warning at uart.v(392): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 392
Warning (10230): Verilog HDL assignment warning at uart.v(393): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 393
Warning (10230): Verilog HDL assignment warning at uart.v(395): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 395
Warning (10230): Verilog HDL assignment warning at uart.v(396): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 396
Warning (10230): Verilog HDL assignment warning at uart.v(397): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 397
Warning (10230): Verilog HDL assignment warning at uart.v(398): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 398
Warning (10230): Verilog HDL assignment warning at uart.v(399): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 399
Warning (10230): Verilog HDL assignment warning at uart.v(400): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 400
Warning (10230): Verilog HDL assignment warning at uart.v(401): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 401
Warning (10230): Verilog HDL assignment warning at uart.v(402): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 402
Warning (10230): Verilog HDL assignment warning at uart.v(403): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 403
Warning (10230): Verilog HDL assignment warning at uart.v(404): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 404
Warning (10230): Verilog HDL assignment warning at uart.v(405): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 405
Warning (10230): Verilog HDL assignment warning at uart.v(406): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 406
Warning (10230): Verilog HDL assignment warning at uart.v(407): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 407
Warning (10230): Verilog HDL assignment warning at uart.v(408): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 408
Warning (10230): Verilog HDL assignment warning at uart.v(409): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 409
Warning (10230): Verilog HDL assignment warning at uart.v(410): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 410
Warning (10230): Verilog HDL assignment warning at uart.v(417): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 417
Warning (10230): Verilog HDL assignment warning at uart.v(418): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 418
Warning (10230): Verilog HDL assignment warning at uart.v(419): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 419
Warning (10230): Verilog HDL assignment warning at uart.v(420): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 420
Warning (10230): Verilog HDL assignment warning at uart.v(421): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 421
Warning (10230): Verilog HDL assignment warning at uart.v(422): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 422
Warning (10230): Verilog HDL assignment warning at uart.v(423): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 423
Warning (10230): Verilog HDL assignment warning at uart.v(424): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 424
Warning (10230): Verilog HDL assignment warning at uart.v(427): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 427
Warning (10230): Verilog HDL assignment warning at uart.v(428): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 428
Warning (10230): Verilog HDL assignment warning at uart.v(429): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 429
Warning (10230): Verilog HDL assignment warning at uart.v(430): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 430
Warning (10230): Verilog HDL assignment warning at uart.v(431): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 431
Warning (10230): Verilog HDL assignment warning at uart.v(432): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 432
Warning (10230): Verilog HDL assignment warning at uart.v(433): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 433
Warning (10230): Verilog HDL assignment warning at uart.v(442): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 442
Warning (10230): Verilog HDL assignment warning at uart.v(443): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 443
Warning (10230): Verilog HDL assignment warning at uart.v(444): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 444
Warning (10230): Verilog HDL assignment warning at uart.v(445): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 445
Warning (10230): Verilog HDL assignment warning at uart.v(446): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 446
Warning (10230): Verilog HDL assignment warning at uart.v(447): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 447
Warning (10230): Verilog HDL assignment warning at uart.v(448): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 448
Warning (10230): Verilog HDL assignment warning at uart.v(450): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 450
Warning (10230): Verilog HDL assignment warning at uart.v(451): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 451
Warning (10230): Verilog HDL assignment warning at uart.v(452): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 452
Warning (10230): Verilog HDL assignment warning at uart.v(453): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 453
Warning (10230): Verilog HDL assignment warning at uart.v(454): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 454
Warning (10230): Verilog HDL assignment warning at uart.v(455): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 455
Warning (10230): Verilog HDL assignment warning at uart.v(456): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 456
Warning (10230): Verilog HDL assignment warning at uart.v(457): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 457
Warning (10230): Verilog HDL assignment warning at uart.v(484): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 484
Warning (10230): Verilog HDL assignment warning at uart.v(485): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 485
Warning (10230): Verilog HDL assignment warning at uart.v(486): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 486
Warning (10230): Verilog HDL assignment warning at uart.v(487): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 487
Warning (10230): Verilog HDL assignment warning at uart.v(488): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 488
Warning (10230): Verilog HDL assignment warning at uart.v(489): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 489
Warning (10230): Verilog HDL assignment warning at uart.v(492): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 492
Warning (10230): Verilog HDL assignment warning at uart.v(493): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 493
Warning (10230): Verilog HDL assignment warning at uart.v(494): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 494
Warning (10230): Verilog HDL assignment warning at uart.v(495): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 495
Warning (10230): Verilog HDL assignment warning at uart.v(496): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 496
Warning (10230): Verilog HDL assignment warning at uart.v(497): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 497
Warning (10230): Verilog HDL assignment warning at uart.v(498): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 498
Warning (10230): Verilog HDL assignment warning at uart.v(499): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 499
Warning (10230): Verilog HDL assignment warning at uart.v(500): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 500
Warning (10230): Verilog HDL assignment warning at uart.v(501): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 501
Warning (10230): Verilog HDL assignment warning at uart.v(502): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 502
Warning (10230): Verilog HDL assignment warning at uart.v(503): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 503
Warning (10230): Verilog HDL assignment warning at uart.v(504): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 504
Warning (10230): Verilog HDL assignment warning at uart.v(505): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 505
Warning (10230): Verilog HDL assignment warning at uart.v(506): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 506
Warning (10230): Verilog HDL assignment warning at uart.v(507): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 507
Warning (10230): Verilog HDL assignment warning at uart.v(519): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 519
Warning (10230): Verilog HDL assignment warning at uart.v(520): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 520
Warning (10230): Verilog HDL assignment warning at uart.v(521): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 521
Warning (10230): Verilog HDL assignment warning at uart.v(522): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 522
Warning (10230): Verilog HDL assignment warning at uart.v(523): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 523
Warning (10230): Verilog HDL assignment warning at uart.v(524): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 524
Warning (10230): Verilog HDL assignment warning at uart.v(526): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 526
Warning (10230): Verilog HDL assignment warning at uart.v(527): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 527
Warning (10230): Verilog HDL assignment warning at uart.v(528): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 528
Warning (10230): Verilog HDL assignment warning at uart.v(529): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 529
Warning (10230): Verilog HDL assignment warning at uart.v(530): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 530
Warning (10230): Verilog HDL assignment warning at uart.v(531): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 531
Warning (10230): Verilog HDL assignment warning at uart.v(532): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 532
Warning (10230): Verilog HDL assignment warning at uart.v(533): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 533
Warning (10230): Verilog HDL assignment warning at uart.v(534): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 534
Warning (10230): Verilog HDL assignment warning at uart.v(535): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 535
Warning (10230): Verilog HDL assignment warning at uart.v(536): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 536
Warning (10230): Verilog HDL assignment warning at uart.v(537): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 537
Warning (10230): Verilog HDL assignment warning at uart.v(538): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 538
Warning (10230): Verilog HDL assignment warning at uart.v(539): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 539
Warning (10230): Verilog HDL assignment warning at uart.v(540): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 540
Warning (10230): Verilog HDL assignment warning at uart.v(541): truncated value with size 32 to match size of target (1) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 541
Warning (10230): Verilog HDL assignment warning at uart.v(545): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 545
Warning (10230): Verilog HDL assignment warning at uart.v(546): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 546
Warning (10230): Verilog HDL assignment warning at uart.v(547): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 547
Warning (10230): Verilog HDL assignment warning at uart.v(548): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 548
Warning (10230): Verilog HDL assignment warning at uart.v(549): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 549
Warning (10230): Verilog HDL assignment warning at uart.v(550): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 550
Warning (10230): Verilog HDL assignment warning at uart.v(552): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 552
Warning (10230): Verilog HDL assignment warning at uart.v(553): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 553
Warning (10230): Verilog HDL assignment warning at uart.v(554): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 554
Warning (10230): Verilog HDL assignment warning at uart.v(555): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 555
Warning (10230): Verilog HDL assignment warning at uart.v(556): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 556
Warning (10230): Verilog HDL assignment warning at uart.v(557): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 557
Warning (10230): Verilog HDL assignment warning at uart.v(558): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 558
Warning (10230): Verilog HDL assignment warning at uart.v(559): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 559
Warning (10230): Verilog HDL assignment warning at uart.v(560): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 560
Warning (10230): Verilog HDL assignment warning at uart.v(561): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 561
Warning (10230): Verilog HDL assignment warning at uart.v(562): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 562
Warning (10230): Verilog HDL assignment warning at uart.v(563): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 563
Warning (10230): Verilog HDL assignment warning at uart.v(564): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 564
Warning (10230): Verilog HDL assignment warning at uart.v(565): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 565
Warning (10230): Verilog HDL assignment warning at uart.v(566): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 566
Warning (10230): Verilog HDL assignment warning at uart.v(567): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 567
Warning (10230): Verilog HDL assignment warning at uart.v(569): truncated value with size 32 to match size of target (8) File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 569
Warning (10030): Net "transmit_storage[63..26]" at uart.v(174) has no driver or initial value, using a default initial value '0' File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 174
Warning (10034): Output port "data_wr3[0]" at uart.v(56) has no driver File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 56
Warning (10034): Output port "UART_GND" at uart.v(39) has no driver File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 39
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|unsigned_2[6]" merged with LATCH primitive "decoder:i_decoder|super_duper_a" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|super_duper_b" merged with LATCH primitive "decoder:i_decoder|super_duper_a" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 40
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|source_2[4]" merged with LATCH primitive "decoder:i_decoder|unsigned_1[4]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|unsigned_2[11]" merged with LATCH primitive "decoder:i_decoder|unsigned_1[4]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|source_2[3]" merged with LATCH primitive "decoder:i_decoder|unsigned_1[3]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|unsigned_2[10]" merged with LATCH primitive "decoder:i_decoder|unsigned_1[3]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|source_2[5]" merged with LATCH primitive "decoder:i_decoder|unsigned_1[5]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|unsigned_2[12]" merged with LATCH primitive "decoder:i_decoder|unsigned_1[5]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|unsigned_2[13]" merged with LATCH primitive "decoder:i_decoder|source_1[3]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|unsigned_2[14]" merged with LATCH primitive "decoder:i_decoder|source_1[4]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
    Info (13026): Duplicate LATCH primitive "decoder:i_decoder|unsigned_2[15]" merged with LATCH primitive "decoder:i_decoder|source_1[5]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/32bitdecoder.v Line: 107
Info (13000): Registers with preset signals will power-up high File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/uart.v Line: 38
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 90
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 90
    Warning (13410): Pin "UART_GND" is stuck at GND File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 142
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 93
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.v Line: 93
Info (21057): Implemented 11799 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 11784 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings
    Info: Peak virtual memory: 1380 megabytes
    Info: Processing ended: Wed Aug 24 12:51:47 2016
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/euser/Documents/AAP_DE0-NANO/aap-verilog-master/Pipeline/FPGA/DE0_NANO.map.smsg.


