{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610488736128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610488736151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 18:58:55 2021 " "Processing started: Tue Jan 12 18:58:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610488736151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488736151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maquinaestado -c maquinaestado " "Command: quartus_map --read_settings_files=on --write_settings_files=off maquinaestado -c maquinaestado" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488736151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610488736707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610488736707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinaestado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquinaestado-behaviour " "Found design unit 1: maquinaestado-behaviour" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610488770980 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquinaestado " "Found entity 1: maquinaestado" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610488770980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488770980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquinaestado " "Elaborating entity \"maquinaestado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610488771082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_atual maquinaestado.vhd(32) " "VHDL Process Statement warning at maquinaestado.vhd(32): signal \"estado_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610488771088 "|maquinaestado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_futura maquinaestado.vhd(36) " "VHDL Process Statement warning at maquinaestado.vhd(36): inferring latch(es) for signal or variable \"saida_futura\", which holds its previous value in one or more paths through the process" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610488771092 "|maquinaestado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_futuro maquinaestado.vhd(36) " "VHDL Process Statement warning at maquinaestado.vhd(36): inferring latch(es) for signal or variable \"estado_futuro\", which holds its previous value in one or more paths through the process" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610488771093 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S0 maquinaestado.vhd(36) " "Inferred latch for \"estado_futuro.S0\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771099 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S05 maquinaestado.vhd(36) " "Inferred latch for \"estado_futuro.S05\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771100 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S10 maquinaestado.vhd(36) " "Inferred latch for \"estado_futuro.S10\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771102 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S15 maquinaestado.vhd(36) " "Inferred latch for \"estado_futuro.S15\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771103 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S20 maquinaestado.vhd(36) " "Inferred latch for \"estado_futuro.S20\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771104 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_futuro.S25 maquinaestado.vhd(36) " "Inferred latch for \"estado_futuro.S25\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771105 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_futura\[0\] maquinaestado.vhd(36) " "Inferred latch for \"saida_futura\[0\]\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771107 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_futura\[1\] maquinaestado.vhd(36) " "Inferred latch for \"saida_futura\[1\]\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771108 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_futura\[2\] maquinaestado.vhd(36) " "Inferred latch for \"saida_futura\[2\]\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771109 "|maquinaestado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_futura\[3\] maquinaestado.vhd(36) " "Inferred latch for \"saida_futura\[3\]\" at maquinaestado.vhd(36)" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488771110 "|maquinaestado"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_futura\[0\] " "Latch saida_futura\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.S20 " "Ports D and ENA on the latch are fed by the same signal estado_atual.S20" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610488772550 ""}  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610488772550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_futura\[2\] " "Latch saida_futura\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada\[2\]" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610488772551 ""}  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610488772551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saida_futura\[3\] " "Latch saida_futura\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.S20 " "Ports D and ENA on the latch are fed by the same signal estado_atual.S20" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610488772553 ""}  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610488772553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_futuro.S15_719 " "Latch estado_futuro.S15_719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada\[2\]" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610488772554 ""}  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610488772554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_futuro.S20_784 " "Latch estado_futuro.S20_784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada\[2\]" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610488772555 ""}  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610488772555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_futuro.S10_654 " "Latch estado_futuro.S10_654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada\[2\]" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610488772555 ""}  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610488772555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_futuro.S05_589 " "Latch estado_futuro.S05_589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada\[2\]" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610488772557 ""}  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610488772557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_futuro.S0_524 " "Latch estado_futuro.S0_524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.S20 " "Ports D and ENA on the latch are fed by the same signal estado_atual.S20" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1610488772558 ""}  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1610488772558 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida_atual\[1\] VCC " "Pin \"saida_atual\[1\]\" is stuck at VCC" {  } { { "maquinaestado.vhd" "" { Text "C:/Users/mathe/Documents/TrabCircuitosLogicos/ExercicioComputacional4/maquinaestado.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610488772751 "|maquinaestado|saida_atual[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610488772751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610488772890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610488772923 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610488772923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610488772923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610488772923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610488773337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 18:59:33 2021 " "Processing ended: Tue Jan 12 18:59:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610488773337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610488773337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610488773337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610488773337 ""}
