library ieee;
use ieee.std_logic_1164.all;

entity moecke_aula18 is
 port(
	clk_top, rst_top : in std_logic;
	count_top : out integer
 );

end entity;

architecture ifsc_top of moecke_aula18 is
	component contador_up_down is
		generic								
		(
			MIN : natural := 3;
			MAX : natural := 21;
			UPDOWN : natural := 0 -- 0 => up; 1 => down
		);
		port
		(
			clk, rst		   : in std_logic;
			count_out   : out integer range MIN to MAX
		);
	end component;

begin


end architecture;