\iffalse
This file is protected by Copyright. Please refer to the COPYRIGHT file
distributed with this source distribution.

This file is part of OpenCPI <http://www.opencpi.org>

OpenCPI is free software: you can redistribute it and/or modify it under the
terms of the GNU Lesser General Public License as published by the Free Software
Foundation, either version 3 of the License, or (at your option) any later
version.

OpenCPI is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public License along
with this program. If not, see <http://www.gnu.org/licenses/>.
\fi

%----------------------------------------------------------------------------------------
% Required document specific properties
%----------------------------------------------------------------------------------------
\def\comp{mfsk\_{}mapper}
\edef\ecomp{mfsk_mapper}
\def\Comp{MFSK Mapper}
\def\docTitle{\Comp{} Component Data Sheet}
\def\snippetpath{../../../../../../doc/av/tex/snippets}
%----------------------------------------------------------------------------------------
% Global latex header (this must be after document specific properties)
%----------------------------------------------------------------------------------------
\input{\snippetpath/LaTeX_Header}
%----------------------------------------------------------------------------------------

\begin{document}
\maketitle
\thispagestyle{empty}
\newpage

% These are needed by component summary table
\def\name{\comp}
\def\workertype{Application}
\def\version{\ocpiversion}
\def\releasedate{4/2019}
\def\componentlibrary{ocpi.assets.comms\_{}comps}
\def\workers{\comp{}.hdl, \comp{}.rcc}
\def\testedplatforms{alst4, e3xx, isim, Matchstiq-Z1(PL), ml605, modelsim, xilinx13\_{}3, xilinx13\_{}3, xsim, zed}
\input{\snippetpath/component_summary_table}

\section*{Functionality}
\begin{flushleft}
	The \Comp{} component translates bits or groups of bits to Q0.15 signed real FSK symbol values.\medskip

	The number of FSK symbols is set with the \verb+M_p+ parameter, and the number of bits per FSK symbol is related by \ref{eq:bits_per_symbols}.

	\begin{equation} \label{eq:bits_per_symbols}
  		bits\_per\_symbol = log2(M\_p)
	\end{equation}

	The \Comp{} component parses the bits on its input in bits per symbol sized pieces. The parsing begins on the MSB and ends on the LSB.\medskip

	The possible FSK symbol values that can appear on the output of the component is set with the property \verb+symbols+. \verb+symbols+ is an array property with Q0.15 values with size \verb+M_p+. The FSK symbol value produced on the output will be the value of the symbols property at the index equal to value of the bits being parsed.\medskip

	For example, if \verb+M_p+ was set to 4, the number of bits per symbol is equal to 2 and the symbols property is an array with 4 values indexed from 0 to \verb+M_p+. If the bit sequence 00011011 appeared on the input, it would be interpreted as 4 symbols: 00,01,10,11. The output of the component would be equal to symbols[0], symbols[1], symbols[2], and symbols[3].\medskip

\end{flushleft}

\section*{Worker Implementation Details}
\subsection*{\comp.hdl}
The message size for the output is equal to DIN\_WIDTH\_p divided by the number of bits per symbol multiplied by 2.
\subsection*{\comp.rcc}
The message size for the output is equal to the input message size in bits divided by the number of bits per symbol multiplied by 2.

\section*{Block Diagrams}
\subsection*{Top level}
\begin{center}
	\begin{tikzpicture}[% List of styles applied to all, to override specify on a case-by-case
			every node/.style={
				align=center,  		% use this so that the "\\" for line break works
				minimum size=2cm	% creates space above and below text in rectangle
			},
			every edge/.style={draw,thick}
		]
		\node[rectangle,ultra thick,draw=black,fill=blue](R2){\Comp};
		\node[rectangle,draw=white,fill=white](R3)[left= of R2]{``in'' \\ Packed Bits};
		\node[rectangle,draw=white,fill=white](R4)[right= of R2]{``out'' \\ Signed real samples};
		\node[rectangle,draw=white,fill=white](R5)[above= of R2]{\verb+symbols+\\\verb+M_p+};
		\path[->]
		(R3)edge []	node [] {} (R2)
		(R2)edge []	node [] {} (R4)
		(R2)edge []	node [] {} (R5)
		(R5)edge []	node [] {} (R2)
		;
	\end{tikzpicture}
\end{center}

\section*{Source Dependencies}
\subsection*{\comp.hdl}
\begin{itemize}
	\item ocpiassets/components/comms\_comps/\comp.hdl/\comp.vhd
\end{itemize}

\begin{landscape}
	\section*{Component Spec Properties}
	\begin{scriptsize}
		\begin{tabular}{|p{2cm}|p{1.5cm}|c|c|c|p{1.5cm}|p{1cm}|p{7cm}|}
			\hline
			\rowcolor{blue}
			Name          	& Type  & SequenceLength & ArrayDimensions & Accessibility       & Valid Range 	& Default & Usage              	\\
			\hline
			\verb+M_p+    	& UChar & -              & -               & Readable, Parameter & 2,4       	& 2       & Number of FSK levels \\
			\hline
			\verb+symbols+  & Short & -              & M\_p            & Readable, Writable	 & Standard    	& -       & FSK symbol values 	\\
			\hline
		\end{tabular}
	\end{scriptsize}

	\section*{Worker Properties}
	\subsection*{\comp.hdl}
	\begin{scriptsize}
		\begin{tabular}{|p{2cm}|p{2cm}|p{1cm}|c|c|c|p{2cm}|p{1cm}|p{4cm}|}
			\hline
			\rowcolor{blue}
			Type     & Name                 & Type  & SequenceLength & ArrayDimensions & Accessibility       & Valid Range 	& Default 	& Usage               	\\
			\hline
			Property & \verb+DIN_WIDTH_p+ 	& Ulong & -              & -               & Readable, Parameter & 16       	& 16     	& Input port data width	\\
			\hline
		\end{tabular}
	\end{scriptsize}

	\section*{Component Ports}
	\begin{scriptsize}
		\begin{tabular}{|M{2cm}|M{1.5cm}|M{4cm}|c|c|p{9cm}|}
			\hline
			\rowcolor{blue}
			Name & Producer & Protocol			& Optional & Advanced 					& Usage      			\\
			\hline
			in   & false    & -					& false    & -        					& Packed bits         	\\
			\hline
			out  & true     & rstream\_protocol & false    & ZeroLengthMessages=true    & Q0.15 signed real samples	\\
			\hline
		\end{tabular}
	\end{scriptsize}
	\section*{Worker Interfaces}
	\subsection*{\comp.hdl}
	\begin{scriptsize}
		\begin{tabular}{|M{2cm}|M{1.5cm}|c|c|p{12cm}|}
			\hline
			\rowcolor{blue}
			Type            & Name & DataWidth 		& Advanced  & Usage                 		\\
			\hline
			StreamInterface & in   & DIN\_WIDTH\_p	& - 		& Packed bits					\\
			\hline
			StreamInterface & out  & 16        		& -			& Q0.15 signed real samples 	\\
			\hline
		\end{tabular}
	\end{scriptsize}
\end{landscape}

\section*{Control Timing and Signals}
\begin{flushleft}
	The \Comp{} HDL worker uses the clock from the Control Plane and standard Control Plane signals.\\
\end{flushleft}

\begin{landscape}
\section*{Worker Configuration Parameters}
\subsubsection*{\comp.hdl}
%\input{../../\ecomp.hdl/configurations.inc}
\section*{Performance and Resource Utilization}
\subsubsection*{\comp.hdl}
%\input{../../\ecomp.hdl/utilization.inc}
\end{landscape}
\section*{Test and Verification}
\begin{flushleft}
	The input file consists of packed bits with a series of ramps from 0 to the number of FSK levels minus 1. The \medskip

	The expected output waveform is a matching series of ramps of 16 bit values from 0 to the number of FSK levels minus 1. For verification, the values in the ramp are verified to match the input.
\end{flushleft}
\end{document}
