// Seed: 3493962445
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    output wire id_5
);
  wire id_7 = 1'b0;
  tri  id_8 = 1'b0;
  wire id_9;
  id_10(
      .id_0(1 && 1 - id_3), .id_1(1), .id_2(id_8), .id_3(1), .id_4(id_4)
  );
  always @(posedge 1 or posedge 1) id_3 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wire id_3,
    output supply1 id_4,
    input supply0 id_5
);
  assign id_4 = id_0;
  module_0(
      id_2, id_4, id_2, id_3, id_4, id_3
  );
  wire id_7;
endmodule
