Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_1_behav xil_defaultlib.testbench_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/trevormaxjs/Documents/Engineering/Digital_Design/homework_10/homework_10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/trevormaxjs/Documents/Engineering/Digital_Design/homework_10/homework_10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PcRegister
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Adder4
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_1_behav
