m255
K4
z2
!s11f MIXED_VERSIONS
!s11e vcom 2019.3_2 2019.09, Sep 24 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/jpans/ChipDesignandVerification
T_opt
!s11d Top_sv_unit /home/jpans/ChipDesignandVerification/ALU_Coverage/work 1 ALU_iface 1 /home/jpans/ChipDesignandVerification/ALU_Coverage/work 
!s110 1668518920
VPI]YzdZm5i>?@o^D=kkde0
04 3 4 work Top fast 0
=1-00163eb0e495-63739407-b64d0-1bdb35
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OE;O;2019.3_2;69
Ealu
Z1 w1666528838
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 -1
Z4 d/home/jpans/ChipDesignandVerification/ALU_Coverage
Z5 8/home/jpans/ChipDesignandVerification/ALU_Coverage/ALU.vhd
Z6 F/home/jpans/ChipDesignandVerification/ALU_Coverage/ALU.vhd
l0
L16
V1M6lGWAjgoJEgYV1ed6N[1
!s100 ]`ECcUN]c29^OIXRQi1;53
Z7 OE;C;2019.3_2;69
32
Z8 !s110 1668518884
!i10b 1
Z9 !s108 1668518884.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/ALU.vhd|
Z11 !s107 /home/jpans/ChipDesignandVerification/ALU_Coverage/ALU.vhd|
!i113 0
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioural
R2
R3
DEx4 work 3 alu 0 22 1M6lGWAjgoJEgYV1ed6N[1
!i122 -1
l38
L27
VV^4FXM1zeK`;?280o]HB<0
!s100 >dYVXNe@9gOJBXmh[gZDa1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 0
R12
R13
YALU_iface
Z14 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R8
!i10b 1
!s100 j3Q7cKWiRXN:l:_Am<08M1
!s11b oUNeSez4?G7^m1fGH[W4_2
I8;dBATiOHLY0W`GJT<fP?1
Z15 VDg1SIo80bB@j0V0VzS_@n1
S1
R4
w1667813308
8/home/jpans/ChipDesignandVerification/ALU_Coverage/ALU_iface.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/ALU_iface.sv
!i122 -1
L0 5
Z16 OE;L;2019.3_2;69
r1
!s85 0
31
R9
!s107 /home/jpans/ChipDesignandVerification/ALU_Coverage/ALU_iface.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/ALU_iface.sv|
!i113 0
Z17 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
n@a@l@u_iface
Xchecker_sv_unit
R14
R8
VZi]:7:iIJ9omdnz[<SQD>0
r1
!s85 0
!i10b 1
!s100 L6W@`n>m9i@WEm[J;^@ZS3
IZi]:7:iIJ9omdnz[<SQD>0
!i103 1
S1
R4
Z18 w1668501580
8/home/jpans/ChipDesignandVerification/ALU_Coverage/checker.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/checker.sv
Z19 Ftransaction.sv
!i122 -1
L0 4
R16
31
R9
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_Coverage/checker.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/checker.sv|
!i113 0
R17
R0
Xdriver_sv_unit
Z20 !s115 ALU_iface
R14
R8
VIPn=0f@LWUAIZ20[aV2mU2
r1
!s85 0
!i10b 1
!s100 g7Tg8jVC2TE]SIH;HjC2G1
IIPn=0f@LWUAIZ20[aV2mU2
!i103 1
S1
R4
w1668504454
8/home/jpans/ChipDesignandVerification/ALU_Coverage/driver.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/driver.sv
R19
!i122 -1
L0 4
R16
31
R9
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_Coverage/driver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/driver.sv|
!i113 0
R17
R0
Xenvironment_sv_unit
R20
R14
R8
VU5F8TSW7_LAmn]I2bz90z2
r1
!s85 0
!i10b 1
!s100 PoUke15^c5UIaRcEz[;3>1
IU5F8TSW7_LAmn]I2bz90z2
!i103 1
S1
R4
Z21 w1668504524
8/home/jpans/ChipDesignandVerification/ALU_Coverage/environment.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/environment.sv
R19
Z22 Fgenerator.sv
Z23 Fdriver.sv
Z24 Fmonitor.sv
Z25 Fchecker.sv
Z26 Fscoreboard.sv
!i122 -1
L0 4
R16
31
R9
!s107 scoreboard.sv|checker.sv|monitor.sv|driver.sv|generator.sv|transaction.sv|/home/jpans/ChipDesignandVerification/ALU_Coverage/environment.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/environment.sv|
!i113 0
R17
R0
vgbprocessor
R14
R8
!i10b 1
!s100 kMzQk:G9E;gV:]^^Ni[o>2
!s11b `SIAO:Q@CSnFLd1E[B;YH2
Icon?LYNj;l[Doe65zbOPb0
R15
S1
R4
w1666528211
8/home/jpans/ChipDesignandVerification/ALU_Coverage/gbprocessor.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/gbprocessor.sv
!i122 -1
L0 14
R16
r1
!s85 0
31
R9
!s107 /home/jpans/ChipDesignandVerification/ALU_Coverage/gbprocessor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/gbprocessor.sv|
!i113 0
R17
R0
Xgenerator_sv_unit
R14
Z27 !s110 1668518885
Vz2I4n=B_92hgDn25:hb8N3
r1
!s85 0
!i10b 1
!s100 JBc1a<mk=f_dba3fUeUcg0
Iz2I4n=B_92hgDn25:hb8N3
!i103 1
S1
R4
w1667854157
8/home/jpans/ChipDesignandVerification/ALU_Coverage/generator.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/generator.sv
R19
!i122 -1
L0 4
R16
31
Z28 !s108 1668518885.000000
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_Coverage/generator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/generator.sv|
!i113 0
R17
R0
Xmonitor_sv_unit
R20
R14
R27
V9@@3K@CG0USC:`=;VIfS90
r1
!s85 0
!i10b 1
!s100 BzXQkePLlPeNWMP;eQe862
I9@@3K@CG0USC:`=;VIfS90
!i103 1
S1
R4
R18
8/home/jpans/ChipDesignandVerification/ALU_Coverage/monitor.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/monitor.sv
!i122 -1
L0 2
R16
31
R28
!s107 /home/jpans/ChipDesignandVerification/ALU_Coverage/monitor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/monitor.sv|
!i113 0
R17
R0
Xscoreboard_sv_unit
R14
R27
Vnd3@CFoGc6GczlNm_4?^j3
r1
!s85 0
!i10b 1
!s100 zG7i;[:WOKDSmaW3cE;]E0
Ind3@CFoGc6GczlNm_4?^j3
!i103 1
S1
R4
R18
8/home/jpans/ChipDesignandVerification/ALU_Coverage/scoreboard.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/scoreboard.sv
!i122 -1
L0 1
R16
31
R28
!s107 /home/jpans/ChipDesignandVerification/ALU_Coverage/scoreboard.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/scoreboard.sv|
!i113 0
R17
R0
4test
R14
Z29 DXx4 work 11 Top_sv_unit 0 22 QKXVRn4Q58G__Z<l>]i]d3
R27
R15
r1
!s85 0
!i10b 1
!s100 >eULUzL>ajR94fIi9a>Wh1
Iz0h`h?Ij3aY4]dWoESYYN0
Z30 !s105 Top_sv_unit
S1
R4
w1668500555
8test.sv
Z31 Ftest.sv
!i122 -1
L0 3
R16
31
R28
Z32 !s107 scoreboard.sv|checker.sv|monitor.sv|driver.sv|generator.sv|transaction.sv|environment.sv|test.sv|/home/jpans/ChipDesignandVerification/ALU_Coverage/Top.sv|
Z33 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/Top.sv|
!i113 0
R17
R0
Xtest_sv_unit
R20
R14
R27
VU9GU_g`k@R0f@f8YKPk`62
r1
!s85 0
!i10b 1
!s100 SljD<aYWCE>cej`oBBE6O3
IU9GU_g`k@R0f@f8YKPk`62
!i103 1
S1
R4
R21
8/home/jpans/ChipDesignandVerification/ALU_Coverage/test.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/test.sv
Z34 Fenvironment.sv
R19
R22
R23
R24
R25
R26
!i122 -1
L0 4
R16
31
R28
!s107 scoreboard.sv|checker.sv|monitor.sv|driver.sv|generator.sv|transaction.sv|environment.sv|/home/jpans/ChipDesignandVerification/ALU_Coverage/test.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/test.sv|
!i113 0
R17
R0
vTop
R14
R29
R27
R15
r1
!s85 0
!i10b 1
!s100 mH?SMblm]lW6lO9E:R=a32
IkD3>7=G2iaak[kC1Ohe[A0
R30
S1
R4
w1668500325
Z35 8/home/jpans/ChipDesignandVerification/ALU_Coverage/Top.sv
Z36 F/home/jpans/ChipDesignandVerification/ALU_Coverage/Top.sv
!i122 -1
L0 6
R16
31
R28
R32
R33
!i113 0
R17
R0
n@top
XTop_sv_unit
R20
R14
R27
VQKXVRn4Q58G__Z<l>]i]d3
r1
!s85 0
!i10b 1
!s100 jALfd<j:nNPFkHR7kIj_h3
IQKXVRn4Q58G__Z<l>]i]d3
!i103 1
S1
R4
R21
R35
R36
R31
R34
R19
R22
R23
R24
R25
R26
!i122 -1
L0 4
R16
31
R28
R32
R33
!i113 0
R17
R0
n@top_sv_unit
Xtransaction_sv_unit
R14
R27
V@PzzG7GeR7OPDJV>2lZiO1
r1
!s85 0
!i10b 1
!s100 gkE[MC?Rcz7:gogDCCcS40
I@PzzG7GeR7OPDJV>2lZiO1
!i103 1
S1
R4
w1667812974
8/home/jpans/ChipDesignandVerification/ALU_Coverage/transaction.sv
F/home/jpans/ChipDesignandVerification/ALU_Coverage/transaction.sv
!i122 -1
L0 4
R16
31
R28
!s107 /home/jpans/ChipDesignandVerification/ALU_Coverage/transaction.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_Coverage/transaction.sv|
!i113 0
R17
R0
