{
  "Top": "mlp",
  "RtlTop": "mlp",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<512, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<128, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "22095",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp",
    "Version": "1.0",
    "DisplayName": "Mlp",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/batch_mlp.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mlp_control_s_axi.vhd",
      "impl\/vhdl\/mlp_kernel.vhd",
      "impl\/vhdl\/mlp_kernel_l1_biadEe.vhd",
      "impl\/vhdl\/mlp_kernel_l1_biaeOg.vhd",
      "impl\/vhdl\/mlp_kernel_l1_out_0.vhd",
      "impl\/vhdl\/mlp_kernel_l1_weibkb.vhd",
      "impl\/vhdl\/mlp_kernel_l1_weicud.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biahbi.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaibs.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weifYi.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weig8j.vhd",
      "impl\/vhdl\/mlp_kernel_sums.vhd",
      "impl\/vhdl\/mlp_mac_muladd_8sjbC.vhd",
      "impl\/vhdl\/mlp_mac_muladd_8slbW.vhd",
      "impl\/vhdl\/mlp_mul_mul_8s_15kbM.vhd",
      "impl\/vhdl\/mlp_mux_83_16_1_1.vhd",
      "impl\/vhdl\/mlp_prediction_0.vhd",
      "impl\/vhdl\/mlp_sample_0.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/mlp.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mlp_control_s_axi.v",
      "impl\/verilog\/mlp_kernel.v",
      "impl\/verilog\/mlp_kernel_l1_biadEe.v",
      "impl\/verilog\/mlp_kernel_l1_biadEe_rom.dat",
      "impl\/verilog\/mlp_kernel_l1_biaeOg.v",
      "impl\/verilog\/mlp_kernel_l1_biaeOg_rom.dat",
      "impl\/verilog\/mlp_kernel_l1_out_0.v",
      "impl\/verilog\/mlp_kernel_l1_weibkb.v",
      "impl\/verilog\/mlp_kernel_l1_weibkb_rom.dat",
      "impl\/verilog\/mlp_kernel_l1_weicud.v",
      "impl\/verilog\/mlp_kernel_l1_weicud_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biahbi.v",
      "impl\/verilog\/mlp_kernel_l2_biahbi_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaibs.v",
      "impl\/verilog\/mlp_kernel_l2_biaibs_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weifYi.v",
      "impl\/verilog\/mlp_kernel_l2_weifYi_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weig8j.v",
      "impl\/verilog\/mlp_kernel_l2_weig8j_rom.dat",
      "impl\/verilog\/mlp_kernel_sums.v",
      "impl\/verilog\/mlp_mac_muladd_8sjbC.v",
      "impl\/verilog\/mlp_mac_muladd_8slbW.v",
      "impl\/verilog\/mlp_mul_mul_8s_15kbM.v",
      "impl\/verilog\/mlp_mux_83_16_1_1.v",
      "impl\/verilog\/mlp_prediction_0.v",
      "impl\/verilog\/mlp_sample_0.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/mlp.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mlp_v1_0\/data\/mlp.mdd",
      "impl\/misc\/drivers\/mlp_v1_0\/data\/mlp.tcl",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp.c",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp.h",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_hw.h",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_linux.c",
      "impl\/misc\/drivers\/mlp_v1_0\/src\/xmlp_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/batch_mlp\/hls\/solution1\/.autopilot\/db\/mlp.design.xml",
    "DebugDir": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/batch_mlp\/hls\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/sdc3\/david\/projs\/pynq_ml\/batch_mlp\/hls\/solution1\/.debug\/mlp.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "64"
        }
      },
      "port_width": {
        "TDATA": "512",
        "TKEEP": "64",
        "TLAST": "1",
        "TSTRB": "64"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "16"
        }
      },
      "port_width": {
        "TDATA": "128",
        "TKEEP": "16",
        "TLAST": "1",
        "TSTRB": "16"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "64"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "64"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "16"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mlp",
      "Instances": [{
          "ModuleName": "mlp_kernel",
          "InstanceName": "grp_mlp_kernel_fu_521"
        }]
    },
    "Info": {
      "mlp_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mlp_kernel": {
        "Latency": {
          "LatencyBest": "20204",
          "LatencyAvg": "20204",
          "LatencyWorst": "20204",
          "PipelineII": "20204",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.779"
        },
        "Loops": [
          {
            "Name": "input_layer",
            "TripCount": "64",
            "Latency": "17472",
            "PipelineII": "",
            "PipelineDepth": "273",
            "Loops": [
              {
                "Name": "memset_sums",
                "TripCount": "8",
                "Latency": "7",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "input_layer.2",
                "TripCount": "32",
                "Latency": "256",
                "PipelineII": "",
                "PipelineDepth": "8"
              }
            ]
          },
          {
            "Name": "output_layer",
            "TripCount": "10",
            "Latency": "2730",
            "PipelineII": "",
            "PipelineDepth": "273",
            "Loops": [
              {
                "Name": "memset_sums3",
                "TripCount": "8",
                "Latency": "7",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "output_layer.2",
                "TripCount": "32",
                "Latency": "256",
                "PipelineII": "",
                "PipelineDepth": "8"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "24",
          "FF": "1555",
          "LUT": "2349",
          "URAM": "0"
        }
      },
      "mlp": {
        "Latency": {
          "LatencyBest": "22095",
          "LatencyAvg": "22095",
          "LatencyWorst": "22095",
          "PipelineII": "22096",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.779"
        },
        "Loops": [
          {
            "Name": "load_sample",
            "TripCount": "8",
            "Latency": "1552",
            "PipelineII": "",
            "PipelineDepth": "194",
            "Loops": [{
                "Name": "load_sample.1",
                "TripCount": "64",
                "Latency": "192",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "write_prediction",
            "TripCount": "8",
            "Latency": "336",
            "PipelineII": "",
            "PipelineDepth": "42",
            "Loops": [{
                "Name": "write_prediction.1",
                "TripCount": "10",
                "Latency": "40",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "24",
          "FF": "3448",
          "LUT": "11033",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mlp",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-30 15:53:52 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
