// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module corr_accel_send_data_burst (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_out_address0,
        data_out_ce0,
        data_out_we0,
        data_out_d0,
        reg_file_0_0_address0,
        reg_file_0_0_ce0,
        reg_file_0_0_q0,
        reg_file_0_0_address1,
        reg_file_0_0_ce1,
        reg_file_0_0_q1,
        reg_file_0_1_address0,
        reg_file_0_1_ce0,
        reg_file_0_1_q0,
        reg_file_0_1_address1,
        reg_file_0_1_ce1,
        reg_file_0_1_q1,
        reg_file_1_0_address0,
        reg_file_1_0_ce0,
        reg_file_1_0_q0,
        reg_file_1_0_address1,
        reg_file_1_0_ce1,
        reg_file_1_0_q1,
        reg_file_1_1_address0,
        reg_file_1_1_ce0,
        reg_file_1_1_q0,
        reg_file_1_1_address1,
        reg_file_1_1_ce1,
        reg_file_1_1_q1,
        reg_file_2_0_address0,
        reg_file_2_0_ce0,
        reg_file_2_0_q0,
        reg_file_2_0_address1,
        reg_file_2_0_ce1,
        reg_file_2_0_q1,
        reg_file_2_1_address0,
        reg_file_2_1_ce0,
        reg_file_2_1_q0,
        reg_file_2_1_address1,
        reg_file_2_1_ce1,
        reg_file_2_1_q1,
        reg_file_3_0_address0,
        reg_file_3_0_ce0,
        reg_file_3_0_q0,
        reg_file_3_0_address1,
        reg_file_3_0_ce1,
        reg_file_3_0_q1,
        reg_file_3_1_address0,
        reg_file_3_1_ce0,
        reg_file_3_1_q0,
        reg_file_3_1_address1,
        reg_file_3_1_ce1,
        reg_file_3_1_q1,
        reg_file_4_0_address0,
        reg_file_4_0_ce0,
        reg_file_4_0_q0,
        reg_file_4_0_address1,
        reg_file_4_0_ce1,
        reg_file_4_0_q1,
        reg_file_4_1_address0,
        reg_file_4_1_ce0,
        reg_file_4_1_q0,
        reg_file_4_1_address1,
        reg_file_4_1_ce1,
        reg_file_4_1_q1,
        reg_file_5_0_address0,
        reg_file_5_0_ce0,
        reg_file_5_0_q0,
        reg_file_5_0_address1,
        reg_file_5_0_ce1,
        reg_file_5_0_q1,
        reg_file_5_1_address0,
        reg_file_5_1_ce0,
        reg_file_5_1_q0,
        reg_file_5_1_address1,
        reg_file_5_1_ce1,
        reg_file_5_1_q1,
        reg_file_6_0_address0,
        reg_file_6_0_ce0,
        reg_file_6_0_q0,
        reg_file_6_0_address1,
        reg_file_6_0_ce1,
        reg_file_6_0_q1,
        reg_file_6_1_address0,
        reg_file_6_1_ce0,
        reg_file_6_1_q0,
        reg_file_6_1_address1,
        reg_file_6_1_ce1,
        reg_file_6_1_q1,
        reg_file_7_0_address0,
        reg_file_7_0_ce0,
        reg_file_7_0_q0,
        reg_file_7_0_address1,
        reg_file_7_0_ce1,
        reg_file_7_0_q1,
        reg_file_7_1_address0,
        reg_file_7_1_ce0,
        reg_file_7_1_q0,
        reg_file_7_1_address1,
        reg_file_7_1_ce1,
        reg_file_7_1_q1,
        reg_file_8_0_address0,
        reg_file_8_0_ce0,
        reg_file_8_0_q0,
        reg_file_8_0_address1,
        reg_file_8_0_ce1,
        reg_file_8_0_q1,
        reg_file_8_1_address0,
        reg_file_8_1_ce0,
        reg_file_8_1_q0,
        reg_file_8_1_address1,
        reg_file_8_1_ce1,
        reg_file_8_1_q1,
        reg_file_9_0_address0,
        reg_file_9_0_ce0,
        reg_file_9_0_q0,
        reg_file_9_0_address1,
        reg_file_9_0_ce1,
        reg_file_9_0_q1,
        reg_file_9_1_address0,
        reg_file_9_1_ce0,
        reg_file_9_1_q0,
        reg_file_9_1_address1,
        reg_file_9_1_ce1,
        reg_file_9_1_q1,
        reg_file_10_0_address0,
        reg_file_10_0_ce0,
        reg_file_10_0_q0,
        reg_file_10_0_address1,
        reg_file_10_0_ce1,
        reg_file_10_0_q1,
        reg_file_10_1_address0,
        reg_file_10_1_ce0,
        reg_file_10_1_q0,
        reg_file_10_1_address1,
        reg_file_10_1_ce1,
        reg_file_10_1_q1,
        reg_file_11_0_address0,
        reg_file_11_0_ce0,
        reg_file_11_0_q0,
        reg_file_11_0_address1,
        reg_file_11_0_ce1,
        reg_file_11_0_q1,
        reg_file_11_1_address0,
        reg_file_11_1_ce0,
        reg_file_11_1_q0,
        reg_file_11_1_address1,
        reg_file_11_1_ce1,
        reg_file_11_1_q1,
        reg_file_12_0_address0,
        reg_file_12_0_ce0,
        reg_file_12_0_q0,
        reg_file_12_0_address1,
        reg_file_12_0_ce1,
        reg_file_12_0_q1,
        reg_file_12_1_address0,
        reg_file_12_1_ce0,
        reg_file_12_1_q0,
        reg_file_12_1_address1,
        reg_file_12_1_ce1,
        reg_file_12_1_q1,
        reg_file_13_0_address0,
        reg_file_13_0_ce0,
        reg_file_13_0_q0,
        reg_file_13_0_address1,
        reg_file_13_0_ce1,
        reg_file_13_0_q1,
        reg_file_13_1_address0,
        reg_file_13_1_ce0,
        reg_file_13_1_q0,
        reg_file_13_1_address1,
        reg_file_13_1_ce1,
        reg_file_13_1_q1,
        reg_file_14_0_address0,
        reg_file_14_0_ce0,
        reg_file_14_0_q0,
        reg_file_14_0_address1,
        reg_file_14_0_ce1,
        reg_file_14_0_q1,
        reg_file_14_1_address0,
        reg_file_14_1_ce0,
        reg_file_14_1_q0,
        reg_file_14_1_address1,
        reg_file_14_1_ce1,
        reg_file_14_1_q1,
        reg_file_15_0_address0,
        reg_file_15_0_ce0,
        reg_file_15_0_q0,
        reg_file_15_0_address1,
        reg_file_15_0_ce1,
        reg_file_15_0_q1,
        reg_file_15_1_address0,
        reg_file_15_1_ce0,
        reg_file_15_1_q0,
        reg_file_15_1_address1,
        reg_file_15_1_ce1,
        reg_file_15_1_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] data_out_address0;
output   data_out_ce0;
output   data_out_we0;
output  [63:0] data_out_d0;
output  [10:0] reg_file_0_0_address0;
output   reg_file_0_0_ce0;
input  [15:0] reg_file_0_0_q0;
output  [10:0] reg_file_0_0_address1;
output   reg_file_0_0_ce1;
input  [15:0] reg_file_0_0_q1;
output  [10:0] reg_file_0_1_address0;
output   reg_file_0_1_ce0;
input  [15:0] reg_file_0_1_q0;
output  [10:0] reg_file_0_1_address1;
output   reg_file_0_1_ce1;
input  [15:0] reg_file_0_1_q1;
output  [10:0] reg_file_1_0_address0;
output   reg_file_1_0_ce0;
input  [15:0] reg_file_1_0_q0;
output  [10:0] reg_file_1_0_address1;
output   reg_file_1_0_ce1;
input  [15:0] reg_file_1_0_q1;
output  [10:0] reg_file_1_1_address0;
output   reg_file_1_1_ce0;
input  [15:0] reg_file_1_1_q0;
output  [10:0] reg_file_1_1_address1;
output   reg_file_1_1_ce1;
input  [15:0] reg_file_1_1_q1;
output  [10:0] reg_file_2_0_address0;
output   reg_file_2_0_ce0;
input  [15:0] reg_file_2_0_q0;
output  [10:0] reg_file_2_0_address1;
output   reg_file_2_0_ce1;
input  [15:0] reg_file_2_0_q1;
output  [10:0] reg_file_2_1_address0;
output   reg_file_2_1_ce0;
input  [15:0] reg_file_2_1_q0;
output  [10:0] reg_file_2_1_address1;
output   reg_file_2_1_ce1;
input  [15:0] reg_file_2_1_q1;
output  [10:0] reg_file_3_0_address0;
output   reg_file_3_0_ce0;
input  [15:0] reg_file_3_0_q0;
output  [10:0] reg_file_3_0_address1;
output   reg_file_3_0_ce1;
input  [15:0] reg_file_3_0_q1;
output  [10:0] reg_file_3_1_address0;
output   reg_file_3_1_ce0;
input  [15:0] reg_file_3_1_q0;
output  [10:0] reg_file_3_1_address1;
output   reg_file_3_1_ce1;
input  [15:0] reg_file_3_1_q1;
output  [10:0] reg_file_4_0_address0;
output   reg_file_4_0_ce0;
input  [15:0] reg_file_4_0_q0;
output  [10:0] reg_file_4_0_address1;
output   reg_file_4_0_ce1;
input  [15:0] reg_file_4_0_q1;
output  [10:0] reg_file_4_1_address0;
output   reg_file_4_1_ce0;
input  [15:0] reg_file_4_1_q0;
output  [10:0] reg_file_4_1_address1;
output   reg_file_4_1_ce1;
input  [15:0] reg_file_4_1_q1;
output  [10:0] reg_file_5_0_address0;
output   reg_file_5_0_ce0;
input  [15:0] reg_file_5_0_q0;
output  [10:0] reg_file_5_0_address1;
output   reg_file_5_0_ce1;
input  [15:0] reg_file_5_0_q1;
output  [10:0] reg_file_5_1_address0;
output   reg_file_5_1_ce0;
input  [15:0] reg_file_5_1_q0;
output  [10:0] reg_file_5_1_address1;
output   reg_file_5_1_ce1;
input  [15:0] reg_file_5_1_q1;
output  [10:0] reg_file_6_0_address0;
output   reg_file_6_0_ce0;
input  [15:0] reg_file_6_0_q0;
output  [10:0] reg_file_6_0_address1;
output   reg_file_6_0_ce1;
input  [15:0] reg_file_6_0_q1;
output  [10:0] reg_file_6_1_address0;
output   reg_file_6_1_ce0;
input  [15:0] reg_file_6_1_q0;
output  [10:0] reg_file_6_1_address1;
output   reg_file_6_1_ce1;
input  [15:0] reg_file_6_1_q1;
output  [10:0] reg_file_7_0_address0;
output   reg_file_7_0_ce0;
input  [15:0] reg_file_7_0_q0;
output  [10:0] reg_file_7_0_address1;
output   reg_file_7_0_ce1;
input  [15:0] reg_file_7_0_q1;
output  [10:0] reg_file_7_1_address0;
output   reg_file_7_1_ce0;
input  [15:0] reg_file_7_1_q0;
output  [10:0] reg_file_7_1_address1;
output   reg_file_7_1_ce1;
input  [15:0] reg_file_7_1_q1;
output  [10:0] reg_file_8_0_address0;
output   reg_file_8_0_ce0;
input  [15:0] reg_file_8_0_q0;
output  [10:0] reg_file_8_0_address1;
output   reg_file_8_0_ce1;
input  [15:0] reg_file_8_0_q1;
output  [10:0] reg_file_8_1_address0;
output   reg_file_8_1_ce0;
input  [15:0] reg_file_8_1_q0;
output  [10:0] reg_file_8_1_address1;
output   reg_file_8_1_ce1;
input  [15:0] reg_file_8_1_q1;
output  [10:0] reg_file_9_0_address0;
output   reg_file_9_0_ce0;
input  [15:0] reg_file_9_0_q0;
output  [10:0] reg_file_9_0_address1;
output   reg_file_9_0_ce1;
input  [15:0] reg_file_9_0_q1;
output  [10:0] reg_file_9_1_address0;
output   reg_file_9_1_ce0;
input  [15:0] reg_file_9_1_q0;
output  [10:0] reg_file_9_1_address1;
output   reg_file_9_1_ce1;
input  [15:0] reg_file_9_1_q1;
output  [10:0] reg_file_10_0_address0;
output   reg_file_10_0_ce0;
input  [15:0] reg_file_10_0_q0;
output  [10:0] reg_file_10_0_address1;
output   reg_file_10_0_ce1;
input  [15:0] reg_file_10_0_q1;
output  [10:0] reg_file_10_1_address0;
output   reg_file_10_1_ce0;
input  [15:0] reg_file_10_1_q0;
output  [10:0] reg_file_10_1_address1;
output   reg_file_10_1_ce1;
input  [15:0] reg_file_10_1_q1;
output  [10:0] reg_file_11_0_address0;
output   reg_file_11_0_ce0;
input  [15:0] reg_file_11_0_q0;
output  [10:0] reg_file_11_0_address1;
output   reg_file_11_0_ce1;
input  [15:0] reg_file_11_0_q1;
output  [10:0] reg_file_11_1_address0;
output   reg_file_11_1_ce0;
input  [15:0] reg_file_11_1_q0;
output  [10:0] reg_file_11_1_address1;
output   reg_file_11_1_ce1;
input  [15:0] reg_file_11_1_q1;
output  [10:0] reg_file_12_0_address0;
output   reg_file_12_0_ce0;
input  [15:0] reg_file_12_0_q0;
output  [10:0] reg_file_12_0_address1;
output   reg_file_12_0_ce1;
input  [15:0] reg_file_12_0_q1;
output  [10:0] reg_file_12_1_address0;
output   reg_file_12_1_ce0;
input  [15:0] reg_file_12_1_q0;
output  [10:0] reg_file_12_1_address1;
output   reg_file_12_1_ce1;
input  [15:0] reg_file_12_1_q1;
output  [10:0] reg_file_13_0_address0;
output   reg_file_13_0_ce0;
input  [15:0] reg_file_13_0_q0;
output  [10:0] reg_file_13_0_address1;
output   reg_file_13_0_ce1;
input  [15:0] reg_file_13_0_q1;
output  [10:0] reg_file_13_1_address0;
output   reg_file_13_1_ce0;
input  [15:0] reg_file_13_1_q0;
output  [10:0] reg_file_13_1_address1;
output   reg_file_13_1_ce1;
input  [15:0] reg_file_13_1_q1;
output  [10:0] reg_file_14_0_address0;
output   reg_file_14_0_ce0;
input  [15:0] reg_file_14_0_q0;
output  [10:0] reg_file_14_0_address1;
output   reg_file_14_0_ce1;
input  [15:0] reg_file_14_0_q1;
output  [10:0] reg_file_14_1_address0;
output   reg_file_14_1_ce0;
input  [15:0] reg_file_14_1_q0;
output  [10:0] reg_file_14_1_address1;
output   reg_file_14_1_ce1;
input  [15:0] reg_file_14_1_q1;
output  [10:0] reg_file_15_0_address0;
output   reg_file_15_0_ce0;
input  [15:0] reg_file_15_0_q0;
output  [10:0] reg_file_15_0_address1;
output   reg_file_15_0_ce1;
input  [15:0] reg_file_15_0_q1;
output  [10:0] reg_file_15_1_address0;
output   reg_file_15_1_ce0;
input  [15:0] reg_file_15_1_q0;
output  [10:0] reg_file_15_1_address1;
output   reg_file_15_1_ce1;
input  [15:0] reg_file_15_1_q1;

reg ap_idle;
reg data_out_ce0;
reg data_out_we0;
reg[10:0] reg_file_0_0_address0;
reg reg_file_0_0_ce0;
reg[10:0] reg_file_0_0_address1;
reg reg_file_0_0_ce1;
reg[10:0] reg_file_0_1_address0;
reg reg_file_0_1_ce0;
reg[10:0] reg_file_0_1_address1;
reg reg_file_0_1_ce1;
reg[10:0] reg_file_1_0_address0;
reg reg_file_1_0_ce0;
reg[10:0] reg_file_1_0_address1;
reg reg_file_1_0_ce1;
reg[10:0] reg_file_1_1_address0;
reg reg_file_1_1_ce0;
reg[10:0] reg_file_1_1_address1;
reg reg_file_1_1_ce1;
reg[10:0] reg_file_2_0_address0;
reg reg_file_2_0_ce0;
reg[10:0] reg_file_2_0_address1;
reg reg_file_2_0_ce1;
reg[10:0] reg_file_2_1_address0;
reg reg_file_2_1_ce0;
reg[10:0] reg_file_2_1_address1;
reg reg_file_2_1_ce1;
reg[10:0] reg_file_3_0_address0;
reg reg_file_3_0_ce0;
reg[10:0] reg_file_3_0_address1;
reg reg_file_3_0_ce1;
reg[10:0] reg_file_3_1_address0;
reg reg_file_3_1_ce0;
reg[10:0] reg_file_3_1_address1;
reg reg_file_3_1_ce1;
reg[10:0] reg_file_4_0_address0;
reg reg_file_4_0_ce0;
reg[10:0] reg_file_4_0_address1;
reg reg_file_4_0_ce1;
reg[10:0] reg_file_4_1_address0;
reg reg_file_4_1_ce0;
reg[10:0] reg_file_4_1_address1;
reg reg_file_4_1_ce1;
reg[10:0] reg_file_5_0_address0;
reg reg_file_5_0_ce0;
reg[10:0] reg_file_5_0_address1;
reg reg_file_5_0_ce1;
reg[10:0] reg_file_5_1_address0;
reg reg_file_5_1_ce0;
reg[10:0] reg_file_5_1_address1;
reg reg_file_5_1_ce1;
reg[10:0] reg_file_6_0_address0;
reg reg_file_6_0_ce0;
reg[10:0] reg_file_6_0_address1;
reg reg_file_6_0_ce1;
reg[10:0] reg_file_6_1_address0;
reg reg_file_6_1_ce0;
reg[10:0] reg_file_6_1_address1;
reg reg_file_6_1_ce1;
reg[10:0] reg_file_7_0_address0;
reg reg_file_7_0_ce0;
reg[10:0] reg_file_7_0_address1;
reg reg_file_7_0_ce1;
reg[10:0] reg_file_7_1_address0;
reg reg_file_7_1_ce0;
reg[10:0] reg_file_7_1_address1;
reg reg_file_7_1_ce1;
reg[10:0] reg_file_8_0_address0;
reg reg_file_8_0_ce0;
reg[10:0] reg_file_8_0_address1;
reg reg_file_8_0_ce1;
reg[10:0] reg_file_8_1_address0;
reg reg_file_8_1_ce0;
reg[10:0] reg_file_8_1_address1;
reg reg_file_8_1_ce1;
reg[10:0] reg_file_9_0_address0;
reg reg_file_9_0_ce0;
reg[10:0] reg_file_9_0_address1;
reg reg_file_9_0_ce1;
reg[10:0] reg_file_9_1_address0;
reg reg_file_9_1_ce0;
reg[10:0] reg_file_9_1_address1;
reg reg_file_9_1_ce1;
reg[10:0] reg_file_10_0_address0;
reg reg_file_10_0_ce0;
reg[10:0] reg_file_10_0_address1;
reg reg_file_10_0_ce1;
reg[10:0] reg_file_10_1_address0;
reg reg_file_10_1_ce0;
reg[10:0] reg_file_10_1_address1;
reg reg_file_10_1_ce1;
reg[10:0] reg_file_11_0_address0;
reg reg_file_11_0_ce0;
reg[10:0] reg_file_11_0_address1;
reg reg_file_11_0_ce1;
reg[10:0] reg_file_11_1_address0;
reg reg_file_11_1_ce0;
reg[10:0] reg_file_11_1_address1;
reg reg_file_11_1_ce1;
reg[10:0] reg_file_12_0_address0;
reg reg_file_12_0_ce0;
reg[10:0] reg_file_12_0_address1;
reg reg_file_12_0_ce1;
reg[10:0] reg_file_12_1_address0;
reg reg_file_12_1_ce0;
reg[10:0] reg_file_12_1_address1;
reg reg_file_12_1_ce1;
reg[10:0] reg_file_13_0_address0;
reg reg_file_13_0_ce0;
reg[10:0] reg_file_13_0_address1;
reg reg_file_13_0_ce1;
reg[10:0] reg_file_13_1_address0;
reg reg_file_13_1_ce0;
reg[10:0] reg_file_13_1_address1;
reg reg_file_13_1_ce1;
reg[10:0] reg_file_14_0_address0;
reg reg_file_14_0_ce0;
reg[10:0] reg_file_14_0_address1;
reg reg_file_14_0_ce1;
reg[10:0] reg_file_14_1_address0;
reg reg_file_14_1_ce0;
reg[10:0] reg_file_14_1_address1;
reg reg_file_14_1_ce1;
reg[10:0] reg_file_15_0_address0;
reg reg_file_15_0_ce0;
reg[10:0] reg_file_15_0_address1;
reg reg_file_15_0_ce1;
reg[10:0] reg_file_15_1_address0;
reg reg_file_15_1_ce0;
reg[10:0] reg_file_15_1_address1;
reg reg_file_15_1_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln83_fu_1492_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [14:0] idx_1_reg_2618;
wire    ap_block_pp0_stage0_11001;
reg   [14:0] idx_1_reg_2618_pp0_iter2_reg;
wire   [11:0] trunc_ln83_fu_1513_p1;
reg   [11:0] trunc_ln83_reg_2627;
wire   [5:0] trunc_ln11_fu_1517_p1;
reg   [5:0] trunc_ln11_reg_2632;
wire   [0:0] trunc_ln11_1_fu_1521_p1;
reg   [0:0] trunc_ln11_1_reg_2637;
reg   [0:0] trunc_ln11_1_reg_2637_pp0_iter2_reg;
wire   [3:0] trunc_ln96_fu_1525_p1;
reg   [3:0] trunc_ln96_reg_2705;
reg   [3:0] trunc_ln96_reg_2705_pp0_iter2_reg;
wire   [63:0] zext_ln96_fu_1641_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln97_fu_1693_p1;
wire   [63:0] zext_ln98_fu_1745_p1;
wire   [63:0] zext_ln99_fu_1797_p1;
wire   [63:0] zext_ln83_fu_1833_p1;
reg   [31:0] i_fu_128;
wire   [31:0] i_3_fu_1575_p3;
wire    ap_loop_init;
reg   [31:0] reg_id_fu_132;
wire   [31:0] reg_id_2_fu_1583_p3;
reg   [31:0] j_fu_136;
wire   [31:0] j_2_fu_1591_p3;
reg   [14:0] idx_fu_140;
wire   [14:0] add_ln83_fu_1498_p2;
wire   [31:0] j_1_fu_1529_p2;
wire   [31:0] i_1_fu_1541_p2;
wire   [0:0] icmp_ln106_fu_1547_p2;
wire   [31:0] add_ln108_fu_1553_p2;
wire   [0:0] icmp_ln103_fu_1535_p2;
wire   [31:0] i_2_fu_1559_p3;
wire   [31:0] reg_id_1_fu_1567_p3;
wire   [11:0] shl_ln_fu_1619_p3;
wire   [11:0] addr_fu_1626_p2;
wire   [10:0] lshr_ln_fu_1631_p4;
wire   [11:0] add_ln97_fu_1677_p2;
wire   [10:0] lshr_ln1_fu_1683_p4;
wire   [11:0] add_ln98_fu_1729_p2;
wire   [10:0] lshr_ln2_fu_1735_p4;
wire   [11:0] add_ln99_fu_1781_p2;
wire   [10:0] lshr_ln3_fu_1787_p4;
wire   [15:0] tmp_fu_1837_p4;
wire   [15:0] tmp_1_fu_1846_p4;
wire   [15:0] tmp_2_fu_1855_p4;
wire   [15:0] tmp_3_fu_1864_p4;
wire   [15:0] tmp_4_fu_1873_p4;
wire   [15:0] tmp_5_fu_1882_p4;
wire   [15:0] tmp_6_fu_1891_p4;
wire   [15:0] tmp_7_fu_1900_p4;
wire   [15:0] tmp_8_fu_1909_p4;
wire   [15:0] tmp_9_fu_1918_p4;
wire   [15:0] tmp_s_fu_1927_p4;
wire   [15:0] tmp_10_fu_1936_p4;
wire   [15:0] tmp_11_fu_1945_p4;
wire   [15:0] tmp_12_fu_1954_p4;
wire   [15:0] tmp_13_fu_1963_p4;
wire   [15:0] tmp_14_fu_1972_p4;
wire   [15:0] tmp_16_fu_2018_p4;
wire   [15:0] tmp_17_fu_2027_p4;
wire   [15:0] tmp_18_fu_2036_p4;
wire   [15:0] tmp_19_fu_2045_p4;
wire   [15:0] tmp_20_fu_2054_p4;
wire   [15:0] tmp_21_fu_2063_p4;
wire   [15:0] tmp_22_fu_2072_p4;
wire   [15:0] tmp_23_fu_2081_p4;
wire   [15:0] tmp_24_fu_2090_p4;
wire   [15:0] tmp_25_fu_2099_p4;
wire   [15:0] tmp_26_fu_2108_p4;
wire   [15:0] tmp_27_fu_2117_p4;
wire   [15:0] tmp_28_fu_2126_p4;
wire   [15:0] tmp_29_fu_2135_p4;
wire   [15:0] tmp_30_fu_2144_p4;
wire   [15:0] tmp_31_fu_2153_p4;
wire   [15:0] tmp_33_fu_2199_p4;
wire   [15:0] tmp_34_fu_2208_p4;
wire   [15:0] tmp_35_fu_2217_p4;
wire   [15:0] tmp_36_fu_2226_p4;
wire   [15:0] tmp_37_fu_2235_p4;
wire   [15:0] tmp_38_fu_2244_p4;
wire   [15:0] tmp_39_fu_2253_p4;
wire   [15:0] tmp_40_fu_2262_p4;
wire   [15:0] tmp_41_fu_2271_p4;
wire   [15:0] tmp_42_fu_2280_p4;
wire   [15:0] tmp_43_fu_2289_p4;
wire   [15:0] tmp_44_fu_2298_p4;
wire   [15:0] tmp_45_fu_2307_p4;
wire   [15:0] tmp_46_fu_2316_p4;
wire   [15:0] tmp_47_fu_2325_p4;
wire   [15:0] tmp_48_fu_2334_p4;
wire   [15:0] tmp_50_fu_2380_p4;
wire   [15:0] tmp_51_fu_2389_p4;
wire   [15:0] tmp_52_fu_2398_p4;
wire   [15:0] tmp_53_fu_2407_p4;
wire   [15:0] tmp_54_fu_2416_p4;
wire   [15:0] tmp_55_fu_2425_p4;
wire   [15:0] tmp_56_fu_2434_p4;
wire   [15:0] tmp_57_fu_2443_p4;
wire   [15:0] tmp_58_fu_2452_p4;
wire   [15:0] tmp_59_fu_2461_p4;
wire   [15:0] tmp_60_fu_2470_p4;
wire   [15:0] tmp_61_fu_2479_p4;
wire   [15:0] tmp_62_fu_2488_p4;
wire   [15:0] tmp_63_fu_2497_p4;
wire   [15:0] tmp_64_fu_2506_p4;
wire   [15:0] tmp_65_fu_2515_p4;
wire   [15:0] tmp_15_fu_1981_p18;
wire   [15:0] tmp_32_fu_2162_p18;
wire   [15:0] tmp_49_fu_2343_p18;
wire   [15:0] tmp_66_fu_2524_p18;
wire   [15:0] bitcast_ln24_fu_2573_p1;
wire   [15:0] bitcast_ln23_fu_2569_p1;
wire   [15:0] bitcast_ln22_fu_2565_p1;
wire   [15:0] bitcast_ln21_fu_2561_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1434;
reg    ap_condition_1447;
reg    ap_condition_1451;
reg    ap_condition_1455;
reg    ap_condition_1459;
reg    ap_condition_1463;
reg    ap_condition_1467;
reg    ap_condition_1470;
reg    ap_condition_1473;
reg    ap_condition_1476;
reg    ap_condition_1479;
reg    ap_condition_1482;
reg    ap_condition_1485;
reg    ap_condition_1488;
reg    ap_condition_1491;
reg    ap_condition_1494;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U98(
    .din0(reg_file_0_0_q1),
    .din1(reg_file_0_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_fu_1837_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U99(
    .din0(reg_file_1_0_q1),
    .din1(reg_file_1_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_1_fu_1846_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U100(
    .din0(reg_file_2_0_q1),
    .din1(reg_file_2_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_2_fu_1855_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U101(
    .din0(reg_file_3_0_q1),
    .din1(reg_file_3_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_3_fu_1864_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U102(
    .din0(reg_file_4_0_q1),
    .din1(reg_file_4_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_4_fu_1873_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U103(
    .din0(reg_file_5_0_q1),
    .din1(reg_file_5_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_5_fu_1882_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U104(
    .din0(reg_file_6_0_q1),
    .din1(reg_file_6_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_6_fu_1891_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U105(
    .din0(reg_file_7_0_q1),
    .din1(reg_file_7_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_7_fu_1900_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U106(
    .din0(reg_file_8_0_q1),
    .din1(reg_file_8_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_8_fu_1909_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U107(
    .din0(reg_file_9_0_q1),
    .din1(reg_file_9_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_9_fu_1918_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U108(
    .din0(reg_file_10_0_q1),
    .din1(reg_file_10_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_s_fu_1927_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U109(
    .din0(reg_file_11_0_q1),
    .din1(reg_file_11_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_10_fu_1936_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U110(
    .din0(reg_file_12_0_q1),
    .din1(reg_file_12_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_11_fu_1945_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U111(
    .din0(reg_file_13_0_q1),
    .din1(reg_file_13_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_12_fu_1954_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U112(
    .din0(reg_file_14_0_q1),
    .din1(reg_file_14_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_13_fu_1963_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U113(
    .din0(reg_file_15_0_q1),
    .din1(reg_file_15_1_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_14_fu_1972_p4)
);

corr_accel_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_164_16_1_1_U114(
    .din0(tmp_fu_1837_p4),
    .din1(tmp_1_fu_1846_p4),
    .din2(tmp_2_fu_1855_p4),
    .din3(tmp_3_fu_1864_p4),
    .din4(tmp_4_fu_1873_p4),
    .din5(tmp_5_fu_1882_p4),
    .din6(tmp_6_fu_1891_p4),
    .din7(tmp_7_fu_1900_p4),
    .din8(tmp_8_fu_1909_p4),
    .din9(tmp_9_fu_1918_p4),
    .din10(tmp_s_fu_1927_p4),
    .din11(tmp_10_fu_1936_p4),
    .din12(tmp_11_fu_1945_p4),
    .din13(tmp_12_fu_1954_p4),
    .din14(tmp_13_fu_1963_p4),
    .din15(tmp_14_fu_1972_p4),
    .din16(trunc_ln96_reg_2705_pp0_iter2_reg),
    .dout(tmp_15_fu_1981_p18)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U115(
    .din0(reg_file_0_1_q1),
    .din1(reg_file_0_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_16_fu_2018_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U116(
    .din0(reg_file_1_1_q1),
    .din1(reg_file_1_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_17_fu_2027_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U117(
    .din0(reg_file_2_1_q1),
    .din1(reg_file_2_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_18_fu_2036_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U118(
    .din0(reg_file_3_1_q1),
    .din1(reg_file_3_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_19_fu_2045_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U119(
    .din0(reg_file_4_1_q1),
    .din1(reg_file_4_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_20_fu_2054_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U120(
    .din0(reg_file_5_1_q1),
    .din1(reg_file_5_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_21_fu_2063_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U121(
    .din0(reg_file_6_1_q1),
    .din1(reg_file_6_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_22_fu_2072_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U122(
    .din0(reg_file_7_1_q1),
    .din1(reg_file_7_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_23_fu_2081_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U123(
    .din0(reg_file_8_1_q1),
    .din1(reg_file_8_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_24_fu_2090_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U124(
    .din0(reg_file_9_1_q1),
    .din1(reg_file_9_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_25_fu_2099_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U125(
    .din0(reg_file_10_1_q1),
    .din1(reg_file_10_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_26_fu_2108_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U126(
    .din0(reg_file_11_1_q1),
    .din1(reg_file_11_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_27_fu_2117_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U127(
    .din0(reg_file_12_1_q1),
    .din1(reg_file_12_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_28_fu_2126_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U128(
    .din0(reg_file_13_1_q1),
    .din1(reg_file_13_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_29_fu_2135_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U129(
    .din0(reg_file_14_1_q1),
    .din1(reg_file_14_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_30_fu_2144_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U130(
    .din0(reg_file_15_1_q1),
    .din1(reg_file_15_0_q1),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_31_fu_2153_p4)
);

corr_accel_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_164_16_1_1_U131(
    .din0(tmp_16_fu_2018_p4),
    .din1(tmp_17_fu_2027_p4),
    .din2(tmp_18_fu_2036_p4),
    .din3(tmp_19_fu_2045_p4),
    .din4(tmp_20_fu_2054_p4),
    .din5(tmp_21_fu_2063_p4),
    .din6(tmp_22_fu_2072_p4),
    .din7(tmp_23_fu_2081_p4),
    .din8(tmp_24_fu_2090_p4),
    .din9(tmp_25_fu_2099_p4),
    .din10(tmp_26_fu_2108_p4),
    .din11(tmp_27_fu_2117_p4),
    .din12(tmp_28_fu_2126_p4),
    .din13(tmp_29_fu_2135_p4),
    .din14(tmp_30_fu_2144_p4),
    .din15(tmp_31_fu_2153_p4),
    .din16(trunc_ln96_reg_2705_pp0_iter2_reg),
    .dout(tmp_32_fu_2162_p18)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U132(
    .din0(reg_file_0_0_q0),
    .din1(reg_file_0_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_33_fu_2199_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U133(
    .din0(reg_file_1_0_q0),
    .din1(reg_file_1_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_34_fu_2208_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U134(
    .din0(reg_file_2_0_q0),
    .din1(reg_file_2_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_35_fu_2217_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U135(
    .din0(reg_file_3_0_q0),
    .din1(reg_file_3_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_36_fu_2226_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U136(
    .din0(reg_file_4_0_q0),
    .din1(reg_file_4_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_37_fu_2235_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U137(
    .din0(reg_file_5_0_q0),
    .din1(reg_file_5_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_38_fu_2244_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U138(
    .din0(reg_file_6_0_q0),
    .din1(reg_file_6_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_39_fu_2253_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U139(
    .din0(reg_file_7_0_q0),
    .din1(reg_file_7_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_40_fu_2262_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U140(
    .din0(reg_file_8_0_q0),
    .din1(reg_file_8_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_41_fu_2271_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U141(
    .din0(reg_file_9_0_q0),
    .din1(reg_file_9_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_42_fu_2280_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U142(
    .din0(reg_file_10_0_q0),
    .din1(reg_file_10_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_43_fu_2289_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U143(
    .din0(reg_file_11_0_q0),
    .din1(reg_file_11_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_44_fu_2298_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U144(
    .din0(reg_file_12_0_q0),
    .din1(reg_file_12_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_45_fu_2307_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U145(
    .din0(reg_file_13_0_q0),
    .din1(reg_file_13_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_46_fu_2316_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U146(
    .din0(reg_file_14_0_q0),
    .din1(reg_file_14_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_47_fu_2325_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U147(
    .din0(reg_file_15_0_q0),
    .din1(reg_file_15_1_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_48_fu_2334_p4)
);

corr_accel_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_164_16_1_1_U148(
    .din0(tmp_33_fu_2199_p4),
    .din1(tmp_34_fu_2208_p4),
    .din2(tmp_35_fu_2217_p4),
    .din3(tmp_36_fu_2226_p4),
    .din4(tmp_37_fu_2235_p4),
    .din5(tmp_38_fu_2244_p4),
    .din6(tmp_39_fu_2253_p4),
    .din7(tmp_40_fu_2262_p4),
    .din8(tmp_41_fu_2271_p4),
    .din9(tmp_42_fu_2280_p4),
    .din10(tmp_43_fu_2289_p4),
    .din11(tmp_44_fu_2298_p4),
    .din12(tmp_45_fu_2307_p4),
    .din13(tmp_46_fu_2316_p4),
    .din14(tmp_47_fu_2325_p4),
    .din15(tmp_48_fu_2334_p4),
    .din16(trunc_ln96_reg_2705_pp0_iter2_reg),
    .dout(tmp_49_fu_2343_p18)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U149(
    .din0(reg_file_0_1_q0),
    .din1(reg_file_0_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_50_fu_2380_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U150(
    .din0(reg_file_1_1_q0),
    .din1(reg_file_1_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_51_fu_2389_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U151(
    .din0(reg_file_2_1_q0),
    .din1(reg_file_2_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_52_fu_2398_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U152(
    .din0(reg_file_3_1_q0),
    .din1(reg_file_3_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_53_fu_2407_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U153(
    .din0(reg_file_4_1_q0),
    .din1(reg_file_4_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_54_fu_2416_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U154(
    .din0(reg_file_5_1_q0),
    .din1(reg_file_5_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_55_fu_2425_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U155(
    .din0(reg_file_6_1_q0),
    .din1(reg_file_6_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_56_fu_2434_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U156(
    .din0(reg_file_7_1_q0),
    .din1(reg_file_7_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_57_fu_2443_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U157(
    .din0(reg_file_8_1_q0),
    .din1(reg_file_8_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_58_fu_2452_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U158(
    .din0(reg_file_9_1_q0),
    .din1(reg_file_9_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_59_fu_2461_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U159(
    .din0(reg_file_10_1_q0),
    .din1(reg_file_10_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_60_fu_2470_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U160(
    .din0(reg_file_11_1_q0),
    .din1(reg_file_11_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_61_fu_2479_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U161(
    .din0(reg_file_12_1_q0),
    .din1(reg_file_12_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_62_fu_2488_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U162(
    .din0(reg_file_13_1_q0),
    .din1(reg_file_13_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_63_fu_2497_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U163(
    .din0(reg_file_14_1_q0),
    .din1(reg_file_14_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_64_fu_2506_p4)
);

corr_accel_mux_21_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_21_16_1_1_U164(
    .din0(reg_file_15_1_q0),
    .din1(reg_file_15_0_q0),
    .din2(trunc_ln11_1_reg_2637_pp0_iter2_reg),
    .dout(tmp_65_fu_2515_p4)
);

corr_accel_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_164_16_1_1_U165(
    .din0(tmp_50_fu_2380_p4),
    .din1(tmp_51_fu_2389_p4),
    .din2(tmp_52_fu_2398_p4),
    .din3(tmp_53_fu_2407_p4),
    .din4(tmp_54_fu_2416_p4),
    .din5(tmp_55_fu_2425_p4),
    .din6(tmp_56_fu_2434_p4),
    .din7(tmp_57_fu_2443_p4),
    .din8(tmp_58_fu_2452_p4),
    .din9(tmp_59_fu_2461_p4),
    .din10(tmp_60_fu_2470_p4),
    .din11(tmp_61_fu_2479_p4),
    .din12(tmp_62_fu_2488_p4),
    .din13(tmp_63_fu_2497_p4),
    .din14(tmp_64_fu_2506_p4),
    .din15(tmp_65_fu_2515_p4),
    .din16(trunc_ln96_reg_2705_pp0_iter2_reg),
    .dout(tmp_66_fu_2524_p18)
);

corr_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_128 <= 32'd0;
        end else if (((icmp_ln83_fu_1492_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_128 <= i_3_fu_1575_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            idx_fu_140 <= 15'd0;
        end else if (((icmp_ln83_fu_1492_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            idx_fu_140 <= add_ln83_fu_1498_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_136 <= 32'd0;
        end else if (((icmp_ln83_fu_1492_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_fu_136 <= j_2_fu_1591_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            reg_id_fu_132 <= 32'd0;
        end else if (((icmp_ln83_fu_1492_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            reg_id_fu_132 <= reg_id_2_fu_1583_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        idx_1_reg_2618 <= idx_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        idx_1_reg_2618_pp0_iter2_reg <= idx_1_reg_2618;
        trunc_ln11_1_reg_2637_pp0_iter2_reg <= trunc_ln11_1_reg_2637;
        trunc_ln96_reg_2705_pp0_iter2_reg <= trunc_ln96_reg_2705;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln83_fu_1492_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln11_1_reg_2637 <= trunc_ln11_1_fu_1521_p1;
        trunc_ln11_reg_2632 <= trunc_ln11_fu_1517_p1;
        trunc_ln83_reg_2627 <= trunc_ln83_fu_1513_p1;
        trunc_ln96_reg_2705 <= trunc_ln96_fu_1525_p1;
    end
end

always @ (*) begin
    if (((icmp_ln83_fu_1492_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_out_ce0 = 1'b1;
    end else begin
        data_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_out_we0 = 1'b1;
    end else begin
        data_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1434)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_0_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_0_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_0_0_address0 = 'bx;
        end
    end else begin
        reg_file_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1434)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_0_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_0_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_0_0_address1 = 'bx;
        end
    end else begin
        reg_file_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd0) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd0) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_0_ce0 = 1'b1;
    end else begin
        reg_file_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd0) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd0) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_0_ce1 = 1'b1;
    end else begin
        reg_file_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1434)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_0_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_0_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_0_1_address0 = 'bx;
        end
    end else begin
        reg_file_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1434)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_0_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_0_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_0_1_address1 = 'bx;
        end
    end else begin
        reg_file_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd0) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd0) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_1_ce0 = 1'b1;
    end else begin
        reg_file_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd0) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd0) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_1_ce1 = 1'b1;
    end else begin
        reg_file_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1447)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_10_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_10_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_10_0_address0 = 'bx;
        end
    end else begin
        reg_file_10_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1447)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_10_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_10_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_10_0_address1 = 'bx;
        end
    end else begin
        reg_file_10_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd10) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd10) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_10_0_ce0 = 1'b1;
    end else begin
        reg_file_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd10) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd10) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_10_0_ce1 = 1'b1;
    end else begin
        reg_file_10_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1447)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_10_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_10_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_10_1_address0 = 'bx;
        end
    end else begin
        reg_file_10_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1447)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_10_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_10_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_10_1_address1 = 'bx;
        end
    end else begin
        reg_file_10_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd10) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd10) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_10_1_ce0 = 1'b1;
    end else begin
        reg_file_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd10) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd10) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_10_1_ce1 = 1'b1;
    end else begin
        reg_file_10_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1451)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_11_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_11_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_11_0_address0 = 'bx;
        end
    end else begin
        reg_file_11_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1451)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_11_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_11_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_11_0_address1 = 'bx;
        end
    end else begin
        reg_file_11_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd11) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd11) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_11_0_ce0 = 1'b1;
    end else begin
        reg_file_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd11) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd11) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_11_0_ce1 = 1'b1;
    end else begin
        reg_file_11_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1451)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_11_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_11_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_11_1_address0 = 'bx;
        end
    end else begin
        reg_file_11_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1451)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_11_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_11_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_11_1_address1 = 'bx;
        end
    end else begin
        reg_file_11_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd11) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd11) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_11_1_ce0 = 1'b1;
    end else begin
        reg_file_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd11) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd11) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_11_1_ce1 = 1'b1;
    end else begin
        reg_file_11_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1455)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_12_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_12_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_12_0_address0 = 'bx;
        end
    end else begin
        reg_file_12_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1455)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_12_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_12_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_12_0_address1 = 'bx;
        end
    end else begin
        reg_file_12_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd12) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd12) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_12_0_ce0 = 1'b1;
    end else begin
        reg_file_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd12) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd12) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_12_0_ce1 = 1'b1;
    end else begin
        reg_file_12_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1455)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_12_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_12_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_12_1_address0 = 'bx;
        end
    end else begin
        reg_file_12_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1455)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_12_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_12_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_12_1_address1 = 'bx;
        end
    end else begin
        reg_file_12_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd12) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd12) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_12_1_ce0 = 1'b1;
    end else begin
        reg_file_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd12) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd12) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_12_1_ce1 = 1'b1;
    end else begin
        reg_file_12_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1459)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_13_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_13_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_13_0_address0 = 'bx;
        end
    end else begin
        reg_file_13_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1459)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_13_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_13_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_13_0_address1 = 'bx;
        end
    end else begin
        reg_file_13_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd13) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd13) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_13_0_ce0 = 1'b1;
    end else begin
        reg_file_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd13) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd13) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_13_0_ce1 = 1'b1;
    end else begin
        reg_file_13_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1459)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_13_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_13_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_13_1_address0 = 'bx;
        end
    end else begin
        reg_file_13_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1459)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_13_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_13_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_13_1_address1 = 'bx;
        end
    end else begin
        reg_file_13_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd13) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd13) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_13_1_ce0 = 1'b1;
    end else begin
        reg_file_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd13) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd13) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_13_1_ce1 = 1'b1;
    end else begin
        reg_file_13_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1463)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_14_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_14_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_14_0_address0 = 'bx;
        end
    end else begin
        reg_file_14_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1463)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_14_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_14_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_14_0_address1 = 'bx;
        end
    end else begin
        reg_file_14_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd14) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd14) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_14_0_ce0 = 1'b1;
    end else begin
        reg_file_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd14) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd14) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_14_0_ce1 = 1'b1;
    end else begin
        reg_file_14_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1463)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_14_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_14_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_14_1_address0 = 'bx;
        end
    end else begin
        reg_file_14_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1463)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_14_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_14_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_14_1_address1 = 'bx;
        end
    end else begin
        reg_file_14_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd14) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd14) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_14_1_ce0 = 1'b1;
    end else begin
        reg_file_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd14) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd14) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_14_1_ce1 = 1'b1;
    end else begin
        reg_file_14_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1467)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_15_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_15_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_15_0_address0 = 'bx;
        end
    end else begin
        reg_file_15_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1467)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_15_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_15_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_15_0_address1 = 'bx;
        end
    end else begin
        reg_file_15_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd15) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd15) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_15_0_ce0 = 1'b1;
    end else begin
        reg_file_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd15) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd15) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_15_0_ce1 = 1'b1;
    end else begin
        reg_file_15_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1467)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_15_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_15_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_15_1_address0 = 'bx;
        end
    end else begin
        reg_file_15_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1467)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_15_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_15_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_15_1_address1 = 'bx;
        end
    end else begin
        reg_file_15_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd15) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd15) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_15_1_ce0 = 1'b1;
    end else begin
        reg_file_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd15) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd15) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_15_1_ce1 = 1'b1;
    end else begin
        reg_file_15_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1470)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_1_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_1_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_1_0_address0 = 'bx;
        end
    end else begin
        reg_file_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1470)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_1_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_1_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_1_0_address1 = 'bx;
        end
    end else begin
        reg_file_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd1) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd1) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_0_ce0 = 1'b1;
    end else begin
        reg_file_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd1) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd1) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_0_ce1 = 1'b1;
    end else begin
        reg_file_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1470)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_1_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_1_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_1_1_address0 = 'bx;
        end
    end else begin
        reg_file_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1470)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_1_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_1_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_1_1_address1 = 'bx;
        end
    end else begin
        reg_file_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd1) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd1) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_1_ce0 = 1'b1;
    end else begin
        reg_file_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd1) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd1) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_1_ce1 = 1'b1;
    end else begin
        reg_file_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1473)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_2_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_2_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_2_0_address0 = 'bx;
        end
    end else begin
        reg_file_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1473)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_2_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_2_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_2_0_address1 = 'bx;
        end
    end else begin
        reg_file_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd2) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd2) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_0_ce0 = 1'b1;
    end else begin
        reg_file_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd2) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd2) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_0_ce1 = 1'b1;
    end else begin
        reg_file_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1473)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_2_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_2_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_2_1_address0 = 'bx;
        end
    end else begin
        reg_file_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1473)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_2_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_2_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_2_1_address1 = 'bx;
        end
    end else begin
        reg_file_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd2) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd2) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_1_ce0 = 1'b1;
    end else begin
        reg_file_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd2) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd2) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_1_ce1 = 1'b1;
    end else begin
        reg_file_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1476)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_3_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_3_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_3_0_address0 = 'bx;
        end
    end else begin
        reg_file_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1476)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_3_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_3_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_3_0_address1 = 'bx;
        end
    end else begin
        reg_file_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd3) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd3) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_0_ce0 = 1'b1;
    end else begin
        reg_file_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd3) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd3) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_0_ce1 = 1'b1;
    end else begin
        reg_file_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1476)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_3_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_3_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_3_1_address0 = 'bx;
        end
    end else begin
        reg_file_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1476)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_3_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_3_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_3_1_address1 = 'bx;
        end
    end else begin
        reg_file_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd3) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd3) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_1_ce0 = 1'b1;
    end else begin
        reg_file_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd3) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd3) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_1_ce1 = 1'b1;
    end else begin
        reg_file_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1479)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_4_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_4_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_4_0_address0 = 'bx;
        end
    end else begin
        reg_file_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1479)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_4_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_4_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_4_0_address1 = 'bx;
        end
    end else begin
        reg_file_4_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd4) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd4) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_0_ce0 = 1'b1;
    end else begin
        reg_file_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd4) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd4) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_0_ce1 = 1'b1;
    end else begin
        reg_file_4_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1479)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_4_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_4_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_4_1_address0 = 'bx;
        end
    end else begin
        reg_file_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1479)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_4_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_4_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_4_1_address1 = 'bx;
        end
    end else begin
        reg_file_4_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd4) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd4) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_1_ce0 = 1'b1;
    end else begin
        reg_file_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd4) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd4) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_1_ce1 = 1'b1;
    end else begin
        reg_file_4_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1482)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_5_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_5_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_5_0_address0 = 'bx;
        end
    end else begin
        reg_file_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1482)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_5_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_5_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_5_0_address1 = 'bx;
        end
    end else begin
        reg_file_5_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd5) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd5) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_0_ce0 = 1'b1;
    end else begin
        reg_file_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd5) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd5) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_0_ce1 = 1'b1;
    end else begin
        reg_file_5_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1482)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_5_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_5_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_5_1_address0 = 'bx;
        end
    end else begin
        reg_file_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1482)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_5_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_5_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_5_1_address1 = 'bx;
        end
    end else begin
        reg_file_5_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd5) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd5) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_1_ce0 = 1'b1;
    end else begin
        reg_file_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd5) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd5) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_1_ce1 = 1'b1;
    end else begin
        reg_file_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1485)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_6_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_6_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_6_0_address0 = 'bx;
        end
    end else begin
        reg_file_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1485)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_6_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_6_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_6_0_address1 = 'bx;
        end
    end else begin
        reg_file_6_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd6) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd6) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_0_ce0 = 1'b1;
    end else begin
        reg_file_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd6) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd6) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_0_ce1 = 1'b1;
    end else begin
        reg_file_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1485)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_6_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_6_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_6_1_address0 = 'bx;
        end
    end else begin
        reg_file_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1485)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_6_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_6_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_6_1_address1 = 'bx;
        end
    end else begin
        reg_file_6_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd6) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd6) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_1_ce0 = 1'b1;
    end else begin
        reg_file_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd6) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd6) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_1_ce1 = 1'b1;
    end else begin
        reg_file_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1488)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_7_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_7_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_7_0_address0 = 'bx;
        end
    end else begin
        reg_file_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1488)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_7_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_7_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_7_0_address1 = 'bx;
        end
    end else begin
        reg_file_7_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd7) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd7) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_0_ce0 = 1'b1;
    end else begin
        reg_file_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd7) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd7) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_0_ce1 = 1'b1;
    end else begin
        reg_file_7_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1488)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_7_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_7_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_7_1_address0 = 'bx;
        end
    end else begin
        reg_file_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1488)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_7_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_7_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_7_1_address1 = 'bx;
        end
    end else begin
        reg_file_7_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd7) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd7) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_1_ce0 = 1'b1;
    end else begin
        reg_file_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd7) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd7) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_1_ce1 = 1'b1;
    end else begin
        reg_file_7_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1491)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_8_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_8_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_8_0_address0 = 'bx;
        end
    end else begin
        reg_file_8_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1491)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_8_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_8_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_8_0_address1 = 'bx;
        end
    end else begin
        reg_file_8_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd8) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd8) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_8_0_ce0 = 1'b1;
    end else begin
        reg_file_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd8) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd8) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_8_0_ce1 = 1'b1;
    end else begin
        reg_file_8_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1491)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_8_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_8_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_8_1_address0 = 'bx;
        end
    end else begin
        reg_file_8_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1491)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_8_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_8_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_8_1_address1 = 'bx;
        end
    end else begin
        reg_file_8_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd8) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd8) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_8_1_ce0 = 1'b1;
    end else begin
        reg_file_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd8) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd8) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_8_1_ce1 = 1'b1;
    end else begin
        reg_file_8_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1494)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_9_0_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_9_0_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_9_0_address0 = 'bx;
        end
    end else begin
        reg_file_9_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1494)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_9_0_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_9_0_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_9_0_address1 = 'bx;
        end
    end else begin
        reg_file_9_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd9) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd9) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_9_0_ce0 = 1'b1;
    end else begin
        reg_file_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd9) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd9) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_9_0_ce1 = 1'b1;
    end else begin
        reg_file_9_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1494)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_9_1_address0 = zext_ln99_fu_1797_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_9_1_address0 = zext_ln98_fu_1745_p1;
        end else begin
            reg_file_9_1_address0 = 'bx;
        end
    end else begin
        reg_file_9_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1494)) begin
        if ((trunc_ln11_1_reg_2637 == 1'd0)) begin
            reg_file_9_1_address1 = zext_ln97_fu_1693_p1;
        end else if ((trunc_ln11_1_reg_2637 == 1'd1)) begin
            reg_file_9_1_address1 = zext_ln96_fu_1641_p1;
        end else begin
            reg_file_9_1_address1 = 'bx;
        end
    end else begin
        reg_file_9_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd9) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd9) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_9_1_ce0 = 1'b1;
    end else begin
        reg_file_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd9) & (trunc_ln11_1_reg_2637 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_reg_2705 == 4'd9) & (trunc_ln11_1_reg_2637 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_9_1_ce1 = 1'b1;
    end else begin
        reg_file_9_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln108_fu_1553_p2 = (reg_id_fu_132 + 32'd1);

assign add_ln83_fu_1498_p2 = (idx_fu_140 + 15'd1);

assign add_ln97_fu_1677_p2 = (addr_fu_1626_p2 + 12'd1);

assign add_ln98_fu_1729_p2 = (addr_fu_1626_p2 + 12'd2);

assign add_ln99_fu_1781_p2 = (addr_fu_1626_p2 + 12'd3);

assign addr_fu_1626_p2 = (shl_ln_fu_1619_p3 + trunc_ln83_reg_2627);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1434 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1447 = (~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1451 = (~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1455 = (~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1459 = (~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1463 = (~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1467 = (~(trunc_ln96_reg_2705 == 4'd14) & ~(trunc_ln96_reg_2705 == 4'd13) & ~(trunc_ln96_reg_2705 == 4'd12) & ~(trunc_ln96_reg_2705 == 4'd11) & ~(trunc_ln96_reg_2705 == 4'd10) & ~(trunc_ln96_reg_2705 == 4'd9) & ~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1470 = (~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1473 = (~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1476 = (~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1479 = (~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1482 = (~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1485 = (~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1488 = (~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1491 = (~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1494 = (~(trunc_ln96_reg_2705 == 4'd8) & ~(trunc_ln96_reg_2705 == 4'd7) & ~(trunc_ln96_reg_2705 == 4'd6) & ~(trunc_ln96_reg_2705 == 4'd5) & ~(trunc_ln96_reg_2705 == 4'd4) & ~(trunc_ln96_reg_2705 == 4'd3) & ~(trunc_ln96_reg_2705 == 4'd2) & ~(trunc_ln96_reg_2705 == 4'd1) & ~(trunc_ln96_reg_2705 == 4'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln96_reg_2705 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bitcast_ln21_fu_2561_p1 = tmp_15_fu_1981_p18;

assign bitcast_ln22_fu_2565_p1 = tmp_32_fu_2162_p18;

assign bitcast_ln23_fu_2569_p1 = tmp_49_fu_2343_p18;

assign bitcast_ln24_fu_2573_p1 = tmp_66_fu_2524_p18;

assign data_out_address0 = zext_ln83_fu_1833_p1;

assign data_out_d0 = {{{{bitcast_ln24_fu_2573_p1}, {bitcast_ln23_fu_2569_p1}}, {bitcast_ln22_fu_2565_p1}}, {bitcast_ln21_fu_2561_p1}};

assign i_1_fu_1541_p2 = (i_fu_128 + 32'd1);

assign i_2_fu_1559_p3 = ((icmp_ln106_fu_1547_p2[0:0] == 1'b1) ? 32'd0 : i_1_fu_1541_p2);

assign i_3_fu_1575_p3 = ((icmp_ln103_fu_1535_p2[0:0] == 1'b1) ? i_2_fu_1559_p3 : i_fu_128);

assign icmp_ln103_fu_1535_p2 = ((j_1_fu_1529_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln106_fu_1547_p2 = ((i_1_fu_1541_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_1492_p2 = ((idx_fu_140 == 15'd16384) ? 1'b1 : 1'b0);

assign j_1_fu_1529_p2 = (j_fu_136 + 32'd4);

assign j_2_fu_1591_p3 = ((icmp_ln103_fu_1535_p2[0:0] == 1'b1) ? 32'd0 : j_1_fu_1529_p2);

assign lshr_ln1_fu_1683_p4 = {{add_ln97_fu_1677_p2[11:1]}};

assign lshr_ln2_fu_1735_p4 = {{add_ln98_fu_1729_p2[11:1]}};

assign lshr_ln3_fu_1787_p4 = {{add_ln99_fu_1781_p2[11:1]}};

assign lshr_ln_fu_1631_p4 = {{addr_fu_1626_p2[11:1]}};

assign reg_id_1_fu_1567_p3 = ((icmp_ln106_fu_1547_p2[0:0] == 1'b1) ? add_ln108_fu_1553_p2 : reg_id_fu_132);

assign reg_id_2_fu_1583_p3 = ((icmp_ln103_fu_1535_p2[0:0] == 1'b1) ? reg_id_1_fu_1567_p3 : reg_id_fu_132);

assign shl_ln_fu_1619_p3 = {{trunc_ln11_reg_2632}, {6'd0}};

assign trunc_ln11_1_fu_1521_p1 = j_fu_136[0:0];

assign trunc_ln11_fu_1517_p1 = i_fu_128[5:0];

assign trunc_ln83_fu_1513_p1 = j_fu_136[11:0];

assign trunc_ln96_fu_1525_p1 = reg_id_fu_132[3:0];

assign zext_ln83_fu_1833_p1 = idx_1_reg_2618_pp0_iter2_reg;

assign zext_ln96_fu_1641_p1 = lshr_ln_fu_1631_p4;

assign zext_ln97_fu_1693_p1 = lshr_ln1_fu_1683_p4;

assign zext_ln98_fu_1745_p1 = lshr_ln2_fu_1735_p4;

assign zext_ln99_fu_1797_p1 = lshr_ln3_fu_1787_p4;

endmodule //corr_accel_send_data_burst
