OpenROAD 7f6c37aa57467242807155c654deb350022d75c1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/placement/core.odb'…
define_corners Typical
read_liberty -corner Typical /openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/tmp/cts/cts.lib
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk_i
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 141984.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 4896 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 57096.
[INFO CTS-0047]     Number of keys in characterization LUT: 1492.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 487 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 487.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0019]  Total number of sinks after clustering: 46.
[INFO CTS-0024]  Normalized sink region: [(0.657308, 1.78), (17.6038, 20.8965)].
[INFO CTS-0025]     Width:  16.9465.
[INFO CTS-0026]     Height: 19.1165.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 23
    Sub-region size: 16.9465 X 9.5583
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 252 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 46 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 8.4733 X 9.5583
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 252 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 46.
[INFO CTS-0018]     Created 47 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 47 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:2, 4:2, 5:1, 6:3, 7:2, 8:2, 9:4, 10:5, 11:3, 12:5, 13:3, 14:3, 15:1, 16:3, 17:2, 19:1, 20:1, 21:2, 24:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 487
[INFO CTS-0100]  Leaf buffers 42
[INFO CTS-0101]  Average sink wire length 394.63 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/cts/core.odb'…
Writing layout to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/cts/core.def'…
Writing timing constraints to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/cts/core.sdc'…
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement        861.0 u
average displacement        0.2 u
max displacement           15.6 u
original HPWL          118755.3 u
legalized HPWL         122392.5 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 1501 instances
[INFO DPL-0021] HPWL before          122392.5 u
[INFO DPL-0022] HPWL after           119305.2 u
[INFO DPL-0023] HPWL delta               -2.5 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/cts/core.odb'…
Writing layout to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/cts/core.def'…
Writing timing constraints to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/cts/core.sdc'…
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 47.
[INFO CTS-0005] Total number of Clock Subnets: 47.
[INFO CTS-0006] Total number of Sinks: 487.
cts_report_end
