Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jul 08 17:51:11 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   INPUT<10>_IBUF
   INPUT<2>_IBUF
   INPUT<3>_IBUF
   INPUT<4>_IBUF
   INPUT<5>_IBUF
   INPUT<6>_IBUF
   INPUT<7>_IBUF
   INPUT<8>_IBUF
   INPUT<9>_IBUF
   bZero_ctrl_IBUF


