Analysis & Synthesis report for Pacman
Tue Dec 05 13:39:27 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Pacman|MainModule:main_module|cur_state
 11. State Machine - |Pacman|MainModule:main_module|pacman_dy
 12. State Machine - |Pacman|MainModule:main_module|pacman_dx
 13. State Machine - |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver
 14. State Machine - |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 15. State Machine - |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 22. Source assignments for MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_4go1:auto_generated
 23. Parameter Settings for User Entity Instance: PS2_Demo:ps2|PS2_Controller:PS2
 24. Parameter Settings for User Entity Instance: PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 31. Parameter Settings for User Entity Instance: MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component
 32. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div4
 33. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div12
 34. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div6
 35. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div13
 36. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div10
 37. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div11
 38. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div8
 39. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div9
 40. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div5
 41. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div7
 42. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div1
 43. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div3
 45. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div2
 46. altsyncram Parameter Settings by Entity Instance
 47. altpll Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller"
 49. Port Connectivity Checks: "MainModule:main_module|DisplayController:display_controller"
 50. Port Connectivity Checks: "MainModule:main_module"
 51. Port Connectivity Checks: "RateDivider:divider"
 52. Port Connectivity Checks: "PS2_Demo:ps2|PS2_Controller:PS2"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages
 56. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 05 13:39:26 2023           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; Pacman                                          ;
; Top-level Entity Name           ; Pacman                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 507                                             ;
; Total pins                      ; 104                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 59,136                                          ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Pacman             ; Pacman             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                 ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; ghostai.v                                  ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/ghostai.v                                  ;         ;
; PS2_Controller/PS2_Controller.v            ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Controller/PS2_Controller.v            ;         ;
; PS2_Controller/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Controller/Altera_UP_PS2_Data_In.v     ;         ;
; PS2_Controller/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Controller/Altera_UP_PS2_Command_Out.v ;         ;
; PS2_Demo.v                                 ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Demo.v                                 ;         ;
; vga_adapter/vga_pll.v                      ; yes             ; User Wizard-Generated File             ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_pll.v                      ;         ;
; vga_adapter/vga_controller.v               ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_controller.v               ;         ;
; vga_adapter/vga_address_translator.v       ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_address_translator.v       ;         ;
; vga_adapter/vga_adapter.v                  ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_adapter.v                  ;         ;
; Map.v                                      ; yes             ; User Wizard-Generated File             ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Map.v                                      ;         ;
; RateDivider.v                              ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/RateDivider.v                              ;         ;
; Pacman.v                                   ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v                                   ;         ;
; MapDisplayController.v                     ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/MapDisplayController.v                     ;         ;
; MapController.v                            ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/MapController.v                            ;         ;
; HexDisplay.v                               ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/HexDisplay.v                               ;         ;
; DisplayController.v                        ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/DisplayController.v                        ;         ;
; CharacterDisplayController.v               ; yes             ; User Verilog HDL File                  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/CharacterDisplayController.v               ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal180.inc                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc                                             ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_m6m1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altsyncram_m6m1.tdf                     ;         ;
; black.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/black.mif                                  ;         ;
; db/decode_7la.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/decode_7la.tdf                          ;         ;
; db/decode_01a.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/decode_01a.tdf                          ;         ;
; db/mux_ifb.tdf                             ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/mux_ifb.tdf                             ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf                                                 ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc                                            ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc                                          ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc                                          ;         ;
; db/altpll_80u.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altpll_80u.tdf                          ;         ;
; db/altsyncram_4go1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altsyncram_4go1.tdf                     ;         ;
; mapdata.mif                                ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/mapdata.mif                                ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/abs_divider.inc                                            ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;         ;
; db/lpm_divide_5am.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/lpm_divide_5am.tdf                      ;         ;
; db/sign_div_unsign_bkh.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/sign_div_unsign_bkh.tdf                 ;         ;
; db/alt_u_div_sse.tdf                       ; yes             ; Auto-Generated Megafunction            ; W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/alt_u_div_sse.tdf                       ;         ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 840                               ;
;                                             ;                                   ;
; Combinational ALUT usage for logic          ; 1592                              ;
;     -- 7 input functions                    ; 1                                 ;
;     -- 6 input functions                    ; 73                                ;
;     -- 5 input functions                    ; 244                               ;
;     -- 4 input functions                    ; 304                               ;
;     -- <=3 input functions                  ; 970                               ;
;                                             ;                                   ;
; Dedicated logic registers                   ; 507                               ;
;                                             ;                                   ;
; I/O pins                                    ; 104                               ;
; Total MLAB memory bits                      ; 0                                 ;
; Total block memory bits                     ; 59136                             ;
;                                             ;                                   ;
; Total DSP Blocks                            ; 1                                 ;
;                                             ;                                   ;
; Total PLLs                                  ; 1                                 ;
;     -- PLLs                                 ; 1                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; RateDivider:divider|reduced_clock ;
; Maximum fan-out                             ; 311                               ;
; Total fan-out                               ; 7122                              ;
; Average fan-out                             ; 3.07                              ;
+---------------------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name                  ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |Pacman                                                 ; 1592 (1)            ; 507 (0)                   ; 59136             ; 1          ; 104  ; 0            ; |Pacman                                                                                                                         ; Pacman                       ; work         ;
;    |HexDisplay:hex0|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|HexDisplay:hex0                                                                                                         ; HexDisplay                   ; work         ;
;    |HexDisplay:hex1|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|HexDisplay:hex1                                                                                                         ; HexDisplay                   ; work         ;
;    |MainModule:main_module|                             ; 1353 (374)          ; 346 (202)                 ; 1536              ; 1          ; 0    ; 0            ; |Pacman|MainModule:main_module                                                                                                  ; MainModule                   ; work         ;
;       |DisplayController:display_controller|            ; 138 (48)            ; 36 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|DisplayController:display_controller                                                             ; DisplayController            ; work         ;
;          |CharacterDisplayController:cdc_controller|    ; 26 (26)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller                   ; CharacterDisplayController   ; work         ;
;          |MapDisplayController:mdc_controller|          ; 64 (64)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller                         ; MapDisplayController         ; work         ;
;       |MapController:map|                               ; 9 (9)               ; 0 (0)                     ; 1536              ; 1          ; 0    ; 0            ; |Pacman|MainModule:main_module|MapController:map                                                                                ; MapController                ; work         ;
;          |Map:map|                                      ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|MapController:map|Map:map                                                                        ; Map                          ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component                                        ; altsyncram                   ; work         ;
;                |altsyncram_4go1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_4go1:auto_generated         ; altsyncram_4go1              ; work         ;
;       |lpm_divide:Div0|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div0                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div10|                                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div10                                                                                 ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div10|lpm_divide_5am:auto_generated                                                   ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div10|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div10|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div11|                                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div11                                                                                 ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div11|lpm_divide_5am:auto_generated                                                   ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div11|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div11|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div12|                                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div12                                                                                 ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div12|lpm_divide_5am:auto_generated                                                   ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div12|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div12|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div13|                                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div13                                                                                 ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div13|lpm_divide_5am:auto_generated                                                   ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div13|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div13|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div1|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div1                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div1|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div2|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div2                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div2|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div2|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div2|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div3|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div3                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div3|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div3|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div3|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div4|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div4                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div4|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div4|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div4|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div5|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div5                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div5|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div5|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div5|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div6|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div6                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div6|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div6|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div6|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div7|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div7                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div7|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div7|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div7|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div8|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div8                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div8|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div8|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div8|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |lpm_divide:Div9|                                 ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div9                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_5am:auto_generated|                ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div9|lpm_divide_5am:auto_generated                                                    ; lpm_divide_5am               ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 51 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div9|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh          ; work         ;
;                |alt_u_div_sse:divider|                  ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|lpm_divide:Div9|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse                ; work         ;
;       |return_blue_ghost_direction:ghost2|              ; 64 (64)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|return_blue_ghost_direction:ghost2                                                               ; return_blue_ghost_direction  ; work         ;
;       |return_green_ghost_direction:ghost4|             ; 28 (28)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|return_green_ghost_direction:ghost4                                                              ; return_green_ghost_direction ; work         ;
;       |return_red_ghost_direction:ghost1|               ; 26 (26)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|MainModule:main_module|return_red_ghost_direction:ghost1                                                                ; return_red_ghost_direction   ; work         ;
;    |PS2_Demo:ps2|                                       ; 113 (7)             ; 102 (12)                  ; 0                 ; 0          ; 0    ; 0            ; |Pacman|PS2_Demo:ps2                                                                                                            ; PS2_Demo                     ; work         ;
;       |PS2_Controller:PS2|                              ; 106 (6)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2                                                                                         ; PS2_Controller               ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|    ; 86 (86)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                               ; Altera_UP_PS2_Command_Out    ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|            ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                       ; Altera_UP_PS2_Data_In        ; work         ;
;    |RateDivider:divider|                                ; 40 (40)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|RateDivider:divider                                                                                                     ; RateDivider                  ; work         ;
;    |vga_adapter:VGA|                                    ; 71 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA                                                                                                         ; vga_adapter                  ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|altsyncram:VideoMemory                                                                                  ; altsyncram                   ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                                   ; altsyncram_m6m1              ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b                          ; decode_01a                   ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                                ; decode_7la                   ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                                      ; mux_ifb                      ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|vga_address_translator:user_input_translator                                                            ; vga_address_translator       ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|vga_controller:controller                                                                               ; vga_controller               ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                  ; vga_address_translator       ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|vga_pll:mypll                                                                                           ; vga_pll                      ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                   ; altpll                       ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Pacman|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                         ; altpll_80u                   ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_4go1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 512          ; 3            ; --           ; --           ; 1536  ; MapData.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif   ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Pacman|MainModule:main_module|cur_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------------------------+------------------------+-------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+--------------------------+----------------------+---------------------------+-----------------------------+
; Name                            ; cur_state.END_GAME ; cur_state.STOP_DISPLAY ; cur_state.VIEW_DISPLAY ; cur_state.START_DISPLAY ; cur_state.GHOST4_SET_POS ; cur_state.GHOST4_WAIT ; cur_state.GHOST4_GET_MAP_SPRITE ; cur_state.GHOST4_GET_TARGET ; cur_state.GHOST3_SET_POS ; cur_state.GHOST3_WAIT ; cur_state.GHOST3_GET_MAP_SPRITE ; cur_state.GHOST3_GET_TARGET ; cur_state.GHOST2_SET_POS ; cur_state.GHOST2_WAIT ; cur_state.GHOST2_GET_MAP_SPRITE ; cur_state.GHOST2_GET_TARGET ; cur_state.GHOST1_SET_POS ; cur_state.GHOST1_WAIT ; cur_state.GHOST1_GET_MAP_SPRITE ; cur_state.GHOST1_GET_TARGET ; cur_state.PACMAN_SET_POS ; cur_state.PACMAN_WAIT ; cur_state.PACMAN_GET_MAP_SPRITE ; cur_state.PACMAN_TRY_EAT ; cur_state.PACMAN_EAT ; cur_state.PACMAN_EAT_WAIT ; cur_state.PACMAN_GET_TARGET ;
+---------------------------------+--------------------+------------------------+------------------------+-------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+--------------------------+----------------------+---------------------------+-----------------------------+
; cur_state.PACMAN_GET_TARGET     ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 0                           ;
; cur_state.PACMAN_EAT_WAIT       ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 1                         ; 1                           ;
; cur_state.PACMAN_EAT            ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 1                    ; 0                         ; 1                           ;
; cur_state.PACMAN_TRY_EAT        ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 1                        ; 0                    ; 0                         ; 1                           ;
; cur_state.PACMAN_GET_MAP_SPRITE ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 1                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.PACMAN_WAIT           ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 1                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.PACMAN_SET_POS        ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 1                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST1_GET_TARGET     ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 1                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST1_GET_MAP_SPRITE ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 1                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST1_WAIT           ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 1                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST1_SET_POS        ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 1                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST2_GET_TARGET     ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 1                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST2_GET_MAP_SPRITE ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 1                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST2_WAIT           ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 1                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST2_SET_POS        ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 1                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST3_GET_TARGET     ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 1                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST3_GET_MAP_SPRITE ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 1                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST3_WAIT           ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 1                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST3_SET_POS        ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 1                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST4_GET_TARGET     ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 1                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST4_GET_MAP_SPRITE ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 1                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST4_WAIT           ; 0                  ; 0                      ; 0                      ; 0                       ; 0                        ; 1                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.GHOST4_SET_POS        ; 0                  ; 0                      ; 0                      ; 0                       ; 1                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.START_DISPLAY         ; 0                  ; 0                      ; 0                      ; 1                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.VIEW_DISPLAY          ; 0                  ; 0                      ; 1                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.STOP_DISPLAY          ; 0                  ; 1                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
; cur_state.END_GAME              ; 1                  ; 0                      ; 0                      ; 0                       ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                           ; 0                        ; 0                     ; 0                               ; 0                        ; 0                    ; 0                         ; 1                           ;
+---------------------------------+--------------------+------------------------+------------------------+-------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+-----------------------------+--------------------------+-----------------------+---------------------------------+--------------------------+----------------------+---------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |Pacman|MainModule:main_module|pacman_dy  ;
+--------------+--------------+--------------+--------------+
; Name         ; pacman_dy.00 ; pacman_dy.10 ; pacman_dy.01 ;
+--------------+--------------+--------------+--------------+
; pacman_dy.00 ; 0            ; 0            ; 0            ;
; pacman_dy.01 ; 1            ; 0            ; 1            ;
; pacman_dy.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |Pacman|MainModule:main_module|pacman_dx  ;
+--------------+--------------+--------------+--------------+
; Name         ; pacman_dx.00 ; pacman_dx.10 ; pacman_dx.01 ;
+--------------+--------------+--------------+--------------+
; pacman_dx.00 ; 0            ; 0            ; 0            ;
; pacman_dx.01 ; 1            ; 0            ; 1            ;
; pacman_dx.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                               ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                                                                       ;
; MainModule:main_module|sprite_data_in[0..2]                                                                                ; Stuck at GND due to stuck port data_in                                                                                            ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                              ;
; MainModule:main_module|ghost3_dx[1]                                                                                        ; Merged with MainModule:main_module|ghost3_dx[0]                                                                                   ;
; MainModule:main_module|ghost3_dy[1]                                                                                        ; Merged with MainModule:main_module|ghost3_dx[0]                                                                                   ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                                                            ;
; MainModule:main_module|cur_state~5                                                                                         ; Lost fanout                                                                                                                       ;
; MainModule:main_module|cur_state~6                                                                                         ; Lost fanout                                                                                                                       ;
; MainModule:main_module|cur_state~7                                                                                         ; Lost fanout                                                                                                                       ;
; MainModule:main_module|cur_state~8                                                                                         ; Lost fanout                                                                                                                       ;
; MainModule:main_module|cur_state~9                                                                                         ; Lost fanout                                                                                                                       ;
; MainModule:main_module|cur_state~10                                                                                        ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                                                       ;
; MainModule:main_module|pacman_dy.10                                                                                        ; Lost fanout                                                                                                                       ;
; MainModule:main_module|pacman_dx.10                                                                                        ; Lost fanout                                                                                                                       ;
; MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|cur_sprite_x[2]            ; Merged with MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|cur_sprite_x[2] ;
; MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|cur_sprite_x[0]            ; Merged with MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|cur_sprite_x[0] ;
; MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|cur_sprite_x[1]            ; Merged with MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|cur_sprite_x[1] ;
; MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|cur_sprite_y[0]            ; Merged with MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|cur_sprite_y[0] ;
; MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|cur_sprite_y[1]            ; Merged with MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|cur_sprite_y[1] ;
; MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|cur_sprite_y[2]            ; Merged with MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|cur_sprite_y[2] ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                                                            ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                                                            ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                                                            ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                                                            ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                                                            ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                                                       ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                                                       ;
; Total Number of Removed Registers = 51                                                                                     ;                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                     ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                           ; due to stuck port data_in ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 507   ;
; Number of registers using Synchronous Clear  ; 144   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 181   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 280   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; MainModule:main_module|reset_display    ; 27      ;
; MainModule:main_module|ghost4_vga_y[6]  ; 9       ;
; MainModule:main_module|ghost3_vga_y[5]  ; 7       ;
; MainModule:main_module|ghost4_vga_y[4]  ; 9       ;
; MainModule:main_module|ghost4_vga_y[3]  ; 9       ;
; MainModule:main_module|ghost1_vga_y[3]  ; 8       ;
; MainModule:main_module|ghost2_vga_y[3]  ; 9       ;
; MainModule:main_module|ghost3_vga_y[3]  ; 7       ;
; MainModule:main_module|ghost3_vga_x[0]  ; 4       ;
; MainModule:main_module|ghost1_vga_x[0]  ; 5       ;
; MainModule:main_module|ghost4_vga_x[0]  ; 6       ;
; MainModule:main_module|ghost3_vga_x[6]  ; 7       ;
; MainModule:main_module|ghost4_vga_x[6]  ; 9       ;
; MainModule:main_module|ghost2_vga_x[5]  ; 9       ;
; MainModule:main_module|ghost4_vga_y[2]  ; 8       ;
; MainModule:main_module|pacman_vga_y[2]  ; 9       ;
; MainModule:main_module|ghost1_vga_y[2]  ; 7       ;
; MainModule:main_module|ghost2_vga_y[2]  ; 8       ;
; MainModule:main_module|ghost3_vga_y[2]  ; 6       ;
; MainModule:main_module|ghost3_vga_x[1]  ; 5       ;
; MainModule:main_module|pacman_vga_x[1]  ; 8       ;
; MainModule:main_module|ghost2_vga_x[1]  ; 7       ;
; MainModule:main_module|ghost3_vga_x[3]  ; 7       ;
; MainModule:main_module|ghost1_vga_x[3]  ; 8       ;
; MainModule:main_module|pacman_vga_x[3]  ; 10      ;
; MainModule:main_module|ghost1_vga_x[4]  ; 8       ;
; MainModule:main_module|ghost2_vga_x[4]  ; 9       ;
; MainModule:main_module|ghost4_vga_y[0]  ; 6       ;
; MainModule:main_module|pacman_vga_y[0]  ; 7       ;
; MainModule:main_module|ghost1_vga_y[0]  ; 5       ;
; MainModule:main_module|ghost2_vga_y[0]  ; 6       ;
; MainModule:main_module|ghost3_vga_y[0]  ; 4       ;
; MainModule:main_module|ghost4_vga_y[1]  ; 7       ;
; MainModule:main_module|ghost1_vga_y[1]  ; 6       ;
; MainModule:main_module|ghost2_vga_y[1]  ; 7       ;
; MainModule:main_module|ghost2_dx[0]     ; 6       ;
; MainModule:main_module|ghost4_dx[1]     ; 6       ;
; MainModule:main_module|ghost1_dy[1]     ; 4       ;
; MainModule:main_module|ghost3_dy[0]     ; 5       ;
; Total number of inverted registers = 39 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Pacman|PS2_Demo:ps2|last_data_received[4]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Pacman|RateDivider:divider|cur_time[3]                                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Pacman|RateDivider:divider|cur_time[10]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[3]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Pacman|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Pacman|MainModule:main_module|DisplayController:display_controller|current_time[4]                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Pacman|MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|character_type[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Pacman|MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|map_x[0]                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Pacman|MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|map_y[1]                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8]                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                         ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Pacman|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Pacman|MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|cur_sprite_x[2]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Pacman|MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller|cur_sprite_y[2]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Pacman|MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|cur_sprite_x[2]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Pacman|MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|cur_sprite_y[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Pacman|MainModule:main_module|ghost1_dx[0]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Pacman|MainModule:main_module|ghost2_dy[1]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Pacman|MainModule:main_module|ghost4_dy[0]                                                                                     ;
; 10:1               ; 9 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Pacman|MainModule:main_module|target_x[1]                                                                                      ;
; 11:1               ; 5 bits    ; 35 LEs        ; 10 LEs               ; 25 LEs                 ; Yes        ; |Pacman|MainModule:main_module|char_map_x[1]                                                                                    ;
; 11:1               ; 9 bits    ; 63 LEs        ; 36 LEs               ; 27 LEs                 ; Yes        ; |Pacman|MainModule:main_module|target_y[0]                                                                                      ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |Pacman|MainModule:main_module|char_map_y[0]                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Pacman|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[0]                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Pacman|MainModule:main_module|counter                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Pacman|MainModule:main_module|cur_state                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Pacman|MainModule:main_module|DisplayController:display_controller|Mux2                                                        ;
; 9:1                ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |Pacman|MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller|Add8                    ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |Pacman|MainModule:main_module|Add3                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Pacman|MainModule:main_module|Selector139                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Pacman|MainModule:main_module|Selector108                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Pacman|MainModule:main_module|Selector137                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_4go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:ps2|PS2_Controller:PS2 ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                            ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; MapData.mif          ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_4go1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div12 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div13 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div10 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div11 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                ;
;     -- NUMWORDS_A                         ; 19200                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 3                                                                                ;
;     -- NUMWORDS_B                         ; 19200                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                ;
;     -- NUMWORDS_A                         ; 512                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; debug_leds ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "debug_leds[7..1]" have no fanouts ;
; debug_leds ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MainModule:main_module|DisplayController:display_controller"                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; is_display_running ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MainModule:main_module"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; vga_y[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RateDivider:divider"                                                                                                                                           ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                              ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; interval        ; Input ; Warning  ; Input port expression (27 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "interval[27..27]" will be connected to GND. ;
; interval[3..2]  ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; interval[26..9] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; interval[7..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; interval[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; interval[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; interval[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; interval[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; en              ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:ps2|PS2_Controller:PS2"                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 507                         ;
;     CLR               ; 30                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 131                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 74                          ;
;     SCLR              ; 50                          ;
;     plain             ; 137                         ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 1595                        ;
;     arith             ; 732                         ;
;         0 data inputs ; 103                         ;
;         1 data inputs ; 377                         ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 106                         ;
;         4 data inputs ; 78                          ;
;         5 data inputs ; 3                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 780                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 152                         ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 226                         ;
;         5 data inputs ; 241                         ;
;         6 data inputs ; 73                          ;
;     shared            ; 82                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 104                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 17.40                       ;
; Average LUT depth     ; 7.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Dec 05 13:37:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pacman -c Pacman
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file ghostai.v
    Info (12023): Found entity 1: return_blue_ghost_direction File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/ghostai.v Line: 1
    Info (12023): Found entity 2: return_green_ghost_direction File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/ghostai.v Line: 57
    Info (12023): Found entity 3: return_red_ghost_direction File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/ghostai.v Line: 106
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo.v
    Info (12023): Found entity 1: PS2_Demo File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Demo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file map.v
    Info (12023): Found entity 1: Map File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Map.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ratedivider.v
    Info (12023): Found entity 1: RateDivider File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/RateDivider.v Line: 10
Warning (12019): Can't analyze file -- file PlayerScores.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file pacman.v
    Info (12023): Found entity 1: Pacman File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 1
    Info (12023): Found entity 2: MainModule File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 132
Info (12021): Found 1 design units, including 1 entities, in source file mapdisplaycontroller.v
    Info (12023): Found entity 1: MapDisplayController File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/MapDisplayController.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mapcontroller.v
    Info (12023): Found entity 1: MapController File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/MapController.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file hexdisplay.v
    Info (12023): Found entity 1: HexDisplay File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/HexDisplay.v Line: 1
Warning (12019): Can't analyze file -- file Ghost.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file displaycontroller.v
    Info (12023): Found entity 1: DisplayController File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/DisplayController.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: Counter File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file characterdisplaycontroller.v
    Info (12023): Found entity 1: CharacterDisplayController File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/CharacterDisplayController.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at DisplayController.v(155): created implicit net for "debug_leds" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/DisplayController.v Line: 155
Info (12127): Elaborating entity "Pacman" for the top level hierarchy
Warning (10034): Output port "HEX5" at Pacman.v(20) has no driver File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
Warning (10034): Output port "HEX4" at Pacman.v(20) has no driver File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
Warning (10034): Output port "HEX3" at Pacman.v(20) has no driver File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
Warning (10034): Output port "HEX2" at Pacman.v(20) has no driver File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
Info (12128): Elaborating entity "PS2_Demo" for hierarchy "PS2_Demo:ps2" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 71
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Demo:ps2|PS2_Controller:PS2" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Demo.v Line: 134
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Controller/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/PS2_Controller/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 88
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altsyncram_m6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altsyncram_m6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "RateDivider" for hierarchy "RateDivider:divider" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 102
Info (12128): Elaborating entity "HexDisplay" for hierarchy "HexDisplay:hex0" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 107
Info (12128): Elaborating entity "MainModule" for hierarchy "MainModule:main_module" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 128
Warning (10036): Verilog HDL or VHDL warning at Pacman.v(213): object "finished_display" assigned a value but never read File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 213
Warning (10230): Verilog HDL assignment warning at Pacman.v(356): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 356
Warning (10230): Verilog HDL assignment warning at Pacman.v(357): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 357
Info (10264): Verilog HDL Case Statement information at Pacman.v(364): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 364
Info (10264): Verilog HDL Case Statement information at Pacman.v(403): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 403
Info (10264): Verilog HDL Case Statement information at Pacman.v(409): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 409
Warning (10230): Verilog HDL assignment warning at Pacman.v(420): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 420
Warning (10230): Verilog HDL assignment warning at Pacman.v(421): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 421
Warning (10230): Verilog HDL assignment warning at Pacman.v(424): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 424
Warning (10230): Verilog HDL assignment warning at Pacman.v(425): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 425
Info (10264): Verilog HDL Case Statement information at Pacman.v(480): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 480
Info (10264): Verilog HDL Case Statement information at Pacman.v(486): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 486
Warning (10230): Verilog HDL assignment warning at Pacman.v(496): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 496
Warning (10230): Verilog HDL assignment warning at Pacman.v(497): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 497
Warning (10230): Verilog HDL assignment warning at Pacman.v(500): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 500
Warning (10230): Verilog HDL assignment warning at Pacman.v(501): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 501
Info (10264): Verilog HDL Case Statement information at Pacman.v(546): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 546
Info (10264): Verilog HDL Case Statement information at Pacman.v(552): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 552
Warning (10230): Verilog HDL assignment warning at Pacman.v(561): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 561
Warning (10230): Verilog HDL assignment warning at Pacman.v(562): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 562
Warning (10230): Verilog HDL assignment warning at Pacman.v(565): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 565
Warning (10230): Verilog HDL assignment warning at Pacman.v(566): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 566
Info (10264): Verilog HDL Case Statement information at Pacman.v(601): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 601
Info (10264): Verilog HDL Case Statement information at Pacman.v(607): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 607
Warning (10230): Verilog HDL assignment warning at Pacman.v(617): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 617
Warning (10230): Verilog HDL assignment warning at Pacman.v(618): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 618
Warning (10230): Verilog HDL assignment warning at Pacman.v(621): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 621
Warning (10230): Verilog HDL assignment warning at Pacman.v(622): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 622
Info (10264): Verilog HDL Case Statement information at Pacman.v(666): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 666
Info (10264): Verilog HDL Case Statement information at Pacman.v(672): all case item expressions in this case statement are onehot File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 672
Warning (10230): Verilog HDL assignment warning at Pacman.v(681): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 681
Warning (10230): Verilog HDL assignment warning at Pacman.v(682): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 682
Warning (10230): Verilog HDL assignment warning at Pacman.v(685): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 685
Warning (10230): Verilog HDL assignment warning at Pacman.v(686): truncated value with size 9 to match size of target (5) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 686
Warning (10034): Output port "debug_leds[9..6]" at Pacman.v(145) has no driver File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 145
Info (12128): Elaborating entity "return_red_ghost_direction" for hierarchy "MainModule:main_module|return_red_ghost_direction:ghost1" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 277
Info (12128): Elaborating entity "return_blue_ghost_direction" for hierarchy "MainModule:main_module|return_blue_ghost_direction:ghost2" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 289
Warning (10230): Verilog HDL assignment warning at ghostai.v(28): truncated value with size 32 to match size of target (9) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/ghostai.v Line: 28
Warning (10230): Verilog HDL assignment warning at ghostai.v(29): truncated value with size 32 to match size of target (9) File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/ghostai.v Line: 29
Info (12128): Elaborating entity "return_green_ghost_direction" for hierarchy "MainModule:main_module|return_green_ghost_direction:ghost4" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 300
Info (12128): Elaborating entity "MapController" for hierarchy "MainModule:main_module|MapController:map" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 783
Info (12128): Elaborating entity "Map" for hierarchy "MainModule:main_module|MapController:map|Map:map" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/MapController.v Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Map.v Line: 86
Info (12130): Elaborated megafunction instantiation "MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Map.v Line: 86
Info (12133): Instantiated megafunction "MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Map.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MapData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4go1.tdf
    Info (12023): Found entity 1: altsyncram_4go1 File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altsyncram_4go1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4go1" for hierarchy "MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_4go1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DisplayController" for hierarchy "MainModule:main_module|DisplayController:display_controller" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 813
Info (12128): Elaborating entity "CharacterDisplayController" for hierarchy "MainModule:main_module|DisplayController:display_controller|CharacterDisplayController:cdc_controller" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/DisplayController.v Line: 142
Info (12128): Elaborating entity "MapDisplayController" for hierarchy "MainModule:main_module|DisplayController:display_controller|MapDisplayController:mdc_controller" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/DisplayController.v Line: 156
Warning (10034): Output port "debug_leds" at MapDisplayController.v(18) has no driver File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/MapDisplayController.v Line: 18
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div4" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 514
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div12" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 698
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div6" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 514
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div13" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 698
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div10" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 635
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div11" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 635
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div8" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 579
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div9" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 579
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div5" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 514
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div7" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 514
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div1" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 421
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div0" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 420
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div3" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 425
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div2" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 424
Info (12130): Elaborated megafunction instantiation "MainModule:main_module|lpm_divide:Div4" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 514
Info (12133): Instantiated megafunction "MainModule:main_module|lpm_divide:Div4" with the following parameter: File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 514
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/lpm_divide_5am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "MainModule:main_module|lpm_divide:Div1" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 421
Info (12133): Instantiated megafunction "MainModule:main_module|lpm_divide:Div1" with the following parameter: File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 421
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 21
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 20
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 30
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register MainModule:main_module|ghost4_vga_y[3] will power up to High File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 350
    Critical Warning (18010): Register MainModule:main_module|ghost4_vga_x[6] will power up to High File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 350
    Critical Warning (18010): Register MainModule:main_module|ghost4_vga_x[3] will power up to Low File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 350
    Critical Warning (18010): Register MainModule:main_module|ghost4_vga_x[4] will power up to Low File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 350
    Critical Warning (18010): Register MainModule:main_module|ghost4_vga_y[1] will power up to High File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 350
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/output_files/Pacman.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/Pacman.v Line: 19
Info (21057): Implemented 1823 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 87 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1705 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 472 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Tue Dec 05 13:39:27 2023
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/ECE241Labs/lmO/Pacman-on-FPGA-master/Pacman-on-FPGA-master/src/output_files/Pacman.map.smsg.


