/*
 * stm32f407xx.h
 *
 *  Created on: May 19, 2023
 *      Author: rafae
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/*
 * Base address of Flash and SRAM memory
 */

#define FLASH_BASEADDR					0x08000000UL	/* Base address of Flash memory */
#define SRAM1_BASEADDR					0x20000000UL 	/* Base address of SRAM1 memory */
#define SRAM2_BASEADDR					0x2001C000UL 	/* Base address of SRAM2 memory */
#define ROM_BASEADDR					0x1FFF0000UL 	/* Base address of System memory */
#define SRAM 							SRAM1_BASEADDR	/* Choose which SRAM is the main one */

/*
 * AHBx and APBx bus Peripheral base address
 */

#define PERIPH_BASEADDR						0x40000000UL
#define APB1PERIPH_BASEADDR					PERIPH_BASE
#define APB2PERIPH_BASEADDR					0x40010000UL
#define AHB1PERIPH_BASEADDR					0x40020000UL
#define AHB2PERIPH_BASEADDR					0x50000000UL

#endif /* INC_STM32F407XX_H_ */
