Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/Qsys/DDS2/ --output-directory=F:/Qsys/DDS2/NIOS2/ --report-file=bsf:F:/Qsys/DDS2/NIOS2.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/DDS2/NIOS2.qsys
Progress: Loading DDS2/NIOS2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding DDS [DDS_48_IP 1.0]
Progress: Parameterizing module DDS
Progress: Adding RAM_WR [RAM_WRITE 1.0]
Progress: Parameterizing module RAM_WR
Progress: Adding KEY [KEY_READ 1.0]
Progress: Parameterizing module KEY
Progress: Adding sw [altera_avalon_pio 13.0.1]
Progress: Parameterizing module sw
Progress: Adding LCD1602 [LCD12864_1602 1.0]
Progress: Parameterizing module LCD1602
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding SW2 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module SW2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: NIOS2.SW2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/Qsys/DDS2/ --output-directory=F:/Qsys/DDS2/NIOS2/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:F:/Qsys/DDS2/NIOS2.sopcinfo --report-file=html:F:/Qsys/DDS2/NIOS2.html --report-file=qip:F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.qip --report-file=cmp:F:/Qsys/DDS2/NIOS2.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/DDS2/NIOS2.qsys --language=VERILOG
Progress: Loading DDS2/NIOS2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding DDS [DDS_48_IP 1.0]
Progress: Parameterizing module DDS
Progress: Adding RAM_WR [RAM_WRITE 1.0]
Progress: Parameterizing module RAM_WR
Progress: Adding KEY [KEY_READ 1.0]
Progress: Parameterizing module KEY
Progress: Adding sw [altera_avalon_pio 13.0.1]
Progress: Parameterizing module sw
Progress: Adding LCD1602 [LCD12864_1602 1.0]
Progress: Parameterizing module LCD1602
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding SW2 [altera_avalon_pio 13.0.1]
Progress: Parameterizing module SW2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: NIOS2.SW2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2: Generating NIOS2 "NIOS2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 54 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 27 modules, 110 connections
Info: merlin_domain_transform: After transform: 55 modules, 296 connections
Info: merlin_router_transform: After transform: 69 modules, 352 connections
Info: merlin_burst_transform: After transform: 71 modules, 360 connections
Info: reset_adaptation_transform: After transform: 72 modules, 280 connections
Info: merlin_network_to_switch_transform: After transform: 99 modules, 340 connections
Info: merlin_width_transform: After transform: 103 modules, 352 connections
Info: merlin_mm_transform: After transform: 103 modules, 352 connections
Info: merlin_interrupt_mapper_transform: After transform: 104 modules, 355 connections
Warning: NIOS2: "No matching role found for epcs_flash_controller_0:epcs_control_port:endofpacket (endofpacket)"
Warning: NIOS2: "No matching role found for epcs_flash_controller_0:epcs_control_port:dataavailable (dataavailable)"
Warning: NIOS2: "No matching role found for epcs_flash_controller_0:epcs_control_port:readyfordata (readyfordata)"
Info: nios2_qsys_0: Starting RTL generation for module 'NIOS2_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOS2_nios2_qsys_0 --dir=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0001_nios2_qsys_0_gen//NIOS2_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2014.05.14 17:24:49 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2014.05.14 17:24:49 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2014.05.14 17:24:50 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2014.05.14 17:24:50 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2014.05.14 17:24:50 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2014.05.14 17:24:50 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2014.05.14 17:24:53 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2014.05.14 17:24:53 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2014.05.14 17:25:04 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'NIOS2_nios2_qsys_0'
Info: nios2_qsys_0: "NIOS2" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: epcs_flash_controller_0: Starting RTL generation for module 'NIOS2_epcs_flash_controller_0'
Info: epcs_flash_controller_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=NIOS2_epcs_flash_controller_0 --dir=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0002_epcs_flash_controller_0_gen//NIOS2_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller_0: Done RTL generation for module 'NIOS2_epcs_flash_controller_0'
Info: epcs_flash_controller_0: "NIOS2" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller_0"
Info: jtag_uart_0: Starting RTL generation for module 'NIOS2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_jtag_uart_0 --dir=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0003_jtag_uart_0_gen//NIOS2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NIOS2_jtag_uart_0'
Info: jtag_uart_0: "NIOS2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: DDS: "NIOS2" instantiated DDS_48_IP "DDS"
Info: RAM_WR: "NIOS2" instantiated RAM_WRITE "RAM_WR"
Info: KEY: "NIOS2" instantiated KEY_READ "KEY"
Info: sw: Starting RTL generation for module 'NIOS2_sw'
Info: sw:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_sw --dir=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0008_sw_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0008_sw_gen//NIOS2_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'NIOS2_sw'
Info: sw: "NIOS2" instantiated altera_avalon_pio "sw"
Info: LCD1602: "NIOS2" instantiated LCD12864_1602 "LCD1602"
Info: sdram: Starting RTL generation for module 'NIOS2_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_sdram --dir=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0010_sdram_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0010_sdram_gen//NIOS2_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'NIOS2_sdram'
Info: sdram: "NIOS2" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid_qsys_0: "NIOS2" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: SW2: Starting RTL generation for module 'NIOS2_SW2'
Info: SW2:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_SW2 --dir=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0012_SW2_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0012_SW2_gen//NIOS2_SW2_component_configuration.pl  --do_build_sim=0  ]
Info: SW2: Done RTL generation for module 'NIOS2_SW2'
Info: SW2: "NIOS2" instantiated altera_avalon_pio "SW2"
Info: onchip_memory2_0: Starting RTL generation for module 'NIOS2_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_onchip_memory2_0 --dir=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0013_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/qin/AppData/Local/Temp/alt6204_1056027130325173718.dir/0013_onchip_memory2_0_gen//NIOS2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NIOS2_onchip_memory2_0'
Info: onchip_memory2_0: "NIOS2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0_instruction_master_translator: "NIOS2" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "NIOS2" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "NIOS2" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "NIOS2" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "NIOS2" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "NIOS2" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "NIOS2" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "NIOS2" instantiated altera_merlin_router "id_router"
Info: id_router_002: "NIOS2" instantiated altera_merlin_router "id_router_002"
Info: id_router_004: "NIOS2" instantiated altera_merlin_router "id_router_004"
Info: burst_adapter: "NIOS2" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "NIOS2" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "NIOS2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "NIOS2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "NIOS2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "NIOS2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_004: "NIOS2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux: "NIOS2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "NIOS2" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "NIOS2" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "NIOS2" instantiated altera_irq_mapper "irq_mapper"
Info: NIOS2: Done NIOS2" with 34 modules, 133 files, 2819558 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
