
*** Running vivado
    with args -log design_1_axi32regs_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi32regs_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file '/home/ktokunaga/.Xilinx/Vivado/strategies/Vivado Implementation Defaults.Vivado Implementation 2018.psg' discarded because strategy with same name already parsed from '/tools/Xilinx/Vivado/2019.1/strategies/VDI2018.psg'
source design_1_axi32regs_0_0.tcl -notrace
Command: synth_design -top design_1_axi32regs_0_0 -part xczu19eg-ffvc1760-2-i -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_axi32regs_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24730 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2508.156 ; gain = 0.000 ; free physical = 20880 ; free virtual = 52395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi32regs_0_0' [/home3/ktokunaga/Project/60-0064/vivado/MKUBOS-10gbE/MKUBOS-10gbE.srcs/sources_1/bd/design_1/ip/design_1_axi32regs_0_0/synth/design_1_axi32regs_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi32regs' [/home3/ktokunaga/Project/60-0064/vivado/MKUBOS-10gbE/MKUBOS-10gbE.srcs/sources_1/imports/imports/sources_1/imports/sources_1/axi32regs.v:18]
	Parameter AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home3/ktokunaga/Project/60-0064/vivado/MKUBOS-10gbE/MKUBOS-10gbE.srcs/sources_1/imports/imports/sources_1/imports/sources_1/axi32regs.v:252]
INFO: [Synth 8-6155] done synthesizing module 'axi32regs' (1#1) [/home3/ktokunaga/Project/60-0064/vivado/MKUBOS-10gbE/MKUBOS-10gbE.srcs/sources_1/imports/imports/sources_1/imports/sources_1/axi32regs.v:18]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi32regs_0_0' (2#1) [/home3/ktokunaga/Project/60-0064/vivado/MKUBOS-10gbE/MKUBOS-10gbE.srcs/sources_1/bd/design_1/ip/design_1_axi32regs_0_0/synth/design_1_axi32regs_0_0.v:58]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_awprot[2]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_awprot[1]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_awprot[0]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_wstrb[3]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_wstrb[2]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_wstrb[1]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_wstrb[0]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_arprot[2]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_arprot[1]
WARNING: [Synth 8-3331] design axi32regs has unconnected port S_AXI_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2508.156 ; gain = 0.000 ; free physical = 20907 ; free virtual = 52422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2508.156 ; gain = 0.000 ; free physical = 20903 ; free virtual = 52417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2508.156 ; gain = 0.000 ; free physical = 20903 ; free virtual = 52417
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.996 ; gain = 0.000 ; free physical = 20818 ; free virtual = 52333
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2678.809 ; gain = 23.812 ; free physical = 20816 ; free virtual = 52331
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2678.809 ; gain = 170.652 ; free physical = 20880 ; free virtual = 52395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2678.809 ; gain = 170.652 ; free physical = 20880 ; free virtual = 52395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2678.809 ; gain = 170.652 ; free physical = 20884 ; free virtual = 52399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2678.809 ; gain = 170.652 ; free physical = 20873 ; free virtual = 52388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi32regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi32regs_0_0 has port Testsig_o[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_awprot[2]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_awprot[1]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_awprot[0]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_wstrb[3]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_wstrb[2]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_wstrb[1]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_wstrb[0]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_arprot[2]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_arprot[1]
WARNING: [Synth 8-3331] design design_1_axi32regs_0_0 has unconnected port S_AXI_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/S_AXI_rresp_reg[0]' (FDRE) to 'inst/S_AXI_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/S_AXI_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/S_AXI_bresp_reg[0]' (FDRE) to 'inst/S_AXI_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/S_AXI_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2678.809 ; gain = 170.652 ; free physical = 20863 ; free virtual = 52380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3086.582 ; gain = 578.426 ; free physical = 20272 ; free virtual = 51780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3086.582 ; gain = 578.426 ; free physical = 20272 ; free virtual = 51780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3096.605 ; gain = 588.449 ; free physical = 20270 ; free virtual = 51778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3111.480 ; gain = 603.324 ; free physical = 20271 ; free virtual = 51778
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3111.480 ; gain = 603.324 ; free physical = 20271 ; free virtual = 51778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3111.480 ; gain = 603.324 ; free physical = 20271 ; free virtual = 51778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3111.480 ; gain = 603.324 ; free physical = 20271 ; free virtual = 51778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3111.480 ; gain = 603.324 ; free physical = 20271 ; free virtual = 51778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3111.480 ; gain = 603.324 ; free physical = 20271 ; free virtual = 51778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     5|
|4     |LUT4 |     5|
|5     |LUT5 |    30|
|6     |LUT6 |    14|
|7     |FDRE |    87|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   144|
|2     |  inst   |axi32regs |   144|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3111.480 ; gain = 603.324 ; free physical = 20271 ; free virtual = 51778
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3111.480 ; gain = 432.672 ; free physical = 20307 ; free virtual = 51815
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 3111.488 ; gain = 603.324 ; free physical = 20307 ; free virtual = 51815
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.184 ; gain = 0.000 ; free physical = 20235 ; free virtual = 51743
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 3193.184 ; gain = 1772.574 ; free physical = 20333 ; free virtual = 51841
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.184 ; gain = 0.000 ; free physical = 20333 ; free virtual = 51841
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home3/ktokunaga/Project/60-0064/vivado/MKUBOS-10gbE/MKUBOS-10gbE.runs/design_1_axi32regs_0_0_synth_1/design_1_axi32regs_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3217.195 ; gain = 0.000 ; free physical = 20331 ; free virtual = 51839
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home3/ktokunaga/Project/60-0064/vivado/MKUBOS-10gbE/MKUBOS-10gbE.runs/design_1_axi32regs_0_0_synth_1/design_1_axi32regs_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi32regs_0_0_utilization_synth.rpt -pb design_1_axi32regs_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 13:59:00 2020...
