Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o X:/Desktop/KitchenTimer/Clock_Test_isim_beh.exe -prj X:/Desktop/KitchenTimer/Clock_Test_beh.prj work.Clock_Test work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "X:/Desktop/KitchenTimer/Clock_Sub.v" into library work
Analyzing Verilog file "X:/Desktop/KitchenTimer/Clock_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "X:/Desktop/KitchenTimer/Clock_Test.v" Line 38: Port reset is not connected to this instance
Completed static elaboration
Compiling module Clock_Sub
Compiling module Clock_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable X:/Desktop/KitchenTimer/Clock_Test_isim_beh.exe
Fuse Memory Usage: 28320 KB
Fuse CPU Usage: 452 ms
