# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# HS.v  transcript              
vlog HS.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:43:13 on Aug 30,2025
# vlog -reportprogress 300 HS.v "+acc" 
# -- Compiling module HS
# -- Compiling module HS_tb
# 
# Top level modules:
# 	HS_tb
# End time: 12:43:13 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim HS_tb
# vsim HS_tb 
# Start time: 12:43:19 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.HS_tb(fast)
# Loading work.HS(fast)
add wave *
run -all
# a=0 b=0 diff=0 barrow=0 Time=                   0
# a=0 b=1 diff=1 barrow=1 Time=                  10
# a=1 b=0 diff=1 barrow=0 Time=                  20
# a=1 b=1 diff=0 barrow=0 Time=                  30
quit -sim
# End time: 12:44:20 on Aug 30,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
