JDF G
// Created by Project Navigator ver 1.0
PROJECT test_pport_cpld
DESIGN test_pport_cpld
DEVFAM xc9500xl
DEVFAMTIME 1108481378
DEVICE xc9572xl
DEVICETIME 1108481378
DEVPKG VQ64
DEVPKGTIME 1108481378
DEVSPEED -10
DEVSPEEDTIME 1108481378
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Other
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE test_pport_cpld.vhd
DEPASSOC test_pport_cpld test_pport_cpld.ucf
[STRATEGY-LIST]
Normal=True
