

================================================================
== Vivado HLS Report for 'on_structure_edge'
================================================================
* Date:           Sun Oct 18 23:04:56 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        wave2
* Solution:       wave
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.54|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  9 ~ 12  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    449|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     57|
|Register         |        -|      -|     181|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     181|    506|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_194_p2      |     +    |      0|  0|  31|          31|           1|
    |or_cond_fu_320_p2  |    and   |      0|  0|   1|           1|           1|
    |grp_fu_156_p2      |   icmp   |      0|  0|  11|          32|          32|
    |grp_fu_161_p2      |   icmp   |      0|  0|  11|          32|          32|
    |grp_fu_166_p2      |   icmp   |      0|  0|  11|          32|          32|
    |grp_fu_171_p2      |   icmp   |      0|  0|  11|          32|          32|
    |grp_fu_176_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_137_fu_311_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_143_fu_316_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_189_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_254_fu_208_p2  |    or    |      0|  0|  47|          34|           1|
    |tmp_256_fu_227_p2  |    or    |      0|  0|  47|          34|           2|
    |tmp_258_fu_241_p2  |    or    |      0|  0|  47|          34|           2|
    |tmp_260_fu_255_p2  |    or    |      0|  0|  47|          34|           3|
    |tmp_262_fu_269_p2  |    or    |      0|  0|  47|          34|           3|
    |tmp_264_fu_283_p2  |    or    |      0|  0|  47|          34|           3|
    |tmp_266_fu_297_p2  |    or    |      0|  0|  47|          34|           3|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 449|         526|         275|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   6|         15|    1|         15|
    |ap_return                      |   3|          2|    3|          6|
    |i_reg_120                      |  31|          2|   31|         62|
    |p_0_reg_131                    |   3|          5|    3|         15|
    |scenario_structure_c_address0  |  14|         10|    7|         70|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  57|         34|   45|        168|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  14|   0|   14|          0|
    |ap_return_preg                  |   3|   0|    3|          0|
    |i_6_reg_348                     |  31|   0|   31|          0|
    |i_reg_120                       |  31|   0|   31|          0|
    |p_0_reg_131                     |   3|   0|    3|          0|
    |scenario_structure_c_1_reg_369  |   4|   0|    7|          3|
    |scenario_structure_c_2_reg_374  |   4|   0|    7|          3|
    |scenario_structure_c_3_reg_379  |   4|   0|    7|          3|
    |scenario_structure_c_4_reg_384  |   4|   0|    7|          3|
    |scenario_structure_c_5_reg_389  |   4|   0|    7|          3|
    |scenario_structure_c_6_reg_394  |   4|   0|    7|          3|
    |scenario_structure_c_7_reg_399  |   4|   0|    7|          3|
    |scenario_structure_c_8_reg_404  |  32|   0|   32|          0|
    |tmp_132_reg_409                 |   1|   0|    1|          0|
    |tmp_133_reg_413                 |   1|   0|    1|          0|
    |tmp_135_reg_420                 |   1|   0|    1|          0|
    |tmp_136_reg_424                 |   1|   0|    1|          0|
    |tmp_138_reg_431                 |   1|   0|    1|          0|
    |tmp_139_reg_435                 |   1|   0|    1|          0|
    |tmp_141_reg_442                 |   1|   0|    1|          0|
    |tmp_143_reg_446                 |   1|   0|    1|          0|
    |tmp_s_reg_353                   |  31|   0|   34|          3|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 181|   0|  205|         24|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |   on_structure_edge  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |   on_structure_edge  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |   on_structure_edge  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |   on_structure_edge  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |   on_structure_edge  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |   on_structure_edge  | return value |
|ap_return                      | out |    3| ap_ctrl_hs |   on_structure_edge  | return value |
|x                              |  in |   32|   ap_none  |           x          |    scalar    |
|y                              |  in |   32|   ap_none  |           y          |    scalar    |
|scenario_nr_struct             |  in |   32|   ap_none  |  scenario_nr_struct  |    pointer   |
|scenario_structure_c_address0  | out |    7|  ap_memory | scenario_structure_c |     array    |
|scenario_structure_c_ce0       | out |    1|  ap_memory | scenario_structure_c |     array    |
|scenario_structure_c_q0        |  in |   32|  ap_memory | scenario_structure_c |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

