->  D - Latch simulation
->  SR - Latch using NOR gate
->  SR - Latch using NAND gate