{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606103696741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606103696741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 00:54:56 2020 " "Processing started: Mon Nov 23 00:54:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606103696741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103696741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103696741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606103697053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606103697053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4b-arch_register4b " "Found design unit 1: register4b-arch_register4b" {  } { { "components/register4b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704724 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4b " "Found entity 1: register4b" {  } { { "components/register4b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1b-arch_register1b " "Found design unit 1: register1b-arch_register1b" {  } { { "components/register1b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register1b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704726 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1b " "Found entity 1: register1b" {  } { { "components/register1b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register1b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b_falling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b_falling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b_falling-arch_register32b_falling " "Found design unit 1: register32b_falling-arch_register32b_falling" {  } { { "components/register32b_falling.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b_falling.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704727 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b_falling " "Found entity 1: register32b_falling" {  } { { "components/register32b_falling.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b_falling.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-arch_register_bank " "Found design unit 1: register_bank-arch_register_bank" {  } { { "components/register_bank.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704728 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "components/register_bank.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavioral " "Found design unit 1: controller-Behavioral" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704730 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b-description " "Found design unit 1: register32b-description" {  } { { "components/register32b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704731 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b " "Found entity 1: register32b" {  } { { "components/register32b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704731 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 1 1 " "Found 1 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 1 1 " "Found 1 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fpga-riscv32-minimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fpga-riscv32-minimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_riscv32_minimal-arch_minimal_riscv32 " "Found design unit 1: fpga_riscv32_minimal-arch_minimal_riscv32" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704734 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_riscv32_minimal " "Found entity 1: fpga_riscv32_minimal" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/instmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instmem-description " "Found design unit 1: instmem-description" {  } { { "components/instmem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/instmem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704735 ""} { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "components/instmem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/instmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder32 " "Found design unit 1: adder-adder32" {  } { { "components/adder.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704736 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "components/adder.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "components/mux2.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704737 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "components/mux2.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifid_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifid_register-behavioral " "Found design unit 1: ifid_register-behavioral" {  } { { "ifid_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/ifid_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704738 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifid_register " "Found entity 1: ifid_register" {  } { { "ifid_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/ifid_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-arch_mux32_1 " "Found design unit 1: mux32_1-arch_mux32_1" {  } { { "components/mux32_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux32_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704739 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "components/mux32_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux32_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idex_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idex_register-arch_idex_register " "Found design unit 1: idex_register-arch_idex_register" {  } { { "idex_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/idex_register.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704741 ""} { "Info" "ISGN_ENTITY_NAME" "1 idex_register " "Found entity 1: idex_register" {  } { { "idex_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/idex_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2b-arch_register2b " "Found design unit 1: register2b-arch_register2b" {  } { { "components/register2b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register2b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704742 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2b " "Found entity 1: register2b" {  } { { "components/register2b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register2b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register3b-arch_register3b " "Found design unit 1: register3b-arch_register3b" {  } { { "components/register3b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register3b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704743 ""} { "Info" "ISGN_ENTITY_NAME" "1 register3b " "Found entity 1: register3b" {  } { { "components/register3b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register3b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register5b-arch_register5b " "Found design unit 1: register5b-arch_register5b" {  } { { "components/register5b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704744 ""} { "Info" "ISGN_ENTITY_NAME" "1 register5b " "Found entity 1: register5b" {  } { { "components/register5b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606103704744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704744 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "reg32b idex_register.vhd(155) " "VHDL error at idex_register.vhd(155): object \"reg32b\" is used but not declared" {  } { { "idex_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/idex_register.vhd" 155 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1606103704748 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606103704870 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 23 00:55:04 2020 " "Processing ended: Mon Nov 23 00:55:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606103704870 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606103704870 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606103704870 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103704870 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606103705480 ""}
