{
  "module_name": "hal_desc.h",
  "hash_id": "4f9ee83da26fdcf6dade10fba24b406b9ad0b6fc8f4d83c8bae0a21e9e414100",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath12k/hal_desc.h",
  "human_readable_source": " \n \n#include \"core.h\"\n\n#ifndef ATH12K_HAL_DESC_H\n#define ATH12K_HAL_DESC_H\n\n#define BUFFER_ADDR_INFO0_ADDR         GENMASK(31, 0)\n\n#define BUFFER_ADDR_INFO1_ADDR         GENMASK(7, 0)\n#define BUFFER_ADDR_INFO1_RET_BUF_MGR  GENMASK(11, 8)\n#define BUFFER_ADDR_INFO1_SW_COOKIE    GENMASK(31, 12)\n\nstruct ath12k_buffer_addr {\n\t__le32 info0;\n\t__le32 info1;\n} __packed;\n\n \n\nenum hal_tlv_tag {\n\tHAL_MACTX_CBF_START\t\t\t\t\t= 0  ,\n\tHAL_PHYRX_DATA\t\t\t\t\t\t= 1  ,\n\tHAL_PHYRX_CBF_DATA_RESP\t\t\t\t\t= 2  ,\n\tHAL_PHYRX_ABORT_REQUEST\t\t\t\t\t= 3  ,\n\tHAL_PHYRX_USER_ABORT_NOTIFICATION\t\t\t= 4  ,\n\tHAL_MACTX_DATA_RESP\t\t\t\t\t= 5  ,\n\tHAL_MACTX_CBF_DATA\t\t\t\t\t= 6  ,\n\tHAL_MACTX_CBF_DONE\t\t\t\t\t= 7  ,\n\tHAL_PHYRX_LMR_DATA_RESP\t\t\t\t\t= 8  ,\n\tHAL_RXPCU_TO_UCODE_START\t\t\t\t= 9  ,\n\tHAL_RXPCU_TO_UCODE_DELIMITER_FOR_FULL_MPDU\t\t= 10  ,\n\tHAL_RXPCU_TO_UCODE_FULL_MPDU_DATA\t\t\t= 11  ,\n\tHAL_RXPCU_TO_UCODE_FCS_STATUS\t\t\t\t= 12  ,\n\tHAL_RXPCU_TO_UCODE_MPDU_DELIMITER\t\t\t= 13  ,\n\tHAL_RXPCU_TO_UCODE_DELIMITER_FOR_MPDU_HEADER\t\t= 14  ,\n\tHAL_RXPCU_TO_UCODE_MPDU_HEADER_DATA\t\t\t= 15  ,\n\tHAL_RXPCU_TO_UCODE_END\t\t\t\t\t= 16  ,\n\tHAL_MACRX_CBF_READ_REQUEST\t\t\t\t= 32  ,\n\tHAL_MACRX_CBF_DATA_REQUEST\t\t\t\t= 33  ,\n\tHAL_MACRXXPECT_NDP_RECEPTION\t\t\t\t= 34  ,\n\tHAL_MACRX_FREEZE_CAPTURE_CHANNEL\t\t\t= 35  ,\n\tHAL_MACRX_NDP_TIMEOUT\t\t\t\t\t= 36  ,\n\tHAL_MACRX_ABORT_ACK\t\t\t\t\t= 37  ,\n\tHAL_MACRX_REQ_IMPLICIT_FB\t\t\t\t= 38  ,\n\tHAL_MACRX_CHAIN_MASK\t\t\t\t\t= 39  ,\n\tHAL_MACRX_NAP_USER\t\t\t\t\t= 40  ,\n\tHAL_MACRX_ABORT_REQUEST\t\t\t\t\t= 41  ,\n\tHAL_PHYTX_OTHER_TRANSMIT_INFO16\t\t\t\t= 42  ,\n\tHAL_PHYTX_ABORT_ACK\t\t\t\t\t= 43  ,\n\tHAL_PHYTX_ABORT_REQUEST\t\t\t\t\t= 44  ,\n\tHAL_PHYTX_PKT_END\t\t\t\t\t= 45  ,\n\tHAL_PHYTX_PPDU_HEADER_INFO_REQUEST\t\t\t= 46  ,\n\tHAL_PHYTX_REQUEST_CTRL_INFO\t\t\t\t= 47  ,\n\tHAL_PHYTX_DATA_REQUEST\t\t\t\t\t= 48  ,\n\tHAL_PHYTX_BF_CV_LOADING_DONE\t\t\t\t= 49  ,\n\tHAL_PHYTX_NAP_ACK\t\t\t\t\t= 50  ,\n\tHAL_PHYTX_NAP_DONE\t\t\t\t\t= 51  ,\n\tHAL_PHYTX_OFF_ACK\t\t\t\t\t= 52  ,\n\tHAL_PHYTX_ON_ACK\t\t\t\t\t= 53  ,\n\tHAL_PHYTX_SYNTH_OFF_ACK\t\t\t\t\t= 54  ,\n\tHAL_PHYTX_DEBUG16\t\t\t\t\t= 55  ,\n\tHAL_MACTX_ABORT_REQUEST\t\t\t\t\t= 56  ,\n\tHAL_MACTX_ABORT_ACK\t\t\t\t\t= 57  ,\n\tHAL_MACTX_PKT_END\t\t\t\t\t= 58  ,\n\tHAL_MACTX_PRE_PHY_DESC\t\t\t\t\t= 59  ,\n\tHAL_MACTX_BF_PARAMS_COMMON\t\t\t\t= 60  ,\n\tHAL_MACTX_BF_PARAMS_PER_USER\t\t\t\t= 61  ,\n\tHAL_MACTX_PREFETCH_CV\t\t\t\t\t= 62  ,\n\tHAL_MACTX_USER_DESC_COMMON\t\t\t\t= 63  ,\n\tHAL_MACTX_USER_DESC_PER_USER\t\t\t\t= 64  ,\n\tHAL_XAMPLE_USER_TLV_16\t\t\t\t\t= 65  ,\n\tHAL_XAMPLE_TLV_16\t\t\t\t\t= 66  ,\n\tHAL_MACTX_PHY_OFF\t\t\t\t\t= 67  ,\n\tHAL_MACTX_PHY_ON\t\t\t\t\t= 68  ,\n\tHAL_MACTX_SYNTH_OFF\t\t\t\t\t= 69  ,\n\tHAL_MACTXXPECT_CBF_COMMON\t\t\t\t= 70  ,\n\tHAL_MACTXXPECT_CBF_PER_USER\t\t\t\t= 71  ,\n\tHAL_MACTX_PHY_DESC\t\t\t\t\t= 72  ,\n\tHAL_MACTX_L_SIG_A\t\t\t\t\t= 73  ,\n\tHAL_MACTX_L_SIG_B\t\t\t\t\t= 74  ,\n\tHAL_MACTX_HT_SIG\t\t\t\t\t= 75  ,\n\tHAL_MACTX_VHT_SIG_A\t\t\t\t\t= 76  ,\n\tHAL_MACTX_VHT_SIG_B_SU20\t\t\t\t= 77  ,\n\tHAL_MACTX_VHT_SIG_B_SU40\t\t\t\t= 78  ,\n\tHAL_MACTX_VHT_SIG_B_SU80\t\t\t\t= 79  ,\n\tHAL_MACTX_VHT_SIG_B_SU160\t\t\t\t= 80  ,\n\tHAL_MACTX_VHT_SIG_B_MU20\t\t\t\t= 81  ,\n\tHAL_MACTX_VHT_SIG_B_MU40\t\t\t\t= 82  ,\n\tHAL_MACTX_VHT_SIG_B_MU80\t\t\t\t= 83  ,\n\tHAL_MACTX_VHT_SIG_B_MU160\t\t\t\t= 84  ,\n\tHAL_MACTX_SERVICE\t\t\t\t\t= 85  ,\n\tHAL_MACTX_HE_SIG_A_SU\t\t\t\t\t= 86  ,\n\tHAL_MACTX_HE_SIG_A_MU_DL\t\t\t\t= 87  ,\n\tHAL_MACTX_HE_SIG_A_MU_UL\t\t\t\t= 88  ,\n\tHAL_MACTX_HE_SIG_B1_MU\t\t\t\t\t= 89  ,\n\tHAL_MACTX_HE_SIG_B2_MU\t\t\t\t\t= 90  ,\n\tHAL_MACTX_HE_SIG_B2_OFDMA\t\t\t\t= 91  ,\n\tHAL_MACTX_DELETE_CV\t\t\t\t\t= 92  ,\n\tHAL_MACTX_MU_UPLINK_COMMON\t\t\t\t= 93  ,\n\tHAL_MACTX_MU_UPLINK_USER_SETUP\t\t\t\t= 94  ,\n\tHAL_MACTX_OTHER_TRANSMIT_INFO\t\t\t\t= 95  ,\n\tHAL_MACTX_PHY_NAP\t\t\t\t\t= 96  ,\n\tHAL_MACTX_DEBUG\t\t\t\t\t\t= 97  ,\n\tHAL_PHYRX_ABORT_ACK\t\t\t\t\t= 98  ,\n\tHAL_PHYRX_GENERATED_CBF_DETAILS\t\t\t\t= 99  ,\n\tHAL_PHYRX_RSSI_LEGACY\t\t\t\t\t= 100  ,\n\tHAL_PHYRX_RSSI_HT\t\t\t\t\t= 101  ,\n\tHAL_PHYRX_USER_INFO\t\t\t\t\t= 102  ,\n\tHAL_PHYRX_PKT_END\t\t\t\t\t= 103  ,\n\tHAL_PHYRX_DEBUG\t\t\t\t\t\t= 104  ,\n\tHAL_PHYRX_CBF_TRANSFER_DONE\t\t\t\t= 105  ,\n\tHAL_PHYRX_CBF_TRANSFER_ABORT\t\t\t\t= 106  ,\n\tHAL_PHYRX_L_SIG_A\t\t\t\t\t= 107  ,\n\tHAL_PHYRX_L_SIG_B\t\t\t\t\t= 108  ,\n\tHAL_PHYRX_HT_SIG\t\t\t\t\t= 109  ,\n\tHAL_PHYRX_VHT_SIG_A\t\t\t\t\t= 110  ,\n\tHAL_PHYRX_VHT_SIG_B_SU20\t\t\t\t= 111  ,\n\tHAL_PHYRX_VHT_SIG_B_SU40\t\t\t\t= 112  ,\n\tHAL_PHYRX_VHT_SIG_B_SU80\t\t\t\t= 113  ,\n\tHAL_PHYRX_VHT_SIG_B_SU160\t\t\t\t= 114  ,\n\tHAL_PHYRX_VHT_SIG_B_MU20\t\t\t\t= 115  ,\n\tHAL_PHYRX_VHT_SIG_B_MU40\t\t\t\t= 116  ,\n\tHAL_PHYRX_VHT_SIG_B_MU80\t\t\t\t= 117  ,\n\tHAL_PHYRX_VHT_SIG_B_MU160\t\t\t\t= 118  ,\n\tHAL_PHYRX_HE_SIG_A_SU\t\t\t\t\t= 119  ,\n\tHAL_PHYRX_HE_SIG_A_MU_DL\t\t\t\t= 120  ,\n\tHAL_PHYRX_HE_SIG_A_MU_UL\t\t\t\t= 121  ,\n\tHAL_PHYRX_HE_SIG_B1_MU\t\t\t\t\t= 122  ,\n\tHAL_PHYRX_HE_SIG_B2_MU\t\t\t\t\t= 123  ,\n\tHAL_PHYRX_HE_SIG_B2_OFDMA\t\t\t\t= 124  ,\n\tHAL_PHYRX_OTHER_RECEIVE_INFO\t\t\t\t= 125  ,\n\tHAL_PHYRX_COMMON_USER_INFO\t\t\t\t= 126  ,\n\tHAL_PHYRX_DATA_DONE\t\t\t\t\t= 127  ,\n\tHAL_COEX_TX_REQ\t\t\t\t\t\t= 128  ,\n\tHAL_DUMMY\t\t\t\t\t\t= 129  ,\n\tHALXAMPLE_TLV_32_NAME\t\t\t\t\t= 130  ,\n\tHAL_MPDU_LIMIT\t\t\t\t\t\t= 131  ,\n\tHAL_NA_LENGTH_END\t\t\t\t\t= 132  ,\n\tHAL_OLE_BUF_STATUS\t\t\t\t\t= 133  ,\n\tHAL_PCU_PPDU_SETUP_DONE\t\t\t\t\t= 134  ,\n\tHAL_PCU_PPDU_SETUP_END\t\t\t\t\t= 135  ,\n\tHAL_PCU_PPDU_SETUP_INIT\t\t\t\t\t= 136  ,\n\tHAL_PCU_PPDU_SETUP_START\t\t\t\t= 137  ,\n\tHAL_PDG_FES_SETUP\t\t\t\t\t= 138  ,\n\tHAL_PDG_RESPONSE\t\t\t\t\t= 139  ,\n\tHAL_PDG_TX_REQ\t\t\t\t\t\t= 140  ,\n\tHAL_SCH_WAIT_INSTR\t\t\t\t\t= 141  ,\n\tHAL_TQM_FLOWMPTY_STATUS\t\t\t\t\t= 143  ,\n\tHAL_TQM_FLOW_NOTMPTY_STATUS\t\t\t\t= 144  ,\n\tHAL_TQM_GEN_MPDU_LENGTH_LIST\t\t\t\t= 145  ,\n\tHAL_TQM_GEN_MPDU_LENGTH_LIST_STATUS\t\t\t= 146  ,\n\tHAL_TQM_GEN_MPDUS\t\t\t\t\t= 147  ,\n\tHAL_TQM_GEN_MPDUS_STATUS\t\t\t\t= 148  ,\n\tHAL_TQM_REMOVE_MPDU\t\t\t\t\t= 149  ,\n\tHAL_TQM_REMOVE_MPDU_STATUS\t\t\t\t= 150  ,\n\tHAL_TQM_REMOVE_MSDU\t\t\t\t\t= 151  ,\n\tHAL_TQM_REMOVE_MSDU_STATUS\t\t\t\t= 152  ,\n\tHAL_TQM_UPDATE_TX_MPDU_COUNT\t\t\t\t= 153  ,\n\tHAL_TQM_WRITE_CMD\t\t\t\t\t= 154  ,\n\tHAL_OFDMA_TRIGGER_DETAILS\t\t\t\t= 155  ,\n\tHAL_TX_DATA\t\t\t\t\t\t= 156  ,\n\tHAL_TX_FES_SETUP\t\t\t\t\t= 157  ,\n\tHAL_RX_PACKET\t\t\t\t\t\t= 158  ,\n\tHALXPECTED_RESPONSE\t\t\t\t\t= 159  ,\n\tHAL_TX_MPDU_END\t\t\t\t\t\t= 160  ,\n\tHAL_TX_MPDU_START\t\t\t\t\t= 161  ,\n\tHAL_TX_MSDU_END\t\t\t\t\t\t= 162  ,\n\tHAL_TX_MSDU_START\t\t\t\t\t= 163  ,\n\tHAL_TX_SW_MODE_SETUP\t\t\t\t\t= 164  ,\n\tHAL_TXPCU_BUFFER_STATUS\t\t\t\t\t= 165  ,\n\tHAL_TXPCU_USER_BUFFER_STATUS\t\t\t\t= 166  ,\n\tHAL_DATA_TO_TIME_CONFIG\t\t\t\t\t= 167  ,\n\tHALXAMPLE_USER_TLV_32\t\t\t\t\t= 168  ,\n\tHAL_MPDU_INFO\t\t\t\t\t\t= 169  ,\n\tHAL_PDG_USER_SETUP\t\t\t\t\t= 170  ,\n\tHAL_TX_11AH_SETUP\t\t\t\t\t= 171  ,\n\tHAL_REO_UPDATE_RX_REO_QUEUE_STATUS\t\t\t= 172  ,\n\tHAL_TX_PEER_ENTRY\t\t\t\t\t= 173  ,\n\tHAL_TX_RAW_OR_NATIVE_FRAME_SETUP\t\t\t= 174  ,\n\tHALXAMPLE_USER_TLV_44\t\t\t\t\t= 175  ,\n\tHAL_TX_FLUSH\t\t\t\t\t\t= 176  ,\n\tHAL_TX_FLUSH_REQ\t\t\t\t\t= 177  ,\n\tHAL_TQM_WRITE_CMD_STATUS\t\t\t\t= 178  ,\n\tHAL_TQM_GET_MPDU_QUEUE_STATS\t\t\t\t= 179  ,\n\tHAL_TQM_GET_MSDU_FLOW_STATS\t\t\t\t= 180  ,\n\tHALXAMPLE_USER_CTLV_44\t\t\t\t\t= 181  ,\n\tHAL_TX_FES_STATUS_START\t\t\t\t\t= 182  ,\n\tHAL_TX_FES_STATUS_USER_PPDU\t\t\t\t= 183  ,\n\tHAL_TX_FES_STATUS_USER_RESPONSE\t\t\t\t= 184  ,\n\tHAL_TX_FES_STATUS_END\t\t\t\t\t= 185  ,\n\tHAL_RX_TRIG_INFO\t\t\t\t\t= 186  ,\n\tHAL_RXPCU_TX_SETUP_CLEAR\t\t\t\t= 187  ,\n\tHAL_RX_FRAME_BITMAP_REQ\t\t\t\t\t= 188  ,\n\tHAL_RX_FRAME_BITMAP_ACK\t\t\t\t\t= 189  ,\n\tHAL_COEX_RX_STATUS\t\t\t\t\t= 190  ,\n\tHAL_RX_START_PARAM\t\t\t\t\t= 191  ,\n\tHAL_RX_PPDU_START\t\t\t\t\t= 192  ,\n\tHAL_RX_PPDU_END\t\t\t\t\t\t= 193  ,\n\tHAL_RX_MPDU_START\t\t\t\t\t= 194  ,\n\tHAL_RX_MPDU_END\t\t\t\t\t\t= 195  ,\n\tHAL_RX_MSDU_START\t\t\t\t\t= 196  ,\n\tHAL_RX_MSDU_END\t\t\t\t\t\t= 197  ,\n\tHAL_RX_ATTENTION\t\t\t\t\t= 198  ,\n\tHAL_RECEIVED_RESPONSE_INFO\t\t\t\t= 199  ,\n\tHAL_RX_PHY_SLEEP\t\t\t\t\t= 200  ,\n\tHAL_RX_HEADER\t\t\t\t\t\t= 201  ,\n\tHAL_RX_PEER_ENTRY\t\t\t\t\t= 202  ,\n\tHAL_RX_FLUSH\t\t\t\t\t\t= 203  ,\n\tHAL_RX_RESPONSE_REQUIRED_INFO\t\t\t\t= 204  ,\n\tHAL_RX_FRAMELESS_BAR_DETAILS\t\t\t\t= 205  ,\n\tHAL_TQM_GET_MPDU_QUEUE_STATS_STATUS\t\t\t= 206  ,\n\tHAL_TQM_GET_MSDU_FLOW_STATS_STATUS\t\t\t= 207  ,\n\tHAL_TX_CBF_INFO\t\t\t\t\t\t= 208  ,\n\tHAL_PCU_PPDU_SETUP_USER\t\t\t\t\t= 209  ,\n\tHAL_RX_MPDU_PCU_START\t\t\t\t\t= 210  ,\n\tHAL_RX_PM_INFO\t\t\t\t\t\t= 211  ,\n\tHAL_RX_USER_PPDU_END\t\t\t\t\t= 212  ,\n\tHAL_RX_PRE_PPDU_START\t\t\t\t\t= 213  ,\n\tHAL_RX_PREAMBLE\t\t\t\t\t\t= 214  ,\n\tHAL_TX_FES_SETUP_COMPLETE\t\t\t\t= 215  ,\n\tHAL_TX_LAST_MPDU_FETCHED\t\t\t\t= 216  ,\n\tHAL_TXDMA_STOP_REQUEST\t\t\t\t\t= 217  ,\n\tHAL_RXPCU_SETUP\t\t\t\t\t\t= 218  ,\n\tHAL_RXPCU_USER_SETUP\t\t\t\t\t= 219  ,\n\tHAL_TX_FES_STATUS_ACK_OR_BA\t\t\t\t= 220  ,\n\tHAL_TQM_ACKED_MPDU\t\t\t\t\t= 221  ,\n\tHAL_COEX_TX_RESP\t\t\t\t\t= 222  ,\n\tHAL_COEX_TX_STATUS\t\t\t\t\t= 223  ,\n\tHAL_MACTX_COEX_PHY_CTRL\t\t\t\t\t= 224  ,\n\tHAL_COEX_STATUS_BROADCAST\t\t\t\t= 225  ,\n\tHAL_RESPONSE_START_STATUS\t\t\t\t= 226  ,\n\tHAL_RESPONSEND_STATUS\t\t\t\t\t= 227  ,\n\tHAL_CRYPTO_STATUS\t\t\t\t\t= 228  ,\n\tHAL_RECEIVED_TRIGGER_INFO\t\t\t\t= 229  ,\n\tHAL_COEX_TX_STOP_CTRL\t\t\t\t\t= 230  ,\n\tHAL_RX_PPDU_ACK_REPORT\t\t\t\t\t= 231  ,\n\tHAL_RX_PPDU_NO_ACK_REPORT\t\t\t\t= 232  ,\n\tHAL_SCH_COEX_STATUS\t\t\t\t\t= 233  ,\n\tHAL_SCHEDULER_COMMAND_STATUS\t\t\t\t= 234  ,\n\tHAL_SCHEDULER_RX_PPDU_NO_RESPONSE_STATUS\t\t= 235  ,\n\tHAL_TX_FES_STATUS_PROT\t\t\t\t\t= 236  ,\n\tHAL_TX_FES_STATUS_START_PPDU\t\t\t\t= 237  ,\n\tHAL_TX_FES_STATUS_START_PROT\t\t\t\t= 238  ,\n\tHAL_TXPCU_PHYTX_DEBUG32\t\t\t\t\t= 239  ,\n\tHAL_TXPCU_PHYTX_OTHER_TRANSMIT_INFO32\t\t\t= 240  ,\n\tHAL_TX_MPDU_COUNT_TRANSFERND\t\t\t\t= 241  ,\n\tHAL_WHO_ANCHOR_OFFSET\t\t\t\t\t= 242  ,\n\tHAL_WHO_ANCHOR_VALUE\t\t\t\t\t= 243  ,\n\tHAL_WHO_CCE_INFO\t\t\t\t\t= 244  ,\n\tHAL_WHO_COMMIT\t\t\t\t\t\t= 245  ,\n\tHAL_WHO_COMMIT_DONE\t\t\t\t\t= 246  ,\n\tHAL_WHO_FLUSH\t\t\t\t\t\t= 247  ,\n\tHAL_WHO_L2_LLC\t\t\t\t\t\t= 248  ,\n\tHAL_WHO_L2_PAYLOAD\t\t\t\t\t= 249  ,\n\tHAL_WHO_L3_CHECKSUM\t\t\t\t\t= 250  ,\n\tHAL_WHO_L3_INFO\t\t\t\t\t\t= 251  ,\n\tHAL_WHO_L4_CHECKSUM\t\t\t\t\t= 252  ,\n\tHAL_WHO_L4_INFO\t\t\t\t\t\t= 253  ,\n\tHAL_WHO_MSDU\t\t\t\t\t\t= 254  ,\n\tHAL_WHO_MSDU_MISC\t\t\t\t\t= 255  ,\n\tHAL_WHO_PACKET_DATA\t\t\t\t\t= 256  ,\n\tHAL_WHO_PACKET_HDR\t\t\t\t\t= 257  ,\n\tHAL_WHO_PPDU_END\t\t\t\t\t= 258  ,\n\tHAL_WHO_PPDU_START\t\t\t\t\t= 259  ,\n\tHAL_WHO_TSO\t\t\t\t\t\t= 260  ,\n\tHAL_WHO_WMAC_HEADER_PV0\t\t\t\t\t= 261  ,\n\tHAL_WHO_WMAC_HEADER_PV1\t\t\t\t\t= 262  ,\n\tHAL_WHO_WMAC_IV\t\t\t\t\t\t= 263  ,\n\tHAL_MPDU_INFO_END\t\t\t\t\t= 264  ,\n\tHAL_MPDU_INFO_BITMAP\t\t\t\t\t= 265  ,\n\tHAL_TX_QUEUE_EXTENSION\t\t\t\t\t= 266  ,\n\tHAL_SCHEDULER_SELFGEN_RESPONSE_STATUS\t\t\t= 267  ,\n\tHAL_TQM_UPDATE_TX_MPDU_COUNT_STATUS\t\t\t= 268  ,\n\tHAL_TQM_ACKED_MPDU_STATUS\t\t\t\t= 269  ,\n\tHAL_TQM_ADD_MSDU_STATUS\t\t\t\t\t= 270  ,\n\tHAL_TQM_LIST_GEN_DONE\t\t\t\t\t= 271  ,\n\tHAL_WHO_TERMINATE\t\t\t\t\t= 272  ,\n\tHAL_TX_LAST_MPDU_END\t\t\t\t\t= 273  ,\n\tHAL_TX_CV_DATA\t\t\t\t\t\t= 274  ,\n\tHAL_PPDU_TX_END\t\t\t\t\t\t= 275  ,\n\tHAL_PROT_TX_END\t\t\t\t\t\t= 276  ,\n\tHAL_MPDU_INFO_GLOBAL_END\t\t\t\t= 277  ,\n\tHAL_TQM_SCH_INSTR_GLOBAL_END\t\t\t\t= 278  ,\n\tHAL_RX_PPDU_END_USER_STATS\t\t\t\t= 279  ,\n\tHAL_RX_PPDU_END_USER_STATS_EXT\t\t\t\t= 280  ,\n\tHAL_REO_GET_QUEUE_STATS\t\t\t\t\t= 281  ,\n\tHAL_REO_FLUSH_QUEUE\t\t\t\t\t= 282  ,\n\tHAL_REO_FLUSH_CACHE\t\t\t\t\t= 283  ,\n\tHAL_REO_UNBLOCK_CACHE\t\t\t\t\t= 284  ,\n\tHAL_REO_GET_QUEUE_STATS_STATUS\t\t\t\t= 285  ,\n\tHAL_REO_FLUSH_QUEUE_STATUS\t\t\t\t= 286  ,\n\tHAL_REO_FLUSH_CACHE_STATUS\t\t\t\t= 287  ,\n\tHAL_REO_UNBLOCK_CACHE_STATUS\t\t\t\t= 288  ,\n\tHAL_TQM_FLUSH_CACHE\t\t\t\t\t= 289  ,\n\tHAL_TQM_UNBLOCK_CACHE\t\t\t\t\t= 290  ,\n\tHAL_TQM_FLUSH_CACHE_STATUS\t\t\t\t= 291  ,\n\tHAL_TQM_UNBLOCK_CACHE_STATUS\t\t\t\t= 292  ,\n\tHAL_RX_PPDU_END_STATUS_DONE\t\t\t\t= 293  ,\n\tHAL_RX_STATUS_BUFFER_DONE\t\t\t\t= 294  ,\n\tHAL_TX_DATA_SYNC\t\t\t\t\t= 297  ,\n\tHAL_PHYRX_CBF_READ_REQUEST_ACK\t\t\t\t= 298  ,\n\tHAL_TQM_GET_MPDU_HEAD_INFO\t\t\t\t= 299  ,\n\tHAL_TQM_SYNC_CMD\t\t\t\t\t= 300  ,\n\tHAL_TQM_GET_MPDU_HEAD_INFO_STATUS\t\t\t= 301  ,\n\tHAL_TQM_SYNC_CMD_STATUS\t\t\t\t\t= 302  ,\n\tHAL_TQM_THRESHOLD_DROP_NOTIFICATION_STATUS\t\t= 303  ,\n\tHAL_TQM_DESCRIPTOR_THRESHOLD_REACHED_STATUS\t\t= 304  ,\n\tHAL_REO_FLUSH_TIMEOUT_LIST\t\t\t\t= 305  ,\n\tHAL_REO_FLUSH_TIMEOUT_LIST_STATUS\t\t\t= 306  ,\n\tHAL_REO_DESCRIPTOR_THRESHOLD_REACHED_STATUS\t\t= 307  ,\n\tHAL_SCHEDULER_RX_SIFS_RESPONSE_TRIGGER_STATUS\t\t= 308  ,\n\tHALXAMPLE_USER_TLV_32_NAME\t\t\t\t= 309  ,\n\tHAL_RX_PPDU_START_USER_INFO\t\t\t\t= 310  ,\n\tHAL_RX_RING_MASK\t\t\t\t\t= 311  ,\n\tHAL_COEX_MAC_NAP\t\t\t\t\t= 312  ,\n\tHAL_RXPCU_PPDU_END_INFO\t\t\t\t\t= 313  ,\n\tHAL_WHO_MESH_CONTROL\t\t\t\t\t= 314  ,\n\tHAL_PDG_SW_MODE_BW_START\t\t\t\t= 315  ,\n\tHAL_PDG_SW_MODE_BW_END\t\t\t\t\t= 316  ,\n\tHAL_PDG_WAIT_FOR_MAC_REQUEST\t\t\t\t= 317  ,\n\tHAL_PDG_WAIT_FOR_PHY_REQUEST\t\t\t\t= 318  ,\n\tHAL_SCHEDULER_END\t\t\t\t\t= 319  ,\n\tHAL_RX_PPDU_START_DROPPED\t\t\t\t= 320  ,\n\tHAL_RX_PPDU_END_DROPPED\t\t\t\t\t= 321  ,\n\tHAL_RX_PPDU_END_STATUS_DONE_DROPPED\t\t\t= 322  ,\n\tHAL_RX_MPDU_START_DROPPED\t\t\t\t= 323  ,\n\tHAL_RX_MSDU_START_DROPPED\t\t\t\t= 324  ,\n\tHAL_RX_MSDU_END_DROPPED\t\t\t\t\t= 325  ,\n\tHAL_RX_MPDU_END_DROPPED\t\t\t\t\t= 326  ,\n\tHAL_RX_ATTENTION_DROPPED\t\t\t\t= 327  ,\n\tHAL_TXPCU_USER_SETUP\t\t\t\t\t= 328  ,\n\tHAL_RXPCU_USER_SETUP_EXT\t\t\t\t= 329  ,\n\tHAL_CMD_PART_0_END\t\t\t\t\t= 330  ,\n\tHAL_MACTX_SYNTH_ON\t\t\t\t\t= 331  ,\n\tHAL_SCH_CRITICAL_TLV_REFERENCE\t\t\t\t= 332  ,\n\tHAL_TQM_MPDU_GLOBAL_START\t\t\t\t= 333  ,\n\tHALXAMPLE_TLV_32\t\t\t\t\t= 334  ,\n\tHAL_TQM_UPDATE_TX_MSDU_FLOW\t\t\t\t= 335  ,\n\tHAL_TQM_UPDATE_TX_MPDU_QUEUE_HEAD\t\t\t= 336  ,\n\tHAL_TQM_UPDATE_TX_MSDU_FLOW_STATUS\t\t\t= 337  ,\n\tHAL_TQM_UPDATE_TX_MPDU_QUEUE_HEAD_STATUS\t\t= 338  ,\n\tHAL_REO_UPDATE_RX_REO_QUEUE\t\t\t\t= 339  ,\n\tHAL_TQM_MPDU_QUEUEMPTY_STATUS\t\t\t\t= 340  ,\n\tHAL_TQM_2_SCH_MPDU_AVAILABLE\t\t\t\t= 341  ,\n\tHAL_PDG_TRIG_RESPONSE\t\t\t\t\t= 342  ,\n\tHAL_TRIGGER_RESPONSE_TX_DONE\t\t\t\t= 343  ,\n\tHAL_ABORT_FROM_PHYRX_DETAILS\t\t\t\t= 344  ,\n\tHAL_SCH_TQM_CMD_WRAPPER\t\t\t\t\t= 345  ,\n\tHAL_MPDUS_AVAILABLE\t\t\t\t\t= 346  ,\n\tHAL_RECEIVED_RESPONSE_INFO_PART2\t\t\t= 347  ,\n\tHAL_PHYRX_TX_START_TIMING\t\t\t\t= 348  ,\n\tHAL_TXPCU_PREAMBLE_DONE\t\t\t\t\t= 349  ,\n\tHAL_NDP_PREAMBLE_DONE\t\t\t\t\t= 350  ,\n\tHAL_SCH_TQM_CMD_WRAPPER_RBO_DROP\t\t\t= 351  ,\n\tHAL_SCH_TQM_CMD_WRAPPER_CONT_DROP\t\t\t= 352  ,\n\tHAL_MACTX_CLEAR_PREV_TX_INFO\t\t\t\t= 353  ,\n\tHAL_TX_PUNCTURE_SETUP\t\t\t\t\t= 354  ,\n\tHAL_R2R_STATUS_END\t\t\t\t\t= 355  ,\n\tHAL_MACTX_PREFETCH_CV_COMMON\t\t\t\t= 356  ,\n\tHAL_END_OF_FLUSH_MARKER\t\t\t\t\t= 357  ,\n\tHAL_MACTX_MU_UPLINK_COMMON_PUNC\t\t\t\t= 358  ,\n\tHAL_MACTX_MU_UPLINK_USER_SETUP_PUNC\t\t\t= 359  ,\n\tHAL_RECEIVED_RESPONSE_USER_7_0\t\t\t\t= 360  ,\n\tHAL_RECEIVED_RESPONSE_USER_15_8\t\t\t\t= 361  ,\n\tHAL_RECEIVED_RESPONSE_USER_23_16\t\t\t= 362  ,\n\tHAL_RECEIVED_RESPONSE_USER_31_24\t\t\t= 363  ,\n\tHAL_RECEIVED_RESPONSE_USER_36_32\t\t\t= 364  ,\n\tHAL_TX_LOOPBACK_SETUP\t\t\t\t\t= 365  ,\n\tHAL_PHYRX_OTHER_RECEIVE_INFO_RU_DETAILS\t\t\t= 366  ,\n\tHAL_SCH_WAIT_INSTR_TX_PATH\t\t\t\t= 367  ,\n\tHAL_MACTX_OTHER_TRANSMIT_INFO_TX2TX\t\t\t= 368  ,\n\tHAL_MACTX_OTHER_TRANSMIT_INFOMUPHY_SETUP\t\t= 369  ,\n\tHAL_PHYRX_OTHER_RECEIVE_INFOVM_DETAILS\t\t\t= 370  ,\n\tHAL_TX_WUR_DATA\t\t\t\t\t\t= 371  ,\n\tHAL_RX_PPDU_END_START\t\t\t\t\t= 372  ,\n\tHAL_RX_PPDU_END_MIDDLE\t\t\t\t\t= 373  ,\n\tHAL_RX_PPDU_END_LAST\t\t\t\t\t= 374  ,\n\tHAL_MACTX_BACKOFF_BASED_TRANSMISSION\t\t\t= 375  ,\n\tHAL_MACTX_OTHER_TRANSMIT_INFO_DL_OFDMA_TX\t\t= 376  ,\n\tHAL_SRP_INFO\t\t\t\t\t\t= 377  ,\n\tHAL_OBSS_SR_INFO\t\t\t\t\t= 378  ,\n\tHAL_SCHEDULER_SW_MSG_STATUS\t\t\t\t= 379  ,\n\tHAL_HWSCH_RXPCU_MAC_INFO_ANNOUNCEMENT\t\t\t= 380  ,\n\tHAL_RXPCU_SETUP_COMPLETE\t\t\t\t= 381  ,\n\tHAL_SNOOP_PPDU_START\t\t\t\t\t= 382  ,\n\tHAL_SNOOP_MPDU_USR_DBG_INFO\t\t\t\t= 383  ,\n\tHAL_SNOOP_MSDU_USR_DBG_INFO\t\t\t\t= 384  ,\n\tHAL_SNOOP_MSDU_USR_DATA\t\t\t\t\t= 385  ,\n\tHAL_SNOOP_MPDU_USR_STAT_INFO\t\t\t\t= 386  ,\n\tHAL_SNOOP_PPDU_END\t\t\t\t\t= 387  ,\n\tHAL_SNOOP_SPARE\t\t\t\t\t\t= 388  ,\n\tHAL_PHYRX_OTHER_RECEIVE_INFO_MU_RSSI_COMMON\t\t= 390  ,\n\tHAL_PHYRX_OTHER_RECEIVE_INFO_MU_RSSI_USER\t\t= 391  ,\n\tHAL_MACTX_OTHER_TRANSMIT_INFO_SCH_DETAILS\t\t= 392  ,\n\tHAL_PHYRX_OTHER_RECEIVE_INFO_108PVM_DETAILS\t\t= 393  ,\n\tHAL_SCH_TLV_WRAPPER\t\t\t\t\t= 394  ,\n\tHAL_SCHEDULER_STATUS_WRAPPER\t\t\t\t= 395  ,\n\tHAL_MPDU_INFO_6X\t\t\t\t\t= 396  ,\n\tHAL_MACTX_11AZ_USER_DESC_PER_USER\t\t\t= 397  ,\n\tHAL_MACTX_U_SIGHT_SU_MU\t\t\t\t\t= 398  ,\n\tHAL_MACTX_U_SIGHT_TB\t\t\t\t\t= 399  ,\n\tHAL_PHYRX_U_SIGHT_SU_MU\t\t\t\t\t= 403  ,\n\tHAL_PHYRX_U_SIGHT_TB\t\t\t\t\t= 404  ,\n\tHAL_MACRX_LMR_READ_REQUEST\t\t\t\t= 408  ,\n\tHAL_MACRX_LMR_DATA_REQUEST\t\t\t\t= 409  ,\n\tHAL_PHYRX_LMR_TRANSFER_DONE\t\t\t\t= 410  ,\n\tHAL_PHYRX_LMR_TRANSFER_ABORT\t\t\t\t= 411  ,\n\tHAL_PHYRX_LMR_READ_REQUEST_ACK\t\t\t\t= 412  ,\n\tHAL_MACRX_SECURE_LTF_SEQ_PTR\t\t\t\t= 413  ,\n\tHAL_PHYRX_USER_INFO_MU_UL\t\t\t\t= 414  ,\n\tHAL_MPDU_QUEUE_OVERVIEW\t\t\t\t\t= 415  ,\n\tHAL_SCHEDULER_NAV_INFO\t\t\t\t\t= 416  ,\n\tHAL_LMR_PEER_ENTRY\t\t\t\t\t= 418  ,\n\tHAL_LMR_MPDU_START\t\t\t\t\t= 419  ,\n\tHAL_LMR_DATA\t\t\t\t\t\t= 420  ,\n\tHAL_LMR_MPDU_END\t\t\t\t\t= 421  ,\n\tHAL_REO_GET_QUEUE_1K_STATS_STATUS\t\t\t= 422  ,\n\tHAL_RX_FRAME_1K_BITMAP_ACK\t\t\t\t= 423  ,\n\tHAL_TX_FES_STATUS_1K_BA\t\t\t\t\t= 424  ,\n\tHAL_TQM_ACKED_1K_MPDU\t\t\t\t\t= 425  ,\n\tHAL_MACRX_INBSS_OBSS_IND\t\t\t\t= 426  ,\n\tHAL_PHYRX_LOCATION\t\t\t\t\t= 427  ,\n\tHAL_MLO_TX_NOTIFICATION_SU\t\t\t\t= 428  ,\n\tHAL_MLO_TX_NOTIFICATION_MU\t\t\t\t= 429  ,\n\tHAL_MLO_TX_REQ_SU\t\t\t\t\t= 430  ,\n\tHAL_MLO_TX_REQ_MU\t\t\t\t\t= 431  ,\n\tHAL_MLO_TX_RESP\t\t\t\t\t\t= 432  ,\n\tHAL_MLO_RX_NOTIFICATION\t\t\t\t\t= 433  ,\n\tHAL_MLO_BKOFF_TRUNC_REQ\t\t\t\t\t= 434  ,\n\tHAL_MLO_TBTT_NOTIFICATION\t\t\t\t= 435  ,\n\tHAL_MLO_MESSAGE\t\t\t\t\t\t= 436  ,\n\tHAL_MLO_TS_SYNC_MSG\t\t\t\t\t= 437  ,\n\tHAL_MLO_FES_SETUP\t\t\t\t\t= 438  ,\n\tHAL_MLO_PDG_FES_SETUP_SU\t\t\t\t= 439  ,\n\tHAL_MLO_PDG_FES_SETUP_MU\t\t\t\t= 440  ,\n\tHAL_MPDU_INFO_1K_BITMAP\t\t\t\t\t= 441  ,\n\tHAL_MON_BUF_ADDR\t\t\t\t\t= 442  ,\n\tHAL_TX_FRAG_STATE\t\t\t\t\t= 443  ,\n\tHAL_MACTXHT_SIG_USR_OFDMA\t\t\t\t= 446  ,\n\tHAL_PHYRXHT_SIG_CMN_PUNC\t\t\t\t= 448  ,\n\tHAL_PHYRXHT_SIG_CMN_OFDMA\t\t\t\t= 450  ,\n\tHAL_PHYRXHT_SIG_USR_OFDMA\t\t\t\t= 454  ,\n\tHAL_PHYRX_PKT_END_PART1\t\t\t\t\t= 456  ,\n\tHAL_MACTXXPECT_NDP_RECEPTION\t\t\t\t= 457  ,\n\tHAL_MACTX_SECURE_LTF_SEQ_PTR\t\t\t\t= 458  ,\n\tHAL_MLO_PDG_BKOFF_TRUNC_NOTIFY\t\t\t\t= 460  ,\n\tHAL_PHYRX_11AZ_INTEGRITY_DATA\t\t\t\t= 461  ,\n\tHAL_PHYTX_LOCATION\t\t\t\t\t= 462  ,\n\tHAL_PHYTX_11AZ_INTEGRITY_DATA\t\t\t\t= 463  ,\n\tHAL_MACTXHT_SIG_USR_SU\t\t\t\t\t= 466  ,\n\tHAL_MACTXHT_SIG_USR_MU_MIMO\t\t\t\t= 467  ,\n\tHAL_PHYRXHT_SIG_USR_SU\t\t\t\t\t= 468  ,\n\tHAL_PHYRXHT_SIG_USR_MU_MIMO\t\t\t\t= 469  ,\n\tHAL_PHYRX_GENERIC_U_SIG\t\t\t\t\t= 470  ,\n\tHAL_PHYRX_GENERICHT_SIG\t\t\t\t\t= 471  ,\n\tHAL_OVERWRITE_RESP_START\t\t\t\t= 472  ,\n\tHAL_OVERWRITE_RESP_PREAMBLE_INFO\t\t\t= 473  ,\n\tHAL_OVERWRITE_RESP_FRAME_INFO\t\t\t\t= 474  ,\n\tHAL_OVERWRITE_RESP_END\t\t\t\t\t= 475  ,\n\tHAL_RXPCUARLY_RX_INDICATION\t\t\t\t= 476  ,\n\tHAL_MON_DROP\t\t\t\t\t\t= 477  ,\n\tHAL_MACRX_MU_UPLINK_COMMON_SNIFF\t\t\t= 478  ,\n\tHAL_MACRX_MU_UPLINK_USER_SETUP_SNIFF\t\t\t= 479  ,\n\tHAL_MACRX_MU_UPLINK_USER_SEL_SNIFF\t\t\t= 480  ,\n\tHAL_MACRX_MU_UPLINK_FCS_STATUS_SNIFF\t\t\t= 481  ,\n\tHAL_MACTX_PREFETCH_CV_DMA\t\t\t\t= 482  ,\n\tHAL_MACTX_PREFETCH_CV_PER_USER\t\t\t\t= 483  ,\n\tHAL_PHYRX_OTHER_RECEIVE_INFO_ALL_SIGB_DETAILS\t\t= 484  ,\n\tHAL_MACTX_BF_PARAMS_UPDATE_COMMON\t\t\t= 485  ,\n\tHAL_MACTX_BF_PARAMS_UPDATE_PER_USER\t\t\t= 486  ,\n\tHAL_RANGING_USER_DETAILS\t\t\t\t= 487  ,\n\tHAL_PHYTX_CV_CORR_STATUS\t\t\t\t= 488  ,\n\tHAL_PHYTX_CV_CORR_COMMON\t\t\t\t= 489  ,\n\tHAL_PHYTX_CV_CORR_USER\t\t\t\t\t= 490  ,\n\tHAL_MACTX_CV_CORR_COMMON\t\t\t\t= 491  ,\n\tHAL_MACTX_CV_CORR_MAC_INFO_GROUP\t\t\t= 492  ,\n\tHAL_BW_PUNCTUREVAL_WRAPPER\t\t\t\t= 493  ,\n\tHAL_MACTX_RX_NOTIFICATION_FOR_PHY\t\t\t= 494  ,\n\tHAL_MACTX_TX_NOTIFICATION_FOR_PHY\t\t\t= 495  ,\n\tHAL_MACTX_MU_UPLINK_COMMON_PER_BW\t\t\t= 496  ,\n\tHAL_MACTX_MU_UPLINK_USER_SETUP_PER_BW\t\t\t= 497  ,\n\tHAL_RX_PPDU_END_USER_STATS_EXT2\t\t\t\t= 498  ,\n\tHAL_FW2SW_MON\t\t\t\t\t\t= 499  ,\n\tHAL_WSI_DIRECT_MESSAGE\t\t\t\t\t= 500  ,\n\tHAL_MACTXMLSR_PRE_SWITCH\t\t\t\t= 501  ,\n\tHAL_MACTXMLSR_SWITCH\t\t\t\t\t= 502  ,\n\tHAL_MACTXMLSR_SWITCH_BACK\t\t\t\t= 503  ,\n\tHAL_PHYTXMLSR_SWITCH_ACK\t\t\t\t= 504  ,\n\tHAL_PHYTXMLSR_SWITCH_BACK_ACK\t\t\t\t= 505  ,\n\tHAL_SPARE_REUSE_TAG_0\t\t\t\t\t= 506  ,\n\tHAL_SPARE_REUSE_TAG_1\t\t\t\t\t= 507  ,\n\tHAL_SPARE_REUSE_TAG_2\t\t\t\t\t= 508  ,\n\tHAL_SPARE_REUSE_TAG_3\t\t\t\t\t= 509  ,\n\t \n\tHAL_TCL_DATA_CMD\t\t\t\t\t= 510,\n\tHAL_TLV_BASE\t\t\t\t\t\t= 511  ,\n};\n\n#define HAL_TLV_HDR_TAG\t\tGENMASK(9, 1)\n#define HAL_TLV_HDR_LEN\t\tGENMASK(25, 10)\n#define HAL_TLV_USR_ID          GENMASK(31, 26)\n\n#define HAL_TLV_ALIGN\t4\n\nstruct hal_tlv_hdr {\n\t__le32 tl;\n\tu8 value[];\n} __packed;\n\n#define HAL_TLV_64_HDR_TAG\t\tGENMASK(9, 1)\n#define HAL_TLV_64_HDR_LEN\t\tGENMASK(21, 10)\n\nstruct hal_tlv_64_hdr {\n\tu64 tl;\n\tu8 value[];\n} __packed;\n\n#define RX_MPDU_DESC_INFO0_MSDU_COUNT\t\tGENMASK(7, 0)\n#define RX_MPDU_DESC_INFO0_FRAG_FLAG\t\tBIT(8)\n#define RX_MPDU_DESC_INFO0_MPDU_RETRY\t\tBIT(9)\n#define RX_MPDU_DESC_INFO0_AMPDU_FLAG\t\tBIT(10)\n#define RX_MPDU_DESC_INFO0_BAR_FRAME\t\tBIT(11)\n#define RX_MPDU_DESC_INFO0_VALID_PN\t\tBIT(12)\n#define RX_MPDU_DESC_INFO0_RAW_MPDU\t\tBIT(13)\n#define RX_MPDU_DESC_INFO0_MORE_FRAG_FLAG\tBIT(14)\n#define RX_MPDU_DESC_INFO0_SRC_INFO\t\tGENMASK(26, 15)\n#define RX_MPDU_DESC_INFO0_MPDU_QOS_CTRL_VALID\tBIT(27)\n#define RX_MPDU_DESC_INFO0_TID\t\t\tGENMASK(31, 28)\n\n \n#define RX_MPDU_DESC_META_DATA_PEER_ID\t\tGENMASK(15, 0)\n\nstruct rx_mpdu_desc {\n\t__le32 info0;  \n\t__le32 peer_meta_data;\n} __packed;\n\n \n\nenum hal_rx_msdu_desc_reo_dest_ind {\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_TCL,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW1,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW2,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW3,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW4,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_RELEASE,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_FW,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW5,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW6,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW7,\n\tHAL_RX_MSDU_DESC_REO_DEST_IND_SW8,\n};\n\n#define RX_MSDU_DESC_INFO0_FIRST_MSDU_IN_MPDU\tBIT(0)\n#define RX_MSDU_DESC_INFO0_LAST_MSDU_IN_MPDU\tBIT(1)\n#define RX_MSDU_DESC_INFO0_MSDU_CONTINUATION\tBIT(2)\n#define RX_MSDU_DESC_INFO0_MSDU_LENGTH\t\tGENMASK(16, 3)\n#define RX_MSDU_DESC_INFO0_MSDU_DROP\t\tBIT(17)\n#define RX_MSDU_DESC_INFO0_VALID_SA\t\tBIT(18)\n#define RX_MSDU_DESC_INFO0_VALID_DA\t\tBIT(19)\n#define RX_MSDU_DESC_INFO0_DA_MCBC\t\tBIT(20)\n#define RX_MSDU_DESC_INFO0_L3_HDR_PAD_MSB\tBIT(21)\n#define RX_MSDU_DESC_INFO0_TCP_UDP_CHKSUM_FAIL\tBIT(22)\n#define RX_MSDU_DESC_INFO0_IP_CHKSUM_FAIL\tBIT(23)\n#define RX_MSDU_DESC_INFO0_FROM_DS\t\tBIT(24)\n#define RX_MSDU_DESC_INFO0_TO_DS\t\tBIT(25)\n#define RX_MSDU_DESC_INFO0_INTRA_BSS\t\tBIT(26)\n#define RX_MSDU_DESC_INFO0_DST_CHIP_ID\t\tGENMASK(28, 27)\n#define RX_MSDU_DESC_INFO0_DECAP_FORMAT\t\tGENMASK(30, 29)\n\n#define HAL_RX_MSDU_PKT_LENGTH_GET(val)\t\t\\\n\t(u32_get_bits((val), RX_MSDU_DESC_INFO0_MSDU_LENGTH))\n\nstruct rx_msdu_desc {\n\t__le32 info0;\n} __packed;\n\n \n\n#define RX_MSDU_EXT_DESC_INFO0_REO_DEST_IND\tGENMASK(4, 0)\n#define RX_MSDU_EXT_DESC_INFO0_SERVICE_CODE\tGENMASK(13, 5)\n#define RX_MSDU_EXT_DESC_INFO0_PRIORITY_VALID\tBIT(14)\n#define RX_MSDU_EXT_DESC_INFO0_DATA_OFFSET\tGENMASK(26, 15)\n#define RX_MSDU_EXT_DESC_INFO0_SRC_LINK_ID\tGENMASK(29, 27)\n\nstruct rx_msdu_ext_desc {\n\t__le32 info0;\n} __packed;\n\n \n\nenum hal_reo_dest_ring_buffer_type {\n\tHAL_REO_DEST_RING_BUFFER_TYPE_MSDU,\n\tHAL_REO_DEST_RING_BUFFER_TYPE_LINK_DESC,\n};\n\nenum hal_reo_dest_ring_push_reason {\n\tHAL_REO_DEST_RING_PUSH_REASON_ERR_DETECTED,\n\tHAL_REO_DEST_RING_PUSH_REASON_ROUTING_INSTRUCTION,\n};\n\nenum hal_reo_dest_ring_error_code {\n\tHAL_REO_DEST_RING_ERROR_CODE_DESC_ADDR_ZERO,\n\tHAL_REO_DEST_RING_ERROR_CODE_DESC_INVALID,\n\tHAL_REO_DEST_RING_ERROR_CODE_AMPDU_IN_NON_BA,\n\tHAL_REO_DEST_RING_ERROR_CODE_NON_BA_DUPLICATE,\n\tHAL_REO_DEST_RING_ERROR_CODE_BA_DUPLICATE,\n\tHAL_REO_DEST_RING_ERROR_CODE_FRAME_2K_JUMP,\n\tHAL_REO_DEST_RING_ERROR_CODE_BAR_2K_JUMP,\n\tHAL_REO_DEST_RING_ERROR_CODE_FRAME_OOR,\n\tHAL_REO_DEST_RING_ERROR_CODE_BAR_OOR,\n\tHAL_REO_DEST_RING_ERROR_CODE_NO_BA_SESSION,\n\tHAL_REO_DEST_RING_ERROR_CODE_FRAME_SN_EQUALS_SSN,\n\tHAL_REO_DEST_RING_ERROR_CODE_PN_CHECK_FAILED,\n\tHAL_REO_DEST_RING_ERROR_CODE_2K_ERR_FLAG_SET,\n\tHAL_REO_DEST_RING_ERROR_CODE_PN_ERR_FLAG_SET,\n\tHAL_REO_DEST_RING_ERROR_CODE_DESC_BLOCKED,\n\tHAL_REO_DEST_RING_ERROR_CODE_MAX,\n};\n\n#define HAL_REO_DEST_RING_INFO0_BUFFER_TYPE\t\tBIT(0)\n#define HAL_REO_DEST_RING_INFO0_PUSH_REASON\t\tGENMASK(2, 1)\n#define HAL_REO_DEST_RING_INFO0_ERROR_CODE\t\tGENMASK(7, 3)\n#define HAL_REO_DEST_RING_INFO0_MSDU_DATA_SIZE\t\tGENMASK(11, 8)\n#define HAL_REO_DEST_RING_INFO0_SW_EXCEPTION\t\tBIT(12)\n#define HAL_REO_DEST_RING_INFO0_SRC_LINK_ID\t\tGENMASK(15, 13)\n#define HAL_REO_DEST_RING_INFO0_SIGNATURE\t\tGENMASK(19, 16)\n#define HAL_REO_DEST_RING_INFO0_RING_ID\t\t\tGENMASK(27, 20)\n#define HAL_REO_DEST_RING_INFO0_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_reo_dest_ring {\n\tstruct ath12k_buffer_addr buf_addr_info;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\tstruct rx_msdu_desc rx_msdu_info;\n\t__le32 buf_va_lo;\n\t__le32 buf_va_hi;\n\t__le32 info0;  \n} __packed;\n\n \n\n#define HAL_REO_TO_PPE_RING_INFO0_DATA_LENGTH\tGENMASK(15, 0)\n#define HAL_REO_TO_PPE_RING_INFO0_DATA_OFFSET\tGENMASK(23, 16)\n#define HAL_REO_TO_PPE_RING_INFO0_POOL_ID\tGENMASK(28, 24)\n#define HAL_REO_TO_PPE_RING_INFO0_PREHEADER\tBIT(29)\n#define HAL_REO_TO_PPE_RING_INFO0_TSO_EN\tBIT(30)\n#define HAL_REO_TO_PPE_RING_INFO0_MORE\tBIT(31)\n\nstruct hal_reo_to_ppe_ring {\n\t__le32 buffer_addr;\n\t__le32 info0;  \n} __packed;\n\n \n\nenum hal_reo_entr_rxdma_push_reason {\n\tHAL_REO_ENTR_RING_RXDMA_PUSH_REASON_ERR_DETECTED,\n\tHAL_REO_ENTR_RING_RXDMA_PUSH_REASON_ROUTING_INSTRUCTION,\n\tHAL_REO_ENTR_RING_RXDMA_PUSH_REASON_RX_FLUSH,\n};\n\nenum hal_reo_entr_rxdma_ecode {\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_OVERFLOW_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_MPDU_LEN_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_FCS_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_DECRYPT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_TKIP_MIC_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_UNECRYPTED_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_MSDU_LEN_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_MSDU_LIMIT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_WIFI_PARSE_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_AMSDU_PARSE_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_SA_TIMEOUT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_DA_TIMEOUT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_FLOW_TIMEOUT_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_FLUSH_REQUEST_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_AMSDU_FRAG_ERR,\n\tHAL_REO_ENTR_RING_RXDMA_ECODE_MAX,\n};\n\nenum hal_rx_reo_dest_ring {\n\tHAL_RX_REO_DEST_RING_TCL,\n\tHAL_RX_REO_DEST_RING_SW1,\n\tHAL_RX_REO_DEST_RING_SW2,\n\tHAL_RX_REO_DEST_RING_SW3,\n\tHAL_RX_REO_DEST_RING_SW4,\n\tHAL_RX_REO_DEST_RING_RELEASE,\n\tHAL_RX_REO_DEST_RING_FW,\n\tHAL_RX_REO_DEST_RING_SW5,\n\tHAL_RX_REO_DEST_RING_SW6,\n\tHAL_RX_REO_DEST_RING_SW7,\n\tHAL_RX_REO_DEST_RING_SW8,\n};\n\n#define HAL_REO_ENTR_RING_INFO0_QUEUE_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_ENTR_RING_INFO0_MPDU_BYTE_COUNT\t\tGENMASK(21, 8)\n#define HAL_REO_ENTR_RING_INFO0_DEST_IND\t\tGENMASK(26, 22)\n#define HAL_REO_ENTR_RING_INFO0_FRAMELESS_BAR\t\tBIT(27)\n\n#define HAL_REO_ENTR_RING_INFO1_RXDMA_PUSH_REASON\tGENMASK(1, 0)\n#define HAL_REO_ENTR_RING_INFO1_RXDMA_ERROR_CODE\tGENMASK(6, 2)\n#define HAL_REO_ENTR_RING_INFO1_MPDU_FRAG_NUM\t\tGENMASK(10, 7)\n#define HAL_REO_ENTR_RING_INFO1_SW_EXCEPTION\t\tBIT(11)\n#define HAL_REO_ENTR_RING_INFO1_SW_EXCEPT_MPDU_DELINK\tBIT(12)\n#define HAL_REO_ENTR_RING_INFO1_SW_EXCEPTION_RING_VLD\tBIT(13)\n#define HAL_REO_ENTR_RING_INFO1_SW_EXCEPTION_RING\tGENMASK(18, 14)\n#define HAL_REO_ENTR_RING_INFO1_MPDU_SEQ_NUM\t\tGENMASK(30, 19)\n\n#define HAL_REO_ENTR_RING_INFO2_PHY_PPDU_ID\t\tGENMASK(15, 0)\n#define HAL_REO_ENTR_RING_INFO2_SRC_LINK_ID\t\tGENMASK(18, 16)\n#define HAL_REO_ENTR_RING_INFO2_RING_ID\t\t\tGENMASK(27, 20)\n#define HAL_REO_ENTR_RING_INFO2_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_reo_entrance_ring {\n\tstruct ath12k_buffer_addr buf_addr_info;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\t__le32 queue_addr_lo;\n\t__le32 info0;  \n\t__le32 info1;  \n\t__le32 info2;  \n\n} __packed;\n\n \n\n#define HAL_REO_CMD_HDR_INFO0_CMD_NUMBER\tGENMASK(15, 0)\n#define HAL_REO_CMD_HDR_INFO0_STATUS_REQUIRED\tBIT(16)\n\nstruct hal_reo_cmd_hdr {\n\t__le32 info0;\n} __packed;\n\n#define HAL_REO_GET_QUEUE_STATS_INFO0_QUEUE_ADDR_HI\tGENMASK(7, 0)\n#define HAL_REO_GET_QUEUE_STATS_INFO0_CLEAR_STATS\tBIT(8)\n\nstruct hal_reo_get_queue_stats {\n\tstruct hal_reo_cmd_hdr cmd;\n\t__le32 queue_addr_lo;\n\t__le32 info0;\n\t__le32 rsvd0[6];\n\t__le32 tlv64_pad;\n} __packed;\n\n \n\n#define HAL_REO_FLUSH_QUEUE_INFO0_DESC_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_FLUSH_QUEUE_INFO0_BLOCK_DESC_ADDR\tBIT(8)\n#define HAL_REO_FLUSH_QUEUE_INFO0_BLOCK_RESRC_IDX\tGENMASK(10, 9)\n\nstruct hal_reo_flush_queue {\n\tstruct hal_reo_cmd_hdr cmd;\n\t__le32 desc_addr_lo;\n\t__le32 info0;\n\t__le32 rsvd0[6];\n} __packed;\n\n#define HAL_REO_FLUSH_CACHE_INFO0_CACHE_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_FLUSH_CACHE_INFO0_FWD_ALL_MPDUS\t\tBIT(8)\n#define HAL_REO_FLUSH_CACHE_INFO0_RELEASE_BLOCK_IDX\tBIT(9)\n#define HAL_REO_FLUSH_CACHE_INFO0_BLOCK_RESRC_IDX\tGENMASK(11, 10)\n#define HAL_REO_FLUSH_CACHE_INFO0_FLUSH_WO_INVALIDATE\tBIT(12)\n#define HAL_REO_FLUSH_CACHE_INFO0_BLOCK_CACHE_USAGE\tBIT(13)\n#define HAL_REO_FLUSH_CACHE_INFO0_FLUSH_ALL\t\tBIT(14)\n\nstruct hal_reo_flush_cache {\n\tstruct hal_reo_cmd_hdr cmd;\n\t__le32 cache_addr_lo;\n\t__le32 info0;\n\t__le32 rsvd0[6];\n} __packed;\n\n#define HAL_TCL_DATA_CMD_INFO0_CMD_TYPE\t\t\tBIT(0)\n#define HAL_TCL_DATA_CMD_INFO0_DESC_TYPE\t\tBIT(1)\n#define HAL_TCL_DATA_CMD_INFO0_BANK_ID\t\t\tGENMASK(7, 2)\n#define HAL_TCL_DATA_CMD_INFO0_TX_NOTIFY_FRAME\t\tGENMASK(10, 8)\n#define HAL_TCL_DATA_CMD_INFO0_HDR_LEN_READ_SEL\t\tBIT(11)\n#define HAL_TCL_DATA_CMD_INFO0_BUF_TIMESTAMP\t\tGENMASK(30, 12)\n#define HAL_TCL_DATA_CMD_INFO0_BUF_TIMESTAMP_VLD\tBIT(31)\n\n#define HAL_TCL_DATA_CMD_INFO1_CMD_NUM\t\tGENMASK(31, 16)\n\n#define HAL_TCL_DATA_CMD_INFO2_DATA_LEN\t\tGENMASK(15, 0)\n#define HAL_TCL_DATA_CMD_INFO2_IP4_CKSUM_EN\tBIT(16)\n#define HAL_TCL_DATA_CMD_INFO2_UDP4_CKSUM_EN\tBIT(17)\n#define HAL_TCL_DATA_CMD_INFO2_UDP6_CKSUM_EN\tBIT(18)\n#define HAL_TCL_DATA_CMD_INFO2_TCP4_CKSUM_EN\tBIT(19)\n#define HAL_TCL_DATA_CMD_INFO2_TCP6_CKSUM_EN\tBIT(20)\n#define HAL_TCL_DATA_CMD_INFO2_TO_FW\t\tBIT(21)\n#define HAL_TCL_DATA_CMD_INFO2_PKT_OFFSET\tGENMASK(31, 23)\n\n#define HAL_TCL_DATA_CMD_INFO3_TID_OVERWRITE\t\tBIT(0)\n#define HAL_TCL_DATA_CMD_INFO3_FLOW_OVERRIDE_EN\t\tBIT(1)\n#define HAL_TCL_DATA_CMD_INFO3_CLASSIFY_INFO_SEL\tGENMASK(3, 2)\n#define HAL_TCL_DATA_CMD_INFO3_TID\t\t\tGENMASK(7, 4)\n#define HAL_TCL_DATA_CMD_INFO3_FLOW_OVERRIDE\t\tBIT(8)\n#define HAL_TCL_DATA_CMD_INFO3_PMAC_ID\t\t\tGENMASK(10, 9)\n#define HAL_TCL_DATA_CMD_INFO3_MSDU_COLOR\t\tGENMASK(12, 11)\n#define HAL_TCL_DATA_CMD_INFO3_VDEV_ID\t\t\tGENMASK(31, 24)\n\n#define HAL_TCL_DATA_CMD_INFO4_SEARCH_INDEX\t\tGENMASK(19, 0)\n#define HAL_TCL_DATA_CMD_INFO4_CACHE_SET_NUM\t\tGENMASK(23, 20)\n#define HAL_TCL_DATA_CMD_INFO4_IDX_LOOKUP_OVERRIDE\tBIT(24)\n\n#define HAL_TCL_DATA_CMD_INFO5_RING_ID\t\t\tGENMASK(27, 20)\n#define HAL_TCL_DATA_CMD_INFO5_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nenum hal_encrypt_type {\n\tHAL_ENCRYPT_TYPE_WEP_40,\n\tHAL_ENCRYPT_TYPE_WEP_104,\n\tHAL_ENCRYPT_TYPE_TKIP_NO_MIC,\n\tHAL_ENCRYPT_TYPE_WEP_128,\n\tHAL_ENCRYPT_TYPE_TKIP_MIC,\n\tHAL_ENCRYPT_TYPE_WAPI,\n\tHAL_ENCRYPT_TYPE_CCMP_128,\n\tHAL_ENCRYPT_TYPE_OPEN,\n\tHAL_ENCRYPT_TYPE_CCMP_256,\n\tHAL_ENCRYPT_TYPE_GCMP_128,\n\tHAL_ENCRYPT_TYPE_AES_GCMP_256,\n\tHAL_ENCRYPT_TYPE_WAPI_GCM_SM4,\n};\n\nenum hal_tcl_encap_type {\n\tHAL_TCL_ENCAP_TYPE_RAW,\n\tHAL_TCL_ENCAP_TYPE_NATIVE_WIFI,\n\tHAL_TCL_ENCAP_TYPE_ETHERNET,\n\tHAL_TCL_ENCAP_TYPE_802_3 = 3,\n};\n\nenum hal_tcl_desc_type {\n\tHAL_TCL_DESC_TYPE_BUFFER,\n\tHAL_TCL_DESC_TYPE_EXT_DESC,\n};\n\nenum hal_wbm_htt_tx_comp_status {\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_OK,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_DROP,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_TTL,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_REINJ,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_INSPECT,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_MEC_NOTIFY,\n\tHAL_WBM_REL_HTT_TX_COMP_STATUS_MAX,\n};\n\nstruct hal_tcl_data_cmd {\n\tstruct ath12k_buffer_addr buf_addr_info;\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 info3;\n\t__le32 info4;\n\t__le32 info5;\n} __packed;\n\n \n\n#define HAL_TCL_DESC_LEN sizeof(struct hal_tcl_data_cmd)\n\n#define HAL_TX_MSDU_EXT_INFO0_BUF_PTR_LO\tGENMASK(31, 0)\n\n#define HAL_TX_MSDU_EXT_INFO1_BUF_PTR_HI\tGENMASK(7, 0)\n#define HAL_TX_MSDU_EXT_INFO1_EXTN_OVERRIDE\tBIT(8)\n#define HAL_TX_MSDU_EXT_INFO1_ENCAP_TYPE\tGENMASK(10, 9)\n#define HAL_TX_MSDU_EXT_INFO1_ENCRYPT_TYPE\tGENMASK(14, 11)\n#define HAL_TX_MSDU_EXT_INFO1_BUF_LEN\t\tGENMASK(31, 16)\n\nstruct hal_tx_msdu_ext_desc {\n\t__le32 rsvd0[6];\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 rsvd1[10];\n};\n\nstruct hal_tcl_gse_cmd {\n\t__le32 ctrl_buf_addr_lo;\n\t__le32 info0;\n\t__le32 meta_data[2];\n\t__le32 rsvd0[2];\n\t__le32 info1;\n} __packed;\n\n \n\nenum hal_tcl_cache_op_res {\n\tHAL_TCL_CACHE_OP_RES_DONE,\n\tHAL_TCL_CACHE_OP_RES_NOT_FOUND,\n\tHAL_TCL_CACHE_OP_RES_TIMEOUT,\n};\n\nstruct hal_tcl_status_ring {\n\t__le32 info0;\n\t__le32 msdu_byte_count;\n\t__le32 msdu_timestamp;\n\t__le32 meta_data[2];\n\t__le32 info1;\n\t__le32 rsvd0;\n\t__le32 info2;\n} __packed;\n\n \n\n#define HAL_CE_SRC_DESC_ADDR_INFO_ADDR_HI\tGENMASK(7, 0)\n#define HAL_CE_SRC_DESC_ADDR_INFO_HASH_EN\tBIT(8)\n#define HAL_CE_SRC_DESC_ADDR_INFO_BYTE_SWAP\tBIT(9)\n#define HAL_CE_SRC_DESC_ADDR_INFO_DEST_SWAP\tBIT(10)\n#define HAL_CE_SRC_DESC_ADDR_INFO_GATHER\tBIT(11)\n#define HAL_CE_SRC_DESC_ADDR_INFO_LEN\t\tGENMASK(31, 16)\n\n#define HAL_CE_SRC_DESC_META_INFO_DATA\t\tGENMASK(15, 0)\n\n#define HAL_CE_SRC_DESC_FLAGS_RING_ID\t\tGENMASK(27, 20)\n#define HAL_CE_SRC_DESC_FLAGS_LOOP_CNT\t\tHAL_SRNG_DESC_LOOP_CNT\n\nstruct hal_ce_srng_src_desc {\n\t__le32 buffer_addr_low;\n\t__le32 buffer_addr_info;  \n\t__le32 meta_info;  \n\t__le32 flags;  \n} __packed;\n\n \n\n#define HAL_CE_DEST_DESC_ADDR_INFO_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_CE_DEST_DESC_ADDR_INFO_RING_ID\t\tGENMASK(27, 20)\n#define HAL_CE_DEST_DESC_ADDR_INFO_LOOP_CNT\t\tHAL_SRNG_DESC_LOOP_CNT\n\nstruct hal_ce_srng_dest_desc {\n\t__le32 buffer_addr_low;\n\t__le32 buffer_addr_info;  \n} __packed;\n\n \n\n#define HAL_CE_DST_STATUS_DESC_FLAGS_HASH_EN\t\tBIT(8)\n#define HAL_CE_DST_STATUS_DESC_FLAGS_BYTE_SWAP\t\tBIT(9)\n#define HAL_CE_DST_STATUS_DESC_FLAGS_DEST_SWAP\t\tBIT(10)\n#define HAL_CE_DST_STATUS_DESC_FLAGS_GATHER\t\tBIT(11)\n#define HAL_CE_DST_STATUS_DESC_FLAGS_LEN\t\tGENMASK(31, 16)\n\n#define HAL_CE_DST_STATUS_DESC_META_INFO_DATA\t\tGENMASK(15, 0)\n#define HAL_CE_DST_STATUS_DESC_META_INFO_RING_ID\tGENMASK(27, 20)\n#define HAL_CE_DST_STATUS_DESC_META_INFO_LOOP_CNT\tHAL_SRNG_DESC_LOOP_CNT\n\nstruct hal_ce_srng_dst_status_desc {\n\t__le32 flags;  \n\t__le32 toeplitz_hash0;\n\t__le32 toeplitz_hash1;\n\t__le32 meta_info;  \n} __packed;\n\n \n\n#define HAL_TX_RATE_STATS_INFO0_VALID\t\tBIT(0)\n#define HAL_TX_RATE_STATS_INFO0_BW\t\tGENMASK(3, 1)\n#define HAL_TX_RATE_STATS_INFO0_PKT_TYPE\tGENMASK(7, 4)\n#define HAL_TX_RATE_STATS_INFO0_STBC\t\tBIT(8)\n#define HAL_TX_RATE_STATS_INFO0_LDPC\t\tBIT(9)\n#define HAL_TX_RATE_STATS_INFO0_SGI\t\tGENMASK(11, 10)\n#define HAL_TX_RATE_STATS_INFO0_MCS\t\tGENMASK(15, 12)\n#define HAL_TX_RATE_STATS_INFO0_OFDMA_TX\tBIT(16)\n#define HAL_TX_RATE_STATS_INFO0_TONES_IN_RU\tGENMASK(28, 17)\n\nenum hal_tx_rate_stats_bw {\n\tHAL_TX_RATE_STATS_BW_20,\n\tHAL_TX_RATE_STATS_BW_40,\n\tHAL_TX_RATE_STATS_BW_80,\n\tHAL_TX_RATE_STATS_BW_160,\n};\n\nenum hal_tx_rate_stats_pkt_type {\n\tHAL_TX_RATE_STATS_PKT_TYPE_11A,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11B,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11N,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11AC,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11AX,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11BA,\n\tHAL_TX_RATE_STATS_PKT_TYPE_11BE,\n};\n\nenum hal_tx_rate_stats_sgi {\n\tHAL_TX_RATE_STATS_SGI_08US,\n\tHAL_TX_RATE_STATS_SGI_04US,\n\tHAL_TX_RATE_STATS_SGI_16US,\n\tHAL_TX_RATE_STATS_SGI_32US,\n};\n\nstruct hal_tx_rate_stats {\n\t__le32 info0;\n\t__le32 tsf;\n} __packed;\n\nstruct hal_wbm_link_desc {\n\tstruct ath12k_buffer_addr buf_addr_info;\n} __packed;\n\n \n\nenum hal_wbm_rel_src_module {\n\tHAL_WBM_REL_SRC_MODULE_TQM,\n\tHAL_WBM_REL_SRC_MODULE_RXDMA,\n\tHAL_WBM_REL_SRC_MODULE_REO,\n\tHAL_WBM_REL_SRC_MODULE_FW,\n\tHAL_WBM_REL_SRC_MODULE_SW,\n};\n\nenum hal_wbm_rel_desc_type {\n\tHAL_WBM_REL_DESC_TYPE_REL_MSDU,\n\tHAL_WBM_REL_DESC_TYPE_MSDU_LINK,\n\tHAL_WBM_REL_DESC_TYPE_MPDU_LINK,\n\tHAL_WBM_REL_DESC_TYPE_MSDU_EXT,\n\tHAL_WBM_REL_DESC_TYPE_QUEUE_EXT,\n};\n\n \n\nenum hal_wbm_rel_bm_act {\n\tHAL_WBM_REL_BM_ACT_PUT_IN_IDLE,\n\tHAL_WBM_REL_BM_ACT_REL_MSDU,\n};\n\n \n#define HAL_WBM_COMPL_RX_INFO0_REL_SRC_MODULE\t\tGENMASK(2, 0)\n#define HAL_WBM_COMPL_RX_INFO0_BM_ACTION\t\tGENMASK(5, 3)\n#define HAL_WBM_COMPL_RX_INFO0_DESC_TYPE\t\tGENMASK(8, 6)\n#define HAL_WBM_COMPL_RX_INFO0_RBM\t\t\tGENMASK(12, 9)\n#define HAL_WBM_COMPL_RX_INFO0_RXDMA_PUSH_REASON\tGENMASK(18, 17)\n#define HAL_WBM_COMPL_RX_INFO0_RXDMA_ERROR_CODE\t\tGENMASK(23, 19)\n#define HAL_WBM_COMPL_RX_INFO0_REO_PUSH_REASON\t\tGENMASK(25, 24)\n#define HAL_WBM_COMPL_RX_INFO0_REO_ERROR_CODE\t\tGENMASK(30, 26)\n#define HAL_WBM_COMPL_RX_INFO0_WBM_INTERNAL_ERROR\tBIT(31)\n\n#define HAL_WBM_COMPL_RX_INFO1_PHY_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_WBM_COMPL_RX_INFO1_SW_COOKIE\t\tGENMASK(27, 8)\n#define HAL_WBM_COMPL_RX_INFO1_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_wbm_completion_ring_rx {\n\t__le32 addr_lo;\n\t__le32 addr_hi;\n\t__le32 info0;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\tstruct rx_msdu_desc rx_msdu_info;\n\t__le32 phy_addr_lo;\n\t__le32 info1;\n} __packed;\n\n#define HAL_WBM_COMPL_TX_INFO0_REL_SRC_MODULE\t\tGENMASK(2, 0)\n#define HAL_WBM_COMPL_TX_INFO0_DESC_TYPE\t\tGENMASK(8, 6)\n#define HAL_WBM_COMPL_TX_INFO0_RBM\t\t\tGENMASK(12, 9)\n#define HAL_WBM_COMPL_TX_INFO0_TQM_RELEASE_REASON\tGENMASK(16, 13)\n#define HAL_WBM_COMPL_TX_INFO0_RBM_OVERRIDE_VLD\t\tBIT(17)\n#define HAL_WBM_COMPL_TX_INFO0_SW_COOKIE_LO\t\tGENMASK(29, 18)\n#define HAL_WBM_COMPL_TX_INFO0_CC_DONE\t\t\tBIT(30)\n#define HAL_WBM_COMPL_TX_INFO0_WBM_INTERNAL_ERROR\tBIT(31)\n\n#define HAL_WBM_COMPL_TX_INFO1_TQM_STATUS_NUMBER\tGENMASK(23, 0)\n#define HAL_WBM_COMPL_TX_INFO1_TRANSMIT_COUNT\t\tGENMASK(30, 24)\n#define HAL_WBM_COMPL_TX_INFO1_SW_REL_DETAILS_VALID\tBIT(31)\n\n#define HAL_WBM_COMPL_TX_INFO2_ACK_FRAME_RSSI\t\tGENMASK(7, 0)\n#define HAL_WBM_COMPL_TX_INFO2_FIRST_MSDU\t\tBIT(8)\n#define HAL_WBM_COMPL_TX_INFO2_LAST_MSDU\t\tBIT(9)\n#define HAL_WBM_COMPL_TX_INFO2_FW_TX_NOTIF_FRAME\tGENMASK(12, 10)\n#define HAL_WBM_COMPL_TX_INFO2_BUFFER_TIMESTAMP\t\tGENMASK(31, 13)\n\n#define HAL_WBM_COMPL_TX_INFO3_PEER_ID\t\t\tGENMASK(15, 0)\n#define HAL_WBM_COMPL_TX_INFO3_TID\t\t\tGENMASK(19, 16)\n#define HAL_WBM_COMPL_TX_INFO3_SW_COOKIE_HI\t\tGENMASK(27, 20)\n#define HAL_WBM_COMPL_TX_INFO3_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_wbm_completion_ring_tx {\n\t__le32 buf_va_lo;\n\t__le32 buf_va_hi;\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 info2;\n\tstruct hal_tx_rate_stats rate_stats;\n\t__le32 info3;\n} __packed;\n\n#define HAL_WBM_RELEASE_TX_INFO0_REL_SRC_MODULE\t\tGENMASK(2, 0)\n#define HAL_WBM_RELEASE_TX_INFO0_BM_ACTION\t\tGENMASK(5, 3)\n#define HAL_WBM_RELEASE_TX_INFO0_DESC_TYPE\t\tGENMASK(8, 6)\n#define HAL_WBM_RELEASE_TX_INFO0_FIRST_MSDU_IDX\t\tGENMASK(12, 9)\n#define HAL_WBM_RELEASE_TX_INFO0_TQM_RELEASE_REASON\tGENMASK(18, 13)\n#define HAL_WBM_RELEASE_TX_INFO0_RBM_OVERRIDE_VLD\tBIT(17)\n#define HAL_WBM_RELEASE_TX_INFO0_SW_BUFFER_COOKIE_11_0\tGENMASK(29, 18)\n#define HAL_WBM_RELEASE_TX_INFO0_WBM_INTERNAL_ERROR\tBIT(31)\n\n#define HAL_WBM_RELEASE_TX_INFO1_TQM_STATUS_NUMBER\tGENMASK(23, 0)\n#define HAL_WBM_RELEASE_TX_INFO1_TRANSMIT_COUNT\t\tGENMASK(30, 24)\n#define HAL_WBM_RELEASE_TX_INFO1_SW_REL_DETAILS_VALID\tBIT(31)\n\n#define HAL_WBM_RELEASE_TX_INFO2_ACK_FRAME_RSSI\t\tGENMASK(7, 0)\n#define HAL_WBM_RELEASE_TX_INFO2_FIRST_MSDU\t\tBIT(8)\n#define HAL_WBM_RELEASE_TX_INFO2_LAST_MSDU\t\tBIT(9)\n#define HAL_WBM_RELEASE_TX_INFO2_FW_TX_NOTIF_FRAME\tGENMASK(12, 10)\n#define HAL_WBM_RELEASE_TX_INFO2_BUFFER_TIMESTAMP\tGENMASK(31, 13)\n\n#define HAL_WBM_RELEASE_TX_INFO3_PEER_ID\t\tGENMASK(15, 0)\n#define HAL_WBM_RELEASE_TX_INFO3_TID\t\t\tGENMASK(19, 16)\n#define HAL_WBM_RELEASE_TX_INFO3_SW_BUFFER_COOKIE_19_12\tGENMASK(27, 20)\n#define HAL_WBM_RELEASE_TX_INFO3_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_wbm_release_ring_tx {\n\tstruct ath12k_buffer_addr buf_addr_info;\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 info2;\n\tstruct hal_tx_rate_stats rate_stats;\n\t__le32 info3;\n} __packed;\n\n#define HAL_WBM_RELEASE_RX_INFO0_REL_SRC_MODULE\t\tGENMASK(2, 0)\n#define HAL_WBM_RELEASE_RX_INFO0_BM_ACTION\t\tGENMASK(5, 3)\n#define HAL_WBM_RELEASE_RX_INFO0_DESC_TYPE\t\tGENMASK(8, 6)\n#define HAL_WBM_RELEASE_RX_INFO0_FIRST_MSDU_IDX\t\tGENMASK(12, 9)\n#define HAL_WBM_RELEASE_RX_INFO0_CC_STATUS\t\tBIT(16)\n#define HAL_WBM_RELEASE_RX_INFO0_RXDMA_PUSH_REASON\tGENMASK(18, 17)\n#define HAL_WBM_RELEASE_RX_INFO0_RXDMA_ERROR_CODE\tGENMASK(23, 19)\n#define HAL_WBM_RELEASE_RX_INFO0_REO_PUSH_REASON\tGENMASK(25, 24)\n#define HAL_WBM_RELEASE_RX_INFO0_REO_ERROR_CODE\t\tGENMASK(30, 26)\n#define HAL_WBM_RELEASE_RX_INFO0_WBM_INTERNAL_ERROR\tBIT(31)\n\n#define HAL_WBM_RELEASE_RX_INFO2_RING_ID\t\tGENMASK(27, 20)\n#define HAL_WBM_RELEASE_RX_INFO2_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_wbm_release_ring_rx {\n\tstruct ath12k_buffer_addr buf_addr_info;\n\t__le32 info0;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\tstruct rx_msdu_desc rx_msdu_info;\n\t__le32 info1;\n\t__le32 info2;\n} __packed;\n\n#define HAL_WBM_RELEASE_RX_CC_INFO0_RBM\t\t\tGENMASK(12, 9)\n#define HAL_WBM_RELEASE_RX_CC_INFO1_COOKIE\t\tGENMASK(27, 8)\n \nstruct hal_wbm_release_ring_cc_rx {\n\t__le32 buf_va_lo;\n\t__le32 buf_va_hi;\n\t__le32 info0;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\tstruct rx_msdu_desc rx_msdu_info;\n\t__le32 buf_pa_lo;\n\t__le32 info1;\n} __packed;\n\n#define HAL_WBM_RELEASE_INFO0_REL_SRC_MODULE\t\tGENMASK(2, 0)\n#define HAL_WBM_RELEASE_INFO0_BM_ACTION\t\t\tGENMASK(5, 3)\n#define HAL_WBM_RELEASE_INFO0_DESC_TYPE\t\t\tGENMASK(8, 6)\n#define HAL_WBM_RELEASE_INFO0_RXDMA_PUSH_REASON\t\tGENMASK(18, 17)\n#define HAL_WBM_RELEASE_INFO0_RXDMA_ERROR_CODE\t\tGENMASK(23, 19)\n#define HAL_WBM_RELEASE_INFO0_REO_PUSH_REASON\t\tGENMASK(25, 24)\n#define HAL_WBM_RELEASE_INFO0_REO_ERROR_CODE\t\tGENMASK(30, 26)\n#define HAL_WBM_RELEASE_INFO0_WBM_INTERNAL_ERROR\tBIT(31)\n\n#define HAL_WBM_RELEASE_INFO3_FIRST_MSDU\t\tBIT(0)\n#define HAL_WBM_RELEASE_INFO3_LAST_MSDU\t\t\tBIT(1)\n#define HAL_WBM_RELEASE_INFO3_CONTINUATION\t\tBIT(2)\n\n#define HAL_WBM_RELEASE_INFO5_LOOPING_COUNT\t\tGENMASK(31, 28)\n\nstruct hal_wbm_release_ring {\n\tstruct ath12k_buffer_addr buf_addr_info;\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 info3;\n\t__le32 info4;\n\t__le32 info5;\n} __packed;\n\n \n\n \nenum hal_wbm_tqm_rel_reason {\n\tHAL_WBM_TQM_REL_REASON_FRAME_ACKED,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_MPDU,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_TX,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_NOTX,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_AGED_FRAMES,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_RESEAON1,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_RESEAON2,\n\tHAL_WBM_TQM_REL_REASON_CMD_REMOVE_RESEAON3,\n};\n\nstruct hal_wbm_buffer_ring {\n\tstruct ath12k_buffer_addr buf_addr_info;\n};\n\nenum hal_mon_end_reason {\n\tHAL_MON_STATUS_BUFFER_FULL,\n\tHAL_MON_FLUSH_DETECTED,\n\tHAL_MON_END_OF_PPDU,\n\tHAL_MON_PPDU_TRUNCATED,\n};\n\n#define HAL_SW_MONITOR_RING_INFO0_RXDMA_PUSH_REASON\tGENMASK(1, 0)\n#define HAL_SW_MONITOR_RING_INFO0_RXDMA_ERROR_CODE\tGENMASK(6, 2)\n#define HAL_SW_MONITOR_RING_INFO0_MPDU_FRAGMENT_NUMBER\tGENMASK(10, 7)\n#define HAL_SW_MONITOR_RING_INFO0_FRAMELESS_BAR\t\tBIT(11)\n#define HAL_SW_MONITOR_RING_INFO0_STATUS_BUF_COUNT\tGENMASK(15, 12)\n#define HAL_SW_MONITOR_RING_INFO0_END_OF_PPDU\t\tBIT(16)\n\n#define HAL_SW_MONITOR_RING_INFO1_PHY_PPDU_ID\tGENMASK(15, 0)\n#define HAL_SW_MONITOR_RING_INFO1_RING_ID\tGENMASK(27, 20)\n#define HAL_SW_MONITOR_RING_INFO1_LOOPING_COUNT\tGENMASK(31, 28)\n\nstruct hal_sw_monitor_ring {\n\tstruct ath12k_buffer_addr buf_addr_info;\n\tstruct rx_mpdu_desc rx_mpdu_info;\n\tstruct ath12k_buffer_addr status_buff_addr_info;\n\t__le32 info0;  \n\t__le32 info1;  \n} __packed;\n\n \n\nenum hal_desc_owner {\n\tHAL_DESC_OWNER_WBM,\n\tHAL_DESC_OWNER_SW,\n\tHAL_DESC_OWNER_TQM,\n\tHAL_DESC_OWNER_RXDMA,\n\tHAL_DESC_OWNER_REO,\n\tHAL_DESC_OWNER_SWITCH,\n};\n\nenum hal_desc_buf_type {\n\tHAL_DESC_BUF_TYPE_TX_MSDU_LINK,\n\tHAL_DESC_BUF_TYPE_TX_MPDU_LINK,\n\tHAL_DESC_BUF_TYPE_TX_MPDU_QUEUE_HEAD,\n\tHAL_DESC_BUF_TYPE_TX_MPDU_QUEUE_EXT,\n\tHAL_DESC_BUF_TYPE_TX_FLOW,\n\tHAL_DESC_BUF_TYPE_TX_BUFFER,\n\tHAL_DESC_BUF_TYPE_RX_MSDU_LINK,\n\tHAL_DESC_BUF_TYPE_RX_MPDU_LINK,\n\tHAL_DESC_BUF_TYPE_RX_REO_QUEUE,\n\tHAL_DESC_BUF_TYPE_RX_REO_QUEUE_EXT,\n\tHAL_DESC_BUF_TYPE_RX_BUFFER,\n\tHAL_DESC_BUF_TYPE_IDLE_LINK,\n};\n\n#define HAL_DESC_REO_OWNED\t\t4\n#define HAL_DESC_REO_QUEUE_DESC\t\t8\n#define HAL_DESC_REO_QUEUE_EXT_DESC\t9\n#define HAL_DESC_REO_NON_QOS_TID\t16\n\n#define HAL_DESC_HDR_INFO0_OWNER\tGENMASK(3, 0)\n#define HAL_DESC_HDR_INFO0_BUF_TYPE\tGENMASK(7, 4)\n#define HAL_DESC_HDR_INFO0_DBG_RESERVED\tGENMASK(31, 8)\n\nstruct hal_desc_header {\n\t__le32 info0;\n} __packed;\n\nstruct hal_rx_mpdu_link_ptr {\n\tstruct ath12k_buffer_addr addr_info;\n} __packed;\n\nstruct hal_rx_msdu_details {\n\tstruct ath12k_buffer_addr buf_addr_info;\n\tstruct rx_msdu_desc rx_msdu_info;\n\tstruct rx_msdu_ext_desc rx_msdu_ext_info;\n} __packed;\n\n#define HAL_RX_MSDU_LNK_INFO0_RX_QUEUE_NUMBER\t\tGENMASK(15, 0)\n#define HAL_RX_MSDU_LNK_INFO0_FIRST_MSDU_LNK\t\tBIT(16)\n\nstruct hal_rx_msdu_link {\n\tstruct hal_desc_header desc_hdr;\n\tstruct ath12k_buffer_addr buf_addr_info;\n\t__le32 info0;\n\t__le32 pn[4];\n\tstruct hal_rx_msdu_details msdu_link[6];\n} __packed;\n\nstruct hal_rx_reo_queue_ext {\n\tstruct hal_desc_header desc_hdr;\n\t__le32 rsvd;\n\tstruct hal_rx_mpdu_link_ptr mpdu_link[15];\n} __packed;\n\n \n\nenum hal_rx_reo_queue_pn_size {\n\tHAL_RX_REO_QUEUE_PN_SIZE_24,\n\tHAL_RX_REO_QUEUE_PN_SIZE_48,\n\tHAL_RX_REO_QUEUE_PN_SIZE_128,\n};\n\n#define HAL_RX_REO_QUEUE_RX_QUEUE_NUMBER\t\tGENMASK(15, 0)\n\n#define HAL_RX_REO_QUEUE_INFO0_VLD\t\t\tBIT(0)\n#define HAL_RX_REO_QUEUE_INFO0_ASSOC_LNK_DESC_COUNTER\tGENMASK(2, 1)\n#define HAL_RX_REO_QUEUE_INFO0_DIS_DUP_DETECTION\tBIT(3)\n#define HAL_RX_REO_QUEUE_INFO0_SOFT_REORDER_EN\t\tBIT(4)\n#define HAL_RX_REO_QUEUE_INFO0_AC\t\t\tGENMASK(6, 5)\n#define HAL_RX_REO_QUEUE_INFO0_BAR\t\t\tBIT(7)\n#define HAL_RX_REO_QUEUE_INFO0_RETRY\t\t\tBIT(8)\n#define HAL_RX_REO_QUEUE_INFO0_CHECK_2K_MODE\t\tBIT(9)\n#define HAL_RX_REO_QUEUE_INFO0_OOR_MODE\t\t\tBIT(10)\n#define HAL_RX_REO_QUEUE_INFO0_BA_WINDOW_SIZE\t\tGENMASK(20, 11)\n#define HAL_RX_REO_QUEUE_INFO0_PN_CHECK\t\t\tBIT(21)\n#define HAL_RX_REO_QUEUE_INFO0_EVEN_PN\t\t\tBIT(22)\n#define HAL_RX_REO_QUEUE_INFO0_UNEVEN_PN\t\tBIT(23)\n#define HAL_RX_REO_QUEUE_INFO0_PN_HANDLE_ENABLE\t\tBIT(24)\n#define HAL_RX_REO_QUEUE_INFO0_PN_SIZE\t\t\tGENMASK(26, 25)\n#define HAL_RX_REO_QUEUE_INFO0_IGNORE_AMPDU_FLG\t\tBIT(27)\n\n#define HAL_RX_REO_QUEUE_INFO1_SVLD\t\t\tBIT(0)\n#define HAL_RX_REO_QUEUE_INFO1_SSN\t\t\tGENMASK(12, 1)\n#define HAL_RX_REO_QUEUE_INFO1_CURRENT_IDX\t\tGENMASK(22, 13)\n#define HAL_RX_REO_QUEUE_INFO1_SEQ_2K_ERR\t\tBIT(23)\n#define HAL_RX_REO_QUEUE_INFO1_PN_ERR\t\t\tBIT(24)\n#define HAL_RX_REO_QUEUE_INFO1_PN_VALID\t\t\tBIT(31)\n\n#define HAL_RX_REO_QUEUE_INFO2_MPDU_COUNT\t\tGENMASK(6, 0)\n#define HAL_RX_REO_QUEUE_INFO2_MSDU_COUNT\t\t(31, 7)\n\n#define HAL_RX_REO_QUEUE_INFO3_TIMEOUT_COUNT\t\tGENMASK(9, 4)\n#define HAL_RX_REO_QUEUE_INFO3_FWD_DUE_TO_BAR_CNT\tGENMASK(15, 10)\n#define HAL_RX_REO_QUEUE_INFO3_DUPLICATE_COUNT\t\tGENMASK(31, 16)\n\n#define HAL_RX_REO_QUEUE_INFO4_FRAME_IN_ORD_COUNT\tGENMASK(23, 0)\n#define HAL_RX_REO_QUEUE_INFO4_BAR_RECVD_COUNT\t\tGENMASK(31, 24)\n\n#define HAL_RX_REO_QUEUE_INFO5_LATE_RX_MPDU_COUNT\tGENMASK(11, 0)\n#define HAL_RX_REO_QUEUE_INFO5_WINDOW_JUMP_2K\t\tGENMASK(15, 12)\n#define HAL_RX_REO_QUEUE_INFO5_HOLE_COUNT\t\tGENMASK(31, 16)\n\nstruct hal_rx_reo_queue {\n\tstruct hal_desc_header desc_hdr;\n\t__le32 rx_queue_num;\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 pn[4];\n\t__le32 last_rx_enqueue_timestamp;\n\t__le32 last_rx_dequeue_timestamp;\n\t__le32 next_aging_queue[2];\n\t__le32 prev_aging_queue[2];\n\t__le32 rx_bitmap[9];\n\t__le32 info2;\n\t__le32 info3;\n\t__le32 info4;\n\t__le32 processed_mpdus;\n\t__le32 processed_msdus;\n\t__le32 processed_total_bytes;\n\t__le32 info5;\n\t__le32 rsvd[2];\n\tstruct hal_rx_reo_queue_ext ext_desc[];\n} __packed;\n\n \n\n#define HAL_REO_UPD_RX_QUEUE_INFO0_QUEUE_ADDR_HI\t\tGENMASK(7, 0)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_RX_QUEUE_NUM\t\tBIT(8)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_VLD\t\t\tBIT(9)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_ASSOC_LNK_DESC_CNT\tBIT(10)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_DIS_DUP_DETECTION\tBIT(11)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_SOFT_REORDER_EN\t\tBIT(12)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_AC\t\t\tBIT(13)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_BAR\t\t\tBIT(14)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_RETRY\t\t\tBIT(15)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_CHECK_2K_MODE\t\tBIT(16)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_OOR_MODE\t\t\tBIT(17)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_BA_WINDOW_SIZE\t\tBIT(18)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_CHECK\t\t\tBIT(19)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_EVEN_PN\t\t\tBIT(20)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_UNEVEN_PN\t\tBIT(21)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_HANDLE_ENABLE\t\tBIT(22)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_SIZE\t\t\tBIT(23)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_IGNORE_AMPDU_FLG\t\tBIT(24)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_SVLD\t\t\tBIT(25)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_SSN\t\t\tBIT(26)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_SEQ_2K_ERR\t\tBIT(27)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_ERR\t\t\tBIT(28)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN_VALID\t\t\tBIT(29)\n#define HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN\t\t\tBIT(30)\n\n#define HAL_REO_UPD_RX_QUEUE_INFO1_RX_QUEUE_NUMBER\t\tGENMASK(15, 0)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_VLD\t\t\t\tBIT(16)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_ASSOC_LNK_DESC_COUNTER\tGENMASK(18, 17)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_DIS_DUP_DETECTION\t\tBIT(19)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_SOFT_REORDER_EN\t\tBIT(20)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_AC\t\t\t\tGENMASK(22, 21)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_BAR\t\t\t\tBIT(23)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_RETRY\t\t\tBIT(24)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_CHECK_2K_MODE\t\tBIT(25)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_OOR_MODE\t\t\tBIT(26)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_PN_CHECK\t\t\tBIT(27)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_EVEN_PN\t\t\tBIT(28)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_UNEVEN_PN\t\t\tBIT(29)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_PN_HANDLE_ENABLE\t\tBIT(30)\n#define HAL_REO_UPD_RX_QUEUE_INFO1_IGNORE_AMPDU_FLG\t\tBIT(31)\n\n#define HAL_REO_UPD_RX_QUEUE_INFO2_BA_WINDOW_SIZE\t\tGENMASK(7, 0)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_PN_SIZE\t\t\tGENMASK(9, 8)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_SVLD\t\t\t\tBIT(10)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_SSN\t\t\t\tGENMASK(22, 11)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_SEQ_2K_ERR\t\t\tBIT(23)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_PN_ERR\t\t\tBIT(24)\n#define HAL_REO_UPD_RX_QUEUE_INFO2_PN_VALID\t\t\tBIT(25)\n\nstruct hal_reo_update_rx_queue {\n\tstruct hal_reo_cmd_hdr cmd;\n\t__le32 queue_addr_lo;\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 pn[4];\n} __packed;\n\n#define HAL_REO_UNBLOCK_CACHE_INFO0_UNBLK_CACHE\t\tBIT(0)\n#define HAL_REO_UNBLOCK_CACHE_INFO0_RESOURCE_IDX\tGENMASK(2, 1)\n\nstruct hal_reo_unblock_cache {\n\tstruct hal_reo_cmd_hdr cmd;\n\t__le32 info0;\n\t__le32 rsvd[7];\n} __packed;\n\nenum hal_reo_exec_status {\n\tHAL_REO_EXEC_STATUS_SUCCESS,\n\tHAL_REO_EXEC_STATUS_BLOCKED,\n\tHAL_REO_EXEC_STATUS_FAILED,\n\tHAL_REO_EXEC_STATUS_RESOURCE_BLOCKED,\n};\n\n#define HAL_REO_STATUS_HDR_INFO0_STATUS_NUM\tGENMASK(15, 0)\n#define HAL_REO_STATUS_HDR_INFO0_EXEC_TIME\tGENMASK(25, 16)\n#define HAL_REO_STATUS_HDR_INFO0_EXEC_STATUS\tGENMASK(27, 26)\n\nstruct hal_reo_status_hdr {\n\t__le32 info0;\n\t__le32 timestamp;\n} __packed;\n\n \n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO0_SSN\t\tGENMASK(11, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO0_CUR_IDX\t\tGENMASK(21, 12)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO1_MPDU_COUNT\t\tGENMASK(6, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO1_MSDU_COUNT\t\tGENMASK(31, 7)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO2_WINDOW_JMP2K\tGENMASK(3, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO2_TIMEOUT_COUNT\tGENMASK(9, 4)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO2_FDTB_COUNT\t\tGENMASK(15, 10)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO2_DUPLICATE_COUNT\tGENMASK(31, 16)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO3_FIO_COUNT\t\tGENMASK(23, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO3_BAR_RCVD_CNT\tGENMASK(31, 24)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO4_LATE_RX_MPDU\tGENMASK(11, 0)\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO4_HOLE_COUNT\t\tGENMASK(27, 12)\n\n#define HAL_REO_GET_QUEUE_STATS_STATUS_INFO5_LOOPING_CNT\tGENMASK(31, 28)\n\nstruct hal_reo_get_queue_stats_status {\n\tstruct hal_reo_status_hdr hdr;\n\t__le32 info0;\n\t__le32 pn[4];\n\t__le32 last_rx_enqueue_timestamp;\n\t__le32 last_rx_dequeue_timestamp;\n\t__le32 rx_bitmap[9];\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 info3;\n\t__le32 num_mpdu_frames;\n\t__le32 num_msdu_frames;\n\t__le32 total_bytes;\n\t__le32 info4;\n\t__le32 info5;\n} __packed;\n\n \n\n#define HAL_REO_STATUS_LOOP_CNT\t\t\tGENMASK(31, 28)\n\n#define HAL_REO_FLUSH_QUEUE_INFO0_ERR_DETECTED\tBIT(0)\n#define HAL_REO_FLUSH_QUEUE_INFO0_RSVD\t\tGENMASK(31, 1)\n#define HAL_REO_FLUSH_QUEUE_INFO1_RSVD\t\tGENMASK(27, 0)\n\nstruct hal_reo_flush_queue_status {\n\tstruct hal_reo_status_hdr hdr;\n\t__le32 info0;\n\t__le32 rsvd0[21];\n\t__le32 info1;\n} __packed;\n\n \n\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_IS_ERR\t\t\tBIT(0)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_BLOCK_ERR_CODE\t\tGENMASK(2, 1)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_STATUS_HIT\tBIT(8)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_DESC_TYPE\tGENMASK(11, 9)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_CLIENT_ID\tGENMASK(15, 12)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_ERR\t\tGENMASK(17, 16)\n#define HAL_REO_FLUSH_CACHE_STATUS_INFO0_FLUSH_COUNT\t\tGENMASK(25, 18)\n\nstruct hal_reo_flush_cache_status {\n\tstruct hal_reo_status_hdr hdr;\n\t__le32 info0;\n\t__le32 rsvd0[21];\n\t__le32 info1;\n} __packed;\n\n \n\n#define HAL_REO_UNBLOCK_CACHE_STATUS_INFO0_IS_ERR\tBIT(0)\n#define HAL_REO_UNBLOCK_CACHE_STATUS_INFO0_TYPE\t\tBIT(1)\n\nstruct hal_reo_unblock_cache_status {\n\tstruct hal_reo_status_hdr hdr;\n\t__le32 info0;\n\t__le32 rsvd0[21];\n\t__le32 info1;\n} __packed;\n\n \n\n#define HAL_REO_FLUSH_TIMEOUT_STATUS_INFO0_IS_ERR\t\tBIT(0)\n#define HAL_REO_FLUSH_TIMEOUT_STATUS_INFO0_LIST_EMPTY\t\tBIT(1)\n\n#define HAL_REO_FLUSH_TIMEOUT_STATUS_INFO1_REL_DESC_COUNT\tGENMASK(15, 0)\n#define HAL_REO_FLUSH_TIMEOUT_STATUS_INFO1_FWD_BUF_COUNT\tGENMASK(31, 16)\n\nstruct hal_reo_flush_timeout_list_status {\n\tstruct hal_reo_status_hdr hdr;\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 rsvd0[20];\n\t__le32 info2;\n} __packed;\n\n \n\n#define HAL_REO_DESC_THRESH_STATUS_INFO0_THRESH_INDEX\t\tGENMASK(1, 0)\n#define HAL_REO_DESC_THRESH_STATUS_INFO1_LINK_DESC_COUNTER0\tGENMASK(23, 0)\n#define HAL_REO_DESC_THRESH_STATUS_INFO2_LINK_DESC_COUNTER1\tGENMASK(23, 0)\n#define HAL_REO_DESC_THRESH_STATUS_INFO3_LINK_DESC_COUNTER2\tGENMASK(23, 0)\n#define HAL_REO_DESC_THRESH_STATUS_INFO4_LINK_DESC_COUNTER_SUM\tGENMASK(25, 0)\n\nstruct hal_reo_desc_thresh_reached_status {\n\tstruct hal_reo_status_hdr hdr;\n\t__le32 info0;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 info3;\n\t__le32 info4;\n\t__le32 rsvd0[17];\n\t__le32 info5;\n} __packed;\n\n \n\n#define HAL_TCL_ENTRANCE_FROM_PPE_RING_INFO0_DATA_LENGTH\tGENMASK(13, 0)\n#define HAL_TCL_ENTRANCE_FROM_PPE_RING_INFO0_L4_CSUM_STATUS\tBIT(14)\n#define HAL_TCL_ENTRANCE_FROM_PPE_RING_INFO0_L3_CSUM_STATUS\tBIT(15)\n#define HAL_TCL_ENTRANCE_FROM_PPE_RING_INFO0_PID\t\tGENMASK(27, 24)\n#define HAL_TCL_ENTRANCE_FROM_PPE_RING_INFO0_QDISC\t\tBIT(28)\n#define HAL_TCL_ENTRANCE_FROM_PPE_RING_INFO0_MULTICAST\tBIT(29)\n#define HAL_TCL_ENTRANCE_FROM_PPE_RING_INFO0_MORE\t\tBIT(30)\n#define HAL_TCL_ENTRANCE_FROM_PPE_RING_INFO0_VALID_TOGGLE\tBIT(31)\n\nstruct hal_tcl_entrance_from_ppe_ring {\n\t__le32 buffer_addr;\n\t__le32 info0;\n} __packed;\n\nstruct hal_mon_buf_ring {\n\t__le32 paddr_lo;\n\t__le32 paddr_hi;\n\t__le64 cookie;\n};\n\n \n\n#define HAL_MON_DEST_COOKIE_BUF_ID      GENMASK(17, 0)\n\n#define HAL_MON_DEST_INFO0_END_OFFSET\t\tGENMASK(15, 0)\n#define HAL_MON_DEST_INFO0_FLUSH_DETECTED\tBIT(16)\n#define HAL_MON_DEST_INFO0_END_OF_PPDU\t\tBIT(17)\n#define HAL_MON_DEST_INFO0_INITIATOR\t\tBIT(18)\n#define HAL_MON_DEST_INFO0_EMPTY_DESC\t\tBIT(19)\n#define HAL_MON_DEST_INFO0_RING_ID\t\tGENMASK(27, 20)\n#define HAL_MON_DEST_INFO0_LOOPING_COUNT\tGENMASK(31, 28)\n\nstruct hal_mon_dest_desc {\n\t__le32 cookie;\n\t__le32 reserved;\n\t__le32 ppdu_id;\n\t__le32 info0;\n};\n\n \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}