{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699360944252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699360944252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 07:42:24 2023 " "Processing started: Tue Nov 07 07:42:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699360944252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699360944252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_9_0 -c contador_9_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_9_0 -c contador_9_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699360944252 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699360944614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_9_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_9_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_9_0_tb-Behavioral " "Found design unit 1: contador_9_0_tb-Behavioral" {  } { { "contador_9_0_tb.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699360945053 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_9_0_tb " "Found entity 1: contador_9_0_tb" {  } { { "contador_9_0_tb.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699360945053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699360945053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_9_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_9_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_9_0-Behavioral " "Found design unit 1: contador_9_0-Behavioral" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699360945053 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_9_0 " "Found entity 1: contador_9_0" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699360945053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699360945053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_9_0 " "Elaborating entity \"contador_9_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699360945100 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oClk contador_9_0.vhd(11) " "VHDL Signal Declaration warning at contador_9_0.vhd(11): used explicit default value for signal \"oClk\" because signal was never assigned a value" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 11 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1699360945100 "|contador_9_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iP contador_9_0.vhd(66) " "VHDL Process Statement warning at contador_9_0.vhd(66): signal \"iP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699360945100 "|contador_9_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iP contador_9_0.vhd(67) " "VHDL Process Statement warning at contador_9_0.vhd(67): signal \"iP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699360945100 "|contador_9_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sQ contador_9_0.vhd(68) " "VHDL Process Statement warning at contador_9_0.vhd(68): signal \"sQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699360945100 "|contador_9_0"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/caminore/documents/quartus files/library/t_flipflop_inv.vhd 2 1 " "Using design file /users/caminore/documents/quartus files/library/t_flipflop_inv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop_inv-Behavioral " "Found design unit 1: t_flipflop_inv-Behavioral" {  } { { "t_flipflop_inv.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop_inv.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699360945116 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop_inv " "Found entity 1: t_flipflop_inv" {  } { { "t_flipflop_inv.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop_inv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699360945116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699360945116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop_inv t_flipflop_inv:ff0 " "Elaborating entity \"t_flipflop_inv\" for hierarchy \"t_flipflop_inv:ff0\"" {  } { { "contador_9_0.vhd" "ff0" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699360945131 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "t_flipflop_inv:ff0\|tmp t_flipflop_inv:ff0\|tmp~_emulated t_flipflop_inv:ff0\|tmp~1 " "Register \"t_flipflop_inv:ff0\|tmp\" is converted into an equivalent circuit using register \"t_flipflop_inv:ff0\|tmp~_emulated\" and latch \"t_flipflop_inv:ff0\|tmp~1\"" {  } { { "t_flipflop_inv.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop_inv.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|t_flipflop_inv:ff0|tmp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "t_flipflop_inv:ff1\|tmp t_flipflop_inv:ff1\|tmp~_emulated t_flipflop_inv:ff1\|tmp~1 " "Register \"t_flipflop_inv:ff1\|tmp\" is converted into an equivalent circuit using register \"t_flipflop_inv:ff1\|tmp~_emulated\" and latch \"t_flipflop_inv:ff1\|tmp~1\"" {  } { { "t_flipflop_inv.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop_inv.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|t_flipflop_inv:ff1|tmp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "t_flipflop_inv:ff2\|tmp t_flipflop_inv:ff2\|tmp~_emulated t_flipflop_inv:ff2\|tmp~1 " "Register \"t_flipflop_inv:ff2\|tmp\" is converted into an equivalent circuit using register \"t_flipflop_inv:ff2\|tmp~_emulated\" and latch \"t_flipflop_inv:ff2\|tmp~1\"" {  } { { "t_flipflop_inv.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop_inv.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|t_flipflop_inv:ff2|tmp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "t_flipflop_inv:ff3\|tmp t_flipflop_inv:ff3\|tmp~_emulated t_flipflop_inv:ff3\|tmp~1 " "Register \"t_flipflop_inv:ff3\|tmp\" is converted into an equivalent circuit using register \"t_flipflop_inv:ff3\|tmp~_emulated\" and latch \"t_flipflop_inv:ff3\|tmp~1\"" {  } { { "t_flipflop_inv.vhd" "" { Text "c:/users/caminore/documents/quartus files/library/t_flipflop_inv.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|t_flipflop_inv:ff3|tmp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sR\[0\] sR\[0\]~_emulated sR\[0\]~1 " "Register \"sR\[0\]\" is converted into an equivalent circuit using register \"sR\[0\]~_emulated\" and latch \"sR\[0\]~1\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|sR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sP\[0\] sP\[0\]~_emulated sP\[0\]~1 " "Register \"sP\[0\]\" is converted into an equivalent circuit using register \"sP\[0\]~_emulated\" and latch \"sP\[0\]~1\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|sP[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sP\[1\] sP\[1\]~_emulated sP\[1\]~6 " "Register \"sP\[1\]\" is converted into an equivalent circuit using register \"sP\[1\]~_emulated\" and latch \"sP\[1\]~6\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|sP[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sR\[1\] sR\[1\]~_emulated sR\[1\]~6 " "Register \"sR\[1\]\" is converted into an equivalent circuit using register \"sR\[1\]~_emulated\" and latch \"sR\[1\]~6\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|sR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sP\[2\] sP\[2\]~_emulated sP\[2\]~11 " "Register \"sP\[2\]\" is converted into an equivalent circuit using register \"sP\[2\]~_emulated\" and latch \"sP\[2\]~11\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|sP[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sR\[2\] sR\[2\]~_emulated sR\[2\]~11 " "Register \"sR\[2\]\" is converted into an equivalent circuit using register \"sR\[2\]~_emulated\" and latch \"sR\[2\]~11\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|sR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sP\[3\] sP\[3\]~_emulated sP\[3\]~16 " "Register \"sP\[3\]\" is converted into an equivalent circuit using register \"sP\[3\]~_emulated\" and latch \"sP\[3\]~16\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|sP[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sR\[3\] sR\[3\]~_emulated sR\[3\]~16 " "Register \"sR\[3\]\" is converted into an equivalent circuit using register \"sR\[3\]~_emulated\" and latch \"sR\[3\]~16\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699360945461 "|contador_9_0|sR[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1699360945461 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oClk GND " "Pin \"oClk\" is stuck at GND" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699360945482 "|contador_9_0|oClk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699360945482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699360945665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699360945665 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iR " "No output dependent on input pin \"iR\"" {  } { { "contador_9_0.vhd" "" { Text "C:/Users/caminore/Documents/Quartus Files/vhdl-components/contadores/contador_9_0/contador_9_0.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699360945712 "|contador_9_0|iR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699360945712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699360945712 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699360945712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699360945712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699360945712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699360945744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 07:42:25 2023 " "Processing ended: Tue Nov 07 07:42:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699360945744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699360945744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699360945744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699360945744 ""}
