-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_ed_e
--
-- Generated
--  by:  wig
--  on:  Mon Mar 22 13:27:29 2004
--  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../mde_tests.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_ed_e-rtl-a.vhd,v 1.1 2004/04/06 10:50:29 wig Exp $
-- $Date: 2004/04/06 10:50:29 $
-- $Log: inst_ed_e-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 10:50:29  wig
-- Adding result/mde_tests
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.37 2003/12/23 13:25:21 abauer Exp 
--
-- Generator: mix_0.pl Revision: 1.26 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_ed_e
--
architecture rtl of inst_ed_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_eda_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_eda_e
		-- End of Generated Generics for Entity inst_eda_e
		port (
		-- Generated Port for Entity inst_eda_e
			cgs_ramclk	: out	std_ulogic;
			nreset	: out	std_ulogic;
			nreset_s	: out	std_ulogic;
			vclkl27	: out	std_ulogic
		-- End of Generated Port for Entity inst_eda_e
		);
	end component;
	-- ---------

	component inst_edb_e	-- 
		-- No Generated Generics
		-- Generated Generics for Entity inst_edb_e
		-- End of Generated Generics for Entity inst_edb_e
		port (
		-- Generated Port for Entity inst_edb_e
			acg_systime_init	: in	std_ulogic_vector(30 downto 0);
			cgu_scani	: in	std_ulogic;
			cgu_scano	: out	std_ulogic;
			ifu_gpio0_wkup	: in	std_ulogic;
			ifu_gpio1_wkup	: in	std_ulogic;
			ifu_gpio2_wkup	: in	std_ulogic;
			nreset	: in	std_ulogic;
			nreset_s	: in	std_ulogic;
			vclkl27	: in	std_ulogic
		-- End of Generated Port for Entity inst_edb_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	acg_systime_init	: std_ulogic_vector(30 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	cgs_ramclk	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	gpio_int	: std_ulogic_vector(4 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	itm_scani	: std_ulogic_vector(70 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	nreset	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	nreset_s	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	tmi_scano	: std_ulogic_vector(70 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	vclkl27	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			acg_systime_init <= p_mix_acg_systime_init_30_0_gi;  -- __I_I_BUS_PORT
			p_mix_cgs_ramclk_go <= cgs_ramclk;  -- __I_O_BIT_PORT
			gpio_int(2 downto 0) <= p_mix_gpio_int_2_0_gi(2 downto 0);  -- __I_I_SLICE_PORT
			itm_scani(0) <= p_mix_itm_scani_0_0_gi;  -- __I_I_SLICE_PORT -- __W_SINGLE_BIT_SLICE
			p_mix_nreset_go <= nreset;  -- __I_O_BIT_PORT
			p_mix_nreset_s_go <= nreset_s;  -- __I_O_BIT_PORT
			p_mix_tmi_scano_0_0_go <= tmi_scano(0);  -- __I_O_SLICE_PORT -- __W_SINGLE_BIT_SLICE
			p_mix_vclkl27_go <= vclkl27;  -- __I_O_BIT_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_eda
		inst_eda: inst_eda_e
		port map (
			cgs_ramclk => cgs_ramclk, -- ClockSignalsESDRAMInterface
			nreset => nreset, -- GlobalRESET(Verilogmacro)
			nreset_s => nreset_s, -- GlobalRESET(Verilogmacro)
			vclkl27 => vclkl27 -- ClockSignalsClocksforMacrosglobalsignaldefinitonsclock,reset&powerdown
		);
		-- End of Generated Instance Port Map for inst_eda

		-- Generated Instance Port Map for inst_edb
		inst_edb: inst_edb_e
		port map (
			acg_systime_init => acg_systime_init, -- ADPinterfaceScan
			cgu_scani => itm_scani(0),
			cgu_scano => tmi_scano(0),
			ifu_gpio0_wkup => gpio_int(0), -- GPIOWakeUPSignalsInterruptinputs
			ifu_gpio1_wkup => gpio_int(1), -- GPIOWakeUPSignalsInterruptinputs
			ifu_gpio2_wkup => gpio_int(2), -- GPIOWakeUPSignalsInterruptinputs
			nreset => nreset, -- GlobalRESET(Verilogmacro)
			nreset_s => nreset_s, -- GlobalRESET(Verilogmacro)
			vclkl27 => vclkl27 -- ClockSignalsClocksforMacrosglobalsignaldefinitonsclock,reset&powerdown
		);
		-- End of Generated Instance Port Map for inst_edb



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
