-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Thu May 18 21:55:59 2017
-- Host        : TiagoHenriques running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ DebUART_VGA_for_block_0_0_sim_netlist.vhdl
-- Design      : DebUART_VGA_for_block_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM is
  port (
    \PixelData_reg[6]\ : out STD_LOGIC;
    DataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PixelData_reg[5]\ : out STD_LOGIC;
    \PixelData_reg[4]\ : out STD_LOGIC;
    \PixelData_reg[3]\ : out STD_LOGIC;
    \PixelData_reg[2]\ : out STD_LOGIC;
    \PixelData_reg[1]\ : out STD_LOGIC;
    \PixelData_reg[0]\ : out STD_LOGIC;
    \PixelData_reg[6]_0\ : out STD_LOGIC;
    \PixelData_reg[5]_0\ : out STD_LOGIC;
    \PixelData_reg[4]_0\ : out STD_LOGIC;
    \PixelData_reg[3]_0\ : out STD_LOGIC;
    \PixelData_reg[2]_0\ : out STD_LOGIC;
    \PixelData_reg[1]_0\ : out STD_LOGIC;
    \PixelData_reg[0]_0\ : out STD_LOGIC;
    \PixelData_reg[6]_1\ : out STD_LOGIC;
    \PixelData_reg[5]_1\ : out STD_LOGIC;
    \PixelData_reg[4]_1\ : out STD_LOGIC;
    \PixelData_reg[3]_1\ : out STD_LOGIC;
    \PixelData_reg[2]_1\ : out STD_LOGIC;
    \PixelData_reg[1]_1\ : out STD_LOGIC;
    \PixelData_reg[0]_1\ : out STD_LOGIC;
    \PixelData_reg[6]_2\ : out STD_LOGIC;
    \PixelData_reg[5]_2\ : out STD_LOGIC;
    \PixelData_reg[4]_2\ : out STD_LOGIC;
    \PixelData_reg[3]_2\ : out STD_LOGIC;
    \PixelData_reg[2]_2\ : out STD_LOGIC;
    \PixelData_reg[1]_2\ : out STD_LOGIC;
    \PixelData_reg[0]_2\ : out STD_LOGIC;
    \PixelData_reg[6]_3\ : out STD_LOGIC;
    \PixelData_reg[5]_3\ : out STD_LOGIC;
    \PixelData_reg[4]_3\ : out STD_LOGIC;
    \PixelData_reg[3]_3\ : out STD_LOGIC;
    \PixelData_reg[2]_3\ : out STD_LOGIC;
    \PixelData_reg[1]_3\ : out STD_LOGIC;
    \PixelData_reg[0]_3\ : out STD_LOGIC;
    \PixelData_reg[6]_4\ : out STD_LOGIC;
    \PixelData_reg[5]_4\ : out STD_LOGIC;
    \PixelData_reg[4]_4\ : out STD_LOGIC;
    \PixelData_reg[3]_4\ : out STD_LOGIC;
    \PixelData_reg[2]_4\ : out STD_LOGIC;
    \PixelData_reg[1]_4\ : out STD_LOGIC;
    \PixelData_reg[0]_4\ : out STD_LOGIC;
    \PixelData_reg[6]_5\ : out STD_LOGIC;
    \PixelData_reg[5]_5\ : out STD_LOGIC;
    \PixelData_reg[4]_5\ : out STD_LOGIC;
    \PixelData_reg[3]_5\ : out STD_LOGIC;
    \PixelData_reg[2]_5\ : out STD_LOGIC;
    \PixelData_reg[1]_5\ : out STD_LOGIC;
    \PixelData_reg[0]_5\ : out STD_LOGIC;
    \PixelData_reg[6]_6\ : out STD_LOGIC;
    \PixelData_reg[5]_6\ : out STD_LOGIC;
    \PixelData_reg[4]_6\ : out STD_LOGIC;
    \PixelData_reg[3]_6\ : out STD_LOGIC;
    \PixelData_reg[2]_6\ : out STD_LOGIC;
    \PixelData_reg[1]_6\ : out STD_LOGIC;
    \PixelData_reg[0]_6\ : out STD_LOGIC;
    \PixelData_reg[6]_7\ : out STD_LOGIC;
    \PixelData_reg[5]_7\ : out STD_LOGIC;
    \PixelData_reg[4]_7\ : out STD_LOGIC;
    \PixelData_reg[3]_7\ : out STD_LOGIC;
    \PixelData_reg[2]_7\ : out STD_LOGIC;
    \PixelData_reg[1]_7\ : out STD_LOGIC;
    \PixelData_reg[0]_7\ : out STD_LOGIC;
    \PixelData_reg[6]_8\ : out STD_LOGIC;
    \PixelData_reg[5]_8\ : out STD_LOGIC;
    \PixelData_reg[4]_8\ : out STD_LOGIC;
    \PixelData_reg[3]_8\ : out STD_LOGIC;
    \PixelData_reg[2]_8\ : out STD_LOGIC;
    \PixelData_reg[1]_8\ : out STD_LOGIC;
    \PixelData_reg[0]_8\ : out STD_LOGIC;
    \PixelData_reg[6]_9\ : out STD_LOGIC;
    \PixelData_reg[5]_9\ : out STD_LOGIC;
    \PixelData_reg[4]_9\ : out STD_LOGIC;
    \PixelData_reg[3]_9\ : out STD_LOGIC;
    \PixelData_reg[2]_9\ : out STD_LOGIC;
    \PixelData_reg[1]_9\ : out STD_LOGIC;
    \PixelData_reg[0]_9\ : out STD_LOGIC;
    \PixelData_reg[6]_10\ : out STD_LOGIC;
    \PixelData_reg[5]_10\ : out STD_LOGIC;
    \PixelData_reg[4]_10\ : out STD_LOGIC;
    \PixelData_reg[3]_10\ : out STD_LOGIC;
    \PixelData_reg[2]_10\ : out STD_LOGIC;
    \PixelData_reg[1]_10\ : out STD_LOGIC;
    \PixelData_reg[0]_10\ : out STD_LOGIC;
    \PixelData_reg[6]_11\ : out STD_LOGIC;
    \PixelData_reg[5]_11\ : out STD_LOGIC;
    \PixelData_reg[4]_11\ : out STD_LOGIC;
    \PixelData_reg[3]_11\ : out STD_LOGIC;
    \PixelData_reg[2]_11\ : out STD_LOGIC;
    \PixelData_reg[1]_11\ : out STD_LOGIC;
    \PixelData_reg[0]_11\ : out STD_LOGIC;
    \PixelData_reg[7]\ : out STD_LOGIC;
    \PixelData_reg[7]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Memory_reg_1_0 : in STD_LOGIC;
    Memory_reg_1_1 : in STD_LOGIC;
    Memory_reg_1_2 : in STD_LOGIC;
    Memory_reg_1_3 : in STD_LOGIC;
    Memory_reg_1_4 : in STD_LOGIC;
    Memory_reg_1_5 : in STD_LOGIC;
    Memory_reg_1_6 : in STD_LOGIC;
    Memory_reg_1_7 : in STD_LOGIC;
    Memory_reg_1_8 : in STD_LOGIC;
    Memory_reg_1_9 : in STD_LOGIC;
    Memory_reg_1_10 : in STD_LOGIC;
    Memory_reg_1_11 : in STD_LOGIC;
    Memory_reg_1_12 : in STD_LOGIC;
    Memory_reg_1_13 : in STD_LOGIC;
    Memory_reg_1_14 : in STD_LOGIC;
    Memory_reg_1_15 : in STD_LOGIC;
    Memory_reg_1_16 : in STD_LOGIC;
    Memory_reg_1_17 : in STD_LOGIC;
    Memory_reg_1_18 : in STD_LOGIC;
    Memory_reg_1_19 : in STD_LOGIC;
    Memory_reg_1_20 : in STD_LOGIC;
    Memory_reg_1_21 : in STD_LOGIC;
    Memory_reg_1_22 : in STD_LOGIC;
    Memory_reg_1_23 : in STD_LOGIC;
    Memory_reg_1_24 : in STD_LOGIC;
    Memory_reg_1_25 : in STD_LOGIC;
    Memory_reg_1_26 : in STD_LOGIC;
    Memory_reg_1_27 : in STD_LOGIC;
    Memory_reg_1_28 : in STD_LOGIC;
    Memory_reg_1_29 : in STD_LOGIC;
    Memory_reg_1_30 : in STD_LOGIC;
    Memory_reg_1_31 : in STD_LOGIC;
    Memory_reg_1_32 : in STD_LOGIC;
    Memory_reg_1_33 : in STD_LOGIC;
    Memory_reg_1_34 : in STD_LOGIC;
    Memory_reg_1_35 : in STD_LOGIC;
    Memory_reg_1_36 : in STD_LOGIC;
    Memory_reg_1_37 : in STD_LOGIC;
    Memory_reg_1_38 : in STD_LOGIC;
    Memory_reg_1_39 : in STD_LOGIC;
    Memory_reg_1_40 : in STD_LOGIC;
    Memory_reg_1_41 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RAMWriteAddress : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ReadAddress : in STD_LOGIC_VECTOR ( 12 downto 0 );
    RAMData : in STD_LOGIC_VECTOR ( 0 to 7 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM is
  signal \^dataout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Memory_reg_1_n_81 : STD_LOGIC;
  signal \PixelData[0]_i_18_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_19_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_20_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_21_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_22_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_23_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_24_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_25_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_26_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_3_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_4_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_8_n_0\ : STD_LOGIC;
  signal \PixelData[0]_i_9_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_18_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_19_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_20_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_21_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_22_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_23_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_24_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_25_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_3_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_4_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_8_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_9_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_10_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_19_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_20_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_21_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_22_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_23_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_24_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_25_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_26_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_3_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_4_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_8_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_9_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_20_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_21_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_22_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_23_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_24_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_25_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_26_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_27_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_28_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_29_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_30_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_3_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_4_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_9_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_18_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_19_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_20_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_21_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_22_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_23_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_24_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_25_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_3_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_4_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_8_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_9_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_18_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_19_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_20_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_21_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_22_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_23_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_24_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_25_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_3_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_4_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_8_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_9_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_10_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_19_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_20_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_21_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_22_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_23_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_24_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_25_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_26_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_3_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_4_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_8_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_9_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_10_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_11_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_12_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_13_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_14_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_4_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_5_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_6_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_7_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_8_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_9_n_0\ : STD_LOGIC;
  signal \PixelData_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \PixelData_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \PixelData_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \PixelData_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \PixelData_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \PixelData_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \PixelData_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \PixelData_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \PixelData_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \PixelData_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \PixelData_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \PixelData_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \PixelData_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \PixelData_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \PixelData_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \PixelData_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \PixelData_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \PixelData_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \PixelData_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \PixelData_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \PixelData_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \PixelData_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \PixelData_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \PixelData_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \PixelData_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \PixelData_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \PixelData_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \PixelData_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \PixelData_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \PixelData_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \PixelData_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \PixelData_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \PixelData_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \PixelData_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \PixelData_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \PixelData_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \PixelData_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \PixelData_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal SymbolPos : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal \g0_b0__1_n_0\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal NLW_Memory_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Memory_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_Memory_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Memory_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Memory_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Memory_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_Memory_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_Memory_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_Memory_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_Memory_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Memory_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Memory_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Memory_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of Memory_reg_0 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Memory_reg_0 : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Memory_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Memory_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of Memory_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of Memory_reg_0 : label is "Memory";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of Memory_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of Memory_reg_0 : label is 8191;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of Memory_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of Memory_reg_0 : label is 3;
  attribute CLOCK_DOMAINS of Memory_reg_1 : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of Memory_reg_1 : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of Memory_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of Memory_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of Memory_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of Memory_reg_1 : label is "Memory";
  attribute bram_addr_begin of Memory_reg_1 : label is 0;
  attribute bram_addr_end of Memory_reg_1 : label is 8191;
  attribute bram_slice_begin of Memory_reg_1 : label is 4;
  attribute bram_slice_end of Memory_reg_1 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PixelData[2]_i_22\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \PixelData[6]_i_21\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \PixelData[6]_i_22\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \PixelData[7]_i_11\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \PixelData[7]_i_12\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \PixelData[7]_i_13\ : label is "soft_lutpair1";
begin
  DataOut(0) <= \^dataout\(0);
Memory_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => RAMWriteAddress(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => ReadAddress(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Memory_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Memory_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_Memory_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3) => RAMData(4),
      DIADI(2) => RAMData(5),
      DIADI(1) => RAMData(6),
      DIADI(0) => RAMData(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000001111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_Memory_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 4) => NLW_Memory_reg_0_DOBDO_UNCONNECTED(31 downto 4),
      DOBDO(3 downto 0) => SymbolPos(3 downto 0),
      DOPADOP(3 downto 0) => NLW_Memory_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_Memory_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_Memory_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Memory_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Memory_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Memory_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Memory_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
Memory_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => RAMWriteAddress(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 2) => ReadAddress(12 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_Memory_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_Memory_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_Memory_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3) => RAMData(0),
      DIADI(2) => RAMData(1),
      DIADI(1) => RAMData(2),
      DIADI(0) => RAMData(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000001111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_Memory_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 4) => NLW_Memory_reg_1_DOBDO_UNCONNECTED(31 downto 4),
      DOBDO(3) => Memory_reg_1_n_81,
      DOBDO(2) => \^dataout\(0),
      DOBDO(1 downto 0) => SymbolPos(5 downto 4),
      DOPADOP(3 downto 0) => NLW_Memory_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_Memory_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_Memory_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_Memory_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_Memory_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_Memory_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_Memory_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
\PixelData[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1911055D0455C03C"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(0),
      I4 => SymbolPos(4),
      I5 => SymbolPos(2),
      O => \PixelData[0]_i_18_n_0\
    );
\PixelData[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000100"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[0]_i_19_n_0\
    );
\PixelData[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040001000000000"
    )
        port map (
      I0 => SymbolPos(1),
      I1 => SymbolPos(0),
      I2 => SymbolPos(4),
      I3 => SymbolPos(2),
      I4 => SymbolPos(3),
      I5 => SymbolPos(5),
      O => \PixelData[0]_i_20_n_0\
    );
\PixelData[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000800800000"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[0]_i_21_n_0\
    );
\PixelData[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000010"
    )
        port map (
      I0 => SymbolPos(1),
      I1 => SymbolPos(0),
      I2 => SymbolPos(4),
      I3 => SymbolPos(2),
      I4 => SymbolPos(3),
      I5 => SymbolPos(5),
      O => \PixelData[0]_i_22_n_0\
    );
\PixelData[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A240022028000B00"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[0]_i_23_n_0\
    );
\PixelData[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1114040095444005"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(2),
      I4 => SymbolPos(4),
      I5 => SymbolPos(0),
      O => \PixelData[0]_i_24_n_0\
    );
\PixelData[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002208A82A2B80"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[0]_i_25_n_0\
    );
\PixelData[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115D44454114005"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(2),
      I4 => SymbolPos(0),
      I5 => SymbolPos(4),
      O => \PixelData[0]_i_26_n_0\
    );
\PixelData[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData_reg[0]_i_5_n_0\,
      I1 => \PixelData_reg[0]_i_6_n_0\,
      I2 => Q(2),
      I3 => \PixelData_reg[0]_i_7_n_0\,
      I4 => Q(1),
      I5 => \PixelData[0]_i_8_n_0\,
      O => \PixelData[0]_i_3_n_0\
    );
\PixelData[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \PixelData[0]_i_9_n_0\,
      I1 => Q(1),
      I2 => Memory_reg_1_40,
      I3 => Q(0),
      I4 => Memory_reg_1_41,
      O => \PixelData[0]_i_4_n_0\
    );
\PixelData[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \PixelData[0]_i_18_n_0\,
      I1 => \PixelData[0]_i_19_n_0\,
      I2 => Q(0),
      I3 => SymbolPos(5),
      I4 => \PixelData[7]_i_11_n_0\,
      I5 => \^dataout\(0),
      O => \PixelData[0]_i_8_n_0\
    );
\PixelData[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData[0]_i_20_n_0\,
      I1 => \PixelData[7]_i_10_n_0\,
      I2 => Q(0),
      I3 => \PixelData[0]_i_21_n_0\,
      I4 => \^dataout\(0),
      I5 => \PixelData[0]_i_22_n_0\,
      O => \PixelData[0]_i_9_n_0\
    );
\PixelData[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10951C44951D535D"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(4),
      I3 => SymbolPos(1),
      I4 => SymbolPos(2),
      I5 => SymbolPos(0),
      O => \PixelData[1]_i_18_n_0\
    );
\PixelData[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A242822228080B00"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[1]_i_19_n_0\
    );
\PixelData[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0140200400000000"
    )
        port map (
      I0 => SymbolPos(2),
      I1 => SymbolPos(4),
      I2 => SymbolPos(0),
      I3 => SymbolPos(1),
      I4 => SymbolPos(3),
      I5 => SymbolPos(5),
      O => \PixelData[1]_i_20_n_0\
    );
\PixelData[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000800800200"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[1]_i_21_n_0\
    );
\PixelData[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80002200A80A8BA8"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[1]_i_22_n_0\
    );
\PixelData[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11D55D731505515D"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(0),
      I4 => SymbolPos(4),
      I5 => SymbolPos(1),
      O => \PixelData[1]_i_23_n_0\
    );
\PixelData[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2042222A2A220B20"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[1]_i_24_n_0\
    );
\PixelData[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11D15D731565515D"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(0),
      I4 => SymbolPos(4),
      I5 => SymbolPos(1),
      O => \PixelData[1]_i_25_n_0\
    );
\PixelData[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData_reg[1]_i_5_n_0\,
      I1 => \PixelData_reg[1]_i_6_n_0\,
      I2 => Q(2),
      I3 => \PixelData_reg[1]_i_7_n_0\,
      I4 => Q(1),
      I5 => \PixelData[1]_i_8_n_0\,
      O => \PixelData[1]_i_3_n_0\
    );
\PixelData[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \PixelData[1]_i_9_n_0\,
      I1 => Q(1),
      I2 => Memory_reg_1_38,
      I3 => Q(0),
      I4 => Memory_reg_1_39,
      O => \PixelData[1]_i_4_n_0\
    );
\PixelData[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \PixelData[1]_i_18_n_0\,
      I1 => \PixelData[1]_i_19_n_0\,
      I2 => Q(0),
      I3 => SymbolPos(5),
      I4 => \PixelData[7]_i_13_n_0\,
      I5 => \^dataout\(0),
      O => \PixelData[1]_i_8_n_0\
    );
\PixelData[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData[1]_i_20_n_0\,
      I1 => \PixelData[0]_i_22_n_0\,
      I2 => Q(0),
      I3 => \PixelData[1]_i_21_n_0\,
      I4 => \^dataout\(0),
      I5 => \PixelData[7]_i_10_n_0\,
      O => \PixelData[1]_i_9_n_0\
    );
\PixelData[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData[7]_i_13_n_0\,
      I1 => \PixelData[7]_i_12_n_0\,
      I2 => \^dataout\(0),
      I3 => \PixelData[2]_i_22_n_0\,
      I4 => SymbolPos(5),
      I5 => \PixelData[7]_i_11_n_0\,
      O => \PixelData[2]_i_10_n_0\
    );
\PixelData[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C51C13D51DD5139"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(2),
      O => \PixelData[2]_i_19_n_0\
    );
\PixelData[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88002220A88A8BA8"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[2]_i_20_n_0\
    );
\PixelData[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000120"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[2]_i_21_n_0\
    );
\PixelData[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => SymbolPos(2),
      I1 => SymbolPos(4),
      I2 => SymbolPos(0),
      I3 => SymbolPos(1),
      O => \PixelData[2]_i_22_n_0\
    );
\PixelData[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0062A002020A0120"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[2]_i_23_n_0\
    );
\PixelData[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C1431155DD3D38"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(2),
      I4 => SymbolPos(0),
      I5 => SymbolPos(4),
      O => \PixelData[2]_i_24_n_0\
    );
\PixelData[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000002028021A8"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[2]_i_25_n_0\
    );
\PixelData[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C005C403117D38"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(2),
      I4 => SymbolPos(4),
      I5 => SymbolPos(0),
      O => \PixelData[2]_i_26_n_0\
    );
\PixelData[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData_reg[2]_i_5_n_0\,
      I1 => \PixelData_reg[2]_i_6_n_0\,
      I2 => Q(2),
      I3 => \PixelData_reg[2]_i_7_n_0\,
      I4 => Q(1),
      I5 => \PixelData[2]_i_8_n_0\,
      O => \PixelData[2]_i_3_n_0\
    );
\PixelData[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData[2]_i_9_n_0\,
      I1 => \PixelData[2]_i_10_n_0\,
      I2 => Q(1),
      I3 => Memory_reg_1_36,
      I4 => Q(0),
      I5 => Memory_reg_1_37,
      O => \PixelData[2]_i_4_n_0\
    );
\PixelData[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \PixelData[2]_i_19_n_0\,
      I1 => \PixelData[2]_i_20_n_0\,
      I2 => Q(0),
      I3 => \PixelData[2]_i_21_n_0\,
      I4 => \^dataout\(0),
      O => \PixelData[2]_i_8_n_0\
    );
\PixelData[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \PixelData[1]_i_20_n_0\,
      I1 => \^dataout\(0),
      I2 => \PixelData[7]_i_13_n_0\,
      I3 => SymbolPos(5),
      O => \PixelData[2]_i_9_n_0\
    );
\PixelData[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410240400000000"
    )
        port map (
      I0 => SymbolPos(2),
      I1 => SymbolPos(4),
      I2 => SymbolPos(1),
      I3 => SymbolPos(0),
      I4 => SymbolPos(3),
      I5 => SymbolPos(5),
      O => \PixelData[3]_i_20_n_0\
    );
\PixelData[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000009000000"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[3]_i_21_n_0\
    );
\PixelData[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020100"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[3]_i_22_n_0\
    );
\PixelData[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000022028A2120"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[3]_i_23_n_0\
    );
\PixelData[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080C00080980D00"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(4),
      I3 => SymbolPos(0),
      I4 => SymbolPos(2),
      I5 => SymbolPos(1),
      O => \PixelData[3]_i_24_n_0\
    );
\PixelData[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08688820020AA108"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[3]_i_25_n_0\
    );
\PixelData[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00040080449080"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[3]_i_26_n_0\
    );
\PixelData[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020100"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[3]_i_27_n_0\
    );
\PixelData[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => SymbolPos(3),
      I1 => SymbolPos(2),
      I2 => SymbolPos(4),
      I3 => SymbolPos(0),
      I4 => SymbolPos(1),
      I5 => SymbolPos(5),
      O => \PixelData[3]_i_28_n_0\
    );
\PixelData[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A26022202A020B20"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[3]_i_29_n_0\
    );
\PixelData[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData_reg[3]_i_5_n_0\,
      I1 => \PixelData_reg[3]_i_6_n_0\,
      I2 => Q(2),
      I3 => \PixelData_reg[3]_i_7_n_0\,
      I4 => Q(1),
      I5 => \PixelData_reg[3]_i_8_n_0\,
      O => \PixelData[3]_i_3_n_0\
    );
\PixelData[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0451C939D11D5151"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(2),
      O => \PixelData[3]_i_30_n_0\
    );
\PixelData[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \PixelData[3]_i_9_n_0\,
      I1 => Q(1),
      I2 => Memory_reg_1_34,
      I3 => Q(0),
      I4 => Memory_reg_1_35,
      O => \PixelData[3]_i_4_n_0\
    );
\PixelData[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData[3]_i_20_n_0\,
      I1 => \PixelData[0]_i_22_n_0\,
      I2 => Q(0),
      I3 => \PixelData[3]_i_21_n_0\,
      I4 => \^dataout\(0),
      I5 => \PixelData[3]_i_22_n_0\,
      O => \PixelData[3]_i_9_n_0\
    );
\PixelData[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05595133D55514D5"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(0),
      I4 => SymbolPos(4),
      I5 => SymbolPos(2),
      O => \PixelData[4]_i_18_n_0\
    );
\PixelData[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82002202AA008B80"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[4]_i_19_n_0\
    );
\PixelData[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100204000000000"
    )
        port map (
      I0 => SymbolPos(2),
      I1 => SymbolPos(4),
      I2 => SymbolPos(0),
      I3 => SymbolPos(1),
      I4 => SymbolPos(3),
      I5 => SymbolPos(5),
      O => \PixelData[4]_i_20_n_0\
    );
\PixelData[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"402000080B000000"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[4]_i_21_n_0\
    );
\PixelData[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"824202200802A928"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[4]_i_22_n_0\
    );
\PixelData[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05441501D82144C4"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(0),
      O => \PixelData[4]_i_23_n_0\
    );
\PixelData[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800AAA002088BA0"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[4]_i_24_n_0\
    );
\PixelData[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0514984404410044"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(2),
      I4 => SymbolPos(0),
      I5 => SymbolPos(4),
      O => \PixelData[4]_i_25_n_0\
    );
\PixelData[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData_reg[4]_i_5_n_0\,
      I1 => \PixelData_reg[4]_i_6_n_0\,
      I2 => Q(2),
      I3 => \PixelData_reg[4]_i_7_n_0\,
      I4 => Q(1),
      I5 => \PixelData[4]_i_8_n_0\,
      O => \PixelData[4]_i_3_n_0\
    );
\PixelData[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \PixelData[4]_i_9_n_0\,
      I1 => Q(1),
      I2 => Memory_reg_1_32,
      I3 => Q(0),
      I4 => Memory_reg_1_33,
      O => \PixelData[4]_i_4_n_0\
    );
\PixelData[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \PixelData[4]_i_18_n_0\,
      I1 => \PixelData[4]_i_19_n_0\,
      I2 => Q(0),
      I3 => SymbolPos(5),
      I4 => \PixelData[7]_i_11_n_0\,
      I5 => \^dataout\(0),
      O => \PixelData[4]_i_8_n_0\
    );
\PixelData[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData[4]_i_20_n_0\,
      I1 => \PixelData[7]_i_10_n_0\,
      I2 => Q(0),
      I3 => \PixelData[4]_i_21_n_0\,
      I4 => \^dataout\(0),
      I5 => \PixelData[0]_i_22_n_0\,
      O => \PixelData[4]_i_9_n_0\
    );
\PixelData[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515C450115255D5"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(0),
      O => \PixelData[5]_i_18_n_0\
    );
\PixelData[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"204200022000A308"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[5]_i_19_n_0\
    );
\PixelData[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => SymbolPos(3),
      I1 => SymbolPos(2),
      I2 => SymbolPos(4),
      I3 => SymbolPos(0),
      I4 => SymbolPos(1),
      I5 => SymbolPos(5),
      O => \PixelData[5]_i_20_n_0\
    );
\PixelData[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4020000803000000"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[5]_i_21_n_0\
    );
\PixelData[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000220082028B88"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[5]_i_22_n_0\
    );
\PixelData[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555557D5515401D"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(2),
      I2 => SymbolPos(3),
      I3 => SymbolPos(0),
      I4 => SymbolPos(4),
      I5 => SymbolPos(1),
      O => \PixelData[5]_i_23_n_0\
    );
\PixelData[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2C2020208202B00"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[5]_i_24_n_0\
    );
\PixelData[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1554D04315511555"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(2),
      O => \PixelData[5]_i_25_n_0\
    );
\PixelData[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData_reg[5]_i_5_n_0\,
      I1 => \PixelData_reg[5]_i_6_n_0\,
      I2 => Q(2),
      I3 => \PixelData_reg[5]_i_7_n_0\,
      I4 => Q(1),
      I5 => \PixelData[5]_i_8_n_0\,
      O => \PixelData[5]_i_3_n_0\
    );
\PixelData[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \PixelData[5]_i_9_n_0\,
      I1 => Q(1),
      I2 => Memory_reg_1_30,
      I3 => Q(0),
      I4 => Memory_reg_1_31,
      O => \PixelData[5]_i_4_n_0\
    );
\PixelData[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \PixelData[5]_i_18_n_0\,
      I1 => \PixelData[5]_i_19_n_0\,
      I2 => Q(0),
      I3 => SymbolPos(5),
      I4 => \PixelData[7]_i_13_n_0\,
      I5 => \^dataout\(0),
      O => \PixelData[5]_i_8_n_0\
    );
\PixelData[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData[5]_i_20_n_0\,
      I1 => \PixelData[0]_i_22_n_0\,
      I2 => Q(0),
      I3 => \PixelData[5]_i_21_n_0\,
      I4 => \^dataout\(0),
      I5 => \PixelData[7]_i_10_n_0\,
      O => \PixelData[5]_i_9_n_0\
    );
\PixelData[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \PixelData[6]_i_22_n_0\,
      I1 => \^dataout\(0),
      I2 => \PixelData[7]_i_11_n_0\,
      I3 => SymbolPos(5),
      O => \PixelData[6]_i_10_n_0\
    );
\PixelData[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1005805200404040"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(2),
      O => \PixelData[6]_i_19_n_0\
    );
\PixelData[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000108"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[6]_i_20_n_0\
    );
\PixelData[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(4),
      I2 => SymbolPos(2),
      O => \PixelData[6]_i_21_n_0\
    );
\PixelData[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80001000"
    )
        port map (
      I0 => SymbolPos(3),
      I1 => SymbolPos(2),
      I2 => SymbolPos(4),
      I3 => SymbolPos(0),
      I4 => SymbolPos(1),
      O => \PixelData[6]_i_22_n_0\
    );
\PixelData[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20C0000200000300"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[6]_i_23_n_0\
    );
\PixelData[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015005080525111"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(0),
      O => \PixelData[6]_i_24_n_0\
    );
\PixelData[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000880000388"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(1),
      I2 => SymbolPos(0),
      I3 => SymbolPos(4),
      I4 => SymbolPos(2),
      I5 => SymbolPos(3),
      O => \PixelData[6]_i_25_n_0\
    );
\PixelData[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10015410C0114311"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(1),
      I3 => SymbolPos(2),
      I4 => SymbolPos(4),
      I5 => SymbolPos(0),
      O => \PixelData[6]_i_26_n_0\
    );
\PixelData[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData_reg[6]_i_5_n_0\,
      I1 => \PixelData_reg[6]_i_6_n_0\,
      I2 => Q(2),
      I3 => \PixelData_reg[6]_i_7_n_0\,
      I4 => Q(1),
      I5 => \PixelData[6]_i_8_n_0\,
      O => \PixelData[6]_i_3_n_0\
    );
\PixelData[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \PixelData[6]_i_9_n_0\,
      I1 => \PixelData[6]_i_10_n_0\,
      I2 => Q(1),
      I3 => Memory_reg_1_28,
      I4 => Q(0),
      I5 => Memory_reg_1_29,
      O => \PixelData[6]_i_4_n_0\
    );
\PixelData[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \PixelData[6]_i_19_n_0\,
      I1 => \PixelData[6]_i_20_n_0\,
      I2 => Q(0),
      I3 => SymbolPos(5),
      I4 => \PixelData[7]_i_11_n_0\,
      I5 => \^dataout\(0),
      O => \PixelData[6]_i_8_n_0\
    );
\PixelData[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040000FF0000"
    )
        port map (
      I0 => SymbolPos(3),
      I1 => \PixelData[6]_i_21_n_0\,
      I2 => SymbolPos(1),
      I3 => \^dataout\(0),
      I4 => \PixelData[7]_i_13_n_0\,
      I5 => SymbolPos(5),
      O => \PixelData[6]_i_9_n_0\
    );
\PixelData[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => SymbolPos(3),
      I1 => SymbolPos(2),
      I2 => SymbolPos(4),
      I3 => SymbolPos(0),
      I4 => SymbolPos(1),
      I5 => SymbolPos(5),
      O => \PixelData[7]_i_10_n_0\
    );
\PixelData[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000010"
    )
        port map (
      I0 => SymbolPos(3),
      I1 => SymbolPos(2),
      I2 => SymbolPos(4),
      I3 => SymbolPos(0),
      I4 => SymbolPos(1),
      O => \PixelData[7]_i_11_n_0\
    );
\PixelData[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => SymbolPos(1),
      I1 => SymbolPos(0),
      I2 => SymbolPos(4),
      I3 => SymbolPos(2),
      I4 => SymbolPos(3),
      O => \PixelData[7]_i_12_n_0\
    );
\PixelData[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => SymbolPos(1),
      I1 => SymbolPos(0),
      I2 => SymbolPos(4),
      I3 => SymbolPos(2),
      I4 => SymbolPos(3),
      O => \PixelData[7]_i_13_n_0\
    );
\PixelData[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(4),
      I2 => SymbolPos(2),
      O => \PixelData[7]_i_14_n_0\
    );
\PixelData[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30003000B8FFB800"
    )
        port map (
      I0 => \PixelData[7]_i_8_n_0\,
      I1 => Q(1),
      I2 => \PixelData[7]_i_9_n_0\,
      I3 => Q(0),
      I4 => \PixelData[7]_i_10_n_0\,
      I5 => \^dataout\(0),
      O => \PixelData[7]_i_4_n_0\
    );
\PixelData[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \g0_b0__1_n_0\,
      I1 => Q(0),
      I2 => \g0_b0__0_n_0\,
      I3 => \^dataout\(0),
      O => \PixelData[7]_i_5_n_0\
    );
\PixelData[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => g1_b0_n_0,
      I1 => g0_b0_n_0,
      I2 => Q(0),
      I3 => \g0_b0__0_n_0\,
      I4 => \^dataout\(0),
      O => \PixelData[7]_i_6_n_0\
    );
\PixelData[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \PixelData[7]_i_11_n_0\,
      I1 => Q(0),
      I2 => \PixelData[7]_i_12_n_0\,
      I3 => \^dataout\(0),
      I4 => \PixelData[7]_i_13_n_0\,
      I5 => SymbolPos(5),
      O => \PixelData[7]_i_7_n_0\
    );
\PixelData[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000800000100"
    )
        port map (
      I0 => SymbolPos(5),
      I1 => SymbolPos(3),
      I2 => SymbolPos(2),
      I3 => SymbolPos(4),
      I4 => SymbolPos(0),
      I5 => SymbolPos(1),
      O => \PixelData[7]_i_8_n_0\
    );
\PixelData[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000FF0000"
    )
        port map (
      I0 => SymbolPos(3),
      I1 => \PixelData[7]_i_14_n_0\,
      I2 => SymbolPos(1),
      I3 => \^dataout\(0),
      I4 => \PixelData[7]_i_11_n_0\,
      I5 => SymbolPos(5),
      O => \PixelData[7]_i_9_n_0\
    );
\PixelData_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[0]_i_23_n_0\,
      I1 => \PixelData[0]_i_24_n_0\,
      O => \PixelData_reg[0]_i_16_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[0]_i_25_n_0\,
      I1 => \PixelData[0]_i_26_n_0\,
      O => \PixelData_reg[0]_i_17_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[0]_i_3_n_0\,
      I1 => \PixelData[0]_i_4_n_0\,
      O => \PixelData_reg[0]_11\,
      S => Q(3)
    );
\PixelData_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_26,
      I1 => Memory_reg_1_27,
      O => \PixelData_reg[0]_i_5_n_0\,
      S => Q(0)
    );
\PixelData_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_12,
      I1 => Memory_reg_1_13,
      O => \PixelData_reg[0]_i_6_n_0\,
      S => Q(0)
    );
\PixelData_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \PixelData_reg[0]_i_16_n_0\,
      I1 => \PixelData_reg[0]_i_17_n_0\,
      O => \PixelData_reg[0]_i_7_n_0\,
      S => Q(0)
    );
\PixelData_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[1]_i_22_n_0\,
      I1 => \PixelData[1]_i_23_n_0\,
      O => \PixelData_reg[1]_i_16_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[1]_i_24_n_0\,
      I1 => \PixelData[1]_i_25_n_0\,
      O => \PixelData_reg[1]_i_17_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[1]_i_3_n_0\,
      I1 => \PixelData[1]_i_4_n_0\,
      O => \PixelData_reg[1]_11\,
      S => Q(3)
    );
\PixelData_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_24,
      I1 => Memory_reg_1_25,
      O => \PixelData_reg[1]_i_5_n_0\,
      S => Q(0)
    );
\PixelData_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_10,
      I1 => Memory_reg_1_11,
      O => \PixelData_reg[1]_i_6_n_0\,
      S => Q(0)
    );
\PixelData_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \PixelData_reg[1]_i_16_n_0\,
      I1 => \PixelData_reg[1]_i_17_n_0\,
      O => \PixelData_reg[1]_i_7_n_0\,
      S => Q(0)
    );
\PixelData_reg[2]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[2]_i_23_n_0\,
      I1 => \PixelData[2]_i_24_n_0\,
      O => \PixelData_reg[2]_i_17_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[2]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[2]_i_25_n_0\,
      I1 => \PixelData[2]_i_26_n_0\,
      O => \PixelData_reg[2]_i_18_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[2]_i_3_n_0\,
      I1 => \PixelData[2]_i_4_n_0\,
      O => \PixelData_reg[2]_11\,
      S => Q(3)
    );
\PixelData_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_22,
      I1 => Memory_reg_1_23,
      O => \PixelData_reg[2]_i_5_n_0\,
      S => Q(0)
    );
\PixelData_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_8,
      I1 => Memory_reg_1_9,
      O => \PixelData_reg[2]_i_6_n_0\,
      S => Q(0)
    );
\PixelData_reg[2]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \PixelData_reg[2]_i_17_n_0\,
      I1 => \PixelData_reg[2]_i_18_n_0\,
      O => \PixelData_reg[2]_i_7_n_0\,
      S => Q(0)
    );
\PixelData_reg[3]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[3]_i_23_n_0\,
      I1 => \PixelData[3]_i_24_n_0\,
      O => \PixelData_reg[3]_i_16_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[3]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[3]_i_25_n_0\,
      I1 => \PixelData[3]_i_26_n_0\,
      O => \PixelData_reg[3]_i_17_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[3]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[3]_i_27_n_0\,
      I1 => \PixelData[3]_i_28_n_0\,
      O => \PixelData_reg[3]_i_18_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[3]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[3]_i_29_n_0\,
      I1 => \PixelData[3]_i_30_n_0\,
      O => \PixelData_reg[3]_i_19_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[3]_i_3_n_0\,
      I1 => \PixelData[3]_i_4_n_0\,
      O => \PixelData_reg[3]_11\,
      S => Q(3)
    );
\PixelData_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_20,
      I1 => Memory_reg_1_21,
      O => \PixelData_reg[3]_i_5_n_0\,
      S => Q(0)
    );
\PixelData_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_6,
      I1 => Memory_reg_1_7,
      O => \PixelData_reg[3]_i_6_n_0\,
      S => Q(0)
    );
\PixelData_reg[3]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \PixelData_reg[3]_i_16_n_0\,
      I1 => \PixelData_reg[3]_i_17_n_0\,
      O => \PixelData_reg[3]_i_7_n_0\,
      S => Q(0)
    );
\PixelData_reg[3]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \PixelData_reg[3]_i_18_n_0\,
      I1 => \PixelData_reg[3]_i_19_n_0\,
      O => \PixelData_reg[3]_i_8_n_0\,
      S => Q(0)
    );
\PixelData_reg[4]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[4]_i_22_n_0\,
      I1 => \PixelData[4]_i_23_n_0\,
      O => \PixelData_reg[4]_i_16_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[4]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[4]_i_24_n_0\,
      I1 => \PixelData[4]_i_25_n_0\,
      O => \PixelData_reg[4]_i_17_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[4]_i_3_n_0\,
      I1 => \PixelData[4]_i_4_n_0\,
      O => \PixelData_reg[4]_11\,
      S => Q(3)
    );
\PixelData_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_18,
      I1 => Memory_reg_1_19,
      O => \PixelData_reg[4]_i_5_n_0\,
      S => Q(0)
    );
\PixelData_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_4,
      I1 => Memory_reg_1_5,
      O => \PixelData_reg[4]_i_6_n_0\,
      S => Q(0)
    );
\PixelData_reg[4]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \PixelData_reg[4]_i_16_n_0\,
      I1 => \PixelData_reg[4]_i_17_n_0\,
      O => \PixelData_reg[4]_i_7_n_0\,
      S => Q(0)
    );
\PixelData_reg[5]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[5]_i_22_n_0\,
      I1 => \PixelData[5]_i_23_n_0\,
      O => \PixelData_reg[5]_i_16_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[5]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[5]_i_24_n_0\,
      I1 => \PixelData[5]_i_25_n_0\,
      O => \PixelData_reg[5]_i_17_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[5]_i_3_n_0\,
      I1 => \PixelData[5]_i_4_n_0\,
      O => \PixelData_reg[5]_11\,
      S => Q(3)
    );
\PixelData_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_16,
      I1 => Memory_reg_1_17,
      O => \PixelData_reg[5]_i_5_n_0\,
      S => Q(0)
    );
\PixelData_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_2,
      I1 => Memory_reg_1_3,
      O => \PixelData_reg[5]_i_6_n_0\,
      S => Q(0)
    );
\PixelData_reg[5]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \PixelData_reg[5]_i_16_n_0\,
      I1 => \PixelData_reg[5]_i_17_n_0\,
      O => \PixelData_reg[5]_i_7_n_0\,
      S => Q(0)
    );
\PixelData_reg[6]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[6]_i_23_n_0\,
      I1 => \PixelData[6]_i_24_n_0\,
      O => \PixelData_reg[6]_i_17_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[6]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[6]_i_25_n_0\,
      I1 => \PixelData[6]_i_26_n_0\,
      O => \PixelData_reg[6]_i_18_n_0\,
      S => \^dataout\(0)
    );
\PixelData_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[6]_i_3_n_0\,
      I1 => \PixelData[6]_i_4_n_0\,
      O => \PixelData_reg[6]_11\,
      S => Q(3)
    );
\PixelData_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_14,
      I1 => Memory_reg_1_15,
      O => \PixelData_reg[6]_i_5_n_0\,
      S => Q(0)
    );
\PixelData_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => Memory_reg_1_0,
      I1 => Memory_reg_1_1,
      O => \PixelData_reg[6]_i_6_n_0\,
      S => Q(0)
    );
\PixelData_reg[6]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \PixelData_reg[6]_i_17_n_0\,
      I1 => \PixelData_reg[6]_i_18_n_0\,
      O => \PixelData_reg[6]_i_7_n_0\,
      S => Q(0)
    );
\PixelData_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[7]_i_4_n_0\,
      I1 => \PixelData[7]_i_5_n_0\,
      O => \PixelData_reg[7]_0\,
      S => Q(2)
    );
\PixelData_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PixelData[7]_i_6_n_0\,
      I1 => \PixelData[7]_i_7_n_0\,
      O => \PixelData_reg[7]\,
      S => Q(1)
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \g0_b0__0_n_0\
    );
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \g0_b0__1_n_0\
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2081000000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]\
    );
\g0_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40012C4000010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_1\
    );
\g0_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2011004000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_3\
    );
\g0_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001040800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_5\
    );
\g0_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_7\
    );
\g0_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010004000010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_9\
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"639D862C00010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]\
    );
\g0_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42912E0800018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_1\
    );
\g0_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6179065800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_3\
    );
\g0_b2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0179005800018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_5\
    );
\g0_b2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"017D006800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_7\
    );
\g0_b2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1017016800018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_9\
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1D8E2A00018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]\
    );
\g0_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FCAE7800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_1\
    );
\g0_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63F80E5800018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_3\
    );
\g0_b3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F780A5800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_5\
    );
\g0_b3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D7C517800018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_7\
    );
\g0_b3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"117F512800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_9\
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC030C4200010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]\
    );
\g0_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"836FAC7200018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_1\
    );
\g0_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3978C6200010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_3\
    );
\g0_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E820B0000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_5\
    );
\g0_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE82535200010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_7\
    );
\g0_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BFF505200018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_9\
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3112054E00018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]\
    );
\g0_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"836A2D5A00010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_1\
    );
\g0_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B017852A00018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_3\
    );
\g0_b5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1087812800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_5\
    );
\g0_b5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C282021A00018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_7\
    );
\g0_b5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBEF025A00010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_9\
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3371017A00010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]\
    );
\g0_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13712D5800018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_1\
    );
\g0_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3151014800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_3\
    );
\g0_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0145846800018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_5\
    );
\g0_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"016D807800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_7\
    );
\g0_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"436F024800018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_9\
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0361003000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]\
    );
\g0_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1071244000010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_1\
    );
\g0_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151004000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_3\
    );
\g0_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0141044800010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_5\
    );
\g0_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"016D807000018000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_7\
    );
\g0_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006802000010000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_9\
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"038208900087E015"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_0\
    );
\g1_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028521140082E011"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_2\
    );
\g1_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028521140082F095"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_4\
    );
\g1_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028121140406F09C"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_6\
    );
\g1_b1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00012914140478AC"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_8\
    );
\g1_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01202912140478A0"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[6]_10\
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F72D9422E7ED77"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_0\
    );
\g1_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27EFEDBE20E7E577"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_2\
    );
\g1_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02E7E5B620E6EDF7"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_4\
    );
\g1_b2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02E3ED9631EEFD9E"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_6\
    );
\g1_b2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07BBEDBE35AEFD9E"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_8\
    );
\g1_b2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FA37F862D8679AF"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[5]_10\
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"347DE53E27602D03"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_0\
    );
\g1_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"256ECCEA22654D67"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_2\
    );
\g1_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3562CCA2316E4D83"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_4\
    );
\g1_b3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"116ACC8231EA4D02"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_6\
    );
\g1_b3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13FAC4AA21EA8512"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_8\
    );
\g1_b3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E9BD6BC2FBA97BF"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[4]_10\
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"341BF6BE0D106201"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_0\
    );
\g1_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033401F9D6B65"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_2\
    );
\g1_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35843A221B984203"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_4\
    );
\g1_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"398832000A120200"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_6\
    );
\g1_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A4032800A520200"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_8\
    );
\g1_b4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C7F927E2E7996FD"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[3]_10\
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E1EFFFE19157A74"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_0\
    );
\g1_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03151B441F1D5B74"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_2\
    );
\g1_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B1D1B660F151A76"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_4\
    );
\g1_b5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F151B440E951A74"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_6\
    );
\g1_b5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD51BC40AD79AFC"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_8\
    );
\g1_b5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24FF9B7A2EFD9EFD"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[2]_10\
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFEBFE13EFF9FF"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_0\
    );
\g1_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFFE9FC02EFF9FF"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_2\
    );
\g1_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFFE9FE05E7FDFF"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_4\
    );
\g1_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06F7E9FE05EFFDFF"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_6\
    );
\g1_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05FFE9FE05EFFDFF"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_8\
    );
\g1_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25AFFF7E07BD7F77"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[1]_10\
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5620002EAE18B"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_0\
    );
\g1_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CEAE0F800E2E18B"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_2\
    );
\g1_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E0B800E2E58B"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_4\
    );
\g1_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E0BA016AE58B"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_6\
    );
\g1_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"042AE03A05286503"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_8\
    );
\g1_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25047F4405057976"
    )
        port map (
      I0 => SymbolPos(0),
      I1 => SymbolPos(1),
      I2 => SymbolPos(2),
      I3 => SymbolPos(3),
      I4 => SymbolPos(4),
      I5 => SymbolPos(5),
      O => \PixelData_reg[0]_10\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SymbolROM is
  port (
    \PixelData_reg[6]\ : out STD_LOGIC;
    \PixelData_reg[5]\ : out STD_LOGIC;
    \PixelData_reg[4]\ : out STD_LOGIC;
    \PixelData_reg[3]\ : out STD_LOGIC;
    \PixelData_reg[2]\ : out STD_LOGIC;
    \PixelData_reg[1]\ : out STD_LOGIC;
    \PixelData_reg[0]\ : out STD_LOGIC;
    \PixelData_reg[6]_0\ : out STD_LOGIC;
    \PixelData_reg[5]_0\ : out STD_LOGIC;
    \PixelData_reg[4]_0\ : out STD_LOGIC;
    \PixelData_reg[3]_0\ : out STD_LOGIC;
    \PixelData_reg[2]_0\ : out STD_LOGIC;
    \PixelData_reg[1]_0\ : out STD_LOGIC;
    \PixelData_reg[0]_0\ : out STD_LOGIC;
    \PixelData_reg[6]_1\ : out STD_LOGIC;
    \PixelData_reg[5]_1\ : out STD_LOGIC;
    \PixelData_reg[4]_1\ : out STD_LOGIC;
    \PixelData_reg[3]_1\ : out STD_LOGIC;
    \PixelData_reg[2]_1\ : out STD_LOGIC;
    \PixelData_reg[1]_1\ : out STD_LOGIC;
    \PixelData_reg[0]_1\ : out STD_LOGIC;
    \PixelData_reg[6]_2\ : out STD_LOGIC;
    \PixelData_reg[5]_2\ : out STD_LOGIC;
    \PixelData_reg[4]_2\ : out STD_LOGIC;
    \PixelData_reg[3]_2\ : out STD_LOGIC;
    \PixelData_reg[2]_2\ : out STD_LOGIC;
    \PixelData_reg[1]_2\ : out STD_LOGIC;
    \PixelData_reg[0]_2\ : out STD_LOGIC;
    \PixelData_reg[6]_3\ : out STD_LOGIC;
    \PixelData_reg[5]_3\ : out STD_LOGIC;
    \PixelData_reg[4]_3\ : out STD_LOGIC;
    \PixelData_reg[3]_3\ : out STD_LOGIC;
    \PixelData_reg[2]_3\ : out STD_LOGIC;
    \PixelData_reg[1]_3\ : out STD_LOGIC;
    \PixelData_reg[0]_3\ : out STD_LOGIC;
    \PixelData_reg[6]_4\ : out STD_LOGIC;
    \PixelData_reg[5]_4\ : out STD_LOGIC;
    \PixelData_reg[4]_4\ : out STD_LOGIC;
    \PixelData_reg[3]_4\ : out STD_LOGIC;
    \PixelData_reg[2]_4\ : out STD_LOGIC;
    \PixelData_reg[1]_4\ : out STD_LOGIC;
    \PixelData_reg[0]_4\ : out STD_LOGIC;
    DataOut : in STD_LOGIC_VECTOR ( 0 to 0 );
    Memory_reg_0 : in STD_LOGIC;
    Memory_reg_0_0 : in STD_LOGIC;
    Memory_reg_0_1 : in STD_LOGIC;
    Memory_reg_0_2 : in STD_LOGIC;
    Memory_reg_0_3 : in STD_LOGIC;
    Memory_reg_0_4 : in STD_LOGIC;
    Memory_reg_0_5 : in STD_LOGIC;
    Memory_reg_0_6 : in STD_LOGIC;
    Memory_reg_0_7 : in STD_LOGIC;
    Memory_reg_0_8 : in STD_LOGIC;
    Memory_reg_0_9 : in STD_LOGIC;
    Memory_reg_0_10 : in STD_LOGIC;
    Memory_reg_0_11 : in STD_LOGIC;
    Memory_reg_0_12 : in STD_LOGIC;
    Memory_reg_0_13 : in STD_LOGIC;
    Memory_reg_0_14 : in STD_LOGIC;
    Memory_reg_0_15 : in STD_LOGIC;
    Memory_reg_0_16 : in STD_LOGIC;
    Memory_reg_0_17 : in STD_LOGIC;
    Memory_reg_0_18 : in STD_LOGIC;
    Memory_reg_0_19 : in STD_LOGIC;
    Memory_reg_0_20 : in STD_LOGIC;
    Memory_reg_0_21 : in STD_LOGIC;
    Memory_reg_0_22 : in STD_LOGIC;
    Memory_reg_0_23 : in STD_LOGIC;
    Memory_reg_0_24 : in STD_LOGIC;
    Memory_reg_0_25 : in STD_LOGIC;
    Memory_reg_0_26 : in STD_LOGIC;
    Memory_reg_0_27 : in STD_LOGIC;
    Memory_reg_0_28 : in STD_LOGIC;
    Memory_reg_0_29 : in STD_LOGIC;
    Memory_reg_0_30 : in STD_LOGIC;
    Memory_reg_0_31 : in STD_LOGIC;
    Memory_reg_0_32 : in STD_LOGIC;
    Memory_reg_0_33 : in STD_LOGIC;
    Memory_reg_0_34 : in STD_LOGIC;
    Memory_reg_0_35 : in STD_LOGIC;
    Memory_reg_0_36 : in STD_LOGIC;
    Memory_reg_0_37 : in STD_LOGIC;
    Memory_reg_0_38 : in STD_LOGIC;
    Memory_reg_0_39 : in STD_LOGIC;
    Memory_reg_0_40 : in STD_LOGIC;
    Memory_reg_0_41 : in STD_LOGIC;
    Memory_reg_0_42 : in STD_LOGIC;
    Memory_reg_0_43 : in STD_LOGIC;
    Memory_reg_0_44 : in STD_LOGIC;
    Memory_reg_0_45 : in STD_LOGIC;
    Memory_reg_0_46 : in STD_LOGIC;
    Memory_reg_0_47 : in STD_LOGIC;
    Memory_reg_0_48 : in STD_LOGIC;
    Memory_reg_0_49 : in STD_LOGIC;
    Memory_reg_0_50 : in STD_LOGIC;
    Memory_reg_0_51 : in STD_LOGIC;
    Memory_reg_0_52 : in STD_LOGIC;
    Memory_reg_0_53 : in STD_LOGIC;
    Memory_reg_0_54 : in STD_LOGIC;
    Memory_reg_0_55 : in STD_LOGIC;
    Memory_reg_0_56 : in STD_LOGIC;
    Memory_reg_0_57 : in STD_LOGIC;
    Memory_reg_0_58 : in STD_LOGIC;
    Memory_reg_0_59 : in STD_LOGIC;
    Memory_reg_0_60 : in STD_LOGIC;
    Memory_reg_0_61 : in STD_LOGIC;
    Memory_reg_0_62 : in STD_LOGIC;
    Memory_reg_0_63 : in STD_LOGIC;
    Memory_reg_0_64 : in STD_LOGIC;
    Memory_reg_0_65 : in STD_LOGIC;
    Memory_reg_0_66 : in STD_LOGIC;
    Memory_reg_0_67 : in STD_LOGIC;
    Memory_reg_0_68 : in STD_LOGIC;
    Memory_reg_0_69 : in STD_LOGIC;
    Memory_reg_0_70 : in STD_LOGIC;
    Memory_reg_0_71 : in STD_LOGIC;
    Memory_reg_0_72 : in STD_LOGIC;
    Memory_reg_0_73 : in STD_LOGIC;
    Memory_reg_0_74 : in STD_LOGIC;
    Memory_reg_0_75 : in STD_LOGIC;
    Memory_reg_0_76 : in STD_LOGIC;
    Memory_reg_0_77 : in STD_LOGIC;
    Memory_reg_0_78 : in STD_LOGIC;
    Memory_reg_0_79 : in STD_LOGIC;
    Memory_reg_0_80 : in STD_LOGIC;
    Memory_reg_0_81 : in STD_LOGIC;
    Memory_reg_0_82 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SymbolROM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SymbolROM is
begin
\PixelData_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_81,
      I1 => Memory_reg_0_82,
      O => \PixelData_reg[0]_4\,
      S => DataOut(0)
    );
\PixelData_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_67,
      I1 => Memory_reg_0_68,
      O => \PixelData_reg[0]_3\,
      S => DataOut(0)
    );
\PixelData_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_39,
      I1 => Memory_reg_0_40,
      O => \PixelData_reg[0]_1\,
      S => DataOut(0)
    );
\PixelData_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_53,
      I1 => Memory_reg_0_54,
      O => \PixelData_reg[0]_2\,
      S => DataOut(0)
    );
\PixelData_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_11,
      I1 => Memory_reg_0_12,
      O => \PixelData_reg[0]\,
      S => DataOut(0)
    );
\PixelData_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_25,
      I1 => Memory_reg_0_26,
      O => \PixelData_reg[0]_0\,
      S => DataOut(0)
    );
\PixelData_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_79,
      I1 => Memory_reg_0_80,
      O => \PixelData_reg[1]_4\,
      S => DataOut(0)
    );
\PixelData_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_65,
      I1 => Memory_reg_0_66,
      O => \PixelData_reg[1]_3\,
      S => DataOut(0)
    );
\PixelData_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_37,
      I1 => Memory_reg_0_38,
      O => \PixelData_reg[1]_1\,
      S => DataOut(0)
    );
\PixelData_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_51,
      I1 => Memory_reg_0_52,
      O => \PixelData_reg[1]_2\,
      S => DataOut(0)
    );
\PixelData_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_9,
      I1 => Memory_reg_0_10,
      O => \PixelData_reg[1]\,
      S => DataOut(0)
    );
\PixelData_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_23,
      I1 => Memory_reg_0_24,
      O => \PixelData_reg[1]_0\,
      S => DataOut(0)
    );
\PixelData_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_77,
      I1 => Memory_reg_0_78,
      O => \PixelData_reg[2]_4\,
      S => DataOut(0)
    );
\PixelData_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_63,
      I1 => Memory_reg_0_64,
      O => \PixelData_reg[2]_3\,
      S => DataOut(0)
    );
\PixelData_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_35,
      I1 => Memory_reg_0_36,
      O => \PixelData_reg[2]_1\,
      S => DataOut(0)
    );
\PixelData_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_49,
      I1 => Memory_reg_0_50,
      O => \PixelData_reg[2]_2\,
      S => DataOut(0)
    );
\PixelData_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_7,
      I1 => Memory_reg_0_8,
      O => \PixelData_reg[2]\,
      S => DataOut(0)
    );
\PixelData_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_21,
      I1 => Memory_reg_0_22,
      O => \PixelData_reg[2]_0\,
      S => DataOut(0)
    );
\PixelData_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_75,
      I1 => Memory_reg_0_76,
      O => \PixelData_reg[3]_4\,
      S => DataOut(0)
    );
\PixelData_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_61,
      I1 => Memory_reg_0_62,
      O => \PixelData_reg[3]_3\,
      S => DataOut(0)
    );
\PixelData_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_33,
      I1 => Memory_reg_0_34,
      O => \PixelData_reg[3]_1\,
      S => DataOut(0)
    );
\PixelData_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_47,
      I1 => Memory_reg_0_48,
      O => \PixelData_reg[3]_2\,
      S => DataOut(0)
    );
\PixelData_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_5,
      I1 => Memory_reg_0_6,
      O => \PixelData_reg[3]\,
      S => DataOut(0)
    );
\PixelData_reg[3]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_19,
      I1 => Memory_reg_0_20,
      O => \PixelData_reg[3]_0\,
      S => DataOut(0)
    );
\PixelData_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_73,
      I1 => Memory_reg_0_74,
      O => \PixelData_reg[4]_4\,
      S => DataOut(0)
    );
\PixelData_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_59,
      I1 => Memory_reg_0_60,
      O => \PixelData_reg[4]_3\,
      S => DataOut(0)
    );
\PixelData_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_31,
      I1 => Memory_reg_0_32,
      O => \PixelData_reg[4]_1\,
      S => DataOut(0)
    );
\PixelData_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_45,
      I1 => Memory_reg_0_46,
      O => \PixelData_reg[4]_2\,
      S => DataOut(0)
    );
\PixelData_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_3,
      I1 => Memory_reg_0_4,
      O => \PixelData_reg[4]\,
      S => DataOut(0)
    );
\PixelData_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_17,
      I1 => Memory_reg_0_18,
      O => \PixelData_reg[4]_0\,
      S => DataOut(0)
    );
\PixelData_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_71,
      I1 => Memory_reg_0_72,
      O => \PixelData_reg[5]_4\,
      S => DataOut(0)
    );
\PixelData_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_57,
      I1 => Memory_reg_0_58,
      O => \PixelData_reg[5]_3\,
      S => DataOut(0)
    );
\PixelData_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_29,
      I1 => Memory_reg_0_30,
      O => \PixelData_reg[5]_1\,
      S => DataOut(0)
    );
\PixelData_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_43,
      I1 => Memory_reg_0_44,
      O => \PixelData_reg[5]_2\,
      S => DataOut(0)
    );
\PixelData_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_1,
      I1 => Memory_reg_0_2,
      O => \PixelData_reg[5]\,
      S => DataOut(0)
    );
\PixelData_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_15,
      I1 => Memory_reg_0_16,
      O => \PixelData_reg[5]_0\,
      S => DataOut(0)
    );
\PixelData_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_69,
      I1 => Memory_reg_0_70,
      O => \PixelData_reg[6]_4\,
      S => DataOut(0)
    );
\PixelData_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_55,
      I1 => Memory_reg_0_56,
      O => \PixelData_reg[6]_3\,
      S => DataOut(0)
    );
\PixelData_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_27,
      I1 => Memory_reg_0_28,
      O => \PixelData_reg[6]_1\,
      S => DataOut(0)
    );
\PixelData_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_41,
      I1 => Memory_reg_0_42,
      O => \PixelData_reg[6]_2\,
      S => DataOut(0)
    );
\PixelData_reg[6]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0,
      I1 => Memory_reg_0_0,
      O => \PixelData_reg[6]\,
      S => DataOut(0)
    );
\PixelData_reg[6]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => Memory_reg_0_13,
      I1 => Memory_reg_0_14,
      O => \PixelData_reg[6]_0\,
      S => DataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGASync is
  port (
    HSync : out STD_LOGIC;
    VSync : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TileRow_reg[0]\ : out STD_LOGIC;
    \MatrixRow_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MatrixRow_reg[0]_0\ : out STD_LOGIC;
    \TileRow_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MatrixCol_reg[0]\ : out STD_LOGIC;
    \TileCol_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TileCol_reg[0]_0\ : out STD_LOGIC;
    \MatrixCol_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    btnC : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MatrixRow_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TileCol_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MatrixCol_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGASync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGASync is
  signal HCount : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \HCount[0]_i_2_n_0\ : STD_LOGIC;
  signal \HCount[10]_i_2_n_0\ : STD_LOGIC;
  signal \HCount[10]_i_3_n_0\ : STD_LOGIC;
  signal \HCount[5]_i_2_n_0\ : STD_LOGIC;
  signal HCount_0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HSync_i_2_n_0 : STD_LOGIC;
  signal HSync_i_3_n_0 : STD_LOGIC;
  signal \MatrixCol[6]_i_6_n_0\ : STD_LOGIC;
  signal \MatrixCol[6]_i_7_n_0\ : STD_LOGIC;
  signal \MatrixRow[5]_i_10_n_0\ : STD_LOGIC;
  signal \MatrixRow[5]_i_6_n_0\ : STD_LOGIC;
  signal \MatrixRow[5]_i_7_n_0\ : STD_LOGIC;
  signal \MatrixRow[5]_i_8_n_0\ : STD_LOGIC;
  signal \MatrixRow[5]_i_9_n_0\ : STD_LOGIC;
  signal PixelX : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal PixelY : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \TileCol[2]_i_3_n_0\ : STD_LOGIC;
  signal \TileCol[2]_i_4_n_0\ : STD_LOGIC;
  signal \TileCol[2]_i_5_n_0\ : STD_LOGIC;
  signal \^tilecol_reg[0]_0\ : STD_LOGIC;
  signal \TileRow[3]_i_3_n_0\ : STD_LOGIC;
  signal \TileRow[3]_i_5_n_0\ : STD_LOGIC;
  signal \TileRow[3]_i_6_n_0\ : STD_LOGIC;
  signal \^tilerow_reg[0]\ : STD_LOGIC;
  signal \^tilerow_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal VCount : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \VCount[0]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[1]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[2]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[3]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[4]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[5]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[5]_i_2_n_0\ : STD_LOGIC;
  signal \VCount[6]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[6]_i_2_n_0\ : STD_LOGIC;
  signal \VCount[6]_i_3_n_0\ : STD_LOGIC;
  signal \VCount[7]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[8]_i_1_n_0\ : STD_LOGIC;
  signal \VCount[9]_i_2_n_0\ : STD_LOGIC;
  signal \VCount[9]_i_3_n_0\ : STD_LOGIC;
  signal VCount_1 : STD_LOGIC;
  signal VSync_i_1_n_0 : STD_LOGIC;
  signal VSync_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HCount[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \HCount[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \HCount[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \HCount[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \HCount[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \HCount[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \HCount[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \HCount[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \HCount[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of HSync_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \MatrixCol[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \MatrixRow[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \MatrixRow[5]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \TileCol[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \TileCol[2]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \TileRow[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \VCount[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \VCount[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \VCount[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \VCount[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \VCount[6]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \VCount[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \VCount[8]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \VCount[9]_i_3\ : label is "soft_lutpair4";
begin
  \TileCol_reg[0]_0\ <= \^tilecol_reg[0]_0\;
  \TileRow_reg[0]\ <= \^tilerow_reg[0]\;
  \TileRow_reg[3]\(0) <= \^tilerow_reg[3]\(0);
\HCount[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \HCount[0]_i_2_n_0\,
      I1 => HCount(0),
      O => HCount_0(0)
    );
\HCount[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => HCount(7),
      I1 => HCount(8),
      I2 => HCount(10),
      I3 => HCount(9),
      I4 => HCount(6),
      I5 => HSync_i_2_n_0,
      O => \HCount[0]_i_2_n_0\
    );
\HCount[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(10),
      I2 => \HCount[10]_i_3_n_0\,
      I3 => HSync_i_3_n_0,
      O => HCount_0(10)
    );
\HCount[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \HCount[0]_i_2_n_0\,
      I1 => HCount(0),
      O => \HCount[10]_i_2_n_0\
    );
\HCount[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => HCount(4),
      I1 => HCount(2),
      I2 => HCount(0),
      I3 => HCount(1),
      I4 => HCount(3),
      I5 => HCount(5),
      O => \HCount[10]_i_3_n_0\
    );
\HCount[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(1),
      I2 => HCount(0),
      O => HCount_0(1)
    );
\HCount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(2),
      I2 => HCount(0),
      I3 => HCount(1),
      O => HCount_0(2)
    );
\HCount[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(3),
      I2 => HCount(1),
      I3 => HCount(0),
      I4 => HCount(2),
      O => HCount_0(3)
    );
\HCount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(4),
      I2 => HCount(2),
      I3 => HCount(0),
      I4 => HCount(1),
      I5 => HCount(3),
      O => HCount_0(4)
    );
\HCount[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(5),
      I2 => \HCount[5]_i_2_n_0\,
      O => HCount_0(5)
    );
\HCount[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => HCount(3),
      I1 => HCount(1),
      I2 => HCount(0),
      I3 => HCount(2),
      I4 => HCount(4),
      O => \HCount[5]_i_2_n_0\
    );
\HCount[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(6),
      I2 => \HCount[10]_i_3_n_0\,
      O => HCount_0(6)
    );
\HCount[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(7),
      I2 => \HCount[10]_i_3_n_0\,
      I3 => HCount(6),
      O => HCount_0(7)
    );
\HCount[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(8),
      I2 => \HCount[10]_i_3_n_0\,
      I3 => HCount(7),
      I4 => HCount(6),
      O => HCount_0(8)
    );
\HCount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      I1 => HCount(9),
      I2 => \HCount[10]_i_3_n_0\,
      I3 => HCount(8),
      I4 => HCount(6),
      I5 => HCount(7),
      O => HCount_0(9)
    );
\HCount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(0),
      Q => HCount(0)
    );
\HCount_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(10),
      Q => HCount(10)
    );
\HCount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(1),
      Q => HCount(1)
    );
\HCount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(2),
      Q => HCount(2)
    );
\HCount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(3),
      Q => HCount(3)
    );
\HCount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(4),
      Q => HCount(4)
    );
\HCount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(5),
      Q => HCount(5)
    );
\HCount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(6),
      Q => HCount(6)
    );
\HCount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(7),
      Q => HCount(7)
    );
\HCount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(8),
      Q => HCount(8)
    );
\HCount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount_0(9),
      Q => HCount(9)
    );
HSync_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => HSync_i_2_n_0,
      I1 => HCount(0),
      I2 => HCount(10),
      I3 => HSync_i_3_n_0,
      O => p_0_in
    );
HSync_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => HCount(1),
      I1 => HCount(4),
      I2 => HCount(5),
      I3 => HCount(3),
      I4 => HCount(2),
      O => HSync_i_2_n_0
    );
HSync_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => HCount(8),
      I1 => HCount(6),
      I2 => HCount(7),
      I3 => HCount(9),
      O => HSync_i_3_n_0
    );
HSync_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => p_0_in,
      Q => HSync
    );
\MatrixCol[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tilecol_reg[0]_0\,
      I1 => \MatrixCol_reg[0]_1\(0),
      O => \MatrixCol_reg[0]_0\(0)
    );
\MatrixCol[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0808003000303"
    )
        port map (
      I0 => \MatrixCol[6]_i_6_n_0\,
      I1 => PixelX(9),
      I2 => PixelX(7),
      I3 => \MatrixCol[6]_i_7_n_0\,
      I4 => PixelX(6),
      I5 => PixelX(8),
      O => \MatrixCol_reg[0]\
    );
\MatrixCol[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => PixelX(4),
      I1 => PixelX(2),
      I2 => PixelX(0),
      I3 => PixelX(1),
      I4 => PixelX(3),
      I5 => PixelX(5),
      O => \MatrixCol[6]_i_6_n_0\
    );
\MatrixCol[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFFFFFFFFF"
    )
        port map (
      I0 => PixelX(4),
      I1 => PixelX(2),
      I2 => PixelX(1),
      I3 => PixelX(0),
      I4 => PixelX(3),
      I5 => PixelX(5),
      O => \MatrixCol[6]_i_7_n_0\
    );
\MatrixRow[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tilerow_reg[0]\,
      I1 => \MatrixRow_reg[0]_1\(0),
      O => \MatrixRow_reg[0]\(0)
    );
\MatrixRow[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => PixelY(4),
      I1 => PixelY(2),
      I2 => PixelY(1),
      I3 => PixelY(0),
      I4 => PixelY(3),
      I5 => PixelY(5),
      O => \MatrixRow[5]_i_10_n_0\
    );
\MatrixRow[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \MatrixRow[5]_i_6_n_0\,
      I1 => \^tilerow_reg[3]\(0),
      O => \MatrixRow_reg[0]_0\
    );
\MatrixRow[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => PixelX(8),
      I1 => PixelX(6),
      I2 => \MatrixRow[5]_i_7_n_0\,
      I3 => PixelX(5),
      I4 => PixelX(7),
      I5 => PixelX(9),
      O => \MatrixRow[5]_i_6_n_0\
    );
\MatrixRow[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => PixelX(3),
      I1 => PixelX(1),
      I2 => \MatrixRow[5]_i_8_n_0\,
      I3 => PixelX(0),
      I4 => PixelX(2),
      I5 => PixelX(4),
      O => \MatrixRow[5]_i_7_n_0\
    );
\MatrixRow[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC8C8C3C0"
    )
        port map (
      I0 => \MatrixRow[5]_i_9_n_0\,
      I1 => PixelY(9),
      I2 => PixelY(7),
      I3 => \MatrixRow[5]_i_10_n_0\,
      I4 => PixelY(6),
      I5 => PixelY(8),
      O => \MatrixRow[5]_i_8_n_0\
    );
\MatrixRow[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAA00000000"
    )
        port map (
      I0 => PixelY(4),
      I1 => PixelY(2),
      I2 => PixelY(0),
      I3 => PixelY(1),
      I4 => PixelY(3),
      I5 => PixelY(5),
      O => \MatrixRow[5]_i_9_n_0\
    );
\PixelX_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(0),
      Q => PixelX(0)
    );
\PixelX_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(10),
      Q => \^tilerow_reg[3]\(0)
    );
\PixelX_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(1),
      Q => PixelX(1)
    );
\PixelX_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(2),
      Q => PixelX(2)
    );
\PixelX_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(3),
      Q => PixelX(3)
    );
\PixelX_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(4),
      Q => PixelX(4)
    );
\PixelX_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(5),
      Q => PixelX(5)
    );
\PixelX_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(6),
      Q => PixelX(6)
    );
\PixelX_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(7),
      Q => PixelX(7)
    );
\PixelX_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(8),
      Q => PixelX(8)
    );
\PixelX_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => HCount(9),
      Q => PixelX(9)
    );
\PixelY_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(0),
      Q => PixelY(0)
    );
\PixelY_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(1),
      Q => PixelY(1)
    );
\PixelY_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(2),
      Q => PixelY(2)
    );
\PixelY_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(3),
      Q => PixelY(3)
    );
\PixelY_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(4),
      Q => PixelY(4)
    );
\PixelY_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(5),
      Q => PixelY(5)
    );
\PixelY_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(6),
      Q => PixelY(6)
    );
\PixelY_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(7),
      Q => PixelY(7)
    );
\PixelY_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(8),
      Q => PixelY(8)
    );
\PixelY_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VCount(9),
      Q => PixelY(9)
    );
\TileCol[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tilecol_reg[0]_0\,
      I1 => \TileCol_reg[0]_1\(0),
      O => \TileCol_reg[0]\(0)
    );
\TileCol[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \TileCol[2]_i_3_n_0\,
      I1 => \^tilerow_reg[3]\(0),
      O => \^tilecol_reg[0]_0\
    );
\TileCol[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3FBFBFFFFCFCFC"
    )
        port map (
      I0 => \TileCol[2]_i_4_n_0\,
      I1 => PixelX(9),
      I2 => PixelX(7),
      I3 => \TileCol[2]_i_5_n_0\,
      I4 => PixelX(6),
      I5 => PixelX(8),
      O => \TileCol[2]_i_3_n_0\
    );
\TileCol[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => PixelX(4),
      I1 => PixelX(2),
      I2 => PixelX(1),
      I3 => PixelX(0),
      I4 => PixelX(3),
      I5 => PixelX(5),
      O => \TileCol[2]_i_4_n_0\
    );
\TileCol[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
        port map (
      I0 => PixelX(4),
      I1 => PixelX(2),
      I2 => PixelX(0),
      I3 => PixelX(1),
      I4 => PixelX(3),
      I5 => PixelX(5),
      O => \TileCol[2]_i_5_n_0\
    );
\TileRow[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tilerow_reg[0]\,
      I1 => Q(0),
      O => D(0)
    );
\TileRow[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => PixelX(9),
      I1 => PixelX(7),
      I2 => \TileRow[3]_i_3_n_0\,
      I3 => PixelX(6),
      I4 => PixelX(8),
      I5 => \^tilerow_reg[3]\(0),
      O => E(0)
    );
\TileRow[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => PixelX(4),
      I1 => PixelX(2),
      I2 => PixelX(1),
      I3 => PixelX(0),
      I4 => PixelX(3),
      I5 => PixelX(5),
      O => \TileRow[3]_i_3_n_0\
    );
\TileRow[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333333B3B3F3C"
    )
        port map (
      I0 => \TileRow[3]_i_5_n_0\,
      I1 => PixelY(9),
      I2 => PixelY(7),
      I3 => \TileRow[3]_i_6_n_0\,
      I4 => PixelY(6),
      I5 => PixelY(8),
      O => \^tilerow_reg[0]\
    );
\TileRow[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555FFFFFFFF"
    )
        port map (
      I0 => PixelY(4),
      I1 => PixelY(2),
      I2 => PixelY(1),
      I3 => PixelY(0),
      I4 => PixelY(3),
      I5 => PixelY(5),
      O => \TileRow[3]_i_5_n_0\
    );
\TileRow[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => PixelY(4),
      I1 => PixelY(2),
      I2 => PixelY(0),
      I3 => PixelY(1),
      I4 => PixelY(3),
      I5 => PixelY(5),
      O => \TileRow[3]_i_6_n_0\
    );
\VCount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VCount(0),
      O => \VCount[0]_i_1_n_0\
    );
\VCount[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \VCount[6]_i_2_n_0\,
      I1 => VCount(1),
      I2 => VCount(0),
      O => \VCount[1]_i_1_n_0\
    );
\VCount[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \VCount[6]_i_2_n_0\,
      I1 => VCount(2),
      I2 => VCount(0),
      I3 => VCount(1),
      O => \VCount[2]_i_1_n_0\
    );
\VCount[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \VCount[6]_i_2_n_0\,
      I1 => VCount(3),
      I2 => VCount(2),
      I3 => VCount(1),
      I4 => VCount(0),
      O => \VCount[3]_i_1_n_0\
    );
\VCount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \VCount[6]_i_2_n_0\,
      I1 => VCount(4),
      I2 => VCount(2),
      I3 => VCount(3),
      I4 => VCount(0),
      I5 => VCount(1),
      O => \VCount[4]_i_1_n_0\
    );
\VCount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \VCount[6]_i_2_n_0\,
      I1 => VCount(5),
      I2 => \VCount[5]_i_2_n_0\,
      I3 => VCount(3),
      I4 => VCount(0),
      I5 => VCount(1),
      O => \VCount[5]_i_1_n_0\
    );
\VCount[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => VCount(2),
      I1 => VCount(4),
      O => \VCount[5]_i_2_n_0\
    );
\VCount[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \VCount[6]_i_2_n_0\,
      I1 => VCount(6),
      I2 => VCount(5),
      I3 => VCount(2),
      I4 => VCount(4),
      I5 => \VCount[6]_i_3_n_0\,
      O => \VCount[6]_i_1_n_0\
    );
\VCount[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => VCount(8),
      I1 => VCount(7),
      I2 => VCount(4),
      I3 => VCount(2),
      I4 => VCount(9),
      I5 => \VCount[9]_i_3_n_0\,
      O => \VCount[6]_i_2_n_0\
    );
\VCount[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => VCount(1),
      I1 => VCount(0),
      I2 => VCount(3),
      O => \VCount[6]_i_3_n_0\
    );
\VCount[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => VCount(7),
      I1 => VCount(4),
      I2 => VCount(2),
      I3 => \VCount[9]_i_3_n_0\,
      O => \VCount[7]_i_1_n_0\
    );
\VCount[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => VCount(8),
      I1 => VCount(7),
      I2 => VCount(2),
      I3 => VCount(4),
      I4 => \VCount[9]_i_3_n_0\,
      O => \VCount[8]_i_1_n_0\
    );
\VCount[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \HCount[10]_i_2_n_0\,
      O => VCount_1
    );
\VCount[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAA8"
    )
        port map (
      I0 => VCount(9),
      I1 => VCount(2),
      I2 => VCount(4),
      I3 => VCount(7),
      I4 => VCount(8),
      I5 => \VCount[9]_i_3_n_0\,
      O => \VCount[9]_i_2_n_0\
    );
\VCount[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => VCount(3),
      I1 => VCount(0),
      I2 => VCount(1),
      I3 => VCount(6),
      I4 => VCount(5),
      O => \VCount[9]_i_3_n_0\
    );
\VCount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[0]_i_1_n_0\,
      Q => VCount(0)
    );
\VCount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[1]_i_1_n_0\,
      Q => VCount(1)
    );
\VCount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[2]_i_1_n_0\,
      Q => VCount(2)
    );
\VCount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[3]_i_1_n_0\,
      Q => VCount(3)
    );
\VCount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[4]_i_1_n_0\,
      Q => VCount(4)
    );
\VCount_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[5]_i_1_n_0\,
      Q => VCount(5)
    );
\VCount_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[6]_i_1_n_0\,
      Q => VCount(6)
    );
\VCount_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[7]_i_1_n_0\,
      Q => VCount(7)
    );
\VCount_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[8]_i_1_n_0\,
      Q => VCount(8)
    );
\VCount_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => VCount_1,
      CLR => btnC,
      D => \VCount[9]_i_2_n_0\,
      Q => VCount(9)
    );
VSync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557F7F55557FFF"
    )
        port map (
      I0 => VCount(9),
      I1 => VCount(6),
      I2 => VCount(5),
      I3 => VCount(3),
      I4 => VSync_i_2_n_0,
      I5 => VCount(4),
      O => VSync_i_1_n_0
    );
VSync_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => VCount(7),
      I1 => VCount(8),
      O => VSync_i_2_n_0
    );
VSync_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => VSync_i_1_n_0,
      Q => VSync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGATileMatrix is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PixelData_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PixelData_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ReadAddress : out STD_LOGIC_VECTOR ( 12 downto 0 );
    VGAGreen : out STD_LOGIC_VECTOR ( 0 to 0 );
    \PixelX_reg[9]\ : in STD_LOGIC;
    \PixelX_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TileRow_reg[3]_0\ : in STD_LOGIC;
    \TileRow_reg[3]_1\ : in STD_LOGIC;
    \TileRow_reg[3]_2\ : in STD_LOGIC;
    \TileRow_reg[3]_3\ : in STD_LOGIC;
    \TileRow_reg[3]_4\ : in STD_LOGIC;
    \TileRow_reg[3]_5\ : in STD_LOGIC;
    \TileRow_reg[3]_6\ : in STD_LOGIC;
    \TileRow_reg[2]_0\ : in STD_LOGIC;
    \TileRow_reg[1]_0\ : in STD_LOGIC;
    \PixelY_reg[9]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \PixelX_reg[10]_0\ : in STD_LOGIC;
    \PixelX_reg[10]_1\ : in STD_LOGIC;
    \MatrixCol_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    btnC : in STD_LOGIC;
    \TileRow_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TileCol_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGATileMatrix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGATileMatrix is
  signal MatrixCol : STD_LOGIC;
  signal \MatrixCol[6]_i_4_n_0\ : STD_LOGIC;
  signal \MatrixCol[6]_i_5_n_0\ : STD_LOGIC;
  signal \MatrixCol_reg__1\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal MatrixRow : STD_LOGIC;
  signal \MatrixRow[5]_i_4_n_0\ : STD_LOGIC;
  signal \MatrixRow[5]_i_5_n_0\ : STD_LOGIC;
  signal \MatrixRow_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal Memory_reg_0_i_10_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_11_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_12_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_13_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_14_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_15_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_1_n_2 : STD_LOGIC;
  signal Memory_reg_0_i_1_n_3 : STD_LOGIC;
  signal Memory_reg_0_i_2_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_2_n_1 : STD_LOGIC;
  signal Memory_reg_0_i_2_n_2 : STD_LOGIC;
  signal Memory_reg_0_i_2_n_3 : STD_LOGIC;
  signal Memory_reg_0_i_3_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_3_n_1 : STD_LOGIC;
  signal Memory_reg_0_i_3_n_2 : STD_LOGIC;
  signal Memory_reg_0_i_3_n_3 : STD_LOGIC;
  signal Memory_reg_0_i_5_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_6_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_7_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_8_n_0 : STD_LOGIC;
  signal Memory_reg_0_i_9_n_0 : STD_LOGIC;
  signal PixelData : STD_LOGIC_VECTOR ( 1 to 7 );
  signal \PixelData[0]_i_1_n_0\ : STD_LOGIC;
  signal \PixelData[1]_i_1_n_0\ : STD_LOGIC;
  signal \PixelData[2]_i_1_n_0\ : STD_LOGIC;
  signal \PixelData[3]_i_1_n_0\ : STD_LOGIC;
  signal \PixelData[4]_i_1_n_0\ : STD_LOGIC;
  signal \PixelData[5]_i_1_n_0\ : STD_LOGIC;
  signal \PixelData[6]_i_1_n_0\ : STD_LOGIC;
  signal \PixelData[7]_i_1_n_0\ : STD_LOGIC;
  signal \^pixeldata_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pixeldata_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^readaddress\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ReadAddress0 : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal \ReadAddress0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_n_1\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_n_2\ : STD_LOGIC;
  signal \ReadAddress0__0_carry__0_n_3\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_n_0\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_n_1\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_n_2\ : STD_LOGIC;
  signal \ReadAddress0__0_carry_n_3\ : STD_LOGIC;
  signal TileCol : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \TileCol[1]_i_1_n_0\ : STD_LOGIC;
  signal \TileCol[2]_i_1_n_0\ : STD_LOGIC;
  signal \TileRow[1]_i_1_n_0\ : STD_LOGIC;
  signal \TileRow[2]_i_1_n_0\ : STD_LOGIC;
  signal \TileRow[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal NLW_Memory_reg_0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Memory_reg_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Memory_reg_0_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ReadAddress0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MatrixCol[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \MatrixCol[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \MatrixCol[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \MatrixCol[6]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \MatrixRow[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \MatrixRow[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \MatrixRow[5]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \MatrixRow[5]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \TileCol[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \TileCol[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \TileRow[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \TileRow[3]_i_2\ : label is "soft_lutpair15";
begin
  \PixelData_reg[6]_0\(0) <= \^pixeldata_reg[6]_0\(0);
  \PixelData_reg[7]_0\(3 downto 0) <= \^pixeldata_reg[7]_0\(3 downto 0);
  Q(0) <= \^q\(0);
  ReadAddress(12 downto 0) <= \^readaddress\(12 downto 0);
\MatrixCol[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^readaddress\(1),
      I1 => \PixelX_reg[10]_1\,
      I2 => \^readaddress\(0),
      O => \p_0_in__0\(1)
    );
\MatrixCol[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60A0"
    )
        port map (
      I0 => \MatrixCol_reg__1\(2),
      I1 => \^readaddress\(0),
      I2 => \PixelX_reg[10]_1\,
      I3 => \^readaddress\(1),
      O => \p_0_in__0\(2)
    );
\MatrixCol[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60A0A0A0"
    )
        port map (
      I0 => \MatrixCol_reg__1\(3),
      I1 => \^readaddress\(1),
      I2 => \PixelX_reg[10]_1\,
      I3 => \^readaddress\(0),
      I4 => \MatrixCol_reg__1\(2),
      O => \p_0_in__0\(3)
    );
\MatrixCol[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00AA00AA00AA00"
    )
        port map (
      I0 => \MatrixCol_reg__1\(4),
      I1 => \MatrixCol_reg__1\(2),
      I2 => \^readaddress\(0),
      I3 => \PixelX_reg[10]_1\,
      I4 => \^readaddress\(1),
      I5 => \MatrixCol_reg__1\(3),
      O => \p_0_in__0\(4)
    );
\MatrixCol[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MatrixCol[6]_i_4_n_0\,
      I1 => \MatrixCol_reg__1\(5),
      I2 => \MatrixCol[6]_i_5_n_0\,
      O => \p_0_in__0\(5)
    );
\MatrixCol[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \PixelX_reg[9]\,
      I1 => \PixelX_reg[10]\(0),
      I2 => \^pixeldata_reg[6]_0\(0),
      I3 => TileCol(1),
      I4 => TileCol(2),
      O => MatrixCol
    );
\MatrixCol[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MatrixCol[6]_i_4_n_0\,
      I1 => \PixelX_reg[10]_1\,
      I2 => \MatrixCol_reg__1\(6),
      I3 => \MatrixCol[6]_i_5_n_0\,
      I4 => \MatrixCol_reg__1\(5),
      O => \p_0_in__0\(6)
    );
\MatrixCol[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => \^readaddress\(0),
      I1 => \^readaddress\(1),
      I2 => \MatrixCol_reg__1\(2),
      I3 => \MatrixCol_reg__1\(3),
      I4 => \MatrixCol_reg__1\(4),
      I5 => \PixelX_reg[10]_1\,
      O => \MatrixCol[6]_i_4_n_0\
    );
\MatrixCol[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \MatrixCol_reg__1\(3),
      I1 => \^readaddress\(1),
      I2 => \PixelX_reg[10]_1\,
      I3 => \^readaddress\(0),
      I4 => \MatrixCol_reg__1\(2),
      I5 => \MatrixCol_reg__1\(4),
      O => \MatrixCol[6]_i_5_n_0\
    );
\MatrixCol_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixCol,
      CLR => btnC,
      D => \MatrixCol_reg[0]_0\(0),
      Q => \^readaddress\(0)
    );
\MatrixCol_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixCol,
      CLR => btnC,
      D => \p_0_in__0\(1),
      Q => \^readaddress\(1)
    );
\MatrixCol_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixCol,
      CLR => btnC,
      D => \p_0_in__0\(2),
      Q => \MatrixCol_reg__1\(2)
    );
\MatrixCol_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixCol,
      CLR => btnC,
      D => \p_0_in__0\(3),
      Q => \MatrixCol_reg__1\(3)
    );
\MatrixCol_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixCol,
      CLR => btnC,
      D => \p_0_in__0\(4),
      Q => \MatrixCol_reg__1\(4)
    );
\MatrixCol_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixCol,
      CLR => btnC,
      D => \p_0_in__0\(5),
      Q => \MatrixCol_reg__1\(5)
    );
\MatrixCol_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixCol,
      CLR => btnC,
      D => \p_0_in__0\(6),
      Q => \MatrixCol_reg__1\(6)
    );
\MatrixRow[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \MatrixRow_reg__0\(1),
      I1 => \PixelY_reg[9]\,
      I2 => \^q\(0),
      O => \p_0_in__1\(1)
    );
\MatrixRow[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60A0"
    )
        port map (
      I0 => \MatrixRow_reg__0\(2),
      I1 => \^q\(0),
      I2 => \PixelY_reg[9]\,
      I3 => \MatrixRow_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\MatrixRow[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60A0A0A0"
    )
        port map (
      I0 => \MatrixRow_reg__0\(3),
      I1 => \MatrixRow_reg__0\(1),
      I2 => \PixelY_reg[9]\,
      I3 => \^q\(0),
      I4 => \MatrixRow_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\MatrixRow[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00AA00AA00AA00"
    )
        port map (
      I0 => \MatrixRow_reg__0\(4),
      I1 => \MatrixRow_reg__0\(2),
      I2 => \^q\(0),
      I3 => \PixelY_reg[9]\,
      I4 => \MatrixRow_reg__0\(1),
      I5 => \MatrixRow_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\MatrixRow[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF40000000"
    )
        port map (
      I0 => \^pixeldata_reg[7]_0\(2),
      I1 => E(0),
      I2 => \^pixeldata_reg[7]_0\(0),
      I3 => \^pixeldata_reg[7]_0\(1),
      I4 => \^pixeldata_reg[7]_0\(3),
      I5 => \PixelX_reg[10]_0\,
      O => MatrixRow
    );
\MatrixRow[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MatrixRow[5]_i_4_n_0\,
      I1 => \PixelY_reg[9]\,
      I2 => \MatrixRow_reg__0\(5),
      I3 => \MatrixRow[5]_i_5_n_0\,
      I4 => \MatrixRow_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\MatrixRow[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \MatrixRow_reg__0\(1),
      I2 => \MatrixRow_reg__0\(2),
      I3 => \MatrixRow_reg__0\(3),
      I4 => \PixelY_reg[9]\,
      O => \MatrixRow[5]_i_4_n_0\
    );
\MatrixRow[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \MatrixRow_reg__0\(2),
      I1 => \^q\(0),
      I2 => \PixelY_reg[9]\,
      I3 => \MatrixRow_reg__0\(1),
      I4 => \MatrixRow_reg__0\(3),
      O => \MatrixRow[5]_i_5_n_0\
    );
\MatrixRow_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixRow,
      CLR => btnC,
      D => D(0),
      Q => \^q\(0)
    );
\MatrixRow_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixRow,
      CLR => btnC,
      D => \p_0_in__1\(1),
      Q => \MatrixRow_reg__0\(1)
    );
\MatrixRow_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixRow,
      CLR => btnC,
      D => \p_0_in__1\(2),
      Q => \MatrixRow_reg__0\(2)
    );
\MatrixRow_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixRow,
      CLR => btnC,
      D => \p_0_in__1\(3),
      Q => \MatrixRow_reg__0\(3)
    );
\MatrixRow_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixRow,
      CLR => btnC,
      D => \p_0_in__1\(4),
      Q => \MatrixRow_reg__0\(4)
    );
\MatrixRow_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => MatrixRow,
      CLR => btnC,
      D => \p_0_in__1\(5),
      Q => \MatrixRow_reg__0\(5)
    );
Memory_reg_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => Memory_reg_0_i_2_n_0,
      CO(3 downto 2) => NLW_Memory_reg_0_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => Memory_reg_0_i_1_n_2,
      CO(0) => Memory_reg_0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_Memory_reg_0_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => \^readaddress\(12 downto 10),
      S(3) => '0',
      S(2) => Memory_reg_0_i_5_n_0,
      S(1) => Memory_reg_0_i_6_n_0,
      S(0) => Memory_reg_0_i_7_n_0
    );
Memory_reg_0_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ReadAddress0(7),
      O => Memory_reg_0_i_10_n_0
    );
Memory_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ReadAddress0(6),
      I1 => \MatrixCol_reg__1\(6),
      O => Memory_reg_0_i_11_n_0
    );
Memory_reg_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ReadAddress0(5),
      I1 => \MatrixCol_reg__1\(5),
      O => Memory_reg_0_i_12_n_0
    );
Memory_reg_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MatrixRow_reg__0\(2),
      I1 => \MatrixCol_reg__1\(4),
      O => Memory_reg_0_i_13_n_0
    );
Memory_reg_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MatrixRow_reg__0\(1),
      I1 => \MatrixCol_reg__1\(3),
      O => Memory_reg_0_i_14_n_0
    );
Memory_reg_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \MatrixCol_reg__1\(2),
      O => Memory_reg_0_i_15_n_0
    );
Memory_reg_0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => Memory_reg_0_i_3_n_0,
      CO(3) => Memory_reg_0_i_2_n_0,
      CO(2) => Memory_reg_0_i_2_n_1,
      CO(1) => Memory_reg_0_i_2_n_2,
      CO(0) => Memory_reg_0_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ReadAddress0(6),
      O(3 downto 0) => \^readaddress\(9 downto 6),
      S(3) => Memory_reg_0_i_8_n_0,
      S(2) => Memory_reg_0_i_9_n_0,
      S(1) => Memory_reg_0_i_10_n_0,
      S(0) => Memory_reg_0_i_11_n_0
    );
Memory_reg_0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Memory_reg_0_i_3_n_0,
      CO(2) => Memory_reg_0_i_3_n_1,
      CO(1) => Memory_reg_0_i_3_n_2,
      CO(0) => Memory_reg_0_i_3_n_3,
      CYINIT => '0',
      DI(3) => ReadAddress0(5),
      DI(2 downto 1) => \MatrixRow_reg__0\(2 downto 1),
      DI(0) => \^q\(0),
      O(3 downto 1) => \^readaddress\(5 downto 3),
      O(0) => NLW_Memory_reg_0_i_3_O_UNCONNECTED(0),
      S(3) => Memory_reg_0_i_12_n_0,
      S(2) => Memory_reg_0_i_13_n_0,
      S(1) => Memory_reg_0_i_14_n_0,
      S(0) => Memory_reg_0_i_15_n_0
    );
Memory_reg_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \MatrixCol_reg__1\(2),
      O => \^readaddress\(2)
    );
Memory_reg_0_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ReadAddress0(12),
      O => Memory_reg_0_i_5_n_0
    );
Memory_reg_0_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ReadAddress0(11),
      O => Memory_reg_0_i_6_n_0
    );
Memory_reg_0_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ReadAddress0(10),
      O => Memory_reg_0_i_7_n_0
    );
Memory_reg_0_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ReadAddress0(9),
      O => Memory_reg_0_i_8_n_0
    );
Memory_reg_0_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ReadAddress0(8),
      O => Memory_reg_0_i_9_n_0
    );
\PixelData[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => PixelData(1),
      I1 => TileCol(1),
      I2 => \TileRow_reg[3]_6\,
      I3 => \^pixeldata_reg[6]_0\(0),
      I4 => TileCol(2),
      O => \PixelData[0]_i_1_n_0\
    );
\PixelData[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => PixelData(2),
      I1 => TileCol(1),
      I2 => \TileRow_reg[3]_5\,
      I3 => \^pixeldata_reg[6]_0\(0),
      I4 => TileCol(2),
      O => \PixelData[1]_i_1_n_0\
    );
\PixelData[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => PixelData(3),
      I1 => TileCol(1),
      I2 => \TileRow_reg[3]_4\,
      I3 => \^pixeldata_reg[6]_0\(0),
      I4 => TileCol(2),
      O => \PixelData[2]_i_1_n_0\
    );
\PixelData[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => PixelData(4),
      I1 => TileCol(1),
      I2 => \TileRow_reg[3]_3\,
      I3 => \^pixeldata_reg[6]_0\(0),
      I4 => TileCol(2),
      O => \PixelData[3]_i_1_n_0\
    );
\PixelData[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => PixelData(5),
      I1 => TileCol(1),
      I2 => \TileRow_reg[3]_2\,
      I3 => \^pixeldata_reg[6]_0\(0),
      I4 => TileCol(2),
      O => \PixelData[4]_i_1_n_0\
    );
\PixelData[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => PixelData(6),
      I1 => TileCol(1),
      I2 => \TileRow_reg[3]_1\,
      I3 => \^pixeldata_reg[6]_0\(0),
      I4 => TileCol(2),
      O => \PixelData[5]_i_1_n_0\
    );
\PixelData[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAB8"
    )
        port map (
      I0 => PixelData(7),
      I1 => TileCol(1),
      I2 => \TileRow_reg[3]_0\,
      I3 => \^pixeldata_reg[6]_0\(0),
      I4 => TileCol(2),
      O => \PixelData[6]_i_1_n_0\
    );
\PixelData[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => TileCol(1),
      I1 => \TileRow_reg[2]_0\,
      I2 => \^pixeldata_reg[7]_0\(3),
      I3 => \TileRow_reg[1]_0\,
      I4 => \^pixeldata_reg[6]_0\(0),
      I5 => TileCol(2),
      O => \PixelData[7]_i_1_n_0\
    );
\PixelData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \PixelData[0]_i_1_n_0\,
      Q => VGAGreen(0)
    );
\PixelData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \PixelData[1]_i_1_n_0\,
      Q => PixelData(1)
    );
\PixelData_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \PixelData[2]_i_1_n_0\,
      Q => PixelData(2)
    );
\PixelData_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \PixelData[3]_i_1_n_0\,
      Q => PixelData(3)
    );
\PixelData_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \PixelData[4]_i_1_n_0\,
      Q => PixelData(4)
    );
\PixelData_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \PixelData[5]_i_1_n_0\,
      Q => PixelData(5)
    );
\PixelData_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \PixelData[6]_i_1_n_0\,
      Q => PixelData(6)
    );
\PixelData_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \PixelData[7]_i_1_n_0\,
      Q => PixelData(7)
    );
\ReadAddress0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ReadAddress0__0_carry_n_0\,
      CO(2) => \ReadAddress0__0_carry_n_1\,
      CO(1) => \ReadAddress0__0_carry_n_2\,
      CO(0) => \ReadAddress0__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \ReadAddress0__0_carry_i_1_n_0\,
      DI(2) => \ReadAddress0__0_carry_i_2_n_0\,
      DI(1) => \ReadAddress0__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => ReadAddress0(8 downto 5),
      S(3) => \ReadAddress0__0_carry_i_4_n_0\,
      S(2) => \ReadAddress0__0_carry_i_5_n_0\,
      S(1) => \ReadAddress0__0_carry_i_6_n_0\,
      S(0) => \ReadAddress0__0_carry_i_7_n_0\
    );
\ReadAddress0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ReadAddress0__0_carry_n_0\,
      CO(3) => \NLW_ReadAddress0__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \ReadAddress0__0_carry__0_n_1\,
      CO(1) => \ReadAddress0__0_carry__0_n_2\,
      CO(0) => \ReadAddress0__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ReadAddress0__0_carry__0_i_1_n_0\,
      DI(1) => \ReadAddress0__0_carry__0_i_2_n_0\,
      DI(0) => \ReadAddress0__0_carry__0_i_3_n_0\,
      O(3 downto 0) => ReadAddress0(12 downto 9),
      S(3) => \ReadAddress0__0_carry__0_i_4_n_0\,
      S(2) => \ReadAddress0__0_carry__0_i_5_n_0\,
      S(1) => \ReadAddress0__0_carry__0_i_6_n_0\,
      S(0) => \ReadAddress0__0_carry__0_i_7_n_0\
    );
\ReadAddress0__0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MatrixRow_reg__0\(4),
      O => \ReadAddress0__0_carry__0_i_1_n_0\
    );
\ReadAddress0__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MatrixRow_reg__0\(2),
      I1 => \MatrixRow_reg__0\(4),
      O => \ReadAddress0__0_carry__0_i_2_n_0\
    );
\ReadAddress0__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MatrixRow_reg__0\(1),
      I1 => \MatrixRow_reg__0\(3),
      O => \ReadAddress0__0_carry__0_i_3_n_0\
    );
\ReadAddress0__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \MatrixRow_reg__0\(5),
      I1 => \MatrixRow_reg__0\(4),
      O => \ReadAddress0__0_carry__0_i_4_n_0\
    );
\ReadAddress0__0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \MatrixRow_reg__0\(5),
      I1 => \MatrixRow_reg__0\(3),
      I2 => \MatrixRow_reg__0\(4),
      O => \ReadAddress0__0_carry__0_i_5_n_0\
    );
\ReadAddress0__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \MatrixRow_reg__0\(4),
      I1 => \MatrixRow_reg__0\(2),
      I2 => \MatrixRow_reg__0\(3),
      I3 => \MatrixRow_reg__0\(5),
      O => \ReadAddress0__0_carry__0_i_6_n_0\
    );
\ReadAddress0__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \MatrixRow_reg__0\(3),
      I1 => \MatrixRow_reg__0\(1),
      I2 => \MatrixRow_reg__0\(2),
      I3 => \MatrixRow_reg__0\(4),
      O => \ReadAddress0__0_carry__0_i_7_n_0\
    );
\ReadAddress0__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \MatrixRow_reg__0\(5),
      I1 => \^q\(0),
      I2 => \MatrixRow_reg__0\(2),
      O => \ReadAddress0__0_carry_i_1_n_0\
    );
\ReadAddress0__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \MatrixRow_reg__0\(2),
      I2 => \MatrixRow_reg__0\(5),
      O => \ReadAddress0__0_carry_i_2_n_0\
    );
\ReadAddress0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \MatrixRow_reg__0\(3),
      I1 => \^q\(0),
      O => \ReadAddress0__0_carry_i_3_n_0\
    );
\ReadAddress0__0_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \MatrixRow_reg__0\(2),
      I1 => \^q\(0),
      I2 => \MatrixRow_reg__0\(5),
      I3 => \MatrixRow_reg__0\(1),
      I4 => \MatrixRow_reg__0\(3),
      O => \ReadAddress0__0_carry_i_4_n_0\
    );
\ReadAddress0__0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \MatrixRow_reg__0\(2),
      I2 => \MatrixRow_reg__0\(5),
      I3 => \MatrixRow_reg__0\(1),
      I4 => \MatrixRow_reg__0\(4),
      O => \ReadAddress0__0_carry_i_5_n_0\
    );
\ReadAddress0__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \MatrixRow_reg__0\(3),
      I2 => \MatrixRow_reg__0\(1),
      I3 => \MatrixRow_reg__0\(4),
      O => \ReadAddress0__0_carry_i_6_n_0\
    );
\ReadAddress0__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \MatrixRow_reg__0\(3),
      I1 => \^q\(0),
      O => \ReadAddress0__0_carry_i_7_n_0\
    );
\TileCol[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => TileCol(1),
      I1 => \PixelX_reg[10]_1\,
      I2 => \^pixeldata_reg[6]_0\(0),
      O => \TileCol[1]_i_1_n_0\
    );
\TileCol[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60A0"
    )
        port map (
      I0 => TileCol(2),
      I1 => \^pixeldata_reg[6]_0\(0),
      I2 => \PixelX_reg[10]_1\,
      I3 => TileCol(1),
      O => \TileCol[2]_i_1_n_0\
    );
\TileCol_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \TileCol_reg[0]_0\(0),
      Q => \^pixeldata_reg[6]_0\(0)
    );
\TileCol_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \TileCol[1]_i_1_n_0\,
      Q => TileCol(1)
    );
\TileCol_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => btnC,
      D => \TileCol[2]_i_1_n_0\,
      Q => TileCol(2)
    );
\TileRow[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^pixeldata_reg[7]_0\(1),
      I1 => \PixelY_reg[9]\,
      I2 => \^pixeldata_reg[7]_0\(0),
      O => \TileRow[1]_i_1_n_0\
    );
\TileRow[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1C00CC00"
    )
        port map (
      I0 => \^pixeldata_reg[7]_0\(3),
      I1 => \^pixeldata_reg[7]_0\(2),
      I2 => \^pixeldata_reg[7]_0\(0),
      I3 => \PixelY_reg[9]\,
      I4 => \^pixeldata_reg[7]_0\(1),
      O => \TileRow[2]_i_1_n_0\
    );
\TileRow[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60A020A0"
    )
        port map (
      I0 => \^pixeldata_reg[7]_0\(3),
      I1 => \^pixeldata_reg[7]_0\(1),
      I2 => \PixelY_reg[9]\,
      I3 => \^pixeldata_reg[7]_0\(0),
      I4 => \^pixeldata_reg[7]_0\(2),
      O => \TileRow[3]_i_2_n_0\
    );
\TileRow_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => btnC,
      D => \TileRow_reg[0]_0\(0),
      Q => \^pixeldata_reg[7]_0\(0)
    );
\TileRow_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => btnC,
      D => \TileRow[1]_i_1_n_0\,
      Q => \^pixeldata_reg[7]_0\(1)
    );
\TileRow_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => btnC,
      D => \TileRow[2]_i_1_n_0\,
      Q => \^pixeldata_reg[7]_0\(2)
    );
\TileRow_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => E(0),
      CLR => btnC,
      D => \TileRow[3]_i_2_n_0\,
      Q => \^pixeldata_reg[7]_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_div is
  port (
    CLK : out STD_LOGIC;
    \^clk\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_div;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_div is
  signal internal_clock : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC;
begin
divided_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => n_0_0,
      CE => '1',
      D => internal_clock,
      Q => CLK,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^clk\,
      O => n_0_0
    );
\internal_clock[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => internal_clock,
      O => plusOp
    );
\internal_clock_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => plusOp,
      Q => internal_clock,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGA_for_block is
  port (
    VGAGreen : out STD_LOGIC_VECTOR ( 0 to 0 );
    HSync : out STD_LOGIC;
    VSync : out STD_LOGIC;
    clk : in STD_LOGIC;
    RAMWriteAddress : in STD_LOGIC_VECTOR ( 12 downto 0 );
    RAMData : in STD_LOGIC_VECTOR ( 0 to 7 );
    btnC : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGA_for_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGA_for_block is
  signal Clock50In : STD_LOGIC;
  signal LineAddress : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \MatrixCol_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \MatrixRow_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PixelX : STD_LOGIC_VECTOR ( 10 to 10 );
  signal ReadAddress : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal SymbolPos : STD_LOGIC_VECTOR ( 6 to 6 );
  signal Symbol_ROM_n_0 : STD_LOGIC;
  signal Symbol_ROM_n_1 : STD_LOGIC;
  signal Symbol_ROM_n_10 : STD_LOGIC;
  signal Symbol_ROM_n_11 : STD_LOGIC;
  signal Symbol_ROM_n_12 : STD_LOGIC;
  signal Symbol_ROM_n_13 : STD_LOGIC;
  signal Symbol_ROM_n_14 : STD_LOGIC;
  signal Symbol_ROM_n_15 : STD_LOGIC;
  signal Symbol_ROM_n_16 : STD_LOGIC;
  signal Symbol_ROM_n_17 : STD_LOGIC;
  signal Symbol_ROM_n_18 : STD_LOGIC;
  signal Symbol_ROM_n_19 : STD_LOGIC;
  signal Symbol_ROM_n_2 : STD_LOGIC;
  signal Symbol_ROM_n_20 : STD_LOGIC;
  signal Symbol_ROM_n_21 : STD_LOGIC;
  signal Symbol_ROM_n_22 : STD_LOGIC;
  signal Symbol_ROM_n_23 : STD_LOGIC;
  signal Symbol_ROM_n_24 : STD_LOGIC;
  signal Symbol_ROM_n_25 : STD_LOGIC;
  signal Symbol_ROM_n_26 : STD_LOGIC;
  signal Symbol_ROM_n_27 : STD_LOGIC;
  signal Symbol_ROM_n_28 : STD_LOGIC;
  signal Symbol_ROM_n_29 : STD_LOGIC;
  signal Symbol_ROM_n_3 : STD_LOGIC;
  signal Symbol_ROM_n_30 : STD_LOGIC;
  signal Symbol_ROM_n_31 : STD_LOGIC;
  signal Symbol_ROM_n_32 : STD_LOGIC;
  signal Symbol_ROM_n_33 : STD_LOGIC;
  signal Symbol_ROM_n_34 : STD_LOGIC;
  signal Symbol_ROM_n_35 : STD_LOGIC;
  signal Symbol_ROM_n_36 : STD_LOGIC;
  signal Symbol_ROM_n_37 : STD_LOGIC;
  signal Symbol_ROM_n_38 : STD_LOGIC;
  signal Symbol_ROM_n_39 : STD_LOGIC;
  signal Symbol_ROM_n_4 : STD_LOGIC;
  signal Symbol_ROM_n_40 : STD_LOGIC;
  signal Symbol_ROM_n_41 : STD_LOGIC;
  signal Symbol_ROM_n_5 : STD_LOGIC;
  signal Symbol_ROM_n_6 : STD_LOGIC;
  signal Symbol_ROM_n_7 : STD_LOGIC;
  signal Symbol_ROM_n_8 : STD_LOGIC;
  signal Symbol_ROM_n_9 : STD_LOGIC;
  signal TileCol : STD_LOGIC_VECTOR ( 0 to 0 );
  signal VGA_RAM_n_0 : STD_LOGIC;
  signal VGA_RAM_n_10 : STD_LOGIC;
  signal VGA_RAM_n_11 : STD_LOGIC;
  signal VGA_RAM_n_12 : STD_LOGIC;
  signal VGA_RAM_n_13 : STD_LOGIC;
  signal VGA_RAM_n_14 : STD_LOGIC;
  signal VGA_RAM_n_15 : STD_LOGIC;
  signal VGA_RAM_n_16 : STD_LOGIC;
  signal VGA_RAM_n_17 : STD_LOGIC;
  signal VGA_RAM_n_18 : STD_LOGIC;
  signal VGA_RAM_n_19 : STD_LOGIC;
  signal VGA_RAM_n_2 : STD_LOGIC;
  signal VGA_RAM_n_20 : STD_LOGIC;
  signal VGA_RAM_n_21 : STD_LOGIC;
  signal VGA_RAM_n_22 : STD_LOGIC;
  signal VGA_RAM_n_23 : STD_LOGIC;
  signal VGA_RAM_n_24 : STD_LOGIC;
  signal VGA_RAM_n_25 : STD_LOGIC;
  signal VGA_RAM_n_26 : STD_LOGIC;
  signal VGA_RAM_n_27 : STD_LOGIC;
  signal VGA_RAM_n_28 : STD_LOGIC;
  signal VGA_RAM_n_29 : STD_LOGIC;
  signal VGA_RAM_n_3 : STD_LOGIC;
  signal VGA_RAM_n_30 : STD_LOGIC;
  signal VGA_RAM_n_31 : STD_LOGIC;
  signal VGA_RAM_n_32 : STD_LOGIC;
  signal VGA_RAM_n_33 : STD_LOGIC;
  signal VGA_RAM_n_34 : STD_LOGIC;
  signal VGA_RAM_n_35 : STD_LOGIC;
  signal VGA_RAM_n_36 : STD_LOGIC;
  signal VGA_RAM_n_37 : STD_LOGIC;
  signal VGA_RAM_n_38 : STD_LOGIC;
  signal VGA_RAM_n_39 : STD_LOGIC;
  signal VGA_RAM_n_4 : STD_LOGIC;
  signal VGA_RAM_n_40 : STD_LOGIC;
  signal VGA_RAM_n_41 : STD_LOGIC;
  signal VGA_RAM_n_42 : STD_LOGIC;
  signal VGA_RAM_n_43 : STD_LOGIC;
  signal VGA_RAM_n_44 : STD_LOGIC;
  signal VGA_RAM_n_45 : STD_LOGIC;
  signal VGA_RAM_n_46 : STD_LOGIC;
  signal VGA_RAM_n_47 : STD_LOGIC;
  signal VGA_RAM_n_48 : STD_LOGIC;
  signal VGA_RAM_n_49 : STD_LOGIC;
  signal VGA_RAM_n_5 : STD_LOGIC;
  signal VGA_RAM_n_50 : STD_LOGIC;
  signal VGA_RAM_n_51 : STD_LOGIC;
  signal VGA_RAM_n_52 : STD_LOGIC;
  signal VGA_RAM_n_53 : STD_LOGIC;
  signal VGA_RAM_n_54 : STD_LOGIC;
  signal VGA_RAM_n_55 : STD_LOGIC;
  signal VGA_RAM_n_56 : STD_LOGIC;
  signal VGA_RAM_n_57 : STD_LOGIC;
  signal VGA_RAM_n_58 : STD_LOGIC;
  signal VGA_RAM_n_59 : STD_LOGIC;
  signal VGA_RAM_n_6 : STD_LOGIC;
  signal VGA_RAM_n_60 : STD_LOGIC;
  signal VGA_RAM_n_61 : STD_LOGIC;
  signal VGA_RAM_n_62 : STD_LOGIC;
  signal VGA_RAM_n_63 : STD_LOGIC;
  signal VGA_RAM_n_64 : STD_LOGIC;
  signal VGA_RAM_n_65 : STD_LOGIC;
  signal VGA_RAM_n_66 : STD_LOGIC;
  signal VGA_RAM_n_67 : STD_LOGIC;
  signal VGA_RAM_n_68 : STD_LOGIC;
  signal VGA_RAM_n_69 : STD_LOGIC;
  signal VGA_RAM_n_7 : STD_LOGIC;
  signal VGA_RAM_n_70 : STD_LOGIC;
  signal VGA_RAM_n_71 : STD_LOGIC;
  signal VGA_RAM_n_72 : STD_LOGIC;
  signal VGA_RAM_n_73 : STD_LOGIC;
  signal VGA_RAM_n_74 : STD_LOGIC;
  signal VGA_RAM_n_75 : STD_LOGIC;
  signal VGA_RAM_n_76 : STD_LOGIC;
  signal VGA_RAM_n_77 : STD_LOGIC;
  signal VGA_RAM_n_78 : STD_LOGIC;
  signal VGA_RAM_n_79 : STD_LOGIC;
  signal VGA_RAM_n_8 : STD_LOGIC;
  signal VGA_RAM_n_80 : STD_LOGIC;
  signal VGA_RAM_n_81 : STD_LOGIC;
  signal VGA_RAM_n_82 : STD_LOGIC;
  signal VGA_RAM_n_83 : STD_LOGIC;
  signal VGA_RAM_n_84 : STD_LOGIC;
  signal VGA_RAM_n_85 : STD_LOGIC;
  signal VGA_RAM_n_86 : STD_LOGIC;
  signal VGA_RAM_n_87 : STD_LOGIC;
  signal VGA_RAM_n_88 : STD_LOGIC;
  signal VGA_RAM_n_89 : STD_LOGIC;
  signal VGA_RAM_n_9 : STD_LOGIC;
  signal VGA_RAM_n_90 : STD_LOGIC;
  signal VGA_RAM_n_91 : STD_LOGIC;
  signal VGA_RAM_n_92 : STD_LOGIC;
  signal VGA_RAM_n_93 : STD_LOGIC;
  signal VGA_Synchronization_n_2 : STD_LOGIC;
  signal VGA_Synchronization_n_3 : STD_LOGIC;
  signal VGA_Synchronization_n_5 : STD_LOGIC;
  signal VGA_Synchronization_n_7 : STD_LOGIC;
  signal VGA_Synchronization_n_8 : STD_LOGIC;
  signal VGA_Synchronization_n_9 : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
Symbol_ROM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SymbolROM
     port map (
      DataOut(0) => SymbolPos(6),
      Memory_reg_0 => VGA_RAM_n_0,
      Memory_reg_0_0 => VGA_RAM_n_8,
      Memory_reg_0_1 => VGA_RAM_n_2,
      Memory_reg_0_10 => VGA_RAM_n_13,
      Memory_reg_0_11 => VGA_RAM_n_7,
      Memory_reg_0_12 => VGA_RAM_n_14,
      Memory_reg_0_13 => VGA_RAM_n_15,
      Memory_reg_0_14 => VGA_RAM_n_22,
      Memory_reg_0_15 => VGA_RAM_n_16,
      Memory_reg_0_16 => VGA_RAM_n_23,
      Memory_reg_0_17 => VGA_RAM_n_17,
      Memory_reg_0_18 => VGA_RAM_n_24,
      Memory_reg_0_19 => VGA_RAM_n_18,
      Memory_reg_0_2 => VGA_RAM_n_9,
      Memory_reg_0_20 => VGA_RAM_n_25,
      Memory_reg_0_21 => VGA_RAM_n_19,
      Memory_reg_0_22 => VGA_RAM_n_26,
      Memory_reg_0_23 => VGA_RAM_n_20,
      Memory_reg_0_24 => VGA_RAM_n_27,
      Memory_reg_0_25 => VGA_RAM_n_21,
      Memory_reg_0_26 => VGA_RAM_n_28,
      Memory_reg_0_27 => VGA_RAM_n_29,
      Memory_reg_0_28 => VGA_RAM_n_36,
      Memory_reg_0_29 => VGA_RAM_n_30,
      Memory_reg_0_3 => VGA_RAM_n_3,
      Memory_reg_0_30 => VGA_RAM_n_37,
      Memory_reg_0_31 => VGA_RAM_n_31,
      Memory_reg_0_32 => VGA_RAM_n_38,
      Memory_reg_0_33 => VGA_RAM_n_32,
      Memory_reg_0_34 => VGA_RAM_n_39,
      Memory_reg_0_35 => VGA_RAM_n_33,
      Memory_reg_0_36 => VGA_RAM_n_40,
      Memory_reg_0_37 => VGA_RAM_n_34,
      Memory_reg_0_38 => VGA_RAM_n_41,
      Memory_reg_0_39 => VGA_RAM_n_35,
      Memory_reg_0_4 => VGA_RAM_n_10,
      Memory_reg_0_40 => VGA_RAM_n_42,
      Memory_reg_0_41 => VGA_RAM_n_43,
      Memory_reg_0_42 => VGA_RAM_n_50,
      Memory_reg_0_43 => VGA_RAM_n_44,
      Memory_reg_0_44 => VGA_RAM_n_51,
      Memory_reg_0_45 => VGA_RAM_n_45,
      Memory_reg_0_46 => VGA_RAM_n_52,
      Memory_reg_0_47 => VGA_RAM_n_46,
      Memory_reg_0_48 => VGA_RAM_n_53,
      Memory_reg_0_49 => VGA_RAM_n_47,
      Memory_reg_0_5 => VGA_RAM_n_4,
      Memory_reg_0_50 => VGA_RAM_n_54,
      Memory_reg_0_51 => VGA_RAM_n_48,
      Memory_reg_0_52 => VGA_RAM_n_55,
      Memory_reg_0_53 => VGA_RAM_n_49,
      Memory_reg_0_54 => VGA_RAM_n_56,
      Memory_reg_0_55 => VGA_RAM_n_57,
      Memory_reg_0_56 => VGA_RAM_n_64,
      Memory_reg_0_57 => VGA_RAM_n_58,
      Memory_reg_0_58 => VGA_RAM_n_65,
      Memory_reg_0_59 => VGA_RAM_n_59,
      Memory_reg_0_6 => VGA_RAM_n_11,
      Memory_reg_0_60 => VGA_RAM_n_66,
      Memory_reg_0_61 => VGA_RAM_n_60,
      Memory_reg_0_62 => VGA_RAM_n_67,
      Memory_reg_0_63 => VGA_RAM_n_61,
      Memory_reg_0_64 => VGA_RAM_n_68,
      Memory_reg_0_65 => VGA_RAM_n_62,
      Memory_reg_0_66 => VGA_RAM_n_69,
      Memory_reg_0_67 => VGA_RAM_n_63,
      Memory_reg_0_68 => VGA_RAM_n_70,
      Memory_reg_0_69 => VGA_RAM_n_71,
      Memory_reg_0_7 => VGA_RAM_n_5,
      Memory_reg_0_70 => VGA_RAM_n_78,
      Memory_reg_0_71 => VGA_RAM_n_72,
      Memory_reg_0_72 => VGA_RAM_n_79,
      Memory_reg_0_73 => VGA_RAM_n_73,
      Memory_reg_0_74 => VGA_RAM_n_80,
      Memory_reg_0_75 => VGA_RAM_n_74,
      Memory_reg_0_76 => VGA_RAM_n_81,
      Memory_reg_0_77 => VGA_RAM_n_75,
      Memory_reg_0_78 => VGA_RAM_n_82,
      Memory_reg_0_79 => VGA_RAM_n_76,
      Memory_reg_0_8 => VGA_RAM_n_12,
      Memory_reg_0_80 => VGA_RAM_n_83,
      Memory_reg_0_81 => VGA_RAM_n_77,
      Memory_reg_0_82 => VGA_RAM_n_84,
      Memory_reg_0_9 => VGA_RAM_n_6,
      \PixelData_reg[0]\ => Symbol_ROM_n_6,
      \PixelData_reg[0]_0\ => Symbol_ROM_n_13,
      \PixelData_reg[0]_1\ => Symbol_ROM_n_20,
      \PixelData_reg[0]_2\ => Symbol_ROM_n_27,
      \PixelData_reg[0]_3\ => Symbol_ROM_n_34,
      \PixelData_reg[0]_4\ => Symbol_ROM_n_41,
      \PixelData_reg[1]\ => Symbol_ROM_n_5,
      \PixelData_reg[1]_0\ => Symbol_ROM_n_12,
      \PixelData_reg[1]_1\ => Symbol_ROM_n_19,
      \PixelData_reg[1]_2\ => Symbol_ROM_n_26,
      \PixelData_reg[1]_3\ => Symbol_ROM_n_33,
      \PixelData_reg[1]_4\ => Symbol_ROM_n_40,
      \PixelData_reg[2]\ => Symbol_ROM_n_4,
      \PixelData_reg[2]_0\ => Symbol_ROM_n_11,
      \PixelData_reg[2]_1\ => Symbol_ROM_n_18,
      \PixelData_reg[2]_2\ => Symbol_ROM_n_25,
      \PixelData_reg[2]_3\ => Symbol_ROM_n_32,
      \PixelData_reg[2]_4\ => Symbol_ROM_n_39,
      \PixelData_reg[3]\ => Symbol_ROM_n_3,
      \PixelData_reg[3]_0\ => Symbol_ROM_n_10,
      \PixelData_reg[3]_1\ => Symbol_ROM_n_17,
      \PixelData_reg[3]_2\ => Symbol_ROM_n_24,
      \PixelData_reg[3]_3\ => Symbol_ROM_n_31,
      \PixelData_reg[3]_4\ => Symbol_ROM_n_38,
      \PixelData_reg[4]\ => Symbol_ROM_n_2,
      \PixelData_reg[4]_0\ => Symbol_ROM_n_9,
      \PixelData_reg[4]_1\ => Symbol_ROM_n_16,
      \PixelData_reg[4]_2\ => Symbol_ROM_n_23,
      \PixelData_reg[4]_3\ => Symbol_ROM_n_30,
      \PixelData_reg[4]_4\ => Symbol_ROM_n_37,
      \PixelData_reg[5]\ => Symbol_ROM_n_1,
      \PixelData_reg[5]_0\ => Symbol_ROM_n_8,
      \PixelData_reg[5]_1\ => Symbol_ROM_n_15,
      \PixelData_reg[5]_2\ => Symbol_ROM_n_22,
      \PixelData_reg[5]_3\ => Symbol_ROM_n_29,
      \PixelData_reg[5]_4\ => Symbol_ROM_n_36,
      \PixelData_reg[6]\ => Symbol_ROM_n_0,
      \PixelData_reg[6]_0\ => Symbol_ROM_n_7,
      \PixelData_reg[6]_1\ => Symbol_ROM_n_14,
      \PixelData_reg[6]_2\ => Symbol_ROM_n_21,
      \PixelData_reg[6]_3\ => Symbol_ROM_n_28,
      \PixelData_reg[6]_4\ => Symbol_ROM_n_35
    );
VGA_RAM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM
     port map (
      CLK => Clock50In,
      DataOut(0) => SymbolPos(6),
      Memory_reg_1_0 => Symbol_ROM_n_0,
      Memory_reg_1_1 => Symbol_ROM_n_7,
      Memory_reg_1_10 => Symbol_ROM_n_5,
      Memory_reg_1_11 => Symbol_ROM_n_12,
      Memory_reg_1_12 => Symbol_ROM_n_6,
      Memory_reg_1_13 => Symbol_ROM_n_13,
      Memory_reg_1_14 => Symbol_ROM_n_14,
      Memory_reg_1_15 => Symbol_ROM_n_21,
      Memory_reg_1_16 => Symbol_ROM_n_15,
      Memory_reg_1_17 => Symbol_ROM_n_22,
      Memory_reg_1_18 => Symbol_ROM_n_16,
      Memory_reg_1_19 => Symbol_ROM_n_23,
      Memory_reg_1_2 => Symbol_ROM_n_1,
      Memory_reg_1_20 => Symbol_ROM_n_17,
      Memory_reg_1_21 => Symbol_ROM_n_24,
      Memory_reg_1_22 => Symbol_ROM_n_18,
      Memory_reg_1_23 => Symbol_ROM_n_25,
      Memory_reg_1_24 => Symbol_ROM_n_19,
      Memory_reg_1_25 => Symbol_ROM_n_26,
      Memory_reg_1_26 => Symbol_ROM_n_20,
      Memory_reg_1_27 => Symbol_ROM_n_27,
      Memory_reg_1_28 => Symbol_ROM_n_35,
      Memory_reg_1_29 => Symbol_ROM_n_28,
      Memory_reg_1_3 => Symbol_ROM_n_8,
      Memory_reg_1_30 => Symbol_ROM_n_36,
      Memory_reg_1_31 => Symbol_ROM_n_29,
      Memory_reg_1_32 => Symbol_ROM_n_37,
      Memory_reg_1_33 => Symbol_ROM_n_30,
      Memory_reg_1_34 => Symbol_ROM_n_38,
      Memory_reg_1_35 => Symbol_ROM_n_31,
      Memory_reg_1_36 => Symbol_ROM_n_39,
      Memory_reg_1_37 => Symbol_ROM_n_32,
      Memory_reg_1_38 => Symbol_ROM_n_40,
      Memory_reg_1_39 => Symbol_ROM_n_33,
      Memory_reg_1_4 => Symbol_ROM_n_2,
      Memory_reg_1_40 => Symbol_ROM_n_41,
      Memory_reg_1_41 => Symbol_ROM_n_34,
      Memory_reg_1_5 => Symbol_ROM_n_9,
      Memory_reg_1_6 => Symbol_ROM_n_3,
      Memory_reg_1_7 => Symbol_ROM_n_10,
      Memory_reg_1_8 => Symbol_ROM_n_4,
      Memory_reg_1_9 => Symbol_ROM_n_11,
      \PixelData_reg[0]\ => VGA_RAM_n_7,
      \PixelData_reg[0]_0\ => VGA_RAM_n_14,
      \PixelData_reg[0]_1\ => VGA_RAM_n_21,
      \PixelData_reg[0]_10\ => VGA_RAM_n_84,
      \PixelData_reg[0]_11\ => VGA_RAM_n_91,
      \PixelData_reg[0]_2\ => VGA_RAM_n_28,
      \PixelData_reg[0]_3\ => VGA_RAM_n_35,
      \PixelData_reg[0]_4\ => VGA_RAM_n_42,
      \PixelData_reg[0]_5\ => VGA_RAM_n_49,
      \PixelData_reg[0]_6\ => VGA_RAM_n_56,
      \PixelData_reg[0]_7\ => VGA_RAM_n_63,
      \PixelData_reg[0]_8\ => VGA_RAM_n_70,
      \PixelData_reg[0]_9\ => VGA_RAM_n_77,
      \PixelData_reg[1]\ => VGA_RAM_n_6,
      \PixelData_reg[1]_0\ => VGA_RAM_n_13,
      \PixelData_reg[1]_1\ => VGA_RAM_n_20,
      \PixelData_reg[1]_10\ => VGA_RAM_n_83,
      \PixelData_reg[1]_11\ => VGA_RAM_n_90,
      \PixelData_reg[1]_2\ => VGA_RAM_n_27,
      \PixelData_reg[1]_3\ => VGA_RAM_n_34,
      \PixelData_reg[1]_4\ => VGA_RAM_n_41,
      \PixelData_reg[1]_5\ => VGA_RAM_n_48,
      \PixelData_reg[1]_6\ => VGA_RAM_n_55,
      \PixelData_reg[1]_7\ => VGA_RAM_n_62,
      \PixelData_reg[1]_8\ => VGA_RAM_n_69,
      \PixelData_reg[1]_9\ => VGA_RAM_n_76,
      \PixelData_reg[2]\ => VGA_RAM_n_5,
      \PixelData_reg[2]_0\ => VGA_RAM_n_12,
      \PixelData_reg[2]_1\ => VGA_RAM_n_19,
      \PixelData_reg[2]_10\ => VGA_RAM_n_82,
      \PixelData_reg[2]_11\ => VGA_RAM_n_89,
      \PixelData_reg[2]_2\ => VGA_RAM_n_26,
      \PixelData_reg[2]_3\ => VGA_RAM_n_33,
      \PixelData_reg[2]_4\ => VGA_RAM_n_40,
      \PixelData_reg[2]_5\ => VGA_RAM_n_47,
      \PixelData_reg[2]_6\ => VGA_RAM_n_54,
      \PixelData_reg[2]_7\ => VGA_RAM_n_61,
      \PixelData_reg[2]_8\ => VGA_RAM_n_68,
      \PixelData_reg[2]_9\ => VGA_RAM_n_75,
      \PixelData_reg[3]\ => VGA_RAM_n_4,
      \PixelData_reg[3]_0\ => VGA_RAM_n_11,
      \PixelData_reg[3]_1\ => VGA_RAM_n_18,
      \PixelData_reg[3]_10\ => VGA_RAM_n_81,
      \PixelData_reg[3]_11\ => VGA_RAM_n_88,
      \PixelData_reg[3]_2\ => VGA_RAM_n_25,
      \PixelData_reg[3]_3\ => VGA_RAM_n_32,
      \PixelData_reg[3]_4\ => VGA_RAM_n_39,
      \PixelData_reg[3]_5\ => VGA_RAM_n_46,
      \PixelData_reg[3]_6\ => VGA_RAM_n_53,
      \PixelData_reg[3]_7\ => VGA_RAM_n_60,
      \PixelData_reg[3]_8\ => VGA_RAM_n_67,
      \PixelData_reg[3]_9\ => VGA_RAM_n_74,
      \PixelData_reg[4]\ => VGA_RAM_n_3,
      \PixelData_reg[4]_0\ => VGA_RAM_n_10,
      \PixelData_reg[4]_1\ => VGA_RAM_n_17,
      \PixelData_reg[4]_10\ => VGA_RAM_n_80,
      \PixelData_reg[4]_11\ => VGA_RAM_n_87,
      \PixelData_reg[4]_2\ => VGA_RAM_n_24,
      \PixelData_reg[4]_3\ => VGA_RAM_n_31,
      \PixelData_reg[4]_4\ => VGA_RAM_n_38,
      \PixelData_reg[4]_5\ => VGA_RAM_n_45,
      \PixelData_reg[4]_6\ => VGA_RAM_n_52,
      \PixelData_reg[4]_7\ => VGA_RAM_n_59,
      \PixelData_reg[4]_8\ => VGA_RAM_n_66,
      \PixelData_reg[4]_9\ => VGA_RAM_n_73,
      \PixelData_reg[5]\ => VGA_RAM_n_2,
      \PixelData_reg[5]_0\ => VGA_RAM_n_9,
      \PixelData_reg[5]_1\ => VGA_RAM_n_16,
      \PixelData_reg[5]_10\ => VGA_RAM_n_79,
      \PixelData_reg[5]_11\ => VGA_RAM_n_86,
      \PixelData_reg[5]_2\ => VGA_RAM_n_23,
      \PixelData_reg[5]_3\ => VGA_RAM_n_30,
      \PixelData_reg[5]_4\ => VGA_RAM_n_37,
      \PixelData_reg[5]_5\ => VGA_RAM_n_44,
      \PixelData_reg[5]_6\ => VGA_RAM_n_51,
      \PixelData_reg[5]_7\ => VGA_RAM_n_58,
      \PixelData_reg[5]_8\ => VGA_RAM_n_65,
      \PixelData_reg[5]_9\ => VGA_RAM_n_72,
      \PixelData_reg[6]\ => VGA_RAM_n_0,
      \PixelData_reg[6]_0\ => VGA_RAM_n_8,
      \PixelData_reg[6]_1\ => VGA_RAM_n_15,
      \PixelData_reg[6]_10\ => VGA_RAM_n_78,
      \PixelData_reg[6]_11\ => VGA_RAM_n_85,
      \PixelData_reg[6]_2\ => VGA_RAM_n_22,
      \PixelData_reg[6]_3\ => VGA_RAM_n_29,
      \PixelData_reg[6]_4\ => VGA_RAM_n_36,
      \PixelData_reg[6]_5\ => VGA_RAM_n_43,
      \PixelData_reg[6]_6\ => VGA_RAM_n_50,
      \PixelData_reg[6]_7\ => VGA_RAM_n_57,
      \PixelData_reg[6]_8\ => VGA_RAM_n_64,
      \PixelData_reg[6]_9\ => VGA_RAM_n_71,
      \PixelData_reg[7]\ => VGA_RAM_n_92,
      \PixelData_reg[7]_0\ => VGA_RAM_n_93,
      Q(3 downto 0) => LineAddress(3 downto 0),
      RAMData(0 to 7) => RAMData(0 to 7),
      RAMWriteAddress(12 downto 0) => RAMWriteAddress(12 downto 0),
      ReadAddress(12 downto 2) => ReadAddress(12 downto 2),
      ReadAddress(1 downto 0) => \MatrixCol_reg__0\(1 downto 0)
    );
VGA_Synchronization: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGASync
     port map (
      CLK => Clock50In,
      D(0) => VGA_Synchronization_n_2,
      E(0) => eqOp,
      HSync => HSync,
      \MatrixCol_reg[0]\ => VGA_Synchronization_n_7,
      \MatrixCol_reg[0]_0\(0) => \p_0_in__0\(0),
      \MatrixCol_reg[0]_1\(0) => \MatrixCol_reg__0\(0),
      \MatrixRow_reg[0]\(0) => \p_0_in__1\(0),
      \MatrixRow_reg[0]_0\ => VGA_Synchronization_n_5,
      \MatrixRow_reg[0]_1\(0) => \MatrixRow_reg__0\(0),
      Q(0) => LineAddress(0),
      \TileCol_reg[0]\(0) => VGA_Synchronization_n_8,
      \TileCol_reg[0]_0\ => VGA_Synchronization_n_9,
      \TileCol_reg[0]_1\(0) => TileCol(0),
      \TileRow_reg[0]\ => VGA_Synchronization_n_3,
      \TileRow_reg[3]\(0) => PixelX(10),
      VSync => VSync,
      btnC => btnC
    );
VGA_Tile_Matrix: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGATileMatrix
     port map (
      CLK => Clock50In,
      D(0) => \p_0_in__1\(0),
      E(0) => eqOp,
      \MatrixCol_reg[0]_0\(0) => \p_0_in__0\(0),
      \PixelData_reg[6]_0\(0) => TileCol(0),
      \PixelData_reg[7]_0\(3 downto 0) => LineAddress(3 downto 0),
      \PixelX_reg[10]\(0) => PixelX(10),
      \PixelX_reg[10]_0\ => VGA_Synchronization_n_5,
      \PixelX_reg[10]_1\ => VGA_Synchronization_n_9,
      \PixelX_reg[9]\ => VGA_Synchronization_n_7,
      \PixelY_reg[9]\ => VGA_Synchronization_n_3,
      Q(0) => \MatrixRow_reg__0\(0),
      ReadAddress(12 downto 2) => ReadAddress(12 downto 2),
      ReadAddress(1 downto 0) => \MatrixCol_reg__0\(1 downto 0),
      \TileCol_reg[0]_0\(0) => VGA_Synchronization_n_8,
      \TileRow_reg[0]_0\(0) => VGA_Synchronization_n_2,
      \TileRow_reg[1]_0\ => VGA_RAM_n_92,
      \TileRow_reg[2]_0\ => VGA_RAM_n_93,
      \TileRow_reg[3]_0\ => VGA_RAM_n_85,
      \TileRow_reg[3]_1\ => VGA_RAM_n_86,
      \TileRow_reg[3]_2\ => VGA_RAM_n_87,
      \TileRow_reg[3]_3\ => VGA_RAM_n_88,
      \TileRow_reg[3]_4\ => VGA_RAM_n_89,
      \TileRow_reg[3]_5\ => VGA_RAM_n_90,
      \TileRow_reg[3]_6\ => VGA_RAM_n_91,
      VGAGreen(0) => VGAGreen(0),
      btnC => btnC
    );
divider: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_div
     port map (
      CLK => Clock50In,
      \^clk\ => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    RAMData : in STD_LOGIC_VECTOR ( 0 to 7 );
    btnC : in STD_LOGIC;
    HSync : out STD_LOGIC;
    VSync : out STD_LOGIC;
    VGARed : out STD_LOGIC_VECTOR ( 3 downto 0 );
    VGAGreen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    VGABlue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RAMWriteAddress : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "DebUART_VGA_for_block_0_0,VGA_for_block,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "VGA_for_block,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const1>\ : STD_LOGIC;
  signal \^vgagreen\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  VGABlue(3) <= \<const1>\;
  VGABlue(2) <= \<const1>\;
  VGABlue(1) <= \<const1>\;
  VGABlue(0) <= \<const1>\;
  VGAGreen(3) <= \^vgagreen\(0);
  VGAGreen(2) <= \^vgagreen\(0);
  VGAGreen(1) <= \^vgagreen\(0);
  VGAGreen(0) <= \^vgagreen\(0);
  VGARed(3) <= \^vgagreen\(0);
  VGARed(2) <= \^vgagreen\(0);
  VGARed(1) <= \^vgagreen\(0);
  VGARed(0) <= \^vgagreen\(0);
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_VGA_for_block
     port map (
      HSync => HSync,
      RAMData(0 to 7) => RAMData(0 to 7),
      RAMWriteAddress(12 downto 0) => RAMWriteAddress(12 downto 0),
      VGAGreen(0) => \^vgagreen\(0),
      VSync => VSync,
      btnC => btnC,
      clk => clk
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
