/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2021 - 2023, Shanghai Yunsilicon Technology Co., Ltd.
 * All rights reserved.
 */

#ifndef _CLSF_DMA_CSR_DEFINES_H_
#define _CLSF_DMA_CSR_DEFINES_H_

#define CLSF_DMA_SOFT_RESET_REG_ADDR   0xa6010000
#define CLSF_DMA_SOFT_RESET_REG_WIDTH  32
#define CLSF_DMA_SOFT_RESET_REG_LENGTH 32
#define CLSF_DMA_SOFT_RESET_REG_SOFT_RESET_MASK  0x1
#define CLSF_DMA_SOFT_RESET_REG_SOFT_RESET_SHIFT 0
#define CLSF_DMA_SOFT_RESET_REG_SOFT_RESET_WIDTH 1
#define CLSF_DMA_SOFT_RESET_REG_SOFT_RESET_MAX_VAL 0x1
#define CLSF_DMA_SOFT_RESET_REG_SOFT_RESET_MIN_VAL 0x0

#define CLSF_DMA_SCRATCH_PAD_REG_ADDR   0xa601000c
#define CLSF_DMA_SCRATCH_PAD_REG_WIDTH  32
#define CLSF_DMA_SCRATCH_PAD_REG_LENGTH 32
#define CLSF_DMA_SCRATCH_PAD_REG_SCRATCH_PAD_MASK  0xffffffff
#define CLSF_DMA_SCRATCH_PAD_REG_SCRATCH_PAD_SHIFT 0
#define CLSF_DMA_SCRATCH_PAD_REG_SCRATCH_PAD_WIDTH 32
#define CLSF_DMA_SCRATCH_PAD_REG_SCRATCH_PAD_MAX_VAL 0xffffffff
#define CLSF_DMA_SCRATCH_PAD_REG_SCRATCH_PAD_MIN_VAL 0x0

#define CLSF_DMA_DMA_RD_TABLE_ID_REG_ADDR   0xa6010010
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_WIDTH  32
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_LENGTH 32
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_DMA_RD_TBL_ID_MASK  0x7f
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_DMA_RD_TBL_ID_SHIFT 0
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_DMA_RD_TBL_ID_WIDTH 7
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_DMA_RD_TBL_ID_MAX_VAL 0x7f
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_DMA_RD_TBL_ID_MIN_VAL 0x0

#define CLSF_DMA_DMA_RD_ADDR_REG_ADDR   0xa6010014
#define CLSF_DMA_DMA_RD_ADDR_REG_WIDTH  32
#define CLSF_DMA_DMA_RD_ADDR_REG_LENGTH 32
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_START_ADDR_MASK  0xffff
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_START_ADDR_SHIFT 0
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_START_ADDR_WIDTH 16
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_START_ADDR_MAX_VAL 0xffff
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_START_ADDR_MIN_VAL 0x0
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_BURST_NUM_MASK  0xffff0000
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_BURST_NUM_SHIFT 16
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_BURST_NUM_WIDTH 16
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_BURST_NUM_MAX_VAL 0xffff
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_BURST_NUM_MIN_VAL 0x0

#define CLSF_DMA_INDRW_RD_START_REG_ADDR   0xa6010018
#define CLSF_DMA_INDRW_RD_START_REG_WIDTH  32
#define CLSF_DMA_INDRW_RD_START_REG_LENGTH 32
#define CLSF_DMA_INDRW_RD_START_REG_INDRW_START_MASK  0x1
#define CLSF_DMA_INDRW_RD_START_REG_INDRW_START_SHIFT 0
#define CLSF_DMA_INDRW_RD_START_REG_INDRW_START_WIDTH 1
#define CLSF_DMA_INDRW_RD_START_REG_INDRW_START_MAX_VAL 0x1
#define CLSF_DMA_INDRW_RD_START_REG_INDRW_START_MIN_VAL 0x0

#define CLSF_DMA_DMA_UL_TIMEOUT_REG_ADDR   0xa6010030
#define CLSF_DMA_DMA_UL_TIMEOUT_REG_WIDTH  32
#define CLSF_DMA_DMA_UL_TIMEOUT_REG_LENGTH 32
#define CLSF_DMA_DMA_UL_TIMEOUT_REG_DMA_UL_TIMEOUT_MASK  0x1
#define CLSF_DMA_DMA_UL_TIMEOUT_REG_DMA_UL_TIMEOUT_SHIFT 0
#define CLSF_DMA_DMA_UL_TIMEOUT_REG_DMA_UL_TIMEOUT_WIDTH 1

#define CLSF_DMA_DMA_UL_TIMEOUT_INT_MASK_REG_ADDR   0xa6010034
#define CLSF_DMA_DMA_UL_TIMEOUT_INT_MASK_REG_WIDTH  32
#define CLSF_DMA_DMA_UL_TIMEOUT_INT_MASK_REG_LENGTH 32
#define CLSF_DMA_DMA_UL_TIMEOUT_INT_MASK_REG_DMA_UL_TIMEOUT_INT_MASK_MASK  0x1
#define CLSF_DMA_DMA_UL_TIMEOUT_INT_MASK_REG_DMA_UL_TIMEOUT_INT_MASK_SHIFT 0
#define CLSF_DMA_DMA_UL_TIMEOUT_INT_MASK_REG_DMA_UL_TIMEOUT_INT_MASK_WIDTH 1
#define CLSF_DMA_DMA_UL_TIMEOUT_INT_MASK_REG_DMA_UL_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_TIMEOUT_INT_MASK_REG_DMA_UL_TIMEOUT_INT_MASK_MIN_VAL 0x0

#define CLSF_DMA_DMA_UL_BUSY_REG_ADDR   0xa6010038
#define CLSF_DMA_DMA_UL_BUSY_REG_WIDTH  32
#define CLSF_DMA_DMA_UL_BUSY_REG_LENGTH 32
#define CLSF_DMA_DMA_UL_BUSY_REG_DMA_UL_BUSY_MASK  0x1
#define CLSF_DMA_DMA_UL_BUSY_REG_DMA_UL_BUSY_SHIFT 0
#define CLSF_DMA_DMA_UL_BUSY_REG_DMA_UL_BUSY_WIDTH 1

#define CLSF_DMA_EM_ERR_CODE_STS_REG_ADDR   0xa6010040
#define CLSF_DMA_EM_ERR_CODE_STS_REG_WIDTH  512
#define CLSF_DMA_EM_ERR_CODE_STS_REG_LENGTH 512
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_1_MASK  0xffffffff
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_1_SHIFT 0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_1_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_2_MASK  0xffffffff00000000
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_2_SHIFT 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_2_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_3_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_3_SHIFT 64
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_3_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_4_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_4_SHIFT 96
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_4_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_5_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_5_SHIFT 128
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_5_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_6_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_6_SHIFT 160
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_6_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_7_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_7_SHIFT 192
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_7_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_8_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_8_SHIFT 224
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_8_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_9_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_9_SHIFT 256
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_9_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_10_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_10_SHIFT 288
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_10_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_11_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_11_SHIFT 320
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_11_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_12_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_12_SHIFT 352
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_12_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_13_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_13_SHIFT 384
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_13_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_14_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_14_SHIFT 416
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_14_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_15_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_15_SHIFT 448
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_15_WIDTH 32
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_16_MASK  0x0
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_16_SHIFT 480
#define CLSF_DMA_EM_ERR_CODE_STS_REG_ERR_CODE_16_WIDTH 32

#define CLSF_DMA_DMA_DL_SUCCESS_REG_ADDR   0xa6010080
#define CLSF_DMA_DMA_DL_SUCCESS_REG_WIDTH  128
#define CLSF_DMA_DMA_DL_SUCCESS_REG_LENGTH 128
#define CLSF_DMA_DMA_DL_SUCCESS_REG_SUCCESS_MASK  0xffffffffffffffff
#define CLSF_DMA_DMA_DL_SUCCESS_REG_SUCCESS_SHIFT 0
#define CLSF_DMA_DMA_DL_SUCCESS_REG_SUCCESS_WIDTH 128

#define CLSF_DMA_DMA_DL_DONE_REG_ADDR   0xa6010090
#define CLSF_DMA_DMA_DL_DONE_REG_WIDTH  32
#define CLSF_DMA_DMA_DL_DONE_REG_LENGTH 32
#define CLSF_DMA_DMA_DL_DONE_REG_DL_DONE_MASK  0x1
#define CLSF_DMA_DMA_DL_DONE_REG_DL_DONE_SHIFT 0
#define CLSF_DMA_DMA_DL_DONE_REG_DL_DONE_WIDTH 1
#define CLSF_DMA_DMA_DL_DONE_REG_DL_STS_MASK  0x2
#define CLSF_DMA_DMA_DL_DONE_REG_DL_STS_SHIFT 1
#define CLSF_DMA_DMA_DL_DONE_REG_DL_STS_WIDTH 1

#define CLSF_DMA_ERR_CODE_CLR_REG_ADDR   0xa6010094
#define CLSF_DMA_ERR_CODE_CLR_REG_WIDTH  32
#define CLSF_DMA_ERR_CODE_CLR_REG_LENGTH 32
#define CLSF_DMA_ERR_CODE_CLR_REG_ERR_CODE_CLR_MASK  0x1
#define CLSF_DMA_ERR_CODE_CLR_REG_ERR_CODE_CLR_SHIFT 0
#define CLSF_DMA_ERR_CODE_CLR_REG_ERR_CODE_CLR_WIDTH 1
#define CLSF_DMA_ERR_CODE_CLR_REG_ERR_CODE_CLR_MAX_VAL 0x1
#define CLSF_DMA_ERR_CODE_CLR_REG_ERR_CODE_CLR_MIN_VAL 0x0

#define CLSF_DMA_UL_CFG_ERR_INT_REG_ADDR   0xa6010098
#define CLSF_DMA_UL_CFG_ERR_INT_REG_WIDTH  32
#define CLSF_DMA_UL_CFG_ERR_INT_REG_LENGTH 32
#define CLSF_DMA_UL_CFG_ERR_INT_REG_UL_CFG_ERR_MASK  0x1
#define CLSF_DMA_UL_CFG_ERR_INT_REG_UL_CFG_ERR_SHIFT 0
#define CLSF_DMA_UL_CFG_ERR_INT_REG_UL_CFG_ERR_WIDTH 1

#define CLSF_DMA_UL_CFG_ERR_INT_MASK_REG_ADDR   0xa601009c
#define CLSF_DMA_UL_CFG_ERR_INT_MASK_REG_WIDTH  32
#define CLSF_DMA_UL_CFG_ERR_INT_MASK_REG_LENGTH 32
#define CLSF_DMA_UL_CFG_ERR_INT_MASK_REG_UL_CFG_ERR_INT_MASK_MASK  0x1
#define CLSF_DMA_UL_CFG_ERR_INT_MASK_REG_UL_CFG_ERR_INT_MASK_SHIFT 0
#define CLSF_DMA_UL_CFG_ERR_INT_MASK_REG_UL_CFG_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_CFG_ERR_INT_MASK_REG_UL_CFG_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_CFG_ERR_INT_MASK_REG_UL_CFG_ERR_INT_MASK_MIN_VAL 0x0

#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_ADDR   0xa60100a0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_WIDTH  32
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_LENGTH 32
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_EM_MONITOR_EOF_ERR_MASK  0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_EM_MONITOR_EOF_ERR_SHIFT 0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_EM_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_EM_MONITOR_SOF_ERR_MASK  0x2
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_EM_MONITOR_SOF_ERR_SHIFT 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_EM_MONITOR_SOF_ERR_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_TCAM_MONITOR_EOF_ERR_MASK  0x4
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_TCAM_MONITOR_EOF_ERR_SHIFT 2
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_TCAM_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_TCAM_MONITOR_SOF_ERR_MASK  0x8
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_TCAM_MONITOR_SOF_ERR_SHIFT 3
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_TCAM_MONITOR_SOF_ERR_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_DIR_MONITOR_EOF_ERR_MASK  0x10
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_DIR_MONITOR_EOF_ERR_SHIFT 4
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_DIR_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_DIR_MONITOR_SOF_ERR_MASK  0x20
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_DIR_MONITOR_SOF_ERR_SHIFT 5
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_DIR_MONITOR_SOF_ERR_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_RWE_MONITOR_EOF_ERR_MASK  0x40
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_RWE_MONITOR_EOF_ERR_SHIFT 6
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_RWE_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_RWE_MONITOR_SOF_ERR_MASK  0x80
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_RWE_MONITOR_SOF_ERR_SHIFT 7
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_REG_DL_RWE_MONITOR_SOF_ERR_WIDTH 1

#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_ADDR   0xa60100a4
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_WIDTH  32
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_LENGTH 32
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_EOF_ERR_INT_MASK_MASK  0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_EOF_ERR_INT_MASK_SHIFT 0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_SOF_ERR_INT_MASK_MASK  0x2
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_SOF_ERR_INT_MASK_SHIFT 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_EM_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_EOF_ERR_INT_MASK_MASK  0x4
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_EOF_ERR_INT_MASK_SHIFT 2
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_SOF_ERR_INT_MASK_MASK  0x8
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_SOF_ERR_INT_MASK_SHIFT 3
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_TCAM_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_EOF_ERR_INT_MASK_MASK  0x10
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_EOF_ERR_INT_MASK_SHIFT 4
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_SOF_ERR_INT_MASK_MASK  0x20
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_SOF_ERR_INT_MASK_SHIFT 5
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_DIR_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_EOF_ERR_INT_MASK_MASK  0x40
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_EOF_ERR_INT_MASK_SHIFT 6
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_SOF_ERR_INT_MASK_MASK  0x80
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_SOF_ERR_INT_MASK_SHIFT 7
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_DL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_DL_RWE_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0

#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_ADDR   0xa60100a8
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_WIDTH  32
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_LENGTH 32
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_EM_MONITOR_EOF_ERR_MASK  0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_EM_MONITOR_EOF_ERR_SHIFT 0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_EM_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_TCAM_MONITOR_EOF_ERR_MASK  0x2
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_TCAM_MONITOR_EOF_ERR_SHIFT 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_TCAM_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_DIR_MONITOR_EOF_ERR_MASK  0x4
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_DIR_MONITOR_EOF_ERR_SHIFT 2
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_DIR_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_RWE_MONITOR_EOF_ERR_MASK  0x8
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_RWE_MONITOR_EOF_ERR_SHIFT 3
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_RWE_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_STAT_MONITOR_EOF_ERR_MASK  0x10
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_STAT_MONITOR_EOF_ERR_SHIFT 4
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_STAT_MONITOR_EOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_EM_MONITOR_SOF_ERR_MASK  0x20
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_EM_MONITOR_SOF_ERR_SHIFT 5
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_EM_MONITOR_SOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_TCAM_MONITOR_SOF_ERR_MASK  0x40
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_TCAM_MONITOR_SOF_ERR_SHIFT 6
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_TCAM_MONITOR_SOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_DIR_MONITOR_SOF_ERR_MASK  0x80
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_DIR_MONITOR_SOF_ERR_SHIFT 7
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_DIR_MONITOR_SOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_RWE_MONITOR_SOF_ERR_MASK  0x100
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_RWE_MONITOR_SOF_ERR_SHIFT 8
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_RWE_MONITOR_SOF_ERR_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_STAT_MONITOR_SOF_ERR_MASK  0x200
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_STAT_MONITOR_SOF_ERR_SHIFT 9
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_REG_UL_STAT_MONITOR_SOF_ERR_WIDTH 1

#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_ADDR   0xa60100ac
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_WIDTH  32
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_LENGTH 32
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_EOF_ERR_INT_MASK_MASK  0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_EOF_ERR_INT_MASK_SHIFT 0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_EOF_ERR_INT_MASK_MASK  0x2
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_EOF_ERR_INT_MASK_SHIFT 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_EOF_ERR_INT_MASK_MASK  0x4
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_EOF_ERR_INT_MASK_SHIFT 2
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_EOF_ERR_INT_MASK_MASK  0x8
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_EOF_ERR_INT_MASK_SHIFT 3
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_EOF_ERR_INT_MASK_MASK  0x10
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_EOF_ERR_INT_MASK_SHIFT 4
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_EOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_EOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_EOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_SOF_ERR_INT_MASK_MASK  0x20
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_SOF_ERR_INT_MASK_SHIFT 5
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_EM_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_SOF_ERR_INT_MASK_MASK  0x40
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_SOF_ERR_INT_MASK_SHIFT 6
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_TCAM_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_SOF_ERR_INT_MASK_MASK  0x80
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_SOF_ERR_INT_MASK_SHIFT 7
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_DIR_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_SOF_ERR_INT_MASK_MASK  0x100
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_SOF_ERR_INT_MASK_SHIFT 8
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_RWE_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_SOF_ERR_INT_MASK_MASK  0x200
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_SOF_ERR_INT_MASK_SHIFT 9
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_SOF_ERR_INT_MASK_WIDTH 1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_SOF_ERR_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_UL_MONITOR_SOF_EOF_ERR_INT_MASK_REG_UL_STAT_MONITOR_SOF_ERR_INT_MASK_MIN_VAL 0x0

#define CLSF_DMA_FIFO_AFUL_TH_REG_ADDR   0xa60100b0
#define CLSF_DMA_FIFO_AFUL_TH_REG_WIDTH  32
#define CLSF_DMA_FIFO_AFUL_TH_REG_LENGTH 32
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_DL_FIFO_AFUL_TH_MASK  0x3f
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_DL_FIFO_AFUL_TH_SHIFT 0
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_DL_FIFO_AFUL_TH_WIDTH 6
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_DL_FIFO_AFUL_TH_MAX_VAL 0x3f
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_DL_FIFO_AFUL_TH_MIN_VAL 0x0
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_UL_FIFO_AFUL_TH_MASK  0xfc0
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_UL_FIFO_AFUL_TH_SHIFT 6
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_UL_FIFO_AFUL_TH_WIDTH 6
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_UL_FIFO_AFUL_TH_MAX_VAL 0x3f
#define CLSF_DMA_FIFO_AFUL_TH_REG_DMA_UL_FIFO_AFUL_TH_MIN_VAL 0x0

#define CLSF_DMA_DMA_DL_WMH_REG_ADDR   0xa60100b8
#define CLSF_DMA_DMA_DL_WMH_REG_WIDTH  32
#define CLSF_DMA_DMA_DL_WMH_REG_LENGTH 32
#define CLSF_DMA_DMA_DL_WMH_REG_DMA_DL_FIFO_USED_CNT_WMH_MASK  0x3f
#define CLSF_DMA_DMA_DL_WMH_REG_DMA_DL_FIFO_USED_CNT_WMH_SHIFT 0
#define CLSF_DMA_DMA_DL_WMH_REG_DMA_DL_FIFO_USED_CNT_WMH_WIDTH 6

#define CLSF_DMA_DMA_UL_WMH_REG_ADDR   0xa60100bc
#define CLSF_DMA_DMA_UL_WMH_REG_WIDTH  32
#define CLSF_DMA_DMA_UL_WMH_REG_LENGTH 32
#define CLSF_DMA_DMA_UL_WMH_REG_DMA_UL_FIFO_USED_CNT_WMH_MASK  0x3f
#define CLSF_DMA_DMA_UL_WMH_REG_DMA_UL_FIFO_USED_CNT_WMH_SHIFT 0
#define CLSF_DMA_DMA_UL_WMH_REG_DMA_UL_FIFO_USED_CNT_WMH_WIDTH 6

#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_ADDR   0xa60100c0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_WIDTH  32
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_LENGTH 32
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC0_MASK  0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC0_SHIFT 0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC0_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC0_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC0_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC1_MASK  0x2
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC1_SHIFT 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC1_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC1_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_EM_RSP_FORCE_FC1_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC0_MASK  0x4
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC0_SHIFT 2
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC0_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC0_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC0_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC1_MASK  0x8
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC1_SHIFT 3
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC1_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC1_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_TCAM_RSP_FORCE_FC1_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC0_MASK  0x10
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC0_SHIFT 4
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC0_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC0_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC0_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC1_MASK  0x20
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC1_SHIFT 5
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC1_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC1_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_DIR_RSP_FORCE_FC1_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC0_MASK  0x40
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC0_SHIFT 6
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC0_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC0_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC0_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC1_MASK  0x80
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC1_SHIFT 7
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC1_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC1_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_STAT_RSP_FORCE_FC1_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC0_MASK  0x100
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC0_SHIFT 8
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC0_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC0_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC0_MIN_VAL 0x0
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC1_MASK  0x200
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC1_SHIFT 9
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC1_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC1_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_DEBUG_CFG_REG_DMA_UL_RWE_RSP_FORCE_FC1_MIN_VAL 0x0

#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_ADDR   0xa60100c4
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_WIDTH  32
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_LENGTH 32
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC0_MASK  0x1
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC0_SHIFT 0
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC0_WIDTH 1
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC0_MAX_VAL 0x1
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC0_MIN_VAL 0x0
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC1_MASK  0x2
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC1_SHIFT 1
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC1_WIDTH 1
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC1_MAX_VAL 0x1
#define CLSF_DMA_DMA_DL_FC_DEBUG_CFG_REG_DMA_DL_FORCE_FC1_MIN_VAL 0x0

#define CLSF_DMA_DMA_DL_FC_CNT_IN_REVS_REG_ADDR   0xa60100c8
#define CLSF_DMA_DMA_DL_FC_CNT_IN_REVS_REG_WIDTH  32
#define CLSF_DMA_DMA_DL_FC_CNT_IN_REVS_REG_LENGTH 32
#define CLSF_DMA_DMA_DL_FC_CNT_IN_REVS_REG_DMA_DL_FC_CNT_IN_REVS_MASK  0x1
#define CLSF_DMA_DMA_DL_FC_CNT_IN_REVS_REG_DMA_DL_FC_CNT_IN_REVS_SHIFT 0
#define CLSF_DMA_DMA_DL_FC_CNT_IN_REVS_REG_DMA_DL_FC_CNT_IN_REVS_WIDTH 1
#define CLSF_DMA_DMA_DL_FC_CNT_IN_REVS_REG_DMA_DL_FC_CNT_IN_REVS_MAX_VAL 0x1
#define CLSF_DMA_DMA_DL_FC_CNT_IN_REVS_REG_DMA_DL_FC_CNT_IN_REVS_MIN_VAL 0x0

#define CLSF_DMA_DMA_UL_RSP_FC_CNT_IN_REVS_REG_ADDR   0xa60100cc
#define CLSF_DMA_DMA_UL_RSP_FC_CNT_IN_REVS_REG_WIDTH  32
#define CLSF_DMA_DMA_UL_RSP_FC_CNT_IN_REVS_REG_LENGTH 32
#define CLSF_DMA_DMA_UL_RSP_FC_CNT_IN_REVS_REG_DMA_UL_RSP_FC_CNT_IN_REVS_MASK  0x1
#define CLSF_DMA_DMA_UL_RSP_FC_CNT_IN_REVS_REG_DMA_UL_RSP_FC_CNT_IN_REVS_SHIFT 0
#define CLSF_DMA_DMA_UL_RSP_FC_CNT_IN_REVS_REG_DMA_UL_RSP_FC_CNT_IN_REVS_WIDTH 1
#define CLSF_DMA_DMA_UL_RSP_FC_CNT_IN_REVS_REG_DMA_UL_RSP_FC_CNT_IN_REVS_MAX_VAL 0x1
#define CLSF_DMA_DMA_UL_RSP_FC_CNT_IN_REVS_REG_DMA_UL_RSP_FC_CNT_IN_REVS_MIN_VAL 0x0

#define CLSF_DMA_HIF2IPP_FC_CNT_IN_REVS_REG_ADDR   0xa60100d0
#define CLSF_DMA_HIF2IPP_FC_CNT_IN_REVS_REG_WIDTH  32
#define CLSF_DMA_HIF2IPP_FC_CNT_IN_REVS_REG_LENGTH 32
#define CLSF_DMA_HIF2IPP_FC_CNT_IN_REVS_REG_HIF2IPP_UL_FC_CNT_IN_REVS_MASK  0x1
#define CLSF_DMA_HIF2IPP_FC_CNT_IN_REVS_REG_HIF2IPP_UL_FC_CNT_IN_REVS_SHIFT 0
#define CLSF_DMA_HIF2IPP_FC_CNT_IN_REVS_REG_HIF2IPP_UL_FC_CNT_IN_REVS_WIDTH 1
#define CLSF_DMA_HIF2IPP_FC_CNT_IN_REVS_REG_HIF2IPP_UL_FC_CNT_IN_REVS_MAX_VAL 0x1
#define CLSF_DMA_HIF2IPP_FC_CNT_IN_REVS_REG_HIF2IPP_UL_FC_CNT_IN_REVS_MIN_VAL 0x0

#define CLSF_DMA_OVFL_UNFL_INT_REG_ADDR   0xa60100d8
#define CLSF_DMA_OVFL_UNFL_INT_REG_WIDTH  32
#define CLSF_DMA_OVFL_UNFL_INT_REG_LENGTH 32
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_DL_FIFO_OVFL_MASK  0x1
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_DL_FIFO_OVFL_SHIFT 0
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_DL_FIFO_OVFL_WIDTH 1
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_DL_FIFO_UNFL_MASK  0x2
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_DL_FIFO_UNFL_SHIFT 1
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_DL_FIFO_UNFL_WIDTH 1
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_UL_FIFO_OVFL_MASK  0x4
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_UL_FIFO_OVFL_SHIFT 2
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_UL_FIFO_OVFL_WIDTH 1
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_UL_FIFO_UNFL_MASK  0x8
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_UL_FIFO_UNFL_SHIFT 3
#define CLSF_DMA_OVFL_UNFL_INT_REG_DMA_UL_FIFO_UNFL_WIDTH 1

#define CLSF_DMA_PP_DMA_FC_CNT_REG_ADDR   0xa60100e0
#define CLSF_DMA_PP_DMA_FC_CNT_REG_WIDTH  32
#define CLSF_DMA_PP_DMA_FC_CNT_REG_LENGTH 32
#define CLSF_DMA_PP_DMA_FC_CNT_REG_TX_IPP2HIF_DL_FC_CNT_MASK  0xffff
#define CLSF_DMA_PP_DMA_FC_CNT_REG_TX_IPP2HIF_DL_FC_CNT_SHIFT 0
#define CLSF_DMA_PP_DMA_FC_CNT_REG_TX_IPP2HIF_DL_FC_CNT_WIDTH 16
#define CLSF_DMA_PP_DMA_FC_CNT_REG_RX_HIF2IPP_UL_FC_CNT_MASK  0xffff0000
#define CLSF_DMA_PP_DMA_FC_CNT_REG_RX_HIF2IPP_UL_FC_CNT_SHIFT 16
#define CLSF_DMA_PP_DMA_FC_CNT_REG_RX_HIF2IPP_UL_FC_CNT_WIDTH 16

#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_ADDR   0xa60100f0
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_WIDTH  128
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_LENGTH 96
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_EM_UL_RSP_FC_CNT_MASK  0xffff
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_EM_UL_RSP_FC_CNT_SHIFT 0
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_EM_UL_RSP_FC_CNT_WIDTH 16
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_TCAM_UL_RSP_FC_CNT_MASK  0xffff0000
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_TCAM_UL_RSP_FC_CNT_SHIFT 16
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_TCAM_UL_RSP_FC_CNT_WIDTH 16
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_DIR_UL_RSP_FC_CNT_MASK  0xffff00000000
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_DIR_UL_RSP_FC_CNT_SHIFT 32
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_DIR_UL_RSP_FC_CNT_WIDTH 16
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_STAT_UL_RSP_FC_CNT_MASK  0xffff000000000000
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_STAT_UL_RSP_FC_CNT_SHIFT 48
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_STAT_UL_RSP_FC_CNT_WIDTH 16
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_RWE_UL_RSP_FC_CNT_MASK  0x0
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_RWE_UL_RSP_FC_CNT_SHIFT 64
#define CLSF_DMA_PP_DMA_UL_RSP_CNT_REG_TX_RWE_UL_RSP_FC_CNT_WIDTH 16

#define CLSF_DMA_RX_DL_HIF_CNT_REG_ADDR   0xa6010100
#define CLSF_DMA_RX_DL_HIF_CNT_REG_WIDTH  128
#define CLSF_DMA_RX_DL_HIF_CNT_REG_LENGTH 96
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_BURST_VLD_CNT_MASK  0xffff
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_BURST_VLD_CNT_SHIFT 0
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_BURST_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_SOF_CNT_MASK  0xffff0000
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_SOF_CNT_SHIFT 16
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_SOF_CNT_WIDTH 16
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_EOF_CNT_MASK  0xffff00000000
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_EOF_CNT_SHIFT 32
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_EOF_CNT_WIDTH 16
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_DATA_VLD_CNT_MASK  0xffff000000000000
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_DATA_VLD_CNT_SHIFT 48
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_HIF_DATA_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_LAST_FLAG_CNT_MASK  0x0
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_LAST_FLAG_CNT_SHIFT 64
#define CLSF_DMA_RX_DL_HIF_CNT_REG_RX_LAST_FLAG_CNT_WIDTH 16

#define CLSF_DMA_TX_DL_CLSF_CNT_REG_ADDR   0xa6010120
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_WIDTH  256
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_LENGTH 224
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_FALSE_RSP_VLD_CNT_MASK  0xffff
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_FALSE_RSP_VLD_CNT_SHIFT 0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_FALSE_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_SOF_CNT_MASK  0xffff0000
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_SOF_CNT_SHIFT 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_EOF_CNT_MASK  0xffff00000000
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_EOF_CNT_SHIFT 32
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_VLD_CNT_MASK  0xffff000000000000
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_VLD_CNT_SHIFT 48
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_EM_REQ_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_SOF_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_SOF_CNT_SHIFT 64
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_EOF_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_EOF_CNT_SHIFT 80
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_VLD_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_VLD_CNT_SHIFT 96
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_TCAM_REQ_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_SOF_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_SOF_CNT_SHIFT 112
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_EOF_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_EOF_CNT_SHIFT 128
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_VLD_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_VLD_CNT_SHIFT 144
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_DIR_REQ_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_SOF_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_SOF_CNT_SHIFT 160
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_EOF_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_EOF_CNT_SHIFT 176
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_VLD_CNT_MASK  0x0
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_VLD_CNT_SHIFT 192
#define CLSF_DMA_TX_DL_CLSF_CNT_REG_TX_RWE_REQ_VLD_CNT_WIDTH 16

#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_ADDR   0xa6010140
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_WIDTH  64
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_LENGTH 64
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_EM_DL_RSP_VLD_CNT_MASK  0xffff
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_EM_DL_RSP_VLD_CNT_SHIFT 0
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_EM_DL_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_TCAM_DL_RSP_VLD_CNT_MASK  0xffff0000
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_TCAM_DL_RSP_VLD_CNT_SHIFT 16
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_TCAM_DL_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_DIR_DL_RSP_VLD_CNT_MASK  0xffff00000000
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_DIR_DL_RSP_VLD_CNT_SHIFT 32
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_DIR_DL_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_RWE_DL_RSP_VLD_CNT_MASK  0xffff000000000000
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_RWE_DL_RSP_VLD_CNT_SHIFT 48
#define CLSF_DMA_RX_DL_CLSF_RSP_CNT_REG_RX_RWE_DL_RSP_VLD_CNT_WIDTH 16

#define CLSF_DMA_TX_UL_CLSF_CNT_REG_ADDR   0xa6010160
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_WIDTH  256
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_LENGTH 256
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_VLD_CNT_MASK  0xffff
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_VLD_CNT_SHIFT 0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_SOF_CNT_MASK  0xffff0000
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_SOF_CNT_SHIFT 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_EOF_CNT_MASK  0xffff00000000
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_EOF_CNT_SHIFT 32
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_EM_UL_REQ_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_VLD_CNT_MASK  0xffff000000000000
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_VLD_CNT_SHIFT 48
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_SOF_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_SOF_CNT_SHIFT 64
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_EOF_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_EOF_CNT_SHIFT 80
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_TCAM_UL_REQ_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_VLD_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_VLD_CNT_SHIFT 96
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_SOF_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_SOF_CNT_SHIFT 112
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_EOF_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_EOF_CNT_SHIFT 128
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_DIR_UL_REQ_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_VLD_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_VLD_CNT_SHIFT 144
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_SOF_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_SOF_CNT_SHIFT 160
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_EOF_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_EOF_CNT_SHIFT 176
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_STAT_UL_REQ_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_VLD_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_VLD_CNT_SHIFT 192
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_SOF_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_SOF_CNT_SHIFT 208
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_EOF_CNT_MASK  0x0
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_EOF_CNT_SHIFT 224
#define CLSF_DMA_TX_UL_CLSF_CNT_REG_TX_RWE_UL_REQ_EOF_CNT_WIDTH 16

#define CLSF_DMA_TX_UL_HIF_CNT_REG_ADDR   0xa6010180
#define CLSF_DMA_TX_UL_HIF_CNT_REG_WIDTH  64
#define CLSF_DMA_TX_UL_HIF_CNT_REG_LENGTH 64
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_VLD_CNT_MASK  0xffff
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_VLD_CNT_SHIFT 0
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_VLD_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_SOF_CNT_MASK  0xffff0000
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_SOF_CNT_SHIFT 16
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_SOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_EOF_CNT_MASK  0xffff00000000
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_EOF_CNT_SHIFT 32
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_UL_EOF_CNT_WIDTH 16
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_DMA_RD_DONE_CNT_MASK  0xffff000000000000
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_DMA_RD_DONE_CNT_SHIFT 48
#define CLSF_DMA_TX_UL_HIF_CNT_REG_TX_IPP2HIF_DMA_RD_DONE_CNT_WIDTH 16

#define CLSF_DMA_RX_UL_CLSF_CNT_REG_ADDR   0xa60101a0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_WIDTH  256
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_LENGTH 256
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_VLD_CNT_MASK  0xffff
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_VLD_CNT_SHIFT 0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_SOF_CNT_MASK  0xffff0000
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_SOF_CNT_SHIFT 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_SOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_EOF_CNT_MASK  0xffff00000000
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_EOF_CNT_SHIFT 32
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_EM_UL_RSP_EOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_VLD_CNT_MASK  0xffff000000000000
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_VLD_CNT_SHIFT 48
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_SOF_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_SOF_CNT_SHIFT 64
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_SOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_EOF_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_EOF_CNT_SHIFT 80
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_TCAM_UL_RSP_EOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_VLD_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_VLD_CNT_SHIFT 96
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_SOF_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_SOF_CNT_SHIFT 112
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_SOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_EOF_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_EOF_CNT_SHIFT 128
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_DIR_UL_RSP_EOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_VLD_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_VLD_CNT_SHIFT 144
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_SOF_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_SOF_CNT_SHIFT 160
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_SOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_EOF_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_EOF_CNT_SHIFT 176
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_STAT_UL_RSP_EOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_VLD_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_VLD_CNT_SHIFT 192
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_VLD_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_SOF_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_SOF_CNT_SHIFT 208
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_SOF_CNT_WIDTH 16
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_EOF_CNT_MASK  0x0
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_EOF_CNT_SHIFT 224
#define CLSF_DMA_RX_UL_CLSF_CNT_REG_RX_RWE_UL_RSP_EOF_CNT_WIDTH 16

#define CLSF_DMA_RX_CFG_RD_REQ_POS_CNT_REG_ADDR   0xa60101c0
#define CLSF_DMA_RX_CFG_RD_REQ_POS_CNT_REG_WIDTH  32
#define CLSF_DMA_RX_CFG_RD_REQ_POS_CNT_REG_LENGTH 32
#define CLSF_DMA_RX_CFG_RD_REQ_POS_CNT_REG_CFG_RD_REQ_POS_CNT_MASK  0xffff
#define CLSF_DMA_RX_CFG_RD_REQ_POS_CNT_REG_CFG_RD_REQ_POS_CNT_SHIFT 0
#define CLSF_DMA_RX_CFG_RD_REQ_POS_CNT_REG_CFG_RD_REQ_POS_CNT_WIDTH 16

#define CLSF_DMA_NEW_EOF_CNT_REG_ADDR   0xa60101c4
#define CLSF_DMA_NEW_EOF_CNT_REG_WIDTH  32
#define CLSF_DMA_NEW_EOF_CNT_REG_LENGTH 32
#define CLSF_DMA_NEW_EOF_CNT_REG_NEW_EOF_CNT_MASK  0xffff
#define CLSF_DMA_NEW_EOF_CNT_REG_NEW_EOF_CNT_SHIFT 0
#define CLSF_DMA_NEW_EOF_CNT_REG_NEW_EOF_CNT_WIDTH 16

#define CLSF_DMA_RD_LAST_FLAG_CNT_REG_ADDR   0xa60101c8
#define CLSF_DMA_RD_LAST_FLAG_CNT_REG_WIDTH  32
#define CLSF_DMA_RD_LAST_FLAG_CNT_REG_LENGTH 32
#define CLSF_DMA_RD_LAST_FLAG_CNT_REG_RD_LAST_FLAG_CNT_MASK  0xffff
#define CLSF_DMA_RD_LAST_FLAG_CNT_REG_RD_LAST_FLAG_CNT_SHIFT 0
#define CLSF_DMA_RD_LAST_FLAG_CNT_REG_RD_LAST_FLAG_CNT_WIDTH 16

#define CLSF_DMA_TIMEOUT_INT_REG_ADDR   0xa60101cc
#define CLSF_DMA_TIMEOUT_INT_REG_WIDTH  32
#define CLSF_DMA_TIMEOUT_INT_REG_LENGTH 32
#define CLSF_DMA_TIMEOUT_INT_REG_DMA_DL_SUCCESS_REG_TIMEOUT_MASK  0x1
#define CLSF_DMA_TIMEOUT_INT_REG_DMA_DL_SUCCESS_REG_TIMEOUT_SHIFT 0
#define CLSF_DMA_TIMEOUT_INT_REG_DMA_DL_SUCCESS_REG_TIMEOUT_WIDTH 1
#define CLSF_DMA_TIMEOUT_INT_REG_DMA_DL_DONE_REG_TIMEOUT_MASK  0x2
#define CLSF_DMA_TIMEOUT_INT_REG_DMA_DL_DONE_REG_TIMEOUT_SHIFT 1
#define CLSF_DMA_TIMEOUT_INT_REG_DMA_DL_DONE_REG_TIMEOUT_WIDTH 1

#define CLSF_DMA_TIMEOUT_INT_MASK_REG_ADDR   0xa60101d0
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_WIDTH  32
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_LENGTH 32
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_SUCCESS_REG_TIMEOUT_INT_MASK_MASK  0x1
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_SUCCESS_REG_TIMEOUT_INT_MASK_SHIFT 0
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_SUCCESS_REG_TIMEOUT_INT_MASK_WIDTH 1
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_SUCCESS_REG_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_SUCCESS_REG_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_DONE_REG_TIMEOUT_INT_MASK_MASK  0x2
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_DONE_REG_TIMEOUT_INT_MASK_SHIFT 1
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_DONE_REG_TIMEOUT_INT_MASK_WIDTH 1
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_DONE_REG_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define CLSF_DMA_TIMEOUT_INT_MASK_REG_DMA_DL_DONE_REG_TIMEOUT_INT_MASK_MIN_VAL 0x0

#define CLSF_DMA_TIMEOUT_CFG_REG_ADDR   0xa60101d4
#define CLSF_DMA_TIMEOUT_CFG_REG_WIDTH  32
#define CLSF_DMA_TIMEOUT_CFG_REG_LENGTH 32
#define CLSF_DMA_TIMEOUT_CFG_REG_TIMEOUT_PARA_MASK  0xffff
#define CLSF_DMA_TIMEOUT_CFG_REG_TIMEOUT_PARA_SHIFT 0
#define CLSF_DMA_TIMEOUT_CFG_REG_TIMEOUT_PARA_WIDTH 16
#define CLSF_DMA_TIMEOUT_CFG_REG_TIMEOUT_PARA_MAX_VAL 0xffff
#define CLSF_DMA_TIMEOUT_CFG_REG_TIMEOUT_PARA_MIN_VAL 0x0

#endif
