module shift_registr_4(
    input clk,
    input areset,  // async active-high reset to zero
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q); 
	
    always@ (posedge clk or posedge areset) begin
        if (areset) begin
            // Asynchronous reset - highest priority
            q <= 4'b0000;
        end else if (load) begin
            // Synchronous load - higher priority than enable
            q <= data;
        end else if (ena) begin
            // Shift right operation
            q <= {1'b0, q[3:1]};
        end
        // If none of the above conditions are met, q retains its value
    end
endmodule
