// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv1_address0,
        OutPadConv1_ce0,
        OutPadConv1_q0,
        OutPadConv1_address1,
        OutPadConv1_ce1,
        OutPadConv1_q1,
        OutConv1_address0,
        OutConv1_ce0,
        OutConv1_we0,
        OutConv1_d0,
        grp_fu_1453_p_din0,
        grp_fu_1453_p_din1,
        grp_fu_1453_p_opcode,
        grp_fu_1453_p_dout0,
        grp_fu_1453_p_ce,
        grp_fu_1457_p_din0,
        grp_fu_1457_p_din1,
        grp_fu_1457_p_opcode,
        grp_fu_1457_p_dout0,
        grp_fu_1457_p_ce,
        grp_fu_1461_p_din0,
        grp_fu_1461_p_din1,
        grp_fu_1461_p_dout0,
        grp_fu_1461_p_ce,
        grp_fu_1465_p_din0,
        grp_fu_1465_p_din1,
        grp_fu_1465_p_dout0,
        grp_fu_1465_p_ce,
        grp_fu_1469_p_din0,
        grp_fu_1469_p_din1,
        grp_fu_1469_p_opcode,
        grp_fu_1469_p_dout0,
        grp_fu_1469_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 11'd1;
parameter    ap_ST_fsm_pp0_stage1 = 11'd2;
parameter    ap_ST_fsm_pp0_stage2 = 11'd4;
parameter    ap_ST_fsm_pp0_stage3 = 11'd8;
parameter    ap_ST_fsm_pp0_stage4 = 11'd16;
parameter    ap_ST_fsm_pp0_stage5 = 11'd32;
parameter    ap_ST_fsm_pp0_stage6 = 11'd64;
parameter    ap_ST_fsm_pp0_stage7 = 11'd128;
parameter    ap_ST_fsm_pp0_stage8 = 11'd256;
parameter    ap_ST_fsm_pp0_stage9 = 11'd512;
parameter    ap_ST_fsm_pp0_stage10 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [31:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [31:0] Weights_q1;
output  [10:0] OutPadConv1_address0;
output   OutPadConv1_ce0;
input  [31:0] OutPadConv1_q0;
output  [10:0] OutPadConv1_address1;
output   OutPadConv1_ce1;
input  [31:0] OutPadConv1_q1;
output  [10:0] OutConv1_address0;
output   OutConv1_ce0;
output   OutConv1_we0;
output  [31:0] OutConv1_d0;
output  [31:0] grp_fu_1453_p_din0;
output  [31:0] grp_fu_1453_p_din1;
output  [1:0] grp_fu_1453_p_opcode;
input  [31:0] grp_fu_1453_p_dout0;
output   grp_fu_1453_p_ce;
output  [31:0] grp_fu_1457_p_din0;
output  [31:0] grp_fu_1457_p_din1;
output  [1:0] grp_fu_1457_p_opcode;
input  [31:0] grp_fu_1457_p_dout0;
output   grp_fu_1457_p_ce;
output  [31:0] grp_fu_1461_p_din0;
output  [31:0] grp_fu_1461_p_din1;
input  [31:0] grp_fu_1461_p_dout0;
output   grp_fu_1461_p_ce;
output  [31:0] grp_fu_1465_p_din0;
output  [31:0] grp_fu_1465_p_din1;
input  [31:0] grp_fu_1465_p_dout0;
output   grp_fu_1465_p_ce;
output  [31:0] grp_fu_1469_p_din0;
output  [31:0] grp_fu_1469_p_din1;
output  [4:0] grp_fu_1469_p_opcode;
input  [0:0] grp_fu_1469_p_dout0;
output   grp_fu_1469_p_ce;

reg ap_idle;
reg[13:0] Weights_address0;
reg Weights_ce0;
reg[13:0] Weights_address1;
reg Weights_ce1;
reg[10:0] OutPadConv1_address0;
reg OutPadConv1_ce0;
reg[10:0] OutPadConv1_address1;
reg OutPadConv1_ce1;
reg OutConv1_ce0;
reg OutConv1_we0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_subdone;
reg   [0:0] icmp_ln39_reg_1364;
reg    ap_condition_exit_pp0_iter0_stage10;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_543;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] reg_547;
reg   [31:0] reg_552;
reg   [31:0] reg_556;
reg   [31:0] reg_561;
reg   [31:0] reg_566;
reg   [31:0] reg_571;
reg   [31:0] reg_576;
reg   [31:0] reg_581;
reg   [31:0] reg_586;
reg   [31:0] reg_591;
reg   [31:0] reg_596;
reg   [31:0] reg_601;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_606;
reg   [31:0] reg_611;
reg   [31:0] reg_616;
reg   [31:0] reg_622;
wire   [0:0] icmp_ln39_fu_645_p2;
reg   [0:0] icmp_ln39_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln39_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln39_reg_1364_pp0_iter3_reg;
reg   [0:0] icmp_ln39_reg_1364_pp0_iter4_reg;
reg   [0:0] icmp_ln39_reg_1364_pp0_iter5_reg;
reg   [0:0] icmp_ln39_reg_1364_pp0_iter6_reg;
reg   [0:0] icmp_ln39_reg_1364_pp0_iter7_reg;
wire   [8:0] select_ln39_fu_669_p3;
reg   [8:0] select_ln39_reg_1368;
reg   [8:0] select_ln39_reg_1368_pp0_iter1_reg;
reg   [8:0] select_ln39_reg_1368_pp0_iter2_reg;
reg   [8:0] select_ln39_reg_1368_pp0_iter3_reg;
reg   [8:0] select_ln39_reg_1368_pp0_iter4_reg;
reg   [8:0] select_ln39_reg_1368_pp0_iter5_reg;
reg   [8:0] select_ln39_reg_1368_pp0_iter6_reg;
reg   [8:0] select_ln39_reg_1368_pp0_iter7_reg;
reg   [8:0] select_ln39_reg_1368_pp0_iter8_reg;
wire   [2:0] select_ln39_1_fu_683_p3;
reg   [2:0] select_ln39_1_reg_1378;
reg   [2:0] select_ln39_1_reg_1378_pp0_iter1_reg;
reg   [2:0] select_ln39_1_reg_1378_pp0_iter2_reg;
reg   [2:0] select_ln39_1_reg_1378_pp0_iter3_reg;
reg   [2:0] select_ln39_1_reg_1378_pp0_iter4_reg;
reg   [2:0] select_ln39_1_reg_1378_pp0_iter5_reg;
reg   [2:0] select_ln39_1_reg_1378_pp0_iter6_reg;
wire   [1:0] empty_fu_691_p1;
reg   [1:0] empty_reg_1383;
reg   [1:0] empty_reg_1383_pp0_iter1_reg;
reg   [1:0] empty_reg_1383_pp0_iter2_reg;
reg   [1:0] empty_reg_1383_pp0_iter3_reg;
reg   [1:0] empty_reg_1383_pp0_iter4_reg;
reg   [1:0] empty_reg_1383_pp0_iter5_reg;
reg   [1:0] empty_reg_1383_pp0_iter6_reg;
reg   [1:0] empty_reg_1383_pp0_iter7_reg;
reg   [1:0] empty_reg_1383_pp0_iter8_reg;
wire   [6:0] p_cast55_fu_705_p1;
reg   [6:0] p_cast55_reg_1389;
wire   [9:0] zext_ln41_3_fu_802_p1;
reg   [9:0] zext_ln41_3_reg_1451;
wire   [31:0] bitcast_ln47_fu_805_p1;
wire   [31:0] bitcast_ln47_1_fu_810_p1;
wire   [31:0] bitcast_ln47_2_fu_856_p1;
wire   [31:0] bitcast_ln47_3_fu_861_p1;
reg   [31:0] mul21_i1_reg_1524;
reg   [31:0] mul21_i26_s_reg_1529;
wire   [31:0] bitcast_ln47_4_fu_906_p1;
wire   [31:0] bitcast_ln47_5_fu_911_p1;
reg   [31:0] mul21_i26_5_reg_1564;
reg   [31:0] mul21_i26_6_reg_1569;
reg   [31:0] mul21_i26_6_reg_1569_pp0_iter1_reg;
wire   [31:0] bitcast_ln47_6_fu_956_p1;
wire   [31:0] bitcast_ln47_7_fu_961_p1;
reg   [31:0] mul21_i26_4_reg_1604;
reg   [31:0] mul21_i26_4_reg_1604_pp0_iter1_reg;
reg   [31:0] mul21_i26_1_reg_1609;
reg   [31:0] mul21_i26_1_reg_1609_pp0_iter1_reg;
wire   [31:0] bitcast_ln47_8_fu_1006_p1;
wire   [31:0] bitcast_ln47_9_fu_1011_p1;
wire   [10:0] zext_ln41_2_fu_1056_p1;
reg   [10:0] zext_ln41_2_reg_1644;
reg   [31:0] mul21_i26_1_1_reg_1652;
reg   [31:0] mul21_i26_1_1_reg_1652_pp0_iter1_reg;
reg   [31:0] mul21_i26_1_2_reg_1657;
reg   [31:0] mul21_i26_1_2_reg_1657_pp0_iter1_reg;
reg   [31:0] mul21_i26_1_2_reg_1657_pp0_iter2_reg;
wire   [31:0] bitcast_ln47_10_fu_1059_p1;
wire   [31:0] bitcast_ln47_11_fu_1064_p1;
reg   [31:0] mul21_i26_1_3_reg_1692;
reg   [31:0] mul21_i26_1_3_reg_1692_pp0_iter1_reg;
reg   [31:0] mul21_i26_1_3_reg_1692_pp0_iter2_reg;
reg   [31:0] mul21_i26_1_4_reg_1697;
reg   [31:0] mul21_i26_1_4_reg_1697_pp0_iter1_reg;
reg   [31:0] mul21_i26_1_4_reg_1697_pp0_iter2_reg;
wire   [31:0] bitcast_ln47_12_fu_1110_p1;
wire   [31:0] bitcast_ln47_13_fu_1115_p1;
reg   [31:0] mul21_i26_2_reg_1732;
reg   [31:0] mul21_i26_2_reg_1732_pp0_iter1_reg;
reg   [31:0] mul21_i26_2_reg_1732_pp0_iter2_reg;
reg   [31:0] mul21_i26_2_reg_1732_pp0_iter3_reg;
reg   [31:0] mul21_i26_2_1_reg_1737;
reg   [31:0] mul21_i26_2_1_reg_1737_pp0_iter1_reg;
reg   [31:0] mul21_i26_2_1_reg_1737_pp0_iter2_reg;
reg   [31:0] mul21_i26_2_1_reg_1737_pp0_iter3_reg;
wire   [31:0] bitcast_ln47_14_fu_1160_p1;
wire   [31:0] bitcast_ln47_15_fu_1165_p1;
reg   [31:0] mul21_i26_2_2_reg_1772;
reg   [31:0] mul21_i26_2_2_reg_1772_pp0_iter1_reg;
reg   [31:0] mul21_i26_2_2_reg_1772_pp0_iter2_reg;
reg   [31:0] mul21_i26_2_2_reg_1772_pp0_iter3_reg;
reg   [31:0] mul21_i26_2_3_reg_1777;
reg   [31:0] mul21_i26_2_3_reg_1777_pp0_iter1_reg;
reg   [31:0] mul21_i26_2_3_reg_1777_pp0_iter2_reg;
reg   [31:0] mul21_i26_2_3_reg_1777_pp0_iter3_reg;
reg   [31:0] mul21_i26_2_3_reg_1777_pp0_iter4_reg;
wire   [31:0] bitcast_ln47_16_fu_1210_p1;
wire   [31:0] bitcast_ln47_17_fu_1215_p1;
reg   [31:0] OutPadConv1_load_18_reg_1792;
reg   [31:0] OutPadConv1_load_19_reg_1797;
reg   [31:0] mul21_i26_2_4_reg_1802;
reg   [31:0] mul21_i26_2_4_reg_1802_pp0_iter2_reg;
reg   [31:0] mul21_i26_2_4_reg_1802_pp0_iter3_reg;
reg   [31:0] mul21_i26_2_4_reg_1802_pp0_iter4_reg;
reg   [31:0] mul21_i26_2_4_reg_1802_pp0_iter5_reg;
reg   [31:0] mul21_i26_3_reg_1807;
reg   [31:0] mul21_i26_3_reg_1807_pp0_iter2_reg;
reg   [31:0] mul21_i26_3_reg_1807_pp0_iter3_reg;
reg   [31:0] mul21_i26_3_reg_1807_pp0_iter4_reg;
reg   [31:0] mul21_i26_3_reg_1807_pp0_iter5_reg;
wire   [31:0] bitcast_ln47_18_fu_1220_p1;
wire   [31:0] bitcast_ln47_19_fu_1225_p1;
reg   [31:0] mul21_i26_3_1_reg_1822;
reg   [31:0] mul21_i26_3_1_reg_1822_pp0_iter2_reg;
reg   [31:0] mul21_i26_3_1_reg_1822_pp0_iter3_reg;
reg   [31:0] mul21_i26_3_1_reg_1822_pp0_iter4_reg;
reg   [31:0] mul21_i26_3_1_reg_1822_pp0_iter5_reg;
reg   [31:0] mul21_i26_3_1_reg_1822_pp0_iter6_reg;
reg   [31:0] mul21_i26_3_2_reg_1827;
reg   [31:0] mul21_i26_3_2_reg_1827_pp0_iter2_reg;
reg   [31:0] mul21_i26_3_2_reg_1827_pp0_iter3_reg;
reg   [31:0] mul21_i26_3_2_reg_1827_pp0_iter4_reg;
reg   [31:0] mul21_i26_3_2_reg_1827_pp0_iter5_reg;
reg   [31:0] mul21_i26_3_2_reg_1827_pp0_iter6_reg;
reg   [31:0] mul21_i26_3_3_reg_1832;
reg   [31:0] mul21_i26_3_3_reg_1832_pp0_iter2_reg;
reg   [31:0] mul21_i26_3_3_reg_1832_pp0_iter3_reg;
reg   [31:0] mul21_i26_3_3_reg_1832_pp0_iter4_reg;
reg   [31:0] mul21_i26_3_3_reg_1832_pp0_iter5_reg;
reg   [31:0] mul21_i26_3_3_reg_1832_pp0_iter6_reg;
reg   [31:0] mul21_i26_3_4_reg_1837;
reg   [31:0] mul21_i26_3_4_reg_1837_pp0_iter2_reg;
reg   [31:0] mul21_i26_3_4_reg_1837_pp0_iter3_reg;
reg   [31:0] mul21_i26_3_4_reg_1837_pp0_iter4_reg;
reg   [31:0] mul21_i26_3_4_reg_1837_pp0_iter5_reg;
reg   [31:0] mul21_i26_3_4_reg_1837_pp0_iter6_reg;
reg   [31:0] mul21_i26_3_4_reg_1837_pp0_iter7_reg;
reg   [31:0] s_147_reg_1842;
reg   [31:0] Weights_load_6_reg_1852;
reg   [31:0] s_156_reg_1857;
wire   [31:0] empty_146_fu_1246_p1;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln47_fu_720_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln41_1_fu_709_p1;
wire   [63:0] zext_ln47_1_fu_731_p1;
wire   [63:0] zext_ln47_2_fu_742_p1;
wire   [63:0] zext_ln47_3_fu_767_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln47_4_fu_777_p1;
wire   [63:0] zext_ln47_5_fu_787_p1;
wire   [63:0] zext_ln47_6_fu_797_p1;
wire   [63:0] zext_ln47_7_fu_820_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln47_8_fu_830_p1;
wire   [63:0] zext_ln47_9_fu_840_p1;
wire   [63:0] zext_ln47_10_fu_851_p1;
wire   [63:0] zext_ln47_11_fu_871_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln47_12_fu_881_p1;
wire   [63:0] zext_ln47_13_fu_891_p1;
wire   [63:0] zext_ln47_14_fu_901_p1;
wire   [63:0] zext_ln47_15_fu_921_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln47_16_fu_931_p1;
wire   [63:0] zext_ln47_17_fu_941_p1;
wire   [63:0] zext_ln47_18_fu_951_p1;
wire   [63:0] zext_ln47_19_fu_971_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln47_20_fu_981_p1;
wire   [63:0] zext_ln47_21_fu_991_p1;
wire   [63:0] zext_ln47_22_fu_1001_p1;
wire   [63:0] zext_ln47_23_fu_1021_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln47_24_fu_1031_p1;
wire   [63:0] zext_ln47_25_fu_1041_p1;
wire   [63:0] zext_ln47_26_fu_1051_p1;
wire   [63:0] zext_ln47_27_fu_1074_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln47_28_fu_1084_p1;
wire   [63:0] zext_ln47_29_fu_1094_p1;
wire   [63:0] zext_ln47_30_fu_1105_p1;
wire   [63:0] zext_ln47_31_fu_1125_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln47_32_fu_1135_p1;
wire   [63:0] zext_ln47_33_fu_1145_p1;
wire   [63:0] zext_ln47_34_fu_1155_p1;
wire   [63:0] zext_ln47_35_fu_1175_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln47_36_fu_1185_p1;
wire   [63:0] zext_ln47_37_fu_1195_p1;
wire   [63:0] zext_ln47_38_fu_1205_p1;
wire   [63:0] arrayidx9_sum_cast_cast_cast_cast_fu_1241_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln49_1_fu_1329_p1;
reg   [8:0] y_fu_150;
wire   [8:0] add_ln47_2_fu_736_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_y_load;
reg   [2:0] n_fu_154;
reg   [2:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten13_fu_158;
wire   [10:0] add_ln39_fu_651_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten13_load;
reg   [31:0] grp_fu_521_p0;
reg   [31:0] grp_fu_521_p1;
reg   [31:0] grp_fu_526_p0;
reg   [31:0] grp_fu_526_p1;
reg   [31:0] grp_fu_530_p0;
reg   [31:0] grp_fu_530_p1;
reg   [31:0] grp_fu_534_p0;
reg   [31:0] grp_fu_534_p1;
wire   [0:0] icmp_ln41_fu_663_p2;
wire   [2:0] add_ln39_2_fu_677_p2;
wire   [5:0] tmp_3_fu_695_p4;
wire   [6:0] add_ln47_fu_714_p2;
wire   [6:0] add_ln47_1_fu_725_p2;
wire   [6:0] add_ln47_3_fu_762_p2;
wire   [8:0] add_ln47_4_fu_772_p2;
wire   [6:0] add_ln47_5_fu_782_p2;
wire   [8:0] add_ln47_6_fu_792_p2;
wire   [6:0] add_ln47_7_fu_815_p2;
wire   [8:0] add_ln47_8_fu_825_p2;
wire   [6:0] add_ln47_9_fu_835_p2;
wire   [9:0] add_ln47_10_fu_845_p2;
wire   [6:0] add_ln47_11_fu_866_p2;
wire   [9:0] add_ln47_12_fu_876_p2;
wire   [6:0] add_ln47_13_fu_886_p2;
wire   [9:0] add_ln47_14_fu_896_p2;
wire   [6:0] add_ln47_15_fu_916_p2;
wire   [9:0] add_ln47_16_fu_926_p2;
wire   [6:0] add_ln47_17_fu_936_p2;
wire   [9:0] add_ln47_18_fu_946_p2;
wire   [6:0] add_ln47_19_fu_966_p2;
wire   [9:0] add_ln47_20_fu_976_p2;
wire   [6:0] add_ln47_21_fu_986_p2;
wire   [9:0] add_ln47_22_fu_996_p2;
wire   [6:0] add_ln47_23_fu_1016_p2;
wire   [9:0] add_ln47_24_fu_1026_p2;
wire   [6:0] add_ln47_25_fu_1036_p2;
wire   [9:0] add_ln47_26_fu_1046_p2;
wire   [6:0] add_ln47_27_fu_1069_p2;
wire   [9:0] add_ln47_28_fu_1079_p2;
wire   [6:0] add_ln47_29_fu_1089_p2;
wire   [10:0] add_ln47_30_fu_1099_p2;
wire   [6:0] add_ln47_31_fu_1120_p2;
wire   [10:0] add_ln47_32_fu_1130_p2;
wire   [6:0] add_ln47_33_fu_1140_p2;
wire   [10:0] add_ln47_34_fu_1150_p2;
wire   [6:0] add_ln47_35_fu_1170_p2;
wire   [10:0] add_ln47_36_fu_1180_p2;
wire   [6:0] add_ln47_37_fu_1190_p2;
wire   [10:0] add_ln47_38_fu_1200_p2;
wire   [5:0] arrayidx9_sum_fu_1230_p3;
wire  signed [6:0] arrayidx9_sum_cast_cast_cast_fu_1237_p1;
wire   [9:0] p_shl5_fu_1250_p3;
wire   [7:0] p_shl6_fu_1261_p3;
wire   [31:0] bitcast_ln49_fu_1272_p1;
wire   [7:0] tmp_7_fu_1276_p4;
wire   [22:0] trunc_ln49_fu_1286_p1;
wire   [0:0] icmp_ln49_1_fu_1296_p2;
wire   [0:0] icmp_ln49_fu_1290_p2;
wire   [0:0] or_ln49_fu_1302_p2;
wire   [8:0] zext_ln41_fu_1268_p1;
wire   [8:0] add_ln49_1_fu_1314_p2;
wire   [10:0] zext_ln49_fu_1319_p1;
wire   [10:0] p_shl5_cast_fu_1257_p1;
wire   [10:0] add_ln49_fu_1323_p2;
wire   [0:0] and_ln49_fu_1308_p2;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter7_stage2;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_150 = 9'd0;
#0 n_fu_154 = 3'd0;
#0 indvar_flatten13_fu_158 = 11'd0;
#0 ap_done_reg = 1'b0;
end

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage10),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage10)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_645_p2 == 1'd0))) begin
            indvar_flatten13_fu_158 <= add_ln39_fu_651_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten13_fu_158 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_645_p2 == 1'd0))) begin
            n_fu_154 <= select_ln39_1_fu_683_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_154 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_645_p2 == 1'd0))) begin
            y_fu_150 <= add_ln47_2_fu_736_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_150 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv1_load_18_reg_1792 <= OutPadConv1_q1;
        OutPadConv1_load_19_reg_1797 <= OutPadConv1_q0;
        mul21_i26_2_2_reg_1772 <= grp_fu_1461_p_dout0;
        mul21_i26_2_3_reg_1777 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_load_6_reg_1852 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_1383 <= empty_fu_691_p1;
        empty_reg_1383_pp0_iter1_reg <= empty_reg_1383;
        empty_reg_1383_pp0_iter2_reg <= empty_reg_1383_pp0_iter1_reg;
        empty_reg_1383_pp0_iter3_reg <= empty_reg_1383_pp0_iter2_reg;
        empty_reg_1383_pp0_iter4_reg <= empty_reg_1383_pp0_iter3_reg;
        empty_reg_1383_pp0_iter5_reg <= empty_reg_1383_pp0_iter4_reg;
        empty_reg_1383_pp0_iter6_reg <= empty_reg_1383_pp0_iter5_reg;
        empty_reg_1383_pp0_iter7_reg <= empty_reg_1383_pp0_iter6_reg;
        empty_reg_1383_pp0_iter8_reg <= empty_reg_1383_pp0_iter7_reg;
        icmp_ln39_reg_1364 <= icmp_ln39_fu_645_p2;
        icmp_ln39_reg_1364_pp0_iter1_reg <= icmp_ln39_reg_1364;
        icmp_ln39_reg_1364_pp0_iter2_reg <= icmp_ln39_reg_1364_pp0_iter1_reg;
        icmp_ln39_reg_1364_pp0_iter3_reg <= icmp_ln39_reg_1364_pp0_iter2_reg;
        icmp_ln39_reg_1364_pp0_iter4_reg <= icmp_ln39_reg_1364_pp0_iter3_reg;
        icmp_ln39_reg_1364_pp0_iter5_reg <= icmp_ln39_reg_1364_pp0_iter4_reg;
        icmp_ln39_reg_1364_pp0_iter6_reg <= icmp_ln39_reg_1364_pp0_iter5_reg;
        icmp_ln39_reg_1364_pp0_iter7_reg <= icmp_ln39_reg_1364_pp0_iter6_reg;
        mul21_i26_2_4_reg_1802_pp0_iter2_reg <= mul21_i26_2_4_reg_1802;
        mul21_i26_2_4_reg_1802_pp0_iter3_reg <= mul21_i26_2_4_reg_1802_pp0_iter2_reg;
        mul21_i26_2_4_reg_1802_pp0_iter4_reg <= mul21_i26_2_4_reg_1802_pp0_iter3_reg;
        mul21_i26_2_4_reg_1802_pp0_iter5_reg <= mul21_i26_2_4_reg_1802_pp0_iter4_reg;
        mul21_i26_3_reg_1807_pp0_iter2_reg <= mul21_i26_3_reg_1807;
        mul21_i26_3_reg_1807_pp0_iter3_reg <= mul21_i26_3_reg_1807_pp0_iter2_reg;
        mul21_i26_3_reg_1807_pp0_iter4_reg <= mul21_i26_3_reg_1807_pp0_iter3_reg;
        mul21_i26_3_reg_1807_pp0_iter5_reg <= mul21_i26_3_reg_1807_pp0_iter4_reg;
        p_cast55_reg_1389[5 : 2] <= p_cast55_fu_705_p1[5 : 2];
        select_ln39_1_reg_1378 <= select_ln39_1_fu_683_p3;
        select_ln39_1_reg_1378_pp0_iter1_reg <= select_ln39_1_reg_1378;
        select_ln39_1_reg_1378_pp0_iter2_reg <= select_ln39_1_reg_1378_pp0_iter1_reg;
        select_ln39_1_reg_1378_pp0_iter3_reg <= select_ln39_1_reg_1378_pp0_iter2_reg;
        select_ln39_1_reg_1378_pp0_iter4_reg <= select_ln39_1_reg_1378_pp0_iter3_reg;
        select_ln39_1_reg_1378_pp0_iter5_reg <= select_ln39_1_reg_1378_pp0_iter4_reg;
        select_ln39_1_reg_1378_pp0_iter6_reg <= select_ln39_1_reg_1378_pp0_iter5_reg;
        select_ln39_reg_1368 <= select_ln39_fu_669_p3;
        select_ln39_reg_1368_pp0_iter1_reg <= select_ln39_reg_1368;
        select_ln39_reg_1368_pp0_iter2_reg <= select_ln39_reg_1368_pp0_iter1_reg;
        select_ln39_reg_1368_pp0_iter3_reg <= select_ln39_reg_1368_pp0_iter2_reg;
        select_ln39_reg_1368_pp0_iter4_reg <= select_ln39_reg_1368_pp0_iter3_reg;
        select_ln39_reg_1368_pp0_iter5_reg <= select_ln39_reg_1368_pp0_iter4_reg;
        select_ln39_reg_1368_pp0_iter6_reg <= select_ln39_reg_1368_pp0_iter5_reg;
        select_ln39_reg_1368_pp0_iter7_reg <= select_ln39_reg_1368_pp0_iter6_reg;
        select_ln39_reg_1368_pp0_iter8_reg <= select_ln39_reg_1368_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul21_i1_reg_1524 <= grp_fu_1461_p_dout0;
        mul21_i26_s_reg_1529 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul21_i26_1_1_reg_1652 <= grp_fu_1461_p_dout0;
        mul21_i26_1_2_reg_1657 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul21_i26_1_1_reg_1652_pp0_iter1_reg <= mul21_i26_1_1_reg_1652;
        mul21_i26_1_2_reg_1657_pp0_iter1_reg <= mul21_i26_1_2_reg_1657;
        mul21_i26_1_2_reg_1657_pp0_iter2_reg <= mul21_i26_1_2_reg_1657_pp0_iter1_reg;
        zext_ln41_2_reg_1644[8 : 0] <= zext_ln41_2_fu_1056_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul21_i26_1_3_reg_1692 <= grp_fu_1461_p_dout0;
        mul21_i26_1_4_reg_1697 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul21_i26_1_3_reg_1692_pp0_iter1_reg <= mul21_i26_1_3_reg_1692;
        mul21_i26_1_3_reg_1692_pp0_iter2_reg <= mul21_i26_1_3_reg_1692_pp0_iter1_reg;
        mul21_i26_1_4_reg_1697_pp0_iter1_reg <= mul21_i26_1_4_reg_1697;
        mul21_i26_1_4_reg_1697_pp0_iter2_reg <= mul21_i26_1_4_reg_1697_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul21_i26_1_reg_1609 <= grp_fu_1465_p_dout0;
        mul21_i26_4_reg_1604 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul21_i26_1_reg_1609_pp0_iter1_reg <= mul21_i26_1_reg_1609;
        mul21_i26_4_reg_1604_pp0_iter1_reg <= mul21_i26_4_reg_1604;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul21_i26_2_1_reg_1737 <= grp_fu_1465_p_dout0;
        mul21_i26_2_reg_1732 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul21_i26_2_1_reg_1737_pp0_iter1_reg <= mul21_i26_2_1_reg_1737;
        mul21_i26_2_1_reg_1737_pp0_iter2_reg <= mul21_i26_2_1_reg_1737_pp0_iter1_reg;
        mul21_i26_2_1_reg_1737_pp0_iter3_reg <= mul21_i26_2_1_reg_1737_pp0_iter2_reg;
        mul21_i26_2_reg_1732_pp0_iter1_reg <= mul21_i26_2_reg_1732;
        mul21_i26_2_reg_1732_pp0_iter2_reg <= mul21_i26_2_reg_1732_pp0_iter1_reg;
        mul21_i26_2_reg_1732_pp0_iter3_reg <= mul21_i26_2_reg_1732_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul21_i26_2_2_reg_1772_pp0_iter1_reg <= mul21_i26_2_2_reg_1772;
        mul21_i26_2_2_reg_1772_pp0_iter2_reg <= mul21_i26_2_2_reg_1772_pp0_iter1_reg;
        mul21_i26_2_2_reg_1772_pp0_iter3_reg <= mul21_i26_2_2_reg_1772_pp0_iter2_reg;
        mul21_i26_2_3_reg_1777_pp0_iter1_reg <= mul21_i26_2_3_reg_1777;
        mul21_i26_2_3_reg_1777_pp0_iter2_reg <= mul21_i26_2_3_reg_1777_pp0_iter1_reg;
        mul21_i26_2_3_reg_1777_pp0_iter3_reg <= mul21_i26_2_3_reg_1777_pp0_iter2_reg;
        mul21_i26_2_3_reg_1777_pp0_iter4_reg <= mul21_i26_2_3_reg_1777_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul21_i26_2_4_reg_1802 <= grp_fu_1461_p_dout0;
        mul21_i26_3_reg_1807 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul21_i26_3_1_reg_1822 <= grp_fu_1461_p_dout0;
        mul21_i26_3_2_reg_1827 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul21_i26_3_1_reg_1822_pp0_iter2_reg <= mul21_i26_3_1_reg_1822;
        mul21_i26_3_1_reg_1822_pp0_iter3_reg <= mul21_i26_3_1_reg_1822_pp0_iter2_reg;
        mul21_i26_3_1_reg_1822_pp0_iter4_reg <= mul21_i26_3_1_reg_1822_pp0_iter3_reg;
        mul21_i26_3_1_reg_1822_pp0_iter5_reg <= mul21_i26_3_1_reg_1822_pp0_iter4_reg;
        mul21_i26_3_1_reg_1822_pp0_iter6_reg <= mul21_i26_3_1_reg_1822_pp0_iter5_reg;
        mul21_i26_3_2_reg_1827_pp0_iter2_reg <= mul21_i26_3_2_reg_1827;
        mul21_i26_3_2_reg_1827_pp0_iter3_reg <= mul21_i26_3_2_reg_1827_pp0_iter2_reg;
        mul21_i26_3_2_reg_1827_pp0_iter4_reg <= mul21_i26_3_2_reg_1827_pp0_iter3_reg;
        mul21_i26_3_2_reg_1827_pp0_iter5_reg <= mul21_i26_3_2_reg_1827_pp0_iter4_reg;
        mul21_i26_3_2_reg_1827_pp0_iter6_reg <= mul21_i26_3_2_reg_1827_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul21_i26_3_3_reg_1832 <= grp_fu_1461_p_dout0;
        mul21_i26_3_4_reg_1837 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul21_i26_3_3_reg_1832_pp0_iter2_reg <= mul21_i26_3_3_reg_1832;
        mul21_i26_3_3_reg_1832_pp0_iter3_reg <= mul21_i26_3_3_reg_1832_pp0_iter2_reg;
        mul21_i26_3_3_reg_1832_pp0_iter4_reg <= mul21_i26_3_3_reg_1832_pp0_iter3_reg;
        mul21_i26_3_3_reg_1832_pp0_iter5_reg <= mul21_i26_3_3_reg_1832_pp0_iter4_reg;
        mul21_i26_3_3_reg_1832_pp0_iter6_reg <= mul21_i26_3_3_reg_1832_pp0_iter5_reg;
        mul21_i26_3_4_reg_1837_pp0_iter2_reg <= mul21_i26_3_4_reg_1837;
        mul21_i26_3_4_reg_1837_pp0_iter3_reg <= mul21_i26_3_4_reg_1837_pp0_iter2_reg;
        mul21_i26_3_4_reg_1837_pp0_iter4_reg <= mul21_i26_3_4_reg_1837_pp0_iter3_reg;
        mul21_i26_3_4_reg_1837_pp0_iter5_reg <= mul21_i26_3_4_reg_1837_pp0_iter4_reg;
        mul21_i26_3_4_reg_1837_pp0_iter6_reg <= mul21_i26_3_4_reg_1837_pp0_iter5_reg;
        mul21_i26_3_4_reg_1837_pp0_iter7_reg <= mul21_i26_3_4_reg_1837_pp0_iter6_reg;
        zext_ln41_3_reg_1451[8 : 0] <= zext_ln41_3_fu_802_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul21_i26_5_reg_1564 <= grp_fu_1461_p_dout0;
        mul21_i26_6_reg_1569 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul21_i26_6_reg_1569_pp0_iter1_reg <= mul21_i26_6_reg_1569;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_543 <= Weights_q1;
        reg_552 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_547 <= OutPadConv1_q1;
        reg_556 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_561 <= OutPadConv1_q1;
        reg_566 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_571 <= OutPadConv1_q1;
        reg_576 <= OutPadConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_581 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_586 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_591 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_596 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_601 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_606 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_611 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_616 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_622 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        s_147_reg_1842 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        s_156_reg_1857 <= grp_fu_1457_p_dout0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutConv1_ce0 = 1'b1;
    end else begin
        OutConv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutConv1_we0 = 1'b1;
    end else begin
        OutConv1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv1_address0 = zext_ln47_38_fu_1205_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv1_address0 = zext_ln47_34_fu_1155_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv1_address0 = zext_ln47_30_fu_1105_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv1_address0 = zext_ln47_26_fu_1051_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv1_address0 = zext_ln47_22_fu_1001_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv1_address0 = zext_ln47_18_fu_951_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv1_address0 = zext_ln47_14_fu_901_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv1_address0 = zext_ln47_10_fu_851_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv1_address0 = zext_ln47_6_fu_797_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv1_address0 = zext_ln47_2_fu_742_p1;
        end else begin
            OutPadConv1_address0 = 'bx;
        end
    end else begin
        OutPadConv1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv1_address1 = zext_ln47_36_fu_1185_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv1_address1 = zext_ln47_32_fu_1135_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv1_address1 = zext_ln47_28_fu_1084_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv1_address1 = zext_ln47_24_fu_1031_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv1_address1 = zext_ln47_20_fu_981_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv1_address1 = zext_ln47_16_fu_931_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv1_address1 = zext_ln47_12_fu_881_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv1_address1 = zext_ln47_8_fu_830_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv1_address1 = zext_ln47_4_fu_777_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv1_address1 = zext_ln41_1_fu_709_p1;
        end else begin
            OutPadConv1_address1 = 'bx;
        end
    end else begin
        OutPadConv1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv1_ce0 = 1'b1;
    end else begin
        OutPadConv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv1_ce1 = 1'b1;
    end else begin
        OutPadConv1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0 = arrayidx9_sum_cast_cast_cast_cast_fu_1241_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0 = zext_ln47_37_fu_1195_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0 = zext_ln47_33_fu_1145_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0 = zext_ln47_29_fu_1094_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0 = zext_ln47_25_fu_1041_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0 = zext_ln47_21_fu_991_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0 = zext_ln47_17_fu_941_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0 = zext_ln47_13_fu_891_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0 = zext_ln47_9_fu_840_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0 = zext_ln47_5_fu_787_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0 = zext_ln47_1_fu_731_p1;
    end else begin
        Weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            Weights_address1 = zext_ln47_35_fu_1175_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            Weights_address1 = zext_ln47_31_fu_1125_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Weights_address1 = zext_ln47_27_fu_1074_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Weights_address1 = zext_ln47_23_fu_1021_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Weights_address1 = zext_ln47_19_fu_971_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Weights_address1 = zext_ln47_15_fu_921_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Weights_address1 = zext_ln47_11_fu_871_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Weights_address1 = zext_ln47_7_fu_820_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Weights_address1 = zext_ln47_3_fu_767_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Weights_address1 = zext_ln47_fu_720_p1;
        end else begin
            Weights_address1 = 'bx;
        end
    end else begin
        Weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce0 = 1'b1;
    end else begin
        Weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce1 = 1'b1;
    end else begin
        Weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_1364 == 1'd1) & (1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln39_reg_1364_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten13_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten13_load = indvar_flatten13_fu_158;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_load = 3'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_154;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_y_load = 9'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_150;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_521_p0 = reg_601;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_521_p0 = reg_596;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_521_p0 = reg_591;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_521_p0 = reg_586;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_521_p0 = reg_581;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_521_p0 = mul21_i1_reg_1524;
    end else begin
        grp_fu_521_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_521_p1 = mul21_i26_2_reg_1732_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_521_p1 = mul21_i26_1_4_reg_1697_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_521_p1 = mul21_i26_1_3_reg_1692_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_521_p1 = mul21_i26_1_2_reg_1657_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_521_p1 = mul21_i26_1_1_reg_1652_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_521_p1 = mul21_i26_1_reg_1609_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_521_p1 = mul21_i26_4_reg_1604_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_521_p1 = mul21_i26_6_reg_1569_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_521_p1 = mul21_i26_5_reg_1564;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_521_p1 = mul21_i26_s_reg_1529;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_521_p1 = 32'd0;
    end else begin
        grp_fu_521_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_526_p0 = s_156_reg_1857;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_526_p0 = reg_622;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_526_p0 = reg_616;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_526_p0 = reg_611;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_526_p0 = reg_606;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_526_p0 = s_147_reg_1842;
    end else begin
        grp_fu_526_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_526_p1 = empty_146_fu_1246_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_526_p1 = mul21_i26_3_4_reg_1837_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_526_p1 = mul21_i26_3_3_reg_1832_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_526_p1 = mul21_i26_3_2_reg_1827_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_526_p1 = mul21_i26_3_1_reg_1822_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_526_p1 = mul21_i26_3_reg_1807_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_526_p1 = mul21_i26_2_4_reg_1802_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_526_p1 = mul21_i26_2_3_reg_1777_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_526_p1 = mul21_i26_2_2_reg_1772_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_526_p1 = mul21_i26_2_1_reg_1737_pp0_iter3_reg;
    end else begin
        grp_fu_526_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p0 = bitcast_ln47_18_fu_1220_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_530_p0 = bitcast_ln47_16_fu_1210_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_530_p0 = bitcast_ln47_14_fu_1160_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_530_p0 = bitcast_ln47_12_fu_1110_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_530_p0 = bitcast_ln47_10_fu_1059_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_530_p0 = bitcast_ln47_8_fu_1006_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_530_p0 = bitcast_ln47_6_fu_956_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_530_p0 = bitcast_ln47_4_fu_906_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_530_p0 = bitcast_ln47_2_fu_856_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_530_p0 = bitcast_ln47_fu_805_p1;
    end else begin
        grp_fu_530_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p1 = OutPadConv1_load_18_reg_1792;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_530_p1 = reg_571;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_530_p1 = reg_561;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_530_p1 = reg_547;
    end else begin
        grp_fu_530_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p0 = bitcast_ln47_19_fu_1225_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_534_p0 = bitcast_ln47_17_fu_1215_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_534_p0 = bitcast_ln47_15_fu_1165_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_534_p0 = bitcast_ln47_13_fu_1115_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_534_p0 = bitcast_ln47_11_fu_1064_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_534_p0 = bitcast_ln47_9_fu_1011_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_534_p0 = bitcast_ln47_7_fu_961_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_534_p0 = bitcast_ln47_5_fu_911_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p0 = bitcast_ln47_3_fu_861_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p0 = bitcast_ln47_1_fu_810_p1;
    end else begin
        grp_fu_534_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p1 = OutPadConv1_load_19_reg_1797;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_534_p1 = reg_576;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_534_p1 = reg_566;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_534_p1 = reg_556;
    end else begin
        grp_fu_534_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv1_address0 = zext_ln49_1_fu_1329_p1;

assign OutConv1_d0 = ((and_ln49_fu_1308_p2[0:0] == 1'b1) ? 32'd0 : reg_616);

assign add_ln39_2_fu_677_p2 = (ap_sig_allocacmp_n_load + 3'd1);

assign add_ln39_fu_651_p2 = (ap_sig_allocacmp_indvar_flatten13_load + 11'd1);

assign add_ln47_10_fu_845_p2 = (zext_ln41_3_fu_802_p1 + 10'd324);

assign add_ln47_11_fu_866_p2 = (p_cast55_reg_1389 + 7'd30);

assign add_ln47_12_fu_876_p2 = (zext_ln41_3_reg_1451 + 10'd325);

assign add_ln47_13_fu_886_p2 = (p_cast55_reg_1389 + 7'd31);

assign add_ln47_14_fu_896_p2 = (zext_ln41_3_reg_1451 + 10'd326);

assign add_ln47_15_fu_916_p2 = (p_cast55_reg_1389 + 7'd32);

assign add_ln47_16_fu_926_p2 = (zext_ln41_3_reg_1451 + 10'd327);

assign add_ln47_17_fu_936_p2 = (p_cast55_reg_1389 + 7'd33);

assign add_ln47_18_fu_946_p2 = (zext_ln41_3_reg_1451 + 10'd328);

assign add_ln47_19_fu_966_p2 = (p_cast55_reg_1389 + 7'd34);

assign add_ln47_1_fu_725_p2 = (p_cast55_fu_705_p1 + 7'd25);

assign add_ln47_20_fu_976_p2 = ($signed(zext_ln41_3_reg_1451) + $signed(10'd648));

assign add_ln47_21_fu_986_p2 = (p_cast55_reg_1389 + 7'd35);

assign add_ln47_22_fu_996_p2 = ($signed(zext_ln41_3_reg_1451) + $signed(10'd649));

assign add_ln47_23_fu_1016_p2 = (p_cast55_reg_1389 + 7'd36);

assign add_ln47_24_fu_1026_p2 = ($signed(zext_ln41_3_reg_1451) + $signed(10'd650));

assign add_ln47_25_fu_1036_p2 = (p_cast55_reg_1389 + 7'd37);

assign add_ln47_26_fu_1046_p2 = ($signed(zext_ln41_3_reg_1451) + $signed(10'd651));

assign add_ln47_27_fu_1069_p2 = (p_cast55_reg_1389 + 7'd38);

assign add_ln47_28_fu_1079_p2 = ($signed(zext_ln41_3_reg_1451) + $signed(10'd652));

assign add_ln47_29_fu_1089_p2 = (p_cast55_reg_1389 + 7'd39);

assign add_ln47_2_fu_736_p2 = (select_ln39_fu_669_p3 + 9'd1);

assign add_ln47_30_fu_1099_p2 = (zext_ln41_2_fu_1056_p1 + 11'd972);

assign add_ln47_31_fu_1120_p2 = (p_cast55_reg_1389 + 7'd40);

assign add_ln47_32_fu_1130_p2 = (zext_ln41_2_reg_1644 + 11'd973);

assign add_ln47_33_fu_1140_p2 = (p_cast55_reg_1389 + 7'd41);

assign add_ln47_34_fu_1150_p2 = (zext_ln41_2_reg_1644 + 11'd974);

assign add_ln47_35_fu_1170_p2 = (p_cast55_reg_1389 + 7'd42);

assign add_ln47_36_fu_1180_p2 = (zext_ln41_2_reg_1644 + 11'd975);

assign add_ln47_37_fu_1190_p2 = (p_cast55_reg_1389 + 7'd43);

assign add_ln47_38_fu_1200_p2 = (zext_ln41_2_reg_1644 + 11'd976);

assign add_ln47_3_fu_762_p2 = (p_cast55_reg_1389 + 7'd26);

assign add_ln47_4_fu_772_p2 = (select_ln39_reg_1368 + 9'd2);

assign add_ln47_5_fu_782_p2 = (p_cast55_reg_1389 + 7'd27);

assign add_ln47_6_fu_792_p2 = (select_ln39_reg_1368 + 9'd3);

assign add_ln47_7_fu_815_p2 = (p_cast55_reg_1389 + 7'd28);

assign add_ln47_8_fu_825_p2 = (select_ln39_reg_1368 + 9'd4);

assign add_ln47_9_fu_835_p2 = (p_cast55_reg_1389 + 7'd29);

assign add_ln47_fu_714_p2 = (p_cast55_fu_705_p1 + 7'd24);

assign add_ln49_1_fu_1314_p2 = (zext_ln41_fu_1268_p1 + select_ln39_reg_1368_pp0_iter8_reg);

assign add_ln49_fu_1323_p2 = (zext_ln49_fu_1319_p1 + p_shl5_cast_fu_1257_p1);

assign and_ln49_fu_1308_p2 = (or_ln49_fu_1302_p2 & grp_fu_1469_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage10;

assign arrayidx9_sum_cast_cast_cast_cast_fu_1241_p1 = $unsigned(arrayidx9_sum_cast_cast_cast_fu_1237_p1);

assign arrayidx9_sum_cast_cast_cast_fu_1237_p1 = $signed(arrayidx9_sum_fu_1230_p3);

assign arrayidx9_sum_fu_1230_p3 = {{3'd5}, {select_ln39_1_reg_1378_pp0_iter6_reg}};

assign bitcast_ln47_10_fu_1059_p1 = reg_543;

assign bitcast_ln47_11_fu_1064_p1 = reg_552;

assign bitcast_ln47_12_fu_1110_p1 = reg_543;

assign bitcast_ln47_13_fu_1115_p1 = reg_552;

assign bitcast_ln47_14_fu_1160_p1 = reg_543;

assign bitcast_ln47_15_fu_1165_p1 = reg_552;

assign bitcast_ln47_16_fu_1210_p1 = reg_543;

assign bitcast_ln47_17_fu_1215_p1 = reg_552;

assign bitcast_ln47_18_fu_1220_p1 = reg_543;

assign bitcast_ln47_19_fu_1225_p1 = reg_552;

assign bitcast_ln47_1_fu_810_p1 = reg_552;

assign bitcast_ln47_2_fu_856_p1 = reg_543;

assign bitcast_ln47_3_fu_861_p1 = reg_552;

assign bitcast_ln47_4_fu_906_p1 = reg_543;

assign bitcast_ln47_5_fu_911_p1 = reg_552;

assign bitcast_ln47_6_fu_956_p1 = reg_543;

assign bitcast_ln47_7_fu_961_p1 = reg_552;

assign bitcast_ln47_8_fu_1006_p1 = reg_543;

assign bitcast_ln47_9_fu_1011_p1 = reg_552;

assign bitcast_ln47_fu_805_p1 = reg_543;

assign bitcast_ln49_fu_1272_p1 = reg_616;

assign empty_146_fu_1246_p1 = Weights_load_6_reg_1852;

assign empty_fu_691_p1 = select_ln39_1_fu_683_p3[1:0];

assign grp_fu_1453_p_ce = 1'b1;

assign grp_fu_1453_p_din0 = grp_fu_521_p0;

assign grp_fu_1453_p_din1 = grp_fu_521_p1;

assign grp_fu_1453_p_opcode = 2'd0;

assign grp_fu_1457_p_ce = 1'b1;

assign grp_fu_1457_p_din0 = grp_fu_526_p0;

assign grp_fu_1457_p_din1 = grp_fu_526_p1;

assign grp_fu_1457_p_opcode = 2'd0;

assign grp_fu_1461_p_ce = 1'b1;

assign grp_fu_1461_p_din0 = grp_fu_530_p0;

assign grp_fu_1461_p_din1 = grp_fu_530_p1;

assign grp_fu_1465_p_ce = 1'b1;

assign grp_fu_1465_p_din0 = grp_fu_534_p0;

assign grp_fu_1465_p_din1 = grp_fu_534_p1;

assign grp_fu_1469_p_ce = 1'b1;

assign grp_fu_1469_p_din0 = reg_616;

assign grp_fu_1469_p_din1 = 32'd0;

assign grp_fu_1469_p_opcode = 5'd4;

assign icmp_ln39_fu_645_p2 = ((ap_sig_allocacmp_indvar_flatten13_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_663_p2 = ((ap_sig_allocacmp_y_load == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_1296_p2 = ((trunc_ln49_fu_1286_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1290_p2 = ((tmp_7_fu_1276_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln49_fu_1302_p2 = (icmp_ln49_fu_1290_p2 | icmp_ln49_1_fu_1296_p2);

assign p_cast55_fu_705_p1 = tmp_3_fu_695_p4;

assign p_shl5_cast_fu_1257_p1 = p_shl5_fu_1250_p3;

assign p_shl5_fu_1250_p3 = {{empty_reg_1383_pp0_iter8_reg}, {8'd0}};

assign p_shl6_fu_1261_p3 = {{empty_reg_1383_pp0_iter8_reg}, {6'd0}};

assign select_ln39_1_fu_683_p3 = ((icmp_ln41_fu_663_p2[0:0] == 1'b1) ? add_ln39_2_fu_677_p2 : ap_sig_allocacmp_n_load);

assign select_ln39_fu_669_p3 = ((icmp_ln41_fu_663_p2[0:0] == 1'b1) ? 9'd0 : ap_sig_allocacmp_y_load);

assign tmp_3_fu_695_p4 = {{{empty_fu_691_p1}, {empty_fu_691_p1}}, {2'd0}};

assign tmp_7_fu_1276_p4 = {{bitcast_ln49_fu_1272_p1[30:23]}};

assign trunc_ln49_fu_1286_p1 = bitcast_ln49_fu_1272_p1[22:0];

assign zext_ln41_1_fu_709_p1 = select_ln39_fu_669_p3;

assign zext_ln41_2_fu_1056_p1 = select_ln39_reg_1368;

assign zext_ln41_3_fu_802_p1 = select_ln39_reg_1368;

assign zext_ln41_fu_1268_p1 = p_shl6_fu_1261_p3;

assign zext_ln47_10_fu_851_p1 = add_ln47_10_fu_845_p2;

assign zext_ln47_11_fu_871_p1 = add_ln47_11_fu_866_p2;

assign zext_ln47_12_fu_881_p1 = add_ln47_12_fu_876_p2;

assign zext_ln47_13_fu_891_p1 = add_ln47_13_fu_886_p2;

assign zext_ln47_14_fu_901_p1 = add_ln47_14_fu_896_p2;

assign zext_ln47_15_fu_921_p1 = add_ln47_15_fu_916_p2;

assign zext_ln47_16_fu_931_p1 = add_ln47_16_fu_926_p2;

assign zext_ln47_17_fu_941_p1 = add_ln47_17_fu_936_p2;

assign zext_ln47_18_fu_951_p1 = add_ln47_18_fu_946_p2;

assign zext_ln47_19_fu_971_p1 = add_ln47_19_fu_966_p2;

assign zext_ln47_1_fu_731_p1 = add_ln47_1_fu_725_p2;

assign zext_ln47_20_fu_981_p1 = add_ln47_20_fu_976_p2;

assign zext_ln47_21_fu_991_p1 = add_ln47_21_fu_986_p2;

assign zext_ln47_22_fu_1001_p1 = add_ln47_22_fu_996_p2;

assign zext_ln47_23_fu_1021_p1 = add_ln47_23_fu_1016_p2;

assign zext_ln47_24_fu_1031_p1 = add_ln47_24_fu_1026_p2;

assign zext_ln47_25_fu_1041_p1 = add_ln47_25_fu_1036_p2;

assign zext_ln47_26_fu_1051_p1 = add_ln47_26_fu_1046_p2;

assign zext_ln47_27_fu_1074_p1 = add_ln47_27_fu_1069_p2;

assign zext_ln47_28_fu_1084_p1 = add_ln47_28_fu_1079_p2;

assign zext_ln47_29_fu_1094_p1 = add_ln47_29_fu_1089_p2;

assign zext_ln47_2_fu_742_p1 = add_ln47_2_fu_736_p2;

assign zext_ln47_30_fu_1105_p1 = add_ln47_30_fu_1099_p2;

assign zext_ln47_31_fu_1125_p1 = add_ln47_31_fu_1120_p2;

assign zext_ln47_32_fu_1135_p1 = add_ln47_32_fu_1130_p2;

assign zext_ln47_33_fu_1145_p1 = add_ln47_33_fu_1140_p2;

assign zext_ln47_34_fu_1155_p1 = add_ln47_34_fu_1150_p2;

assign zext_ln47_35_fu_1175_p1 = add_ln47_35_fu_1170_p2;

assign zext_ln47_36_fu_1185_p1 = add_ln47_36_fu_1180_p2;

assign zext_ln47_37_fu_1195_p1 = add_ln47_37_fu_1190_p2;

assign zext_ln47_38_fu_1205_p1 = add_ln47_38_fu_1200_p2;

assign zext_ln47_3_fu_767_p1 = add_ln47_3_fu_762_p2;

assign zext_ln47_4_fu_777_p1 = add_ln47_4_fu_772_p2;

assign zext_ln47_5_fu_787_p1 = add_ln47_5_fu_782_p2;

assign zext_ln47_6_fu_797_p1 = add_ln47_6_fu_792_p2;

assign zext_ln47_7_fu_820_p1 = add_ln47_7_fu_815_p2;

assign zext_ln47_8_fu_830_p1 = add_ln47_8_fu_825_p2;

assign zext_ln47_9_fu_840_p1 = add_ln47_9_fu_835_p2;

assign zext_ln47_fu_720_p1 = add_ln47_fu_714_p2;

assign zext_ln49_1_fu_1329_p1 = add_ln49_fu_1323_p2;

assign zext_ln49_fu_1319_p1 = add_ln49_1_fu_1314_p2;

always @ (posedge ap_clk) begin
    p_cast55_reg_1389[1:0] <= 2'b00;
    p_cast55_reg_1389[6] <= 1'b0;
    zext_ln41_3_reg_1451[9] <= 1'b0;
    zext_ln41_2_reg_1644[10:9] <= 2'b00;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1
