// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_add_padding (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataOut_V_data_V_din,
        dataOut_V_data_V_full_n,
        dataOut_V_data_V_write,
        dataOut_V_keep_V_din,
        dataOut_V_keep_V_full_n,
        dataOut_V_keep_V_write,
        dataOut_V_last_V_din,
        dataOut_V_last_V_full_n,
        dataOut_V_last_V_write,
        dataStreamBuffer3_V_dout,
        dataStreamBuffer3_V_empty_n,
        dataStreamBuffer3_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_const_lv17_FFFF = 17'b1111111111111111;
parameter    ap_const_lv17_FF = 17'b11111111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_F = 8'b1111;
parameter    ap_const_lv64_11ABE5ABFEEBDAED = 64'b1000110101011111001011010101111111110111010111101101011101101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv40_0 = 40'b0000000000000000000000000000000000000000;
parameter    ap_const_lv48_0 = 48'b000000000000000000000000000000000000000000000000;
parameter    ap_const_lv56_0 = 56'b00000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [63:0] dataOut_V_data_V_din;
input   dataOut_V_data_V_full_n;
output   dataOut_V_data_V_write;
output  [7:0] dataOut_V_keep_V_din;
input   dataOut_V_keep_V_full_n;
output   dataOut_V_keep_V_write;
output  [0:0] dataOut_V_last_V_din;
input   dataOut_V_last_V_full_n;
output   dataOut_V_last_V_write;
input  [72:0] dataStreamBuffer3_V_dout;
input   dataStreamBuffer3_V_empty_n;
output   dataStreamBuffer3_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] dataOut_V_data_V_din;
reg[7:0] dataOut_V_keep_V_din;
reg[0:0] dataOut_V_last_V_din;
reg dataStreamBuffer3_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [1:0] state = 2'b00;
reg   [31:0] byteCounter = 32'b00000000000000000000000000000000;
reg   [0:0] tmp_last_V_3_phi_fu_209_p4;
wire    dataOut_V_data_V1_status;
wire   [0:0] grp_nbwritereq_fu_166_p5;
wire   [0:0] grp_nbreadreq_fu_192_p3;
reg    ap_sig_bdd_82;
wire   [0:0] grp_fu_473_p2;
reg   [16:0] rhs_V_phi_fu_221_p8;
wire   [0:0] grp_fu_498_p3;
wire   [0:0] tmp_24_fu_787_p2;
wire   [0:0] or_cond_fu_809_p2;
wire   [3:0] p_0_7_fu_779_p3;
reg   [0:0] tmp_26_phi_fu_238_p22;
reg   [7:0] tmp_27_phi_fu_276_p22;
reg   [63:0] tmp_28_phi_fu_313_p22;
wire   [63:0] tempWordOut_data_V_10_fu_532_p1;
wire   [63:0] p_Result_6_fu_834_p3;
wire   [63:0] p_Result_5_fu_847_p3;
wire   [63:0] p_Result_4_fu_860_p3;
wire   [63:0] p_Result_3_fu_873_p3;
wire   [63:0] p_Result_2_fu_882_p3;
wire   [63:0] p_Result_1_fu_895_p3;
wire   [63:0] p_Result_s_fu_908_p3;
wire   [63:0] r_V_cast_fu_825_p1;
reg   [1:0] storemerge_phi_fu_341_p22;
reg   [0:0] tmp_last_V_4_phi_fu_379_p4;
reg   [7:0] tmp_keep_V_2_phi_fu_391_p4;
reg   [63:0] tmp_data_V_1_phi_fu_402_p4;
reg   [0:0] byteCounter_flag_3_phi_fu_413_p18;
reg   [31:0] byteCounter_new_3_phi_fu_445_p18;
wire   [31:0] grp_fu_478_p2;
reg    dataOut_V_data_V1_update;
wire   [63:0] tempWordOut_data_V_9_fu_923_p1;
wire   [7:0] tmp_keep_V_1_fu_517_p3;
wire   [0:0] tmp_122_fu_599_p3;
wire   [0:0] tmp_115_fu_543_p3;
wire   [3:0] p_0_fu_607_p1;
wire   [0:0] tmp_116_fu_551_p3;
wire   [0:0] sel_tmp1_fu_619_p2;
wire   [0:0] sel_tmp6_demorgan_fu_631_p2;
wire   [0:0] tmp_117_fu_559_p3;
wire   [0:0] sel_tmp6_fu_637_p2;
wire   [0:0] sel_tmp7_fu_643_p2;
wire   [0:0] sel_tmp2_fu_625_p2;
wire   [0:0] tmp_8_fu_657_p2;
wire   [3:0] sel_tmp3_cast_fu_649_p3;
wire   [3:0] sel_tmp_fu_611_p3;
wire   [0:0] sel_tmp13_demorgan_fu_671_p2;
wire   [0:0] tmp_118_fu_567_p3;
wire   [0:0] sel_tmp4_fu_677_p2;
wire   [0:0] sel_tmp22_demorgan_fu_689_p2;
wire   [0:0] tmp_119_fu_575_p3;
wire   [0:0] sel_tmp9_fu_695_p2;
wire   [0:0] sel_tmp3_fu_701_p2;
wire   [0:0] sel_tmp5_fu_683_p2;
wire   [0:0] tmp_9_fu_715_p2;
wire   [3:0] sel_tmp11_cast_fu_707_p3;
wire   [3:0] sel_tmp8_fu_663_p3;
wire   [0:0] sel_tmp33_demorgan_fu_729_p2;
wire   [0:0] tmp_120_fu_583_p3;
wire   [0:0] sel_tmp11_fu_735_p2;
wire   [0:0] sel_tmp46_demorgan_fu_747_p2;
wire   [0:0] tmp_121_fu_591_p3;
wire   [0:0] sel_tmp13_fu_753_p2;
wire   [0:0] sel_tmp14_fu_759_p2;
wire   [0:0] sel_tmp12_fu_741_p2;
wire   [0:0] tmp_10_fu_773_p2;
wire   [3:0] sel_tmp17_cast_fu_765_p3;
wire   [3:0] sel_tmp10_fu_721_p3;
wire   [1:0] tmp_123_fu_793_p4;
wire   [0:0] icmp_fu_803_p2;
wire   [23:0] tmp_113_fu_539_p1;
wire  signed [23:0] rhs_V_cast_fu_815_p1;
wire   [23:0] r_V_fu_819_p2;
wire   [55:0] tmp_129_fu_830_p1;
wire   [47:0] tmp_128_fu_843_p1;
wire   [39:0] tmp_127_fu_856_p1;
wire   [31:0] tmp_126_fu_869_p1;
wire   [15:0] tmp_125_fu_891_p1;
wire   [7:0] tmp_124_fu_904_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_66;
reg    ap_sig_bdd_71;
reg    ap_sig_bdd_598;
reg    ap_sig_bdd_604;
reg    ap_sig_bdd_224;
reg    ap_sig_bdd_607;
reg    ap_sig_bdd_609;
reg    ap_sig_bdd_300;
reg    ap_sig_bdd_304;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_82)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_598) begin
        if (ap_sig_bdd_71) begin
            state <= ap_const_lv2_1;
        end else if (ap_sig_bdd_609) begin
            state <= storemerge_phi_fu_341_p22;
        end else if (ap_sig_bdd_607) begin
            state <= ap_const_lv2_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_82 & ~(ap_const_lv1_0 == byteCounter_flag_3_phi_fu_413_p18))) begin
        byteCounter <= byteCounter_new_3_phi_fu_445_p18;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_82)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_82))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_82)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_82)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// byteCounter_flag_3_phi_fu_413_p18 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (state == ap_const_lv2_2) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0)))) begin
        byteCounter_flag_3_phi_fu_413_p18 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(state == ap_const_lv2_2) & ~(state == ap_const_lv2_1) & ~(ap_const_lv2_0 == state)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_192_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (state == ap_const_lv2_2) & (grp_nbwritereq_fu_166_p5 == ap_const_lv1_0)))) begin
        byteCounter_flag_3_phi_fu_413_p18 = ap_const_lv1_0;
    end else begin
        byteCounter_flag_3_phi_fu_413_p18 = 'bx;
    end
end

/// byteCounter_new_3_phi_fu_445_p18 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3 or grp_fu_478_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (state == ap_const_lv2_2) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0)))) begin
        byteCounter_new_3_phi_fu_445_p18 = grp_fu_478_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state)))) begin
        byteCounter_new_3_phi_fu_445_p18 = ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state))) begin
        byteCounter_new_3_phi_fu_445_p18 = ap_const_lv32_1;
    end else begin
        byteCounter_new_3_phi_fu_445_p18 = 'bx;
    end
end

/// dataOut_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3 or ap_sig_bdd_82)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state) & ~ap_sig_bdd_82) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~ap_sig_bdd_82) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (state == ap_const_lv2_2) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~ap_sig_bdd_82))) begin
        dataOut_V_data_V1_update = ap_const_logic_1;
    end else begin
        dataOut_V_data_V1_update = ap_const_logic_0;
    end
end

/// dataOut_V_data_V_din assign process. ///
always @ (state or tmp_data_V_1_phi_fu_402_p4 or tempWordOut_data_V_9_fu_923_p1 or ap_sig_bdd_66 or ap_sig_bdd_71 or ap_sig_bdd_598)
begin
    if (ap_sig_bdd_598) begin
        if (ap_sig_bdd_71) begin
            dataOut_V_data_V_din = tempWordOut_data_V_9_fu_923_p1;
        end else if (ap_sig_bdd_66) begin
            dataOut_V_data_V_din = tmp_data_V_1_phi_fu_402_p4;
        end else if ((state == ap_const_lv2_2)) begin
            dataOut_V_data_V_din = ap_const_lv64_0;
        end else begin
            dataOut_V_data_V_din = 'bx;
        end
    end else begin
        dataOut_V_data_V_din = 'bx;
    end
end

/// dataOut_V_keep_V_din assign process. ///
always @ (state or dataStreamBuffer3_V_dout or tmp_keep_V_2_phi_fu_391_p4 or tmp_keep_V_1_fu_517_p3 or ap_sig_bdd_66 or ap_sig_bdd_71 or ap_sig_bdd_598)
begin
    if (ap_sig_bdd_598) begin
        if (ap_sig_bdd_71) begin
            dataOut_V_keep_V_din = {{dataStreamBuffer3_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
        end else if (ap_sig_bdd_66) begin
            dataOut_V_keep_V_din = tmp_keep_V_2_phi_fu_391_p4;
        end else if ((state == ap_const_lv2_2)) begin
            dataOut_V_keep_V_din = tmp_keep_V_1_fu_517_p3;
        end else begin
            dataOut_V_keep_V_din = 'bx;
        end
    end else begin
        dataOut_V_keep_V_din = 'bx;
    end
end

/// dataOut_V_last_V_din assign process. ///
always @ (state or dataStreamBuffer3_V_dout or tmp_last_V_3_phi_fu_209_p4 or tmp_last_V_4_phi_fu_379_p4 or ap_sig_bdd_66 or ap_sig_bdd_71 or ap_sig_bdd_598)
begin
    if (ap_sig_bdd_598) begin
        if (ap_sig_bdd_71) begin
            dataOut_V_last_V_din = dataStreamBuffer3_V_dout[ap_const_lv32_48];
        end else if (ap_sig_bdd_66) begin
            dataOut_V_last_V_din = tmp_last_V_4_phi_fu_379_p4;
        end else if ((state == ap_const_lv2_2)) begin
            dataOut_V_last_V_din = tmp_last_V_3_phi_fu_209_p4;
        end else begin
            dataOut_V_last_V_din = 'bx;
        end
    end else begin
        dataOut_V_last_V_din = 'bx;
    end
end

/// dataStreamBuffer3_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3 or ap_sig_bdd_82)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state) & ~ap_sig_bdd_82) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~ap_sig_bdd_82))) begin
        dataStreamBuffer3_V_read = ap_const_logic_1;
    end else begin
        dataStreamBuffer3_V_read = ap_const_logic_0;
    end
end

/// rhs_V_phi_fu_221_p8 assign process. ///
always @ (p_0_7_fu_779_p3 or ap_sig_bdd_604 or ap_sig_bdd_224)
begin
    if (ap_sig_bdd_224) begin
        if ((p_0_7_fu_779_p3 == ap_const_lv4_1)) begin
            rhs_V_phi_fu_221_p8 = ap_const_lv17_FF;
        end else if ((p_0_7_fu_779_p3 == ap_const_lv4_2)) begin
            rhs_V_phi_fu_221_p8 = ap_const_lv17_FFFF;
        end else if ((p_0_7_fu_779_p3 == ap_const_lv4_3)) begin
            rhs_V_phi_fu_221_p8 = ap_const_lv17_1FFFF;
        end else if (ap_sig_bdd_604) begin
            rhs_V_phi_fu_221_p8 = ap_const_lv17_0;
        end else begin
            rhs_V_phi_fu_221_p8 = 'bx;
        end
    end else begin
        rhs_V_phi_fu_221_p8 = 'bx;
    end
end

/// storemerge_phi_fu_341_p22 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3 or grp_fu_498_p3 or tmp_24_fu_787_p2 or or_cond_fu_809_p2 or p_0_7_fu_779_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & (ap_const_lv1_0 == or_cond_fu_809_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & ~(ap_const_lv1_0 == or_cond_fu_809_p2)))) begin
        storemerge_phi_fu_341_p22 = ap_const_lv2_0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(p_0_7_fu_779_p3 == ap_const_lv4_1) & ~(p_0_7_fu_779_p3 == ap_const_lv4_8) & ~(p_0_7_fu_779_p3 == ap_const_lv4_7) & ~(p_0_7_fu_779_p3 == ap_const_lv4_6) & ~(p_0_7_fu_779_p3 == ap_const_lv4_5) & ~(p_0_7_fu_779_p3 == ap_const_lv4_4) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_8) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_7) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_6) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_5) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_4) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)))) begin
        storemerge_phi_fu_341_p22 = ap_const_lv2_2;
    end else begin
        storemerge_phi_fu_341_p22 = 'bx;
    end
end

/// tmp_26_phi_fu_238_p22 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3 or grp_fu_498_p3 or tmp_24_fu_787_p2 or or_cond_fu_809_p2 or p_0_7_fu_779_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & (ap_const_lv1_0 == or_cond_fu_809_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & ~(ap_const_lv1_0 == or_cond_fu_809_p2)))) begin
        tmp_26_phi_fu_238_p22 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(p_0_7_fu_779_p3 == ap_const_lv4_1) & ~(p_0_7_fu_779_p3 == ap_const_lv4_8) & ~(p_0_7_fu_779_p3 == ap_const_lv4_7) & ~(p_0_7_fu_779_p3 == ap_const_lv4_6) & ~(p_0_7_fu_779_p3 == ap_const_lv4_5) & ~(p_0_7_fu_779_p3 == ap_const_lv4_4) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_8) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_7) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_6) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_5) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_4) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)))) begin
        tmp_26_phi_fu_238_p22 = ap_const_lv1_0;
    end else begin
        tmp_26_phi_fu_238_p22 = 'bx;
    end
end

/// tmp_27_phi_fu_276_p22 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or dataStreamBuffer3_V_dout or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3 or grp_fu_498_p3 or tmp_24_fu_787_p2 or or_cond_fu_809_p2 or p_0_7_fu_779_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & ~(ap_const_lv1_0 == or_cond_fu_809_p2))) begin
        tmp_27_phi_fu_276_p22 = ap_const_lv8_F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & (ap_const_lv1_0 == or_cond_fu_809_p2))) begin
        tmp_27_phi_fu_276_p22 = {{dataStreamBuffer3_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(p_0_7_fu_779_p3 == ap_const_lv4_1) & ~(p_0_7_fu_779_p3 == ap_const_lv4_8) & ~(p_0_7_fu_779_p3 == ap_const_lv4_7) & ~(p_0_7_fu_779_p3 == ap_const_lv4_6) & ~(p_0_7_fu_779_p3 == ap_const_lv4_5) & ~(p_0_7_fu_779_p3 == ap_const_lv4_4) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_8) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_7) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_6) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_5) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_4) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)))) begin
        tmp_27_phi_fu_276_p22 = ap_const_lv8_FF;
    end else begin
        tmp_27_phi_fu_276_p22 = 'bx;
    end
end

/// tmp_28_phi_fu_313_p22 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3 or grp_fu_498_p3 or tmp_24_fu_787_p2 or or_cond_fu_809_p2 or p_0_7_fu_779_p3 or tempWordOut_data_V_10_fu_532_p1 or p_Result_6_fu_834_p3 or p_Result_5_fu_847_p3 or p_Result_4_fu_860_p3 or p_Result_3_fu_873_p3 or p_Result_2_fu_882_p3 or p_Result_1_fu_895_p3 or p_Result_s_fu_908_p3 or r_V_cast_fu_825_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & ~(ap_const_lv1_0 == or_cond_fu_809_p2))) begin
        tmp_28_phi_fu_313_p22 = r_V_cast_fu_825_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_1) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2))) begin
        tmp_28_phi_fu_313_p22 = p_Result_s_fu_908_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2))) begin
        tmp_28_phi_fu_313_p22 = p_Result_1_fu_895_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2))) begin
        tmp_28_phi_fu_313_p22 = p_Result_2_fu_882_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_4) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2))) begin
        tmp_28_phi_fu_313_p22 = p_Result_3_fu_873_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_5) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2))) begin
        tmp_28_phi_fu_313_p22 = p_Result_4_fu_860_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_6) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2))) begin
        tmp_28_phi_fu_313_p22 = p_Result_5_fu_847_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_7) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2))) begin
        tmp_28_phi_fu_313_p22 = p_Result_6_fu_834_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & (ap_const_lv1_0 == or_cond_fu_809_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (p_0_7_fu_779_p3 == ap_const_lv4_8) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2)))) begin
        tmp_28_phi_fu_313_p22 = tempWordOut_data_V_10_fu_532_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(p_0_7_fu_779_p3 == ap_const_lv4_1) & ~(p_0_7_fu_779_p3 == ap_const_lv4_8) & ~(p_0_7_fu_779_p3 == ap_const_lv4_7) & ~(p_0_7_fu_779_p3 == ap_const_lv4_6) & ~(p_0_7_fu_779_p3 == ap_const_lv4_5) & ~(p_0_7_fu_779_p3 == ap_const_lv4_4) & ~(ap_const_lv1_0 == tmp_24_fu_787_p2))) begin
        tmp_28_phi_fu_313_p22 = ap_const_lv64_11ABE5ABFEEBDAED;
    end else begin
        tmp_28_phi_fu_313_p22 = 'bx;
    end
end

/// tmp_data_V_1_phi_fu_402_p4 assign process. ///
always @ (grp_fu_498_p3 or tmp_28_phi_fu_313_p22 or tempWordOut_data_V_10_fu_532_p1 or ap_sig_bdd_300)
begin
    if (ap_sig_bdd_300) begin
        if (~(ap_const_lv1_0 == grp_fu_498_p3)) begin
            tmp_data_V_1_phi_fu_402_p4 = tmp_28_phi_fu_313_p22;
        end else if ((ap_const_lv1_0 == grp_fu_498_p3)) begin
            tmp_data_V_1_phi_fu_402_p4 = tempWordOut_data_V_10_fu_532_p1;
        end else begin
            tmp_data_V_1_phi_fu_402_p4 = 'bx;
        end
    end else begin
        tmp_data_V_1_phi_fu_402_p4 = 'bx;
    end
end

/// tmp_keep_V_2_phi_fu_391_p4 assign process. ///
always @ (dataStreamBuffer3_V_dout or grp_fu_498_p3 or tmp_27_phi_fu_276_p22 or ap_sig_bdd_300)
begin
    if (ap_sig_bdd_300) begin
        if (~(ap_const_lv1_0 == grp_fu_498_p3)) begin
            tmp_keep_V_2_phi_fu_391_p4 = tmp_27_phi_fu_276_p22;
        end else if ((ap_const_lv1_0 == grp_fu_498_p3)) begin
            tmp_keep_V_2_phi_fu_391_p4 = {{dataStreamBuffer3_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
        end else begin
            tmp_keep_V_2_phi_fu_391_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_2_phi_fu_391_p4 = 'bx;
    end
end

/// tmp_last_V_3_phi_fu_209_p4 assign process. ///
always @ (grp_fu_473_p2 or ap_sig_bdd_304)
begin
    if (ap_sig_bdd_304) begin
        if ((ap_const_lv1_0 == grp_fu_473_p2)) begin
            tmp_last_V_3_phi_fu_209_p4 = ap_const_lv1_0;
        end else if (~(ap_const_lv1_0 == grp_fu_473_p2)) begin
            tmp_last_V_3_phi_fu_209_p4 = ap_const_lv1_1;
        end else begin
            tmp_last_V_3_phi_fu_209_p4 = 'bx;
        end
    end else begin
        tmp_last_V_3_phi_fu_209_p4 = 'bx;
    end
end

/// tmp_last_V_4_phi_fu_379_p4 assign process. ///
always @ (grp_fu_498_p3 or tmp_26_phi_fu_238_p22 or ap_sig_bdd_300)
begin
    if (ap_sig_bdd_300) begin
        if (~(ap_const_lv1_0 == grp_fu_498_p3)) begin
            tmp_last_V_4_phi_fu_379_p4 = tmp_26_phi_fu_238_p22;
        end else if ((ap_const_lv1_0 == grp_fu_498_p3)) begin
            tmp_last_V_4_phi_fu_379_p4 = ap_const_lv1_0;
        end else begin
            tmp_last_V_4_phi_fu_379_p4 = 'bx;
        end
    end else begin
        tmp_last_V_4_phi_fu_379_p4 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_82)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_224 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3 or grp_fu_498_p3 or tmp_24_fu_787_p2 or or_cond_fu_809_p2)
begin
    ap_sig_bdd_224 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3) & (ap_const_lv1_0 == tmp_24_fu_787_p2) & ~(ap_const_lv1_0 == or_cond_fu_809_p2));
end

/// ap_sig_bdd_300 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3)
begin
    ap_sig_bdd_300 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3));
end

/// ap_sig_bdd_304 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or state or grp_nbwritereq_fu_166_p5)
begin
    ap_sig_bdd_304 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (state == ap_const_lv2_2) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0));
end

/// ap_sig_bdd_598 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbwritereq_fu_166_p5 or ap_sig_bdd_82)
begin
    ap_sig_bdd_598 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~ap_sig_bdd_82);
end

/// ap_sig_bdd_604 assign process. ///
always @ (p_0_7_fu_779_p3)
begin
    ap_sig_bdd_604 = (~(p_0_7_fu_779_p3 == ap_const_lv4_3) & ~(p_0_7_fu_779_p3 == ap_const_lv4_2) & ~(p_0_7_fu_779_p3 == ap_const_lv4_1));
end

/// ap_sig_bdd_607 assign process. ///
always @ (state or grp_fu_473_p2)
begin
    ap_sig_bdd_607 = ((state == ap_const_lv2_2) & ~(ap_const_lv1_0 == grp_fu_473_p2));
end

/// ap_sig_bdd_609 assign process. ///
always @ (state or grp_nbreadreq_fu_192_p3 or grp_fu_498_p3)
begin
    ap_sig_bdd_609 = ((state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & ~(ap_const_lv1_0 == grp_fu_498_p3));
end

/// ap_sig_bdd_66 assign process. ///
always @ (state or grp_nbreadreq_fu_192_p3)
begin
    ap_sig_bdd_66 = ((state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3));
end

/// ap_sig_bdd_71 assign process. ///
always @ (state or grp_nbreadreq_fu_192_p3)
begin
    ap_sig_bdd_71 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state));
end

/// ap_sig_bdd_82 assign process. ///
always @ (ap_start or ap_done_reg or state or dataStreamBuffer3_V_empty_n or dataOut_V_data_V1_status or grp_nbwritereq_fu_166_p5 or grp_nbreadreq_fu_192_p3)
begin
    ap_sig_bdd_82 = (((dataOut_V_data_V1_status == ap_const_logic_0) & (state == ap_const_lv2_2) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0)) | (~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (dataStreamBuffer3_V_empty_n == ap_const_logic_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3)) | (~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & (dataStreamBuffer3_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & ~(grp_nbwritereq_fu_166_p5 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_192_p3) & (ap_const_lv2_0 == state)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign dataOut_V_data_V1_status = (dataOut_V_data_V_full_n & dataOut_V_keep_V_full_n & dataOut_V_last_V_full_n);
assign dataOut_V_data_V_write = dataOut_V_data_V1_update;
assign dataOut_V_keep_V_write = dataOut_V_data_V1_update;
assign dataOut_V_last_V_write = dataOut_V_data_V1_update;
assign grp_fu_473_p2 = (byteCounter == ap_const_lv32_7? 1'b1: 1'b0);
assign grp_fu_478_p2 = (byteCounter + ap_const_lv32_1);
assign grp_fu_498_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_48];
assign grp_nbreadreq_fu_192_p3 = dataStreamBuffer3_V_empty_n;
assign grp_nbwritereq_fu_166_p5 = (dataOut_V_data_V_full_n & dataOut_V_keep_V_full_n & dataOut_V_last_V_full_n);
assign icmp_fu_803_p2 = (tmp_123_fu_793_p4 == ap_const_lv2_0? 1'b1: 1'b0);
assign or_cond_fu_809_p2 = (grp_fu_473_p2 & icmp_fu_803_p2);
assign p_0_7_fu_779_p3 = ((tmp_10_fu_773_p2[0:0]===1'b1)? sel_tmp17_cast_fu_765_p3: sel_tmp10_fu_721_p3);
assign p_0_fu_607_p1 = tmp_122_fu_599_p3;
assign p_Result_1_fu_895_p3 = {{ap_const_lv48_0}, {tmp_125_fu_891_p1}};
assign p_Result_2_fu_882_p3 = {{ap_const_lv40_0}, {tmp_113_fu_539_p1}};
assign p_Result_3_fu_873_p3 = {{ap_const_lv32_0}, {tmp_126_fu_869_p1}};
assign p_Result_4_fu_860_p3 = {{ap_const_lv24_0}, {tmp_127_fu_856_p1}};
assign p_Result_5_fu_847_p3 = {{ap_const_lv16_0}, {tmp_128_fu_843_p1}};
assign p_Result_6_fu_834_p3 = {{ap_const_lv8_0}, {tmp_129_fu_830_p1}};
assign p_Result_s_fu_908_p3 = {{ap_const_lv56_0}, {tmp_124_fu_904_p1}};
assign r_V_cast_fu_825_p1 = r_V_fu_819_p2;
assign r_V_fu_819_p2 = (tmp_113_fu_539_p1 & rhs_V_cast_fu_815_p1);
assign rhs_V_cast_fu_815_p1 = $signed(rhs_V_phi_fu_221_p8);
assign sel_tmp10_fu_721_p3 = ((tmp_9_fu_715_p2[0:0]===1'b1)? sel_tmp11_cast_fu_707_p3: sel_tmp8_fu_663_p3);
assign sel_tmp11_cast_fu_707_p3 = ((sel_tmp3_fu_701_p2[0:0]===1'b1)? ap_const_lv4_4: ap_const_lv4_5);
assign sel_tmp11_fu_735_p2 = (sel_tmp33_demorgan_fu_729_p2 ^ ap_const_lv1_1);
assign sel_tmp12_fu_741_p2 = (tmp_120_fu_583_p3 & sel_tmp11_fu_735_p2);
assign sel_tmp13_demorgan_fu_671_p2 = (sel_tmp6_demorgan_fu_631_p2 | tmp_117_fu_559_p3);
assign sel_tmp13_fu_753_p2 = (sel_tmp46_demorgan_fu_747_p2 ^ ap_const_lv1_1);
assign sel_tmp14_fu_759_p2 = (tmp_121_fu_591_p3 & sel_tmp13_fu_753_p2);
assign sel_tmp17_cast_fu_765_p3 = ((sel_tmp14_fu_759_p2[0:0]===1'b1)? ap_const_lv4_2: ap_const_lv4_3);
assign sel_tmp1_fu_619_p2 = (tmp_115_fu_543_p3 ^ ap_const_lv1_1);
assign sel_tmp22_demorgan_fu_689_p2 = (sel_tmp13_demorgan_fu_671_p2 | tmp_118_fu_567_p3);
assign sel_tmp2_fu_625_p2 = (tmp_116_fu_551_p3 & sel_tmp1_fu_619_p2);
assign sel_tmp33_demorgan_fu_729_p2 = (sel_tmp22_demorgan_fu_689_p2 | tmp_119_fu_575_p3);
assign sel_tmp3_cast_fu_649_p3 = ((sel_tmp7_fu_643_p2[0:0]===1'b1)? ap_const_lv4_6: ap_const_lv4_7);
assign sel_tmp3_fu_701_p2 = (tmp_119_fu_575_p3 & sel_tmp9_fu_695_p2);
assign sel_tmp46_demorgan_fu_747_p2 = (sel_tmp33_demorgan_fu_729_p2 | tmp_120_fu_583_p3);
assign sel_tmp4_fu_677_p2 = (sel_tmp13_demorgan_fu_671_p2 ^ ap_const_lv1_1);
assign sel_tmp5_fu_683_p2 = (tmp_118_fu_567_p3 & sel_tmp4_fu_677_p2);
assign sel_tmp6_demorgan_fu_631_p2 = (tmp_115_fu_543_p3 | tmp_116_fu_551_p3);
assign sel_tmp6_fu_637_p2 = (sel_tmp6_demorgan_fu_631_p2 ^ ap_const_lv1_1);
assign sel_tmp7_fu_643_p2 = (tmp_117_fu_559_p3 & sel_tmp6_fu_637_p2);
assign sel_tmp8_fu_663_p3 = ((tmp_8_fu_657_p2[0:0]===1'b1)? sel_tmp3_cast_fu_649_p3: sel_tmp_fu_611_p3);
assign sel_tmp9_fu_695_p2 = (sel_tmp22_demorgan_fu_689_p2 ^ ap_const_lv1_1);
assign sel_tmp_fu_611_p3 = ((tmp_115_fu_543_p3[0:0]===1'b1)? ap_const_lv4_8: p_0_fu_607_p1);
assign tempWordOut_data_V_10_fu_532_p1 = dataStreamBuffer3_V_dout[63:0];
assign tempWordOut_data_V_9_fu_923_p1 = dataStreamBuffer3_V_dout[63:0];
assign tmp_10_fu_773_p2 = (sel_tmp14_fu_759_p2 | sel_tmp12_fu_741_p2);
assign tmp_113_fu_539_p1 = dataStreamBuffer3_V_dout[23:0];
assign tmp_115_fu_543_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_47];
assign tmp_116_fu_551_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_46];
assign tmp_117_fu_559_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_45];
assign tmp_118_fu_567_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_44];
assign tmp_119_fu_575_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_43];
assign tmp_120_fu_583_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_42];
assign tmp_121_fu_591_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_41];
assign tmp_122_fu_599_p3 = dataStreamBuffer3_V_dout[ap_const_lv32_40];
assign tmp_123_fu_793_p4 = {{p_0_7_fu_779_p3[ap_const_lv32_3 : ap_const_lv32_2]}};
assign tmp_124_fu_904_p1 = dataStreamBuffer3_V_dout[7:0];
assign tmp_125_fu_891_p1 = dataStreamBuffer3_V_dout[15:0];
assign tmp_126_fu_869_p1 = dataStreamBuffer3_V_dout[31:0];
assign tmp_127_fu_856_p1 = dataStreamBuffer3_V_dout[39:0];
assign tmp_128_fu_843_p1 = dataStreamBuffer3_V_dout[47:0];
assign tmp_129_fu_830_p1 = dataStreamBuffer3_V_dout[55:0];
assign tmp_24_fu_787_p2 = ($signed(byteCounter) < $signed(32'b111)? 1'b1: 1'b0);
assign tmp_8_fu_657_p2 = (sel_tmp7_fu_643_p2 | sel_tmp2_fu_625_p2);
assign tmp_9_fu_715_p2 = (sel_tmp3_fu_701_p2 | sel_tmp5_fu_683_p2);
assign tmp_keep_V_1_fu_517_p3 = ((grp_fu_473_p2[0:0]===1'b1)? ap_const_lv8_F: ap_const_lv8_FF);


endmodule //mac_ip_encode_add_padding

