Analysis & Synthesis report for ScaraController
Sat Feb 22 22:28:41 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Feb 22 22:28:41 2020           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; ScaraController                             ;
; Top-level Entity Name       ; ScaraController                             ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA2F17A7        ;                    ;
; Top-level entity name                                                           ; ScaraController    ; ScaraController    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                ;
+--------+---------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                               ; IP Include File                                                                     ;
+--------+---------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Altera ; ALTFP_SINCOS  ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|Cosine:cosineFunction                                                ; Arithmetic/SinCos/Cosine.v                                                          ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|FloatToDouble:cosineSumToDouble                                      ; Conversions/FloatToDouble.v                                                         ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|FloatToDouble:costh1ToDouble                                         ; Conversions/FloatToDouble.v                                                         ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|FloatToDouble:sinSumToDouble                                         ; Conversions/FloatToDouble.v                                                         ;
; Altera ; ALTFP_SINCOS  ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|Sine:sineFunction                                                    ; Arithmetic/SinCos/Sine.v                                                            ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|FloatToDouble:sinth1ToDouble                                         ; Conversions/FloatToDouble.v                                                         ;
; Altera ; ALTFP_ADD_SUB ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|FloatAdder:summer                                                    ; Arithmetic/FloatAdder/FloatAdder.v                                                  ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat                                         ; Conversions/Fixed13BitToFloat.v                                                     ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|Fixed13BitToFloat:th2ToFloat                                         ; Conversions/Fixed13BitToFloat.v                                                     ;
; Altera ; ALTFP_ADD_SUB ; 19.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|DoubleAdder:xAddition|Adder:addy                                     ; Arithmetic/Adder/Adder.v                                                            ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|DoubleToInt15Bit:xConverter                                          ; Conversions/DoubleToInt15Bit.v                                                      ;
; Altera ; ALTFP_ADD_SUB ; 19.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|DoubleAdder:yAddition|Adder:addy                                     ; Arithmetic/Adder/Adder.v                                                            ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|ForwardKinematics:FKine|DoubleToInt15Bit:yConverter                                          ; Conversions/DoubleToInt15Bit.v                                                      ;
; N/A    ; altera_CORDIC ; 19.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent                        ; /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Atan2.qsys ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv             ; Conversions/DoubleTo32BitFixed.v                                                    ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg2Conv             ; Conversions/DoubleTo32BitFixed.v                                                    ;
; Altera ; ALTFP_ADD_SUB ; 19.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|DoubleAdder:SumXYSquared|Adder:addy   ; Arithmetic/Adder/Adder.v                                                            ;
; Altera ; ALTFP_ADD_SUB ; 19.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|DoubleAdder:Suml1l2Squared|Adder:addy ; Arithmetic/Adder/Adder.v                                                            ;
; Altera ; ALTFP_INV     ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor                ; Arithmetic/Inverter/Inverter.v                                                      ;
; Altera ; ALTFP_ADD_SUB ; 19.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|DoubleAdder:xysubl1l2|Adder:addy      ; Arithmetic/Adder/Adder.v                                                            ;
; Altera ; ALTFP_ADD_SUB ; 19.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|K1:k1Calculation|DoubleAdder:addl1andl2CosTh2|Adder:addy          ; Arithmetic/Adder/Adder.v                                                            ;
; Altera ; ALTFP_ADD_SUB ; 19.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|SineTh2:sineCalculation|DoubleAdder:OneSubSquare|Adder:addy       ; Arithmetic/Adder/Adder.v                                                            ;
; Altera ; ALTFP_SQRT    ; 19.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|SineTh2:sineCalculation|SquareRoot:sqroot|SqRoot:root             ; Arithmetic/SqRoot/SqRoot.v                                                          ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|Int15BitToDouble:xtarget                                          ; Conversions/Int15BitToDouble.v                                                      ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateAngles:anglesCalc|Int15BitToDouble:ytarget                                          ; Conversions/Int15BitToDouble.v                                                      ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1                                    ; Conversions/Fixed13BitToDouble.v                                                    ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta2                                    ; Conversions/Fixed13BitToDouble.v                                                    ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1                                    ; Conversions/DoubleToInt9Bit.v                                                       ;
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ScaraController|CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion2                                    ; Conversions/DoubleToInt9Bit.v                                                       ;
+--------+---------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Feb 22 22:27:30 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ScaraController -c ScaraController
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/thomas/intelFPGA_lite/19.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "Atan2.qsys"
Info (12250): 2020.02.22.22:27:54 Progress: Loading FPGA_controller_v2/Atan2.qsys
Info (12250): 2020.02.22.22:27:55 Progress: Reading input file
Info (12250): 2020.02.22.22:27:55 Progress: Adding CORDIC_0 [altera_CORDIC 19.1]
Info (12250): 2020.02.22.22:27:57 Progress: Parameterizing module CORDIC_0
Info (12250): 2020.02.22.22:27:57 Progress: Building connections
Info (12250): 2020.02.22.22:27:57 Progress: Parameterizing connections
Info (12250): 2020.02.22.22:27:57 Progress: Validating
Info (12250): 2020.02.22.22:27:57 Progress: Done reading input file
Info (12250): Atan2: Generating Atan2 "Atan2" for QUARTUS_SYNTH
Info (12250): CORDIC_0: /home/thomas/intelFPGA_lite/19.1/ip/altera/dsp/altera_CORDIC/source//cmdPolyEval.sh /home/thomas/intelFPGA_lite/19.1/quartus/dspba/backend/linux64 -target CycloneV -frequency 200 -name Atan2_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 7 FXPAtan2Expert 32 10 1 10 0 0
Info (12250): CORDIC_0: Latency on Cyclone V is 16 cycles
Info (12250): CORDIC_0: DSP Blocks Used: 0
Info (12250): CORDIC_0: LUTs Used: 2306
Info (12250): CORDIC_0: Memory Bits Used: 0
Info (12250): CORDIC_0: Memory Blocks Used: 0
Info (12250): CORDIC_0: "Atan2" instantiated altera_CORDIC "CORDIC_0"
Info (12250): Atan2: Done "Atan2" with 2 modules, 4 files
Info (12249): Finished elaborating Platform Designer system entity "Atan2.qsys"
Info (12021): Found 2 design units, including 2 entities, in source file Arithmetic/MultiplierFP/MultiplierFP.v
    Info (12023): Found entity 1: MultiplierFP_altfp_mult_e0r File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 46
    Info (12023): Found entity 2: MultiplierFP File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 562
Info (12021): Found 10 design units, including 10 entities, in source file Conversions/Fixed13BitToDouble.v
    Info (12023): Found entity 1: Fixed13BitToDouble_altbarrel_shift_dof File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 50
    Info (12023): Found entity 2: Fixed13BitToDouble_altpriority_encoder_3v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 151
    Info (12023): Found entity 3: Fixed13BitToDouble_altpriority_encoder_3e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 171
    Info (12023): Found entity 4: Fixed13BitToDouble_altpriority_encoder_6v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 190
    Info (12023): Found entity 5: Fixed13BitToDouble_altpriority_encoder_6e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 222
    Info (12023): Found entity 6: Fixed13BitToDouble_altpriority_encoder_bv7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 255
    Info (12023): Found entity 7: Fixed13BitToDouble_altpriority_encoder_be8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 287
    Info (12023): Found entity 8: Fixed13BitToDouble_altpriority_encoder_rb6 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 320
    Info (12023): Found entity 9: Fixed13BitToDouble_altfp_convert_mkn File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 348
    Info (12023): Found entity 10: Fixed13BitToDouble File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 626
Info (12021): Found 1 design units, including 1 entities, in source file Functions/CosineTh2.sv
    Info (12023): Found entity 1: CosineTh2 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CosineTh2.sv Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file Conversions/DoubleToFixed42Bit.v
    Info (12023): Found entity 1: DoubleToFixed42Bit_altbarrel_shift_p4h File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToFixed42Bit.v Line: 50
    Info (12023): Found entity 2: DoubleToFixed42Bit_altfp_convert_mtp File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToFixed42Bit.v Line: 146
    Info (12023): Found entity 3: DoubleToFixed42Bit File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToFixed42Bit.v Line: 1035
Info (12021): Found 3 design units, including 3 entities, in source file Conversions/DoubleTo32BitFixed.v
    Info (12023): Found entity 1: DoubleTo32BitFixed_altbarrel_shift_j4h File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 50
    Info (12023): Found entity 2: DoubleTo32BitFixed_altfp_convert_jtp File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 146
    Info (12023): Found entity 3: DoubleTo32BitFixed File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 1035
Info (12021): Found 1 design units, including 1 entities, in source file BasicBlocks/Counter/Counter.sv
    Info (12023): Found entity 1: Counter File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Counter/Counter.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file BasicBlocks/Sync/Sync.sv
    Info (12023): Found entity 1: Sync File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Sync/Sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BasicBlocks/SRLatch/SRLatch.sv
    Info (12023): Found entity 1: SRLatch File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/SRLatch/SRLatch.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file BasicBlocks/ClockTimer/ClockTimer.sv
    Info (12023): Found entity 1: ClockTimer File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file Arithmetic/DoubleMultiplier/DoubleMultiply.sv
    Info (12023): Found entity 1: DoubleMultiply File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleMultiplier/DoubleMultiply.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arithmetic/DoubleDivider/DoubleDivider.sv
    Info (12023): Found entity 1: DoubleDivider File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleDivider/DoubleDivider.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file Arithmetic/DoubleDivider/DoubleDiv.v
    Info (12023): Found entity 1: DoubleDiv File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleDivider/DoubleDiv.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Arithmetic/DoubleAdder/DoubleAdder.sv
    Info (12023): Found entity 1: DoubleAdder File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleAdder/DoubleAdder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Arithmetic/Adder/Adder.v
    Info (12023): Found entity 1: Adder File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Adder/Adder.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ScaraController.sv
    Info (12023): Found entity 1: ScaraController File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Functions/Arctan2.sv
    Info (12023): Found entity 1: Arctan2 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/Arctan2.sv Line: 21
Info (12021): Found 10 design units, including 10 entities, in source file Conversions/Int15BitToDouble.v
    Info (12023): Found entity 1: Int15BitToDouble_altbarrel_shift_fof File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 50
    Info (12023): Found entity 2: Int15BitToDouble_altpriority_encoder_3v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 151
    Info (12023): Found entity 3: Int15BitToDouble_altpriority_encoder_3e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 171
    Info (12023): Found entity 4: Int15BitToDouble_altpriority_encoder_6v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 190
    Info (12023): Found entity 5: Int15BitToDouble_altpriority_encoder_6e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 222
    Info (12023): Found entity 6: Int15BitToDouble_altpriority_encoder_bv7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 255
    Info (12023): Found entity 7: Int15BitToDouble_altpriority_encoder_be8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 287
    Info (12023): Found entity 8: Int15BitToDouble_altpriority_encoder_rb6 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 320
    Info (12023): Found entity 9: Int15BitToDouble_altfp_convert_6gn File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 348
    Info (12023): Found entity 10: Int15BitToDouble File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 626
Info (12021): Found 1 design units, including 1 entities, in source file Functions/SineTh2.sv
    Info (12023): Found entity 1: SineTh2 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/SineTh2.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Arithmetic/SqRoot/SqRoot.v
    Info (12023): Found entity 1: SqRoot File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SqRoot/SqRoot.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Arithmetic/SqRoot/SquareRoot.sv
    Info (12023): Found entity 1: SquareRoot File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SqRoot/SquareRoot.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Functions/K1.sv
    Info (12023): Found entity 1: K1 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/K1.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Functions/CalculateAngles.sv
    Info (12023): Found entity 1: CalculateAngles File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateAngles.sv Line: 24
Info (12021): Found 11 design units, including 11 entities, in source file Arithmetic/Inverter/Inverter.v
    Info (12023): Found entity 1: Inverter_altfp_inv_and_or_ekd File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 50
    Info (12023): Found entity 2: Inverter_altfp_inv_and_or_0nd File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 125
    Info (12023): Found entity 3: Inverter_altfp_inv_and_or_9kd File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 200
    Info (12023): Found entity 4: Inverter_altfp_inv_and_or_rmd File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 270
    Info (12023): Found entity 5: Inverter_altfp_inv_csa_tbi File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 340
    Info (12023): Found entity 6: Inverter_altfp_inv_csa_qbi File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 467
    Info (12023): Found entity 7: Inverter_altfp_inv_csa_vbi File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 594
    Info (12023): Found entity 8: Inverter_altfp_inv_csa_47i File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 721
    Info (12023): Found entity 9: Inverter_altfp_inv_csa_58i File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 793
    Info (12023): Found entity 10: Inverter_altfp_inv_flg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 861
    Info (12023): Found entity 11: Inverter File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 2060
Info (12021): Found 1 design units, including 1 entities, in source file Functions/CalculateSteps.sv
    Info (12023): Found entity 1: CalculateSteps File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateSteps.sv Line: 19
Info (12021): Found 3 design units, including 3 entities, in source file Conversions/DoubleToInt9Bit.v
    Info (12023): Found entity 1: DoubleToInt9Bit_altbarrel_shift_hof File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 50
    Info (12023): Found entity 2: DoubleToInt9Bit_altfp_convert_jkp File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 143
    Info (12023): Found entity 3: DoubleToInt9Bit File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 936
Info (12021): Found 1 design units, including 1 entities, in source file Functions/ForwardKinematics.sv
    Info (12023): Found entity 1: ForwardKinematics File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 23
Info (12021): Found 32 design units, including 32 entities, in source file Arithmetic/SinCos/Sine.v
    Info (12023): Found entity 1: Sine_altfp_sincos_cordic_atan_45b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 54
    Info (12023): Found entity 2: Sine_altfp_sincos_cordic_atan_l6b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 85
    Info (12023): Found entity 3: Sine_altfp_sincos_cordic_atan_m6b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 116
    Info (12023): Found entity 4: Sine_altfp_sincos_cordic_atan_n6b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 147
    Info (12023): Found entity 5: Sine_altfp_sincos_cordic_atan_o6b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 178
    Info (12023): Found entity 6: Sine_altfp_sincos_cordic_atan_55b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 209
    Info (12023): Found entity 7: Sine_altfp_sincos_cordic_atan_65b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 240
    Info (12023): Found entity 8: Sine_altfp_sincos_cordic_atan_75b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 271
    Info (12023): Found entity 9: Sine_altfp_sincos_cordic_atan_85b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 302
    Info (12023): Found entity 10: Sine_altfp_sincos_cordic_atan_95b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 333
    Info (12023): Found entity 11: Sine_altfp_sincos_cordic_atan_a5b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 364
    Info (12023): Found entity 12: Sine_altfp_sincos_cordic_atan_b5b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 395
    Info (12023): Found entity 13: Sine_altfp_sincos_cordic_atan_c5b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 426
    Info (12023): Found entity 14: Sine_altfp_sincos_cordic_atan_d5b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 457
    Info (12023): Found entity 15: Sine_altfp_sincos_cordic_start_709 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 488
    Info (12023): Found entity 16: Sine_altfp_sincos_cordic_m_e5e File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 565
    Info (12023): Found entity 17: Sine_altfp_sincos_srrt_koa File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2705
    Info (12023): Found entity 18: Sine_altpriority_encoder_3e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2784
    Info (12023): Found entity 19: Sine_altpriority_encoder_3v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2807
    Info (12023): Found entity 20: Sine_altpriority_encoder_6v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2823
    Info (12023): Found entity 21: Sine_altpriority_encoder_6e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2855
    Info (12023): Found entity 22: Sine_altpriority_encoder_bv7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2888
    Info (12023): Found entity 23: Sine_altpriority_encoder_be8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2920
    Info (12023): Found entity 24: Sine_altpriority_encoder_r08 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2953
    Info (12023): Found entity 25: Sine_altpriority_encoder_rf8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2985
    Info (12023): Found entity 26: Sine_altpriority_encoder_qb6 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3018
    Info (12023): Found entity 27: Sine_altfp_sincos_range_b6c File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3046
    Info (12023): Found entity 28: Sine_altpriority_encoder_q08 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3643
    Info (12023): Found entity 29: Sine_altpriority_encoder_qf8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3675
    Info (12023): Found entity 30: Sine_altpriority_encoder_0c6 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3708
    Info (12023): Found entity 31: Sine_altfp_sincos_gre File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3736
    Info (12023): Found entity 32: Sine File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4405
Info (12021): Found 32 design units, including 32 entities, in source file Arithmetic/SinCos/Cosine.v
    Info (12023): Found entity 1: Cosine_altfp_sincos_cordic_atan_35b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 54
    Info (12023): Found entity 2: Cosine_altfp_sincos_cordic_atan_k6b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 85
    Info (12023): Found entity 3: Cosine_altfp_sincos_cordic_atan_l6b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 116
    Info (12023): Found entity 4: Cosine_altfp_sincos_cordic_atan_m6b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 147
    Info (12023): Found entity 5: Cosine_altfp_sincos_cordic_atan_n6b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 178
    Info (12023): Found entity 6: Cosine_altfp_sincos_cordic_atan_45b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 209
    Info (12023): Found entity 7: Cosine_altfp_sincos_cordic_atan_55b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 240
    Info (12023): Found entity 8: Cosine_altfp_sincos_cordic_atan_65b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 271
    Info (12023): Found entity 9: Cosine_altfp_sincos_cordic_atan_75b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 302
    Info (12023): Found entity 10: Cosine_altfp_sincos_cordic_atan_85b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 333
    Info (12023): Found entity 11: Cosine_altfp_sincos_cordic_atan_95b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 364
    Info (12023): Found entity 12: Cosine_altfp_sincos_cordic_atan_a5b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 395
    Info (12023): Found entity 13: Cosine_altfp_sincos_cordic_atan_b5b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 426
    Info (12023): Found entity 14: Cosine_altfp_sincos_cordic_atan_c5b File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 457
    Info (12023): Found entity 15: Cosine_altfp_sincos_cordic_start_509 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 488
    Info (12023): Found entity 16: Cosine_altfp_sincos_cordic_m_d5e File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 565
    Info (12023): Found entity 17: Cosine_altfp_sincos_srrt_koa File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2691
    Info (12023): Found entity 18: Cosine_altpriority_encoder_3e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2770
    Info (12023): Found entity 19: Cosine_altpriority_encoder_3v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2793
    Info (12023): Found entity 20: Cosine_altpriority_encoder_6v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2809
    Info (12023): Found entity 21: Cosine_altpriority_encoder_6e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2841
    Info (12023): Found entity 22: Cosine_altpriority_encoder_bv7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2874
    Info (12023): Found entity 23: Cosine_altpriority_encoder_be8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2906
    Info (12023): Found entity 24: Cosine_altpriority_encoder_r08 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2939
    Info (12023): Found entity 25: Cosine_altpriority_encoder_rf8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2971
    Info (12023): Found entity 26: Cosine_altpriority_encoder_qb6 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3004
    Info (12023): Found entity 27: Cosine_altfp_sincos_range_b6c File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3032
    Info (12023): Found entity 28: Cosine_altpriority_encoder_q08 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3629
    Info (12023): Found entity 29: Cosine_altpriority_encoder_qf8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3661
    Info (12023): Found entity 30: Cosine_altpriority_encoder_0c6 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3694
    Info (12023): Found entity 31: Cosine_altfp_sincos_are File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3722
    Info (12023): Found entity 32: Cosine File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 4037
Info (12021): Found 10 design units, including 10 entities, in source file Conversions/Fixed13BitToFloat.v
    Info (12023): Found entity 1: Fixed13BitToFloat_altbarrel_shift_dof File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 50
    Info (12023): Found entity 2: Fixed13BitToFloat_altpriority_encoder_3v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 151
    Info (12023): Found entity 3: Fixed13BitToFloat_altpriority_encoder_3e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 171
    Info (12023): Found entity 4: Fixed13BitToFloat_altpriority_encoder_6v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 190
    Info (12023): Found entity 5: Fixed13BitToFloat_altpriority_encoder_6e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 222
    Info (12023): Found entity 6: Fixed13BitToFloat_altpriority_encoder_bv7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 255
    Info (12023): Found entity 7: Fixed13BitToFloat_altpriority_encoder_be8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 287
    Info (12023): Found entity 8: Fixed13BitToFloat_altpriority_encoder_rb6 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 320
    Info (12023): Found entity 9: Fixed13BitToFloat_altfp_convert_5jn File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 348
    Info (12023): Found entity 10: Fixed13BitToFloat File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 626
Info (12021): Found 22 design units, including 22 entities, in source file Arithmetic/FloatAdder/FloatAdder.v
    Info (12023): Found entity 1: FloatAdder_altbarrel_shift_ltd File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 50
    Info (12023): Found entity 2: FloatAdder_altbarrel_shift_aeb File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 115
    Info (12023): Found entity 3: FloatAdder_altpriority_encoder_3e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 165
    Info (12023): Found entity 4: FloatAdder_altpriority_encoder_6e8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 184
    Info (12023): Found entity 5: FloatAdder_altpriority_encoder_be8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 217
    Info (12023): Found entity 6: FloatAdder_altpriority_encoder_3v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 262
    Info (12023): Found entity 7: FloatAdder_altpriority_encoder_6v7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 278
    Info (12023): Found entity 8: FloatAdder_altpriority_encoder_bv7 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 306
    Info (12023): Found entity 9: FloatAdder_altpriority_encoder_r08 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 334
    Info (12023): Found entity 10: FloatAdder_altpriority_encoder_rf8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 366
    Info (12023): Found entity 11: FloatAdder_altpriority_encoder_qb6 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 399
    Info (12023): Found entity 12: FloatAdder_altpriority_encoder_nh8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 447
    Info (12023): Found entity 13: FloatAdder_altpriority_encoder_qh8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 466
    Info (12023): Found entity 14: FloatAdder_altpriority_encoder_vh8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 499
    Info (12023): Found entity 15: FloatAdder_altpriority_encoder_fj8 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 532
    Info (12023): Found entity 16: FloatAdder_altpriority_encoder_n28 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 581
    Info (12023): Found entity 17: FloatAdder_altpriority_encoder_q28 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 597
    Info (12023): Found entity 18: FloatAdder_altpriority_encoder_v28 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 625
    Info (12023): Found entity 19: FloatAdder_altpriority_encoder_f48 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 653
    Info (12023): Found entity 20: FloatAdder_altpriority_encoder_e48 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 681
    Info (12023): Found entity 21: FloatAdder_altfp_add_sub_3ij File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 709
    Info (12023): Found entity 22: FloatAdder File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2622
Info (12021): Found 2 design units, including 2 entities, in source file Conversions/DoubleToFloat.v
    Info (12023): Found entity 1: DoubleToFloat_altfp_convert_fmn File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToFloat.v Line: 46
    Info (12023): Found entity 2: DoubleToFloat File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToFloat.v Line: 442
Info (12021): Found 2 design units, including 2 entities, in source file Conversions/FloatToDouble.v
    Info (12023): Found entity 1: FloatToDouble_altfp_convert_fmn File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/FloatToDouble.v Line: 46
    Info (12023): Found entity 2: FloatToDouble File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/FloatToDouble.v Line: 228
Info (12021): Found 3 design units, including 3 entities, in source file Conversions/DoubleToInt15Bit.v
    Info (12023): Found entity 1: DoubleToInt15Bit_altbarrel_shift_oof File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 50
    Info (12023): Found entity 2: DoubleToInt15Bit_altfp_convert_qco File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 143
    Info (12023): Found entity 3: DoubleToInt15Bit File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 914
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Atan2/Atan2.v
    Info (12023): Found entity 1: Atan2 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/Atan2.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd
    Info (12022): Found design unit 1: Atan2_CORDIC_0-normal File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 46
    Info (12023): Found entity 1: Atan2_CORDIC_0 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 36
Info (12021): Found 6 design units, including 3 entities, in source file db/ip/Atan2/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/dspba_library.vhd Line: 343
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/Atan2/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (atan2) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/dspba_library_package.vhd Line: 17
Warning (10236): Verilog HDL Implicit Net warning at CosineTh2.sv(181): created implicit net for "divEnable" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CosineTh2.sv Line: 181
Warning (10236): Verilog HDL Implicit Net warning at SineTh2.sv(131): created implicit net for "RootReset" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/SineTh2.sv Line: 131
Info (12127): Elaborating entity "ScaraController" for the top level hierarchy
Critical Warning (10237): Verilog HDL warning at ScaraController.sv(96): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 96
Warning (10240): Verilog HDL Always Construct warning at ScaraController.sv(35): inferring latch(es) for variable "th1Current", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Warning (10240): Verilog HDL Always Construct warning at ScaraController.sv(35): inferring latch(es) for variable "th2Current", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[0]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[1]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[2]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[3]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[4]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[5]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[6]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[7]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[8]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[9]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[10]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[11]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th2Current[12]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[0]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[1]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[2]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[3]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[4]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[5]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[6]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[7]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[8]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[9]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[10]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[11]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (10041): Inferred latch for "th1Current[12]" at ScaraController.sv(35) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 35
Info (12128): Elaborating entity "ForwardKinematics" for hierarchy "ForwardKinematics:FKine" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 110
Warning (10036): Verilog HDL or VHDL warning at ForwardKinematics.sv(39): object "TrigFuncEn" assigned a value but never read File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 39
Critical Warning (10237): Verilog HDL warning at ForwardKinematics.sv(135): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 135
Info (12128): Elaborating entity "Fixed13BitToFloat" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 148
Info (12128): Elaborating entity "Fixed13BitToFloat_altfp_convert_5jn" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 644
Info (12128): Elaborating entity "Fixed13BitToFloat_altbarrel_shift_dof" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|Fixed13BitToFloat_altbarrel_shift_dof:altbarrel_shift3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 419
Info (12128): Elaborating entity "Fixed13BitToFloat_altpriority_encoder_rb6" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|Fixed13BitToFloat_altpriority_encoder_rb6:altpriority_encoder2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 423
Info (12128): Elaborating entity "Fixed13BitToFloat_altpriority_encoder_bv7" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|Fixed13BitToFloat_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToFloat_altpriority_encoder_bv7:altpriority_encoder4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 334
Info (12128): Elaborating entity "Fixed13BitToFloat_altpriority_encoder_6v7" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|Fixed13BitToFloat_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToFloat_altpriority_encoder_bv7:altpriority_encoder4|Fixed13BitToFloat_altpriority_encoder_6v7:altpriority_encoder6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 269
Info (12128): Elaborating entity "Fixed13BitToFloat_altpriority_encoder_3v7" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|Fixed13BitToFloat_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToFloat_altpriority_encoder_bv7:altpriority_encoder4|Fixed13BitToFloat_altpriority_encoder_6v7:altpriority_encoder6|Fixed13BitToFloat_altpriority_encoder_3v7:altpriority_encoder8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 204
Info (12128): Elaborating entity "Fixed13BitToFloat_altpriority_encoder_3e8" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|Fixed13BitToFloat_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToFloat_altpriority_encoder_bv7:altpriority_encoder4|Fixed13BitToFloat_altpriority_encoder_6v7:altpriority_encoder6|Fixed13BitToFloat_altpriority_encoder_3e8:altpriority_encoder9" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 209
Info (12128): Elaborating entity "Fixed13BitToFloat_altpriority_encoder_6e8" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|Fixed13BitToFloat_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToFloat_altpriority_encoder_bv7:altpriority_encoder4|Fixed13BitToFloat_altpriority_encoder_6e8:altpriority_encoder7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 274
Info (12128): Elaborating entity "Fixed13BitToFloat_altpriority_encoder_be8" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|Fixed13BitToFloat_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToFloat_altpriority_encoder_be8:altpriority_encoder5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 339
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_add_sub:add_sub1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 534
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_add_sub:add_sub1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 534
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_add_sub:add_sub1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 534
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mpe.tdf
    Info (12023): Found entity 1: add_sub_mpe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_mpe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_mpe" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_add_sub:add_sub1|add_sub_mpe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_add_sub:exponent_value" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 559
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_add_sub:exponent_value" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 559
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_add_sub:exponent_value" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 559
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpe.tdf
    Info (12023): Found entity 1: add_sub_cpe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_cpe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_cpe" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_add_sub:exponent_value|add_sub_cpe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_compare:below_bias_value" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 585
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_compare:below_bias_value" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 585
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_compare:below_bias_value" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToFloat.v Line: 585
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_oeg.tdf
    Info (12023): Found entity 1: cmpr_oeg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_oeg.tdf Line: 23
Info (12128): Elaborating entity "cmpr_oeg" for hierarchy "ForwardKinematics:FKine|Fixed13BitToFloat:th1ToFloat|Fixed13BitToFloat_altfp_convert_5jn:Fixed13BitToFloat_altfp_convert_5jn_component|lpm_compare:below_bias_value|cmpr_oeg:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "ClockTimer" for hierarchy "ForwardKinematics:FKine|ClockTimer:ConvertingThetasToFloatTimer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 161
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (3) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "ForwardKinematics:FKine|ClockTimer:ConvertingThetasToFloatTimer|Counter:c1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (3) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Counter/Counter.sv Line: 24
Info (12128): Elaborating entity "FloatAdder" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 174
Info (12128): Elaborating entity "FloatAdder_altfp_add_sub_3ij" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2643
Info (12128): Elaborating entity "FloatAdder_altbarrel_shift_ltd" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altbarrel_shift_ltd:lbarrel_shift" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1323
Info (12128): Elaborating entity "FloatAdder_altbarrel_shift_aeb" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altbarrel_shift_aeb:rbarrel_shift" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1328
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_qb6" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1332
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_r08" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt|FloatAdder_altpriority_encoder_r08:altpriority_encoder7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 413
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_be8" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt|FloatAdder_altpriority_encoder_r08:altpriority_encoder7|FloatAdder_altpriority_encoder_be8:altpriority_encoder10" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 349
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_6e8" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt|FloatAdder_altpriority_encoder_r08:altpriority_encoder7|FloatAdder_altpriority_encoder_be8:altpriority_encoder10|FloatAdder_altpriority_encoder_6e8:altpriority_encoder11" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 235
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_3e8" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt|FloatAdder_altpriority_encoder_r08:altpriority_encoder7|FloatAdder_altpriority_encoder_be8:altpriority_encoder10|FloatAdder_altpriority_encoder_6e8:altpriority_encoder11|FloatAdder_altpriority_encoder_3e8:altpriority_encoder13" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 202
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_bv7" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt|FloatAdder_altpriority_encoder_r08:altpriority_encoder7|FloatAdder_altpriority_encoder_bv7:altpriority_encoder9" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 353
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_6v7" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt|FloatAdder_altpriority_encoder_r08:altpriority_encoder7|FloatAdder_altpriority_encoder_bv7:altpriority_encoder9|FloatAdder_altpriority_encoder_6v7:altpriority_encoder15" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 320
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_3v7" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt|FloatAdder_altpriority_encoder_r08:altpriority_encoder7|FloatAdder_altpriority_encoder_bv7:altpriority_encoder9|FloatAdder_altpriority_encoder_6v7:altpriority_encoder15|FloatAdder_altpriority_encoder_3v7:altpriority_encoder17" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 292
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_rf8" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_qb6:leading_zeroes_cnt|FloatAdder_altpriority_encoder_rf8:altpriority_encoder8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 418
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_e48" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1336
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_fj8" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt|FloatAdder_altpriority_encoder_fj8:altpriority_encoder21" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 696
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_vh8" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt|FloatAdder_altpriority_encoder_fj8:altpriority_encoder21|FloatAdder_altpriority_encoder_vh8:altpriority_encoder23" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 550
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_qh8" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt|FloatAdder_altpriority_encoder_fj8:altpriority_encoder21|FloatAdder_altpriority_encoder_vh8:altpriority_encoder23|FloatAdder_altpriority_encoder_qh8:altpriority_encoder25" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 517
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_nh8" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt|FloatAdder_altpriority_encoder_fj8:altpriority_encoder21|FloatAdder_altpriority_encoder_vh8:altpriority_encoder23|FloatAdder_altpriority_encoder_qh8:altpriority_encoder25|FloatAdder_altpriority_encoder_nh8:altpriority_encoder27" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 484
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_f48" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt|FloatAdder_altpriority_encoder_f48:altpriority_encoder22" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 700
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_v28" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt|FloatAdder_altpriority_encoder_f48:altpriority_encoder22|FloatAdder_altpriority_encoder_v28:altpriority_encoder30" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 672
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_q28" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt|FloatAdder_altpriority_encoder_f48:altpriority_encoder22|FloatAdder_altpriority_encoder_v28:altpriority_encoder30|FloatAdder_altpriority_encoder_q28:altpriority_encoder32" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 644
Info (12128): Elaborating entity "FloatAdder_altpriority_encoder_n28" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|FloatAdder_altpriority_encoder_e48:trailing_zeros_cnt|FloatAdder_altpriority_encoder_f48:altpriority_encoder22|FloatAdder_altpriority_encoder_v28:altpriority_encoder30|FloatAdder_altpriority_encoder_q28:altpriority_encoder32|FloatAdder_altpriority_encoder_n28:altpriority_encoder34" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 616
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1804
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1804
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1804
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf
    Info (12023): Found entity 1: add_sub_soe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_soe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_soe" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1854
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1854
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub3" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1854
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf
    Info (12023): Found entity 1: add_sub_poe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_poe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_poe" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1879
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1879
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub4" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1879
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf
    Info (12023): Found entity 1: add_sub_rne File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_rne.tdf Line: 23
Info (12128): Elaborating entity "add_sub_rne" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1904
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1904
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub5" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1904
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c1i.tdf
    Info (12023): Found entity 1: add_sub_c1i File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_c1i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_c1i" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:add_sub5|add_sub_c1i:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1947
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1947
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1947
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cqh.tdf
    Info (12023): Found entity 1: add_sub_cqh File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_cqh.tdf Line: 26
Info (12128): Elaborating entity "add_sub_cqh" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_lower|add_sub_cqh:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_upper0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1964
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_upper0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1964
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1964
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hbh.tdf
    Info (12023): Found entity 1: add_sub_hbh File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_hbh.tdf Line: 26
Info (12128): Elaborating entity "add_sub_hbh" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_upper0|add_sub_hbh:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1981
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1981
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 1981
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2057
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2057
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2057
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf
    Info (12023): Found entity 1: add_sub_18f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_18f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_18f" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2082
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2082
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2082
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf
    Info (12023): Found entity 1: add_sub_agf File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_agf.tdf Line: 23
Info (12128): Elaborating entity "add_sub_agf" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_compare:trailing_zeros_limit_comparator" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2108
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_compare:trailing_zeros_limit_comparator" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2108
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/FloatAdder/FloatAdder.v Line: 2108
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf
    Info (12023): Found entity 1: cmpr_e7g File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_e7g.tdf Line: 23
Info (12128): Elaborating entity "cmpr_e7g" for hierarchy "ForwardKinematics:FKine|FloatAdder:summer|FloatAdder_altfp_add_sub_3ij:FloatAdder_altfp_add_sub_3ij_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "ClockTimer" for hierarchy "ForwardKinematics:FKine|ClockTimer:additionTimer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 180
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (4) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "ForwardKinematics:FKine|ClockTimer:additionTimer|Counter:c1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (4) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Counter/Counter.sv Line: 24
Info (12128): Elaborating entity "Sine" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 258
Info (12128): Elaborating entity "Sine_altfp_sincos_gre" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4423
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_m_e5e" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3848
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_45b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_45b:cata_0_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 870
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_l6b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_l6b:cata_10_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 874
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_m6b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_m6b:cata_11_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 878
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_n6b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_n6b:cata_12_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 882
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_o6b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_o6b:cata_13_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 886
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_55b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_55b:cata_1_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 890
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_65b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_65b:cata_2_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 894
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_75b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_75b:cata_3_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 898
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_85b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_85b:cata_4_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 902
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_95b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_95b:cata_5_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 906
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_a5b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_a5b:cata_6_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 910
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_b5b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_b5b:cata_7_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 914
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_c5b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_c5b:cata_8_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 918
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_atan_d5b" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_atan_d5b:cata_9_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 922
Info (12128): Elaborating entity "Sine_altfp_sincos_cordic_start_709" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_start_709:cxs" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 926
Info (12128): Elaborating entity "lpm_mux" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_start_709:cxs|lpm_mux:mux1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 535
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_start_709:cxs|lpm_mux:mux1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 535
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_start_709:cxs|lpm_mux:mux1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 535
    Info (12134): Parameter "lpm_size" = "16"
    Info (12134): Parameter "lpm_width" = "34"
    Info (12134): Parameter "lpm_widths" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_mux"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nc.tdf
    Info (12023): Found entity 1: mux_7nc File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mux_7nc.tdf Line: 23
Info (12128): Elaborating entity "mux_7nc" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|Sine_altfp_sincos_cordic_start_709:cxs|lpm_mux:mux1|mux_7nc:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:sincos_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 1513
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:sincos_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 1513
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:sincos_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 1513
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6bf.tdf
    Info (12023): Found entity 1: add_sub_6bf File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_6bf.tdf Line: 23
Info (12128): Elaborating entity "add_sub_6bf" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:sincos_add|add_sub_6bf:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:y_pipeff1_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 1838
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:y_pipeff1_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 1838
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:y_pipeff1_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 1838
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c0f.tdf
    Info (12023): Found entity 1: add_sub_c0f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_c0f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_c0f" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:y_pipeff1_add|add_sub_c0f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:z_pipeff1_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2163
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:z_pipeff1_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2163
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:z_pipeff1_sub" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2163
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d1f.tdf
    Info (12023): Found entity 1: add_sub_d1f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_d1f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_d1f" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_add_sub:z_pipeff1_sub|add_sub_d1f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_mult:cmx" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2486
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_mult:cmx" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2486
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_mult:cmx" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2486
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_widtha" = "34"
    Info (12134): Parameter "lpm_widthb" = "34"
    Info (12134): Parameter "lpm_widthp" = "68"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jbo.v
    Info (12023): Found entity 1: mult_jbo File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_jbo.v Line: 29
Info (12128): Elaborating entity "mult_jbo" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_cordic_m_e5e:ccc_cordic_m|lpm_mult:cmx|mult_jbo:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "Sine_altfp_sincos_range_b6c" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3856
Info (12128): Elaborating entity "Sine_altfp_sincos_srrt_koa" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altfp_sincos_srrt_koa:fp_range_table1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3136
Info (12128): Elaborating entity "lpm_mux" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altfp_sincos_srrt_koa:fp_range_table1|lpm_mux:mux2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2748
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altfp_sincos_srrt_koa:fp_range_table1|lpm_mux:mux2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2748
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altfp_sincos_srrt_koa:fp_range_table1|lpm_mux:mux2" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2748
    Info (12134): Parameter "lpm_size" = "256"
    Info (12134): Parameter "lpm_width" = "100"
    Info (12134): Parameter "lpm_widths" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_mux"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bqc.tdf
    Info (12023): Found entity 1: mux_bqc File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mux_bqc.tdf Line: 23
Info (12128): Elaborating entity "mux_bqc" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altfp_sincos_srrt_koa:fp_range_table1|lpm_mux:mux2|mux_bqc:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "Sine_altpriority_encoder_qb6" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3140
Info (12128): Elaborating entity "Sine_altpriority_encoder_r08" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23|Sine_altpriority_encoder_r08:altpriority_encoder3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3032
Info (12128): Elaborating entity "Sine_altpriority_encoder_bv7" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23|Sine_altpriority_encoder_r08:altpriority_encoder3|Sine_altpriority_encoder_bv7:altpriority_encoder5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2967
Info (12128): Elaborating entity "Sine_altpriority_encoder_6v7" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23|Sine_altpriority_encoder_r08:altpriority_encoder3|Sine_altpriority_encoder_bv7:altpriority_encoder5|Sine_altpriority_encoder_6v7:altpriority_encoder7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2902
Info (12128): Elaborating entity "Sine_altpriority_encoder_3e8" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23|Sine_altpriority_encoder_r08:altpriority_encoder3|Sine_altpriority_encoder_bv7:altpriority_encoder5|Sine_altpriority_encoder_6v7:altpriority_encoder7|Sine_altpriority_encoder_3e8:altpriority_encoder10" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2838
Info (12128): Elaborating entity "Sine_altpriority_encoder_3v7" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23|Sine_altpriority_encoder_r08:altpriority_encoder3|Sine_altpriority_encoder_bv7:altpriority_encoder5|Sine_altpriority_encoder_6v7:altpriority_encoder7|Sine_altpriority_encoder_3v7:altpriority_encoder9" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2842
Info (12128): Elaborating entity "Sine_altpriority_encoder_6e8" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23|Sine_altpriority_encoder_r08:altpriority_encoder3|Sine_altpriority_encoder_bv7:altpriority_encoder5|Sine_altpriority_encoder_6e8:altpriority_encoder8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2907
Info (12128): Elaborating entity "Sine_altpriority_encoder_be8" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23|Sine_altpriority_encoder_r08:altpriority_encoder3|Sine_altpriority_encoder_be8:altpriority_encoder6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 2972
Info (12128): Elaborating entity "Sine_altpriority_encoder_rf8" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|Sine_altpriority_encoder_qb6:clz23|Sine_altpriority_encoder_rf8:altpriority_encoder4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3037
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:circle_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3363
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:circle_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3363
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:circle_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3363
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "37"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f0f.tdf
    Info (12023): Found entity 1: add_sub_f0f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_f0f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_f0f" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:circle_add|add_sub_f0f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:exponent_adjust_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3388
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:exponent_adjust_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3388
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:exponent_adjust_sub" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3388
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vve.tdf
    Info (12023): Found entity 1: add_sub_vve File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_vve.tdf Line: 23
Info (12128): Elaborating entity "add_sub_vve" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:exponent_adjust_sub|add_sub_vve:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negbasedractiondel_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3413
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negbasedractiondel_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3413
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negbasedractiondel_sub" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3413
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "36"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pdf.tdf
    Info (12023): Found entity 1: add_sub_pdf File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_pdf.tdf Line: 23
Info (12128): Elaborating entity "add_sub_pdf" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negbasedractiondel_sub|add_sub_pdf:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negcircle_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3438
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negcircle_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3438
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negcircle_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3438
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "37"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9bf.tdf
    Info (12023): Found entity 1: add_sub_9bf File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_9bf.tdf Line: 23
Info (12128): Elaborating entity "add_sub_9bf" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negcircle_add|add_sub_9bf:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negrangeexponent_sub5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3488
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negrangeexponent_sub5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3488
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negrangeexponent_sub5" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3488
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uue.tdf
    Info (12023): Found entity 1: add_sub_uue File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_uue.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uue" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_add_sub:negrangeexponent_sub5|add_sub_uue:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_clshift:csftin" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3562
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_clshift:csftin" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3562
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_clshift:csftin" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3562
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_widthdist" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_clshift"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_qc9.tdf
    Info (12023): Found entity 1: lpm_clshift_qc9 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/lpm_clshift_qc9.tdf Line: 23
Info (12128): Elaborating entity "lpm_clshift_qc9" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_clshift:csftin|lpm_clshift_qc9:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 54
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_clshift:fp_lsft_rsft78" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3577
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_clshift:fp_lsft_rsft78" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3577
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_clshift:fp_lsft_rsft78" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3577
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "78"
    Info (12134): Parameter "lpm_widthdist" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_clshift"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_e9d.tdf
    Info (12023): Found entity 1: lpm_clshift_e9d File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/lpm_clshift_e9d.tdf Line: 23
Info (12128): Elaborating entity "lpm_clshift_e9d" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_clshift:fp_lsft_rsft78|lpm_clshift_e9d:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 54
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_mult:mult23x56" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3600
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_mult:mult23x56" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3600
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_mult:mult23x56" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3600
    Info (12134): Parameter "lpm_pipeline" = "4"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "23"
    Info (12134): Parameter "lpm_widthb" = "56"
    Info (12134): Parameter "lpm_widthp" = "79"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rio.v
    Info (12023): Found entity 1: mult_rio File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_rio.v Line: 29
Info (12128): Elaborating entity "mult_rio" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altfp_sincos_range_b6c:crr_fp_range1|lpm_mult:mult23x56|mult_rio:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "Sine_altpriority_encoder_0c6" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altpriority_encoder_0c6:clz" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3860
Info (12128): Elaborating entity "Sine_altpriority_encoder_q08" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altpriority_encoder_0c6:clz|Sine_altpriority_encoder_q08:altpriority_encoder17" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3722
Info (12128): Elaborating entity "Sine_altpriority_encoder_qf8" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|Sine_altpriority_encoder_0c6:clz|Sine_altpriority_encoder_qf8:altpriority_encoder18" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 3727
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:exponentnorm_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4241
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:exponentnorm_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4241
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:exponentnorm_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4241
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tue.tdf
    Info (12023): Found entity 1: add_sub_tue File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_tue.tdf Line: 23
Info (12128): Elaborating entity "add_sub_tue" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:exponentnorm_add|add_sub_tue:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:exponentnormmode_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4266
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:exponentnormmode_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4266
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:exponentnormmode_sub" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4266
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uve.tdf
    Info (12023): Found entity 1: add_sub_uve File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_uve.tdf Line: 23
Info (12128): Elaborating entity "add_sub_uve" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:exponentnormmode_sub|add_sub_uve:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:mantissanorm_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4291
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:mantissanorm_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4291
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:mantissanorm_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4291
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_a0f.tdf
    Info (12023): Found entity 1: add_sub_a0f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_a0f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_a0f" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:mantissanorm_add|add_sub_a0f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:quadrantsum_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4316
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:quadrantsum_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4316
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:quadrantsum_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4316
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "36"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8bf.tdf
    Info (12023): Found entity 1: add_sub_8bf File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_8bf.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8bf" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_add_sub:quadrantsum_add|add_sub_8bf:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_clshift:sft" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4340
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_clshift:sft" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4340
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_clshift:sft" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4340
    Info (12134): Parameter "lpm_width" = "36"
    Info (12134): Parameter "lpm_widthdist" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_clshift"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_vc9.tdf
    Info (12023): Found entity 1: lpm_clshift_vc9 File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/lpm_clshift_vc9.tdf Line: 23
Info (12128): Elaborating entity "lpm_clshift_vc9" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_clshift:sft|lpm_clshift_vc9:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 54
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_mult:cmul" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4362
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_mult:cmul" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4362
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_mult:cmul" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Sine.v Line: 4362
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "36"
    Info (12134): Parameter "lpm_widthb" = "36"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h4o.v
    Info (12023): Found entity 1: mult_h4o File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_h4o.v Line: 29
Info (12128): Elaborating entity "mult_h4o" for hierarchy "ForwardKinematics:FKine|Sine:sineFunction|Sine_altfp_sincos_gre:Sine_altfp_sincos_gre_component|lpm_mult:cmul|mult_h4o:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "Cosine" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 263
Info (12128): Elaborating entity "Cosine_altfp_sincos_are" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 4055
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_m_d5e" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3789
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_35b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_35b:cata_0_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 870
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_k6b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_k6b:cata_10_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 874
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_l6b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_l6b:cata_11_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 878
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_m6b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_m6b:cata_12_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 882
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_n6b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_n6b:cata_13_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 886
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_45b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_45b:cata_1_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 890
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_55b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_55b:cata_2_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 894
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_65b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_65b:cata_3_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 898
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_75b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_75b:cata_4_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 902
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_85b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_85b:cata_5_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 906
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_95b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_95b:cata_6_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 910
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_a5b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_a5b:cata_7_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 914
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_b5b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_b5b:cata_8_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 918
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_atan_c5b" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_atan_c5b:cata_9_cordic_atan" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 922
Info (12128): Elaborating entity "Cosine_altfp_sincos_cordic_start_509" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_start_509:cxs" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 926
Info (12128): Elaborating entity "lpm_mux" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_start_509:cxs|lpm_mux:mux1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 535
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_start_509:cxs|lpm_mux:mux1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 535
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_start_509:cxs|lpm_mux:mux1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 535
    Info (12134): Parameter "lpm_size" = "16"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_mux"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5nc.tdf
    Info (12023): Found entity 1: mux_5nc File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mux_5nc.tdf Line: 23
Info (12128): Elaborating entity "mux_5nc" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|Cosine_altfp_sincos_cordic_start_509:cxs|lpm_mux:mux1|mux_5nc:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:sincos_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 1499
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:sincos_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 1499
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:sincos_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 1499
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4bf.tdf
    Info (12023): Found entity 1: add_sub_4bf File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_4bf.tdf Line: 23
Info (12128): Elaborating entity "add_sub_4bf" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:sincos_add|add_sub_4bf:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:y_pipeff1_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 1824
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:y_pipeff1_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 1824
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:y_pipeff1_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 1824
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b0f.tdf
    Info (12023): Found entity 1: add_sub_b0f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_b0f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_b0f" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:y_pipeff1_add|add_sub_b0f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:z_pipeff1_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2149
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:z_pipeff1_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2149
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:z_pipeff1_sub" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2149
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b1f.tdf
    Info (12023): Found entity 1: add_sub_b1f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_b1f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_b1f" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_add_sub:z_pipeff1_sub|add_sub_b1f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_mult:cmx" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2472
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_mult:cmx" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2472
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_mult:cmx" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2472
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bbo.v
    Info (12023): Found entity 1: mult_bbo File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_bbo.v Line: 29
Info (12128): Elaborating entity "mult_bbo" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_cordic_m_d5e:ccc_cordic_m|lpm_mult:cmx|mult_bbo:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "Cosine_altfp_sincos_range_b6c" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3797
Info (12128): Elaborating entity "Cosine_altfp_sincos_srrt_koa" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altfp_sincos_srrt_koa:fp_range_table1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3122
Info (12128): Elaborating entity "Cosine_altpriority_encoder_qb6" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3126
Info (12128): Elaborating entity "Cosine_altpriority_encoder_r08" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23|Cosine_altpriority_encoder_r08:altpriority_encoder3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3018
Info (12128): Elaborating entity "Cosine_altpriority_encoder_bv7" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23|Cosine_altpriority_encoder_r08:altpriority_encoder3|Cosine_altpriority_encoder_bv7:altpriority_encoder5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2953
Info (12128): Elaborating entity "Cosine_altpriority_encoder_6v7" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23|Cosine_altpriority_encoder_r08:altpriority_encoder3|Cosine_altpriority_encoder_bv7:altpriority_encoder5|Cosine_altpriority_encoder_6v7:altpriority_encoder7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2888
Info (12128): Elaborating entity "Cosine_altpriority_encoder_3e8" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23|Cosine_altpriority_encoder_r08:altpriority_encoder3|Cosine_altpriority_encoder_bv7:altpriority_encoder5|Cosine_altpriority_encoder_6v7:altpriority_encoder7|Cosine_altpriority_encoder_3e8:altpriority_encoder10" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2824
Info (12128): Elaborating entity "Cosine_altpriority_encoder_3v7" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23|Cosine_altpriority_encoder_r08:altpriority_encoder3|Cosine_altpriority_encoder_bv7:altpriority_encoder5|Cosine_altpriority_encoder_6v7:altpriority_encoder7|Cosine_altpriority_encoder_3v7:altpriority_encoder9" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2828
Info (12128): Elaborating entity "Cosine_altpriority_encoder_6e8" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23|Cosine_altpriority_encoder_r08:altpriority_encoder3|Cosine_altpriority_encoder_bv7:altpriority_encoder5|Cosine_altpriority_encoder_6e8:altpriority_encoder8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2893
Info (12128): Elaborating entity "Cosine_altpriority_encoder_be8" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23|Cosine_altpriority_encoder_r08:altpriority_encoder3|Cosine_altpriority_encoder_be8:altpriority_encoder6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 2958
Info (12128): Elaborating entity "Cosine_altpriority_encoder_rf8" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altfp_sincos_range_b6c:crr_fp_range1|Cosine_altpriority_encoder_qb6:clz23|Cosine_altpriority_encoder_rf8:altpriority_encoder4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3023
Info (12128): Elaborating entity "Cosine_altpriority_encoder_0c6" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altpriority_encoder_0c6:clz" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3801
Info (12128): Elaborating entity "Cosine_altpriority_encoder_q08" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altpriority_encoder_0c6:clz|Cosine_altpriority_encoder_q08:altpriority_encoder17" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3708
Info (12128): Elaborating entity "Cosine_altpriority_encoder_qf8" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|Cosine_altpriority_encoder_0c6:clz|Cosine_altpriority_encoder_qf8:altpriority_encoder18" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3713
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|lpm_mult:cmul" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3998
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|lpm_mult:cmul" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3998
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|lpm_mult:cmul" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SinCos/Cosine.v Line: 3998
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "36"
    Info (12134): Parameter "lpm_widthb" = "36"
    Info (12134): Parameter "lpm_widthp" = "32"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_f4o.v
    Info (12023): Found entity 1: mult_f4o File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_f4o.v Line: 29
Info (12128): Elaborating entity "mult_f4o" for hierarchy "ForwardKinematics:FKine|Cosine:cosineFunction|Cosine_altfp_sincos_are:Cosine_altfp_sincos_are_component|lpm_mult:cmul|mult_f4o:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "ClockTimer" for hierarchy "ForwardKinematics:FKine|ClockTimer:TrigFunctionTimer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 270
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (7) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "ForwardKinematics:FKine|ClockTimer:TrigFunctionTimer|Counter:c1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (7) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Counter/Counter.sv Line: 24
Info (12128): Elaborating entity "FloatToDouble" for hierarchy "ForwardKinematics:FKine|FloatToDouble:sinSumToDouble" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 310
Info (12128): Elaborating entity "FloatToDouble_altfp_convert_fmn" for hierarchy "ForwardKinematics:FKine|FloatToDouble:sinSumToDouble|FloatToDouble_altfp_convert_fmn:FloatToDouble_altfp_convert_fmn_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/FloatToDouble.v Line: 246
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|FloatToDouble:sinSumToDouble|FloatToDouble_altfp_convert_fmn:FloatToDouble_altfp_convert_fmn_component|lpm_add_sub:add_sub1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/FloatToDouble.v Line: 177
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|FloatToDouble:sinSumToDouble|FloatToDouble_altfp_convert_fmn:FloatToDouble_altfp_convert_fmn_component|lpm_add_sub:add_sub1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/FloatToDouble.v Line: 177
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|FloatToDouble:sinSumToDouble|FloatToDouble_altfp_convert_fmn:FloatToDouble_altfp_convert_fmn_component|lpm_add_sub:add_sub1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/FloatToDouble.v Line: 177
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lpe.tdf
    Info (12023): Found entity 1: add_sub_lpe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_lpe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_lpe" for hierarchy "ForwardKinematics:FKine|FloatToDouble:sinSumToDouble|FloatToDouble_altfp_convert_fmn:FloatToDouble_altfp_convert_fmn_component|lpm_add_sub:add_sub1|add_sub_lpe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "ClockTimer" for hierarchy "ForwardKinematics:FKine|ClockTimer:convertTrigToDoubleTimer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 328
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (3) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "DoubleMultiply" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 345
Warning (10034): Output port "count" at DoubleMultiply.sv(31) has no driver File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleMultiplier/DoubleMultiply.sv Line: 31
Info (12128): Elaborating entity "SRLatch" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|SRLatch:InCtrl" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleMultiplier/DoubleMultiply.sv Line: 41
Info (12128): Elaborating entity "MultiplierFP" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleMultiplier/DoubleMultiply.sv Line: 52
Info (12128): Elaborating entity "MultiplierFP_altfp_mult_e0r" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 603
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_add_adder" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 423
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_add_adder" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 423
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_add_adder" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 423
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7ud.tdf
    Info (12023): Found entity 1: add_sub_7ud File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_7ud.tdf Line: 23
Info (12128): Elaborating entity "add_sub_7ud" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_add_adder|add_sub_7ud:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_adj_adder" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 447
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_adj_adder" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 447
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 447
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nka.tdf
    Info (12023): Found entity 1: add_sub_nka File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_nka.tdf Line: 23
Info (12128): Elaborating entity "add_sub_nka" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_adj_adder|add_sub_nka:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_bias_subtr" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 470
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_bias_subtr" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 470
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 470
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ldg.tdf
    Info (12023): Found entity 1: add_sub_ldg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_ldg.tdf Line: 23
Info (12128): Elaborating entity "add_sub_ldg" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:exp_bias_subtr|add_sub_ldg:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:man_round_adder" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 496
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:man_round_adder" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 496
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:man_round_adder" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 496
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "54"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dmb.tdf
    Info (12023): Found entity 1: add_sub_dmb File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_dmb.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dmb" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_add_sub:man_round_adder|add_sub_dmb:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_mult:man_product2_mult" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 518
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_mult:man_product2_mult" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 518
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_mult:man_product2_mult" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/MultiplierFP/MultiplierFP.v Line: 518
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "53"
    Info (12134): Parameter "lpm_widthb" = "53"
    Info (12134): Parameter "lpm_widthp" = "106"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jvs.v
    Info (12023): Found entity 1: mult_jvs File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_jvs.v Line: 29
Info (12128): Elaborating entity "mult_jvs" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|MultiplierFP:mult|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component|lpm_mult:man_product2_mult|mult_jvs:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "ClockTimer" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|ClockTimer:MultTime" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleMultiplier/DoubleMultiply.sv Line: 73
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (5) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "ForwardKinematics:FKine|DoubleMultiply:l1costh1Mult|ClockTimer:MultTime|Counter:c1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (5) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Counter/Counter.sv Line: 24
Info (12128): Elaborating entity "DoubleAdder" for hierarchy "ForwardKinematics:FKine|DoubleAdder:xAddition" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 391
Info (12128): Elaborating entity "Adder" for hierarchy "ForwardKinematics:FKine|DoubleAdder:xAddition|Adder:addy" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleAdder/DoubleAdder.sv Line: 24
Info (12128): Elaborating entity "ClockTimer" for hierarchy "ForwardKinematics:FKine|DoubleAdder:xAddition|ClockTimer:ct" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/DoubleAdder/DoubleAdder.sv Line: 32
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (5) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "DoubleToInt15Bit" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 418
Info (12128): Elaborating entity "DoubleToInt15Bit_altfp_convert_qco" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 937
Info (12128): Elaborating entity "DoubleToInt15Bit_altbarrel_shift_oof" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|DoubleToInt15Bit_altbarrel_shift_oof:altbarrel_shift6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 299
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 627
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 627
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub4" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 627
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mqe.tdf
    Info (12023): Found entity 1: add_sub_mqe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_mqe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_mqe" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub4|add_sub_mqe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 652
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 652
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub5" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 652
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_aoe.tdf
    Info (12023): Found entity 1: add_sub_aoe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_aoe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_aoe" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub5|add_sub_aoe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 677
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 677
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub7" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 677
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j8f.tdf
    Info (12023): Found entity 1: add_sub_j8f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_j8f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_j8f" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub7|add_sub_j8f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 702
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 702
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub8" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 702
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_57f.tdf
    Info (12023): Found entity 1: add_sub_57f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_57f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_57f" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_add_sub:add_sub8|add_sub_57f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 753
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 753
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 753
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5qg.tdf
    Info (12023): Found entity 1: cmpr_5qg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_5qg.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5qg" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr1|cmpr_5qg:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 778
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 778
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr2" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 778
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rfg.tdf
    Info (12023): Found entity 1: cmpr_rfg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_rfg.tdf Line: 23
Info (12128): Elaborating entity "cmpr_rfg" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr2|cmpr_rfg:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 803
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 803
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr3" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 803
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2gg.tdf
    Info (12023): Found entity 1: cmpr_2gg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_2gg.tdf Line: 23
Info (12128): Elaborating entity "cmpr_2gg" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:cmpr3|cmpr_2gg:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:max_shift_compare" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 828
Info (12130): Elaborated megafunction instantiation "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:max_shift_compare" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 828
Info (12133): Instantiated megafunction "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:max_shift_compare" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt15Bit.v Line: 828
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ieg.tdf
    Info (12023): Found entity 1: cmpr_ieg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_ieg.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ieg" for hierarchy "ForwardKinematics:FKine|DoubleToInt15Bit:xConverter|DoubleToInt15Bit_altfp_convert_qco:DoubleToInt15Bit_altfp_convert_qco_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "ClockTimer" for hierarchy "ForwardKinematics:FKine|ClockTimer:ConvertToIntTimer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/ForwardKinematics.sv Line: 428
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (4) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "CalculateAngles" for hierarchy "CalculateAngles:anglesCalc" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 137
Critical Warning (10237): Verilog HDL warning at CalculateAngles.sv(148): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateAngles.sv Line: 148
Info (12128): Elaborating entity "Int15BitToDouble" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateAngles.sv Line: 165
Info (12128): Elaborating entity "Int15BitToDouble_altfp_convert_6gn" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 644
Info (12128): Elaborating entity "Int15BitToDouble_altbarrel_shift_fof" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|Int15BitToDouble_altbarrel_shift_fof:altbarrel_shift5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 419
Info (12128): Elaborating entity "Int15BitToDouble_altpriority_encoder_rb6" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|Int15BitToDouble_altpriority_encoder_rb6:altpriority_encoder2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 423
Info (12128): Elaborating entity "Int15BitToDouble_altpriority_encoder_bv7" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|Int15BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Int15BitToDouble_altpriority_encoder_bv7:altpriority_encoder6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 334
Info (12128): Elaborating entity "Int15BitToDouble_altpriority_encoder_6v7" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|Int15BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Int15BitToDouble_altpriority_encoder_bv7:altpriority_encoder6|Int15BitToDouble_altpriority_encoder_6v7:altpriority_encoder8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 269
Info (12128): Elaborating entity "Int15BitToDouble_altpriority_encoder_3v7" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|Int15BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Int15BitToDouble_altpriority_encoder_bv7:altpriority_encoder6|Int15BitToDouble_altpriority_encoder_6v7:altpriority_encoder8|Int15BitToDouble_altpriority_encoder_3v7:altpriority_encoder10" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 204
Info (12128): Elaborating entity "Int15BitToDouble_altpriority_encoder_3e8" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|Int15BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Int15BitToDouble_altpriority_encoder_bv7:altpriority_encoder6|Int15BitToDouble_altpriority_encoder_6v7:altpriority_encoder8|Int15BitToDouble_altpriority_encoder_3e8:altpriority_encoder11" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 209
Info (12128): Elaborating entity "Int15BitToDouble_altpriority_encoder_6e8" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|Int15BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Int15BitToDouble_altpriority_encoder_bv7:altpriority_encoder6|Int15BitToDouble_altpriority_encoder_6e8:altpriority_encoder9" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 274
Info (12128): Elaborating entity "Int15BitToDouble_altpriority_encoder_be8" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|Int15BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Int15BitToDouble_altpriority_encoder_be8:altpriority_encoder7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 339
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|lpm_add_sub:add_sub1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 534
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|lpm_add_sub:add_sub1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 534
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|lpm_add_sub:add_sub1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Int15BitToDouble.v Line: 534
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ope.tdf
    Info (12023): Found entity 1: add_sub_ope File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_ope.tdf Line: 23
Info (12128): Elaborating entity "add_sub_ope" for hierarchy "CalculateAngles:anglesCalc|Int15BitToDouble:xtarget|Int15BitToDouble_altfp_convert_6gn:Int15BitToDouble_altfp_convert_6gn_component|lpm_add_sub:add_sub1|add_sub_ope:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "CosineTh2" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateAngles.sv Line: 194
Warning (10030): Net "multLatchReset" at CosineTh2.sv(124) has no driver or initial value, using a default initial value '0' File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CosineTh2.sv Line: 124
Info (12128): Elaborating entity "ClockTimer" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|ClockTimer:divTimer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CosineTh2.sv Line: 171
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (4) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "Inverter" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CosineTh2.sv Line: 181
Info (12128): Elaborating entity "Inverter_altfp_inv_flg" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 2098
Info (12128): Elaborating entity "Inverter_altfp_inv_and_or_ekd" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_and_or_ekd:altfp_inv_and_or2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1071
Info (12128): Elaborating entity "Inverter_altfp_inv_and_or_0nd" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_and_or_0nd:altfp_inv_and_or3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1078
Info (12128): Elaborating entity "Inverter_altfp_inv_and_or_9kd" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_and_or_9kd:altfp_inv_and_or4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1085
Info (12128): Elaborating entity "Inverter_altfp_inv_and_or_rmd" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_and_or_rmd:altfp_inv_and_or5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1092
Info (12128): Elaborating entity "Inverter_altfp_inv_csa_tbi" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1100
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 393
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 393
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 393
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cdi.tdf
    Info (12023): Found entity 1: add_sub_cdi File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_cdi.tdf Line: 23
Info (12128): Elaborating entity "add_sub_cdi" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 419
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 419
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 419
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b9i.tdf
    Info (12023): Found entity 1: add_sub_b9i File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_b9i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_b9i" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0|add_sub_b9i:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 445
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 445
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 445
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "Inverter_altfp_inv_csa_qbi" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1108
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 520
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 520
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_lower" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 520
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bdi.tdf
    Info (12023): Found entity 1: add_sub_bdi File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_bdi.tdf Line: 23
Info (12128): Elaborating entity "add_sub_bdi" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_lower|add_sub_bdi:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_upper0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 546
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_upper0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 546
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_upper0" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 546
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_99i.tdf
    Info (12023): Found entity 1: add_sub_99i File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_99i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_99i" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_upper0|add_sub_99i:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 572
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 572
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_qbi:diff_adder_1|lpm_add_sub:csa_upper1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 572
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "Inverter_altfp_inv_csa_vbi" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1116
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 647
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_lower" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 647
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_lower" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 647
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "28"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_idi.tdf
    Info (12023): Found entity 1: add_sub_idi File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_idi.tdf Line: 23
Info (12128): Elaborating entity "add_sub_idi" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_lower|add_sub_idi:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_upper0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 673
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_upper0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 673
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_upper0" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 673
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "27"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g9i.tdf
    Info (12023): Found entity 1: add_sub_g9i File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_g9i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_g9i" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_upper0|add_sub_g9i:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 699
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_upper1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 699
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_vbi:diff_adder_2|lpm_add_sub:csa_upper1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 699
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "27"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "Inverter_altfp_inv_csa_47i" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_47i:slope_r1c1_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1124
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 771
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 771
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 771
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gth.tdf
    Info (12023): Found entity 1: add_sub_gth File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_gth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_gth" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "Inverter_altfp_inv_csa_58i" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_58i:slope_r2c2_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1156
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 843
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 843
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 843
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_huh.tdf
    Info (12023): Found entity 1: add_sub_huh File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_huh.tdf Line: 23
Info (12128): Elaborating entity "add_sub_huh" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|Inverter_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:approx_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1723
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:approx_sub" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1723
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:approx_sub" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1723
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e9i.tdf
    Info (12023): Found entity 1: add_sub_e9i File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_e9i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_e9i" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:approx_sub|add_sub_e9i:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:bias_adjustment" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1749
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:bias_adjustment" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1749
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:bias_adjustment" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1749
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_11l.tdf
    Info (12023): Found entity 1: add_sub_11l File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_11l.tdf Line: 23
Info (12128): Elaborating entity "add_sub_11l" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:bias_adjustment|add_sub_11l:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:modified_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1776
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:modified_add" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1776
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:modified_add" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1776
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rai.tdf
    Info (12023): Found entity 1: add_sub_rai File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_rai.tdf Line: 23
Info (12128): Elaborating entity "add_sub_rai" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_add_sub:modified_add|add_sub_rai:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_compare:cmpr6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1795
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_compare:cmpr6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1795
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_compare:cmpr6" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1795
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_82j.tdf
    Info (12023): Found entity 1: cmpr_82j File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_82j.tdf Line: 23
Info (12128): Elaborating entity "cmpr_82j" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_compare:cmpr6|cmpr_82j:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1818
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1818
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult0" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1818
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "25"
    Info (12134): Parameter "lpm_widthb" = "13"
    Info (12134): Parameter "lpm_widthp" = "38"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=AUTO"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2rr.v
    Info (12023): Found entity 1: mult_2rr File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_2rr.v Line: 29
Info (12128): Elaborating entity "mult_2rr" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult0|mult_2rr:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1844
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1844
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1844
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "40"
    Info (12134): Parameter "lpm_widthb" = "37"
    Info (12134): Parameter "lpm_widthp" = "77"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=AUTO"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8rr.v
    Info (12023): Found entity 1: mult_8rr File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_8rr.v Line: 29
Info (12128): Elaborating entity "mult_8rr" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult1|mult_8rr:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1870
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1870
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult2" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1870
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "53"
    Info (12134): Parameter "lpm_widthb" = "54"
    Info (12134): Parameter "lpm_widthp" = "107"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=AUTO"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_lsr.v
    Info (12023): Found entity 1: mult_lsr File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_lsr.v Line: 29
Info (12128): Elaborating entity "mult_lsr" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:inner_mult2|mult_lsr:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:outer_mult2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1948
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:outer_mult2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1948
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:outer_mult2" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1948
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "54"
    Info (12134): Parameter "lpm_widthb" = "54"
    Info (12134): Parameter "lpm_widthp" = "108"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=AUTO"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_nsr.v
    Info (12023): Found entity 1: mult_nsr File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mult_nsr.v Line: 29
Info (12128): Elaborating entity "mult_nsr" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mult:outer_mult2|mult_nsr:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "lpm_mux" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mux:mux1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1964
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mux:mux1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1964
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mux:mux1" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Inverter/Inverter.v Line: 1964
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_size" = "32"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widths" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_mux"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n0g.tdf
    Info (12023): Found entity 1: mux_n0g File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/mux_n0g.tdf Line: 23
Info (12128): Elaborating entity "mux_n0g" for hierarchy "CalculateAngles:anglesCalc|CosineTh2:cosineCalculation|Inverter:invertdivisor|Inverter_altfp_inv_flg:Inverter_altfp_inv_flg_component|lpm_mux:mux1|mux_n0g:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "SineTh2" for hierarchy "CalculateAngles:anglesCalc|SineTh2:sineCalculation" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateAngles.sv Line: 210
Warning (10036): Verilog HDL or VHDL warning at SineTh2.sv(33): object "RootRes" assigned a value but never read File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/SineTh2.sv Line: 33
Critical Warning (10237): Verilog HDL warning at SineTh2.sv(95): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/SineTh2.sv Line: 95
Info (12128): Elaborating entity "SquareRoot" for hierarchy "CalculateAngles:anglesCalc|SineTh2:sineCalculation|SquareRoot:sqroot" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/SineTh2.sv Line: 132
Info (12128): Elaborating entity "SqRoot" for hierarchy "CalculateAngles:anglesCalc|SineTh2:sineCalculation|SquareRoot:sqroot|SqRoot:root" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SqRoot/SquareRoot.sv Line: 27
Info (12128): Elaborating entity "ClockTimer" for hierarchy "CalculateAngles:anglesCalc|SineTh2:sineCalculation|SquareRoot:sqroot|ClockTimer:timer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SqRoot/SquareRoot.sv Line: 33
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (6) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "CalculateAngles:anglesCalc|SineTh2:sineCalculation|SquareRoot:sqroot|ClockTimer:timer|Counter:c1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (6) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Counter/Counter.sv Line: 24
Info (12128): Elaborating entity "K1" for hierarchy "CalculateAngles:anglesCalc|K1:k1Calculation" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateAngles.sv Line: 227
Critical Warning (10237): Verilog HDL warning at K1.sv(69): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/K1.sv Line: 69
Info (12128): Elaborating entity "Arctan2" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateAngles.sv Line: 305
Info (12128): Elaborating entity "DoubleTo32BitFixed" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/Arctan2.sv Line: 44
Info (12128): Elaborating entity "DoubleTo32BitFixed_altfp_convert_jtp" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 1068
Info (12128): Elaborating entity "DoubleTo32BitFixed_altbarrel_shift_j4h" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|DoubleTo32BitFixed_altbarrel_shift_j4h:altbarrel_shift2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 324
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_1_adder" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 715
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_1_adder" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 715
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_1_adder" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 715
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i8f.tdf
    Info (12023): Found entity 1: add_sub_i8f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_i8f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_i8f" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_1_adder|add_sub_i8f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_sub3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 765
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_sub3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 765
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_sub3" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 765
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k8f.tdf
    Info (12023): Found entity 1: add_sub_k8f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_k8f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_k8f" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_sub3|add_sub_k8f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_sub4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 790
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_sub4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 790
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_sub4" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 790
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qpe.tdf
    Info (12023): Found entity 1: add_sub_qpe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_qpe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_qpe" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:add_sub4|add_sub_qpe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:barrel_direction_invert" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 815
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:barrel_direction_invert" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 815
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:barrel_direction_invert" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 815
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l5f.tdf
    Info (12023): Found entity 1: add_sub_l5f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_l5f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_l5f" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:barrel_direction_invert|add_sub_l5f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:power2_value" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 840
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:power2_value" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 840
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:power2_value" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 840
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ki.tdf
    Info (12023): Found entity 1: add_sub_3ki File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_3ki.tdf Line: 23
Info (12128): Elaborating entity "add_sub_3ki" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_add_sub:power2_value|add_sub_3ki:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_compare:below_lower_limit2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 892
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_compare:below_lower_limit2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 892
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_compare:below_lower_limit2" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 892
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_aqg.tdf
    Info (12023): Found entity 1: cmpr_aqg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_aqg.tdf Line: 23
Info (12128): Elaborating entity "cmpr_aqg" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_compare:below_lower_limit2|cmpr_aqg:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_compare:max_shift_compare" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 942
Info (12130): Elaborated megafunction instantiation "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_compare:max_shift_compare" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 942
Info (12133): Instantiated megafunction "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_compare:max_shift_compare" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleTo32BitFixed.v Line: 942
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f7g.tdf
    Info (12023): Found entity 1: cmpr_f7g File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_f7g.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f7g" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|DoubleTo32BitFixed:arg1Conv|DoubleTo32BitFixed_altfp_convert_jtp:DoubleTo32BitFixed_altfp_convert_jtp_component|lpm_compare:max_shift_compare|cmpr_f7g:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "Atan2" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/Arctan2.sv Line: 74
Info (12128): Elaborating entity "Atan2_CORDIC_0" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/Atan2.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist37_absX_uid13_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 533
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist32_yip1_2_uid49_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 617
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist29_yip1_3_uid68_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 678
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist30_xip1_3_uid67_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 710
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist26_yip1_4_uid87_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 739
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist27_xip1_4_uid86_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 771
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist23_yip1_5_uid106_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 800
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist24_xip1_5_uid105_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 832
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist20_yip1_6_uid127_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 861
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist21_xip1_6_uid126_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 902
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist17_yip1_7_uid144_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 954
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist8_yip1_10_uid195_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1090
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid231_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1206
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist31_aip1E_uid50_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1291
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist28_aip1E_uid69_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1317
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist25_aip1E_uid88_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1343
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist22_aip1E_uid107_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1369
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist19_aip1E_uid128_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1395
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist3_aip1E_uid230_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1551
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist1_alphaPreRnd_uid248_atan2Test_b_1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1580
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist34_xNotZero_uid17_atan2Test_q_15" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1607
Info (12128): Elaborating entity "dspba_delay" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|Atan2:arctangent|Atan2_CORDIC_0:cordic_0|dspba_delay:redist39_signX_uid7_atan2Test_b_15" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/ip/Atan2/submodules/Atan2_CORDIC_0.vhd Line: 1648
Info (12128): Elaborating entity "ClockTimer" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|ClockTimer:atanTimer" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/Arctan2.sv Line: 84
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (8) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "CalculateAngles:anglesCalc|Arctan2:atanXYCalculation|ClockTimer:atanTimer|Counter:c1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (8) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Counter/Counter.sv Line: 24
Info (12128): Elaborating entity "CalculateSteps" for hierarchy "CalculateSteps:stepsCalc" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 159
Critical Warning (10237): Verilog HDL warning at CalculateSteps.sv(82): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateSteps.sv Line: 82
Info (12128): Elaborating entity "Fixed13BitToDouble" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateSteps.sv Line: 95
Info (12128): Elaborating entity "Fixed13BitToDouble_altfp_convert_mkn" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 644
Info (12128): Elaborating entity "Fixed13BitToDouble_altbarrel_shift_dof" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component|Fixed13BitToDouble_altbarrel_shift_dof:altbarrel_shift3" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 419
Info (12128): Elaborating entity "Fixed13BitToDouble_altpriority_encoder_rb6" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component|Fixed13BitToDouble_altpriority_encoder_rb6:altpriority_encoder2" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 423
Info (12128): Elaborating entity "Fixed13BitToDouble_altpriority_encoder_bv7" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component|Fixed13BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToDouble_altpriority_encoder_bv7:altpriority_encoder4" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 334
Info (12128): Elaborating entity "Fixed13BitToDouble_altpriority_encoder_6v7" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component|Fixed13BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToDouble_altpriority_encoder_bv7:altpriority_encoder4|Fixed13BitToDouble_altpriority_encoder_6v7:altpriority_encoder6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 269
Info (12128): Elaborating entity "Fixed13BitToDouble_altpriority_encoder_3v7" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component|Fixed13BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToDouble_altpriority_encoder_bv7:altpriority_encoder4|Fixed13BitToDouble_altpriority_encoder_6v7:altpriority_encoder6|Fixed13BitToDouble_altpriority_encoder_3v7:altpriority_encoder8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 204
Info (12128): Elaborating entity "Fixed13BitToDouble_altpriority_encoder_3e8" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component|Fixed13BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToDouble_altpriority_encoder_bv7:altpriority_encoder4|Fixed13BitToDouble_altpriority_encoder_6v7:altpriority_encoder6|Fixed13BitToDouble_altpriority_encoder_3e8:altpriority_encoder9" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 209
Info (12128): Elaborating entity "Fixed13BitToDouble_altpriority_encoder_6e8" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component|Fixed13BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToDouble_altpriority_encoder_bv7:altpriority_encoder4|Fixed13BitToDouble_altpriority_encoder_6e8:altpriority_encoder7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 274
Info (12128): Elaborating entity "Fixed13BitToDouble_altpriority_encoder_be8" for hierarchy "CalculateSteps:stepsCalc|Fixed13BitToDouble:ConvertTheta1|Fixed13BitToDouble_altfp_convert_mkn:Fixed13BitToDouble_altfp_convert_mkn_component|Fixed13BitToDouble_altpriority_encoder_rb6:altpriority_encoder2|Fixed13BitToDouble_altpriority_encoder_be8:altpriority_encoder5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/Fixed13BitToDouble.v Line: 339
Info (12128): Elaborating entity "DoubleToInt9Bit" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Functions/CalculateSteps.sv Line: 148
Info (12128): Elaborating entity "DoubleToInt9Bit_altfp_convert_jkp" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 969
Info (12128): Elaborating entity "DoubleToInt9Bit_altbarrel_shift_hof" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|DoubleToInt9Bit_altbarrel_shift_hof:altbarrel_shift6" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 305
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 672
Info (12130): Elaborated megafunction instantiation "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub5" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 672
Info (12133): Instantiated megafunction "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub5" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 672
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9oe.tdf
    Info (12023): Found entity 1: add_sub_9oe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_9oe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_9oe" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 697
Info (12130): Elaborated megafunction instantiation "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub7" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 697
Info (12133): Instantiated megafunction "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub7" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 697
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_67f.tdf
    Info (12023): Found entity 1: add_sub_67f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_67f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_67f" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub7|add_sub_67f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 722
Info (12130): Elaborated megafunction instantiation "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub8" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 722
Info (12133): Instantiated megafunction "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub8" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 722
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_27f.tdf
    Info (12023): Found entity 1: add_sub_27f File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_27f.tdf Line: 23
Info (12128): Elaborating entity "add_sub_27f" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub8|add_sub_27f:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub9" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 747
Info (12130): Elaborated megafunction instantiation "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub9" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 747
Info (12133): Instantiated megafunction "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub9" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 747
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7oe.tdf
    Info (12023): Found entity 1: add_sub_7oe File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/add_sub_7oe.tdf Line: 23
Info (12128): Elaborating entity "add_sub_7oe" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_add_sub:add_sub9|add_sub_7oe:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_compare" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_compare:max_shift_compare" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 848
Info (12130): Elaborated megafunction instantiation "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_compare:max_shift_compare" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 848
Info (12133): Instantiated megafunction "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_compare:max_shift_compare" with the following parameter: File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Conversions/DoubleToInt9Bit.v Line: 848
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_heg.tdf
    Info (12023): Found entity 1: cmpr_heg File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/db/cmpr_heg.tdf Line: 23
Info (12128): Elaborating entity "cmpr_heg" for hierarchy "CalculateSteps:stepsCalc|DoubleToInt9Bit:StepsConversion1|DoubleToInt9Bit_altfp_convert_jkp:DoubleToInt9Bit_altfp_convert_jkp_component|lpm_compare:max_shift_compare|cmpr_heg:auto_generated" File: /home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "ClockTimer" for hierarchy "ClockTimer:WaitState" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/ScaraController.sv Line: 170
Warning (10240): Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 34
Warning (10230): Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (13) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "ClockTimer:WaitState|Counter:c1" File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/ClockTimer/ClockTimer.sv Line: 42
Warning (10230): Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (13) File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/BasicBlocks/Counter/Counter.sv Line: 24
Error (12006): Node instance "altfp_add_sub_component" instantiates undefined entity "altfp_add_sub". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Adder/Adder.v Line: 66
Error (12006): Node instance "altfp_add_sub_component" instantiates undefined entity "altfp_add_sub". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Adder/Adder.v Line: 66
Error (12006): Node instance "altfp_add_sub_component" instantiates undefined entity "altfp_add_sub". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Adder/Adder.v Line: 66
Error (12006): Node instance "altfp_add_sub_component" instantiates undefined entity "altfp_add_sub". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Adder/Adder.v Line: 66
Error (12006): Node instance "altfp_add_sub_component" instantiates undefined entity "altfp_add_sub". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Adder/Adder.v Line: 66
Error (12006): Node instance "altfp_add_sub_component" instantiates undefined entity "altfp_add_sub". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Adder/Adder.v Line: 66
Error (12006): Node instance "altfp_sqrt_component" instantiates undefined entity "altfp_sqrt". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/SqRoot/SqRoot.v Line: 58
Error (12006): Node instance "altfp_add_sub_component" instantiates undefined entity "altfp_add_sub". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/Arithmetic/Adder/Adder.v Line: 66
Info (144001): Generated suppressed messages file /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/output_files/ScaraController.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 44 warnings
    Error: Peak virtual memory: 1478 megabytes
    Error: Processing ended: Sat Feb 22 22:28:42 2020
    Error: Elapsed time: 00:01:12
    Error: Total CPU time (on all processors): 00:01:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller_v2/output_files/ScaraController.map.smsg.


