V√Ωborne! Poƒème teda doplni≈• **serializ√°ciu TMDS d√°t**. V HDMI/DVI v√Ωstupe toti≈æ TMDS kan√°ly pren√°≈°aj√∫ 10-bitov√© TMDS slov√° **serializovan√©** na 10√ó vy≈°≈°ej frekvencii ne≈æ pixel clock.

---

## üß© Cieƒæ: TMDS serializ√°cia

### üîÑ TMDS 10-bit ‚Üí 1-bit serializovan√© d√°ta

Pre **ka≈æd√Ω kan√°l (R, G, B)**:

* vstup: 10-bit TMDS slovo (men√≠ sa raz za pixel clock, napr. 25 MHz)
* v√Ωstup: s√©riov√Ω tok bitov (men√≠ sa 10√ó r√Ωchlej≈°ie, napr. 250 MHz)

---

## üîß 1. TMDS serializ√©r ‚Äì `tmds_serializer.sv`

```systemverilog
// tmds_serializer.sv
module tmds_serializer (
    input  logic        pix_clk,       // pixel clock (napr. 25 MHz)
    input  logic        ser_clk,       // serial clock (napr. 250 MHz)
    input  logic        rst,
    input  logic [9:0]  tmds_word,     // 10-bit TMDS k√≥d
    output logic        tmds_serial    // v√Ωstupn√Ω bit (1-bit)
);

    logic [9:0] shift_reg;
    logic [3:0] bit_cnt;

    always_ff @(posedge pix_clk or posedge rst) begin
        if (rst) begin
            shift_reg <= 10'd0;
        end else begin
            shift_reg <= tmds_word;
        end
    end

    always_ff @(posedge ser_clk or posedge rst) begin
        if (rst) begin
            bit_cnt     <= 4'd0;
            tmds_serial <= 1'b0;
        end else begin
            tmds_serial <= shift_reg[bit_cnt];
            bit_cnt     <= (bit_cnt == 9) ? 4'd0 : bit_cnt + 1;
        end
    end

endmodule
```

---

## ‚è±Ô∏è 2. PLL (alebo clocking) ‚Äì generovanie `ser_clk`

V Quartuse:

* **vstupn√Ω clock**: 25‚ÄØMHz (pixel clock)
* **v√Ωstupn√Ω clock**: 250‚ÄØMHz (serial clock)

Pou≈æi `ALTPLL` alebo `Clocking Wizard` a vygeneruj 10√ó r√Ωchlej≈°√≠ clock. Modul bude ma≈•:

```systemverilog
module hdmi_pll (
    input  logic inclk,        // 25 MHz
    output logic pix_clk,      // 25 MHz
    output logic ser_clk       // 250 MHz
);
```

M√¥≈æem ti rovno vygenerova≈• .v s√∫bor pre MAX10, ak chce≈°.

---

## üîå 3. Kompletn√Ω v√Ωstupn√Ω modul ‚Äì 3 TMDS kan√°ly + serializ√©r

```systemverilog
module hdmi_output (
    input  logic        clk_pix,     // 25 MHz
    input  logic        clk_ser,     // 250 MHz
    input  logic        rst,
    input  logic [9:0]  tmds_ch0,    // Blue
    input  logic [9:0]  tmds_ch1,    // Green
    input  logic [9:0]  tmds_ch2,    // Red
    output logic        hdmi_out_0,  // serial out
    output logic        hdmi_out_1,
    output logic        hdmi_out_2
);

    // Serializers pre ka≈æd√Ω kan√°l
    tmds_serializer ser0 (
        .pix_clk(clk_pix),
        .ser_clk(clk_ser),
        .rst(rst),
        .tmds_word(tmds_ch0),
        .tmds_serial(hdmi_out_0)
    );

    tmds_serializer ser1 (
        .pix_clk(clk_pix),
        .ser_clk(clk_ser),
        .rst(rst),
        .tmds_word(tmds_ch1),
        .tmds_serial(hdmi_out_1)
    );

    tmds_serializer ser2 (
        .pix_clk(clk_pix),
        .ser_clk(clk_ser),
        .rst(rst),
        .tmds_word(tmds_ch2),
        .tmds_serial(hdmi_out_2)
    );

endmodule
```

---

## üñ®Ô∏è V√Ωstup z FPGA do HDMI

### üß∑ Typick√© HDMI v√Ωstupy:

| HDMI sign√°l        | Pripoj na FPGA pin |
| ------------------ | ------------------ |
| TMDS Clock+        | clock\_p           |
| TMDS Clock‚àí        | clock\_n           |
| TMDS Data0 (Blue)  | hdmi\_out\_0       |
| TMDS Data1 (Green) | hdmi\_out\_1       |
| TMDS Data2 (Red)   | hdmi\_out\_2       |

üîß Pou≈æi **differential output buffer** (napr. `ALTDDIO` alebo `ALTIOBUF`) pre `+/-` v√Ωstupy, ak ide≈° cez HDMI konektor.

---

## ‚úÖ Pokraƒçovanie

Chce≈° teraz:

* ‚öôÔ∏è **Vlo≈æi≈• PLL gener√°tor pre Quartus (MAX10)?**
* üß™ **Vytvori≈• testbench** pre TMDS serializer?
* üì¶ Kompletizova≈• **HDMI top modul** (InfoFrame + TMDS + v√Ωstup)?
* üìÅ Pripravi≈• cel√Ω projekt pre Quartus (ZIP)?

Alebo si ≈æel√°≈° konkr√©tne roz≈°√≠renie in√©ho bloku?
