// Seed: 2305813353
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input logic id_6
);
  logic id_7;
  reg   id_8;
  reg   id_9;
  reg   id_10;
  assign id_9 = id_8;
  assign id_5[1] = id_4;
  always @(posedge id_7 or posedge 1) id_2 <= id_8;
  logic id_11;
  assign id_9 = id_10;
  logic id_12;
  logic id_13;
endmodule
