// Seed: 2588905090
module module_0 #(
    parameter id_1 = 32'd94,
    parameter id_2 = 32'd68,
    parameter id_3 = 32'd15
);
  wire _id_1, _id_2, _id_3;
  wire [1 'b0 : id_2  .  id_1] id_4;
  uwire [1 : ""] id_5;
  logic [1  - $realtime : id_2] id_6[-1 : 1 'b0] = id_5, id_7 = id_3;
  assign id_5 = 1;
  logic [7:0][1  ?  ~ "" : id_3] id_8;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    input uwire id_9,
    input supply0 id_10,
    output wire id_11,
    input tri id_12
    , id_16,
    input supply1 id_13,
    output uwire id_14
);
  assign id_4 = -1;
  wire id_17, id_18;
  module_0 modCall_1 ();
endmodule
