<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel_p2xh.twx toplevel_p2xh.ncd -o toplevel_p2xh.twr
toplevel_p2xh.pcf -ucf pindefs-p2xh.ucf

</twCmdLine><twDesign>toplevel_p2xh.ncd</twDesign><twDesignPath>toplevel_p2xh.ncd</twDesignPath><twPCF>toplevel_p2xh.pcf</twPCF><twPcfPath>toplevel_p2xh.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="vq100"><twDevName>xc3s200a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_CLOCK_54 = PERIOD TIMEGRP &quot;CLOCK_54&quot; 54 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_54 = PERIOD TIMEGRP &quot;CLOCK_54&quot; 54 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="" slack="3.171" period="6.173" constraintValue="6.173" deviceLimit="3.002" freqLimit="333.111" physResource="Inst_ClockGen/audio_dcm_sp_inst/CLKFX" logResource="Inst_ClockGen/audio_dcm_sp_inst/CLKFX" locationPin="DCM_X0Y0.CLKFX" clockNet="Inst_ClockGen/adcm_clkfx"/><twPinLimit anchorID="10" type="MINPERIOD" name="" slack="4.405" period="7.407" constraintValue="7.407" deviceLimit="3.002" freqLimit="333.111" physResource="Inst_ClockGen/video_dcm_sp_inst/CLKFX" logResource="Inst_ClockGen/video_dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="Inst_ClockGen/dcm_clkfx"/><twPinLimit anchorID="11" type="MINPERIOD" name="" slack="4.405" period="7.407" constraintValue="7.407" deviceLimit="3.002" freqLimit="333.111" physResource="Inst_ClockGen/video_dcm_sp_inst/CLKFX180" logResource="Inst_ClockGen/video_dcm_sp_inst/CLKFX180" locationPin="DCM_X0Y1.CLKFX180" clockNet="Inst_ClockGen/dcm_clkfx180"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_adcm_clkfx&quot;         TS_CLOCK_54 * 3 HIGH 50%;</twConstName><twItemCnt>1528</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>423</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.092</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_0 (SLICE_X27Y9.G1), 9 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.080</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_0</twDest><twTotPathDel>6.012</twTotPathDel><twClkSkew dest = "0.477" src = "0.557">0.080</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X28Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_6_BRB0</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT221</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;0&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2632</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT263_f5</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_0</twBEL></twPathDel><twLogDel>3.019</twLogDel><twRouteDel>2.993</twRouteDel><twTotDel>6.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_0</twDest><twTotPathDel>5.989</twTotPathDel><twClkSkew dest = "0.477" src = "0.557">0.080</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X29Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_6_BRB0</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT221</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;0&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2632</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT263_f5</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_0</twBEL></twPathDel><twLogDel>2.934</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>5.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_0</twDest><twTotPathDel>5.912</twTotPathDel><twClkSkew dest = "0.477" src = "0.557">0.080</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X28Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_6_BRB0</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT221</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y9.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;0&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2632</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT263_f5</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_0</twBEL></twPathDel><twLogDel>2.974</twLogDel><twRouteDel>2.938</twRouteDel><twTotDel>5.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_14 (SLICE_X27Y17.F4), 6 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.857</twTotPathDel><twClkSkew dest = "0.397" src = "0.557">0.160</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X28Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_7_BRB1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>N434</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.753</twLogDel><twRouteDel>3.104</twRouteDel><twTotDel>5.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.807</twTotPathDel><twClkSkew dest = "0.397" src = "0.557">0.160</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X28Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_7_BRB1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>N434</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>3.099</twRouteDel><twTotDel>5.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.729</twTotPathDel><twClkSkew dest = "0.397" src = "0.557">0.160</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X29Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y11.G4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter_7_BRB1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT2111_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>N434</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.668</twLogDel><twRouteDel>3.061</twRouteDel><twTotDel>5.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_SPDIFEnc/shifter_14 (SLICE_X27Y17.F1), 8 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.846</twTotPathDel><twClkSkew dest = "0.397" src = "0.557">0.160</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X28Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.689</twLogDel><twRouteDel>3.157</twRouteDel><twTotDel>5.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.189</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.823</twTotPathDel><twClkSkew dest = "0.397" src = "0.557">0.160</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X29Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.604</twLogDel><twRouteDel>3.219</twRouteDel><twTotDel>5.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twTotPathDel>5.746</twTotPathDel><twClkSkew dest = "0.397" src = "0.557">0.160</twClkSkew><twDelConst>6.172</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_Audio/Inst_SPDIFEnc/shifter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X28Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y8.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/bit_phase_GND_39_o_OR_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.805</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shift_state_FSM_FFd2-In11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_Audio/Inst_SPDIFEnc/shifter&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_SPDIFEnc/Mmux_shifter[15]_shifter[15]_mux_27_OUT1212</twBEL><twBEL>Inst_Audio/Inst_SPDIFEnc/shifter_14</twBEL></twPathDel><twLogDel>2.644</twLogDel><twRouteDel>3.102</twRouteDel><twTotDel>5.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.172">ClockAudio</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_adcm_clkfx&quot;
        TS_CLOCK_54 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_I2SDec/Left_1 (SLICE_X23Y12.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.882</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/shifter_1</twSrc><twDest BELType="FF">Inst_Audio/Inst_I2SDec/Left_1</twDest><twTotPathDel>0.929</twTotPathDel><twClkSkew dest = "0.267" src = "0.220">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/shifter_1</twSrc><twDest BELType='FF'>Inst_Audio/Inst_I2SDec/Left_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X21Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;1&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/shifter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y12.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;1&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/Left_1</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Inst_I2SDec/Left_12 (SLICE_X25Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.956</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/shifter_12</twSrc><twDest BELType="FF">Inst_Audio/Inst_I2SDec/Left_12</twDest><twTotPathDel>0.960</twTotPathDel><twClkSkew dest = "0.008" src = "0.004">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/shifter_12</twSrc><twDest BELType='FF'>Inst_Audio/Inst_I2SDec/Left_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X25Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;11&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/shifter_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/shifter&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;12&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/Left_12</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Audio/Deglitch_AData/Output (SLICE_X26Y0.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.981</twSlack><twSrc BELType="FF">Inst_Audio/Deglitch_AData/syncer_3</twSrc><twDest BELType="FF">Inst_Audio/Deglitch_AData/Output</twDest><twTotPathDel>1.098</twTotPathDel><twClkSkew dest = "0.391" src = "0.274">-0.117</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_Audio/Deglitch_AData/syncer_3</twSrc><twDest BELType='FF'>Inst_Audio/Deglitch_AData/Output</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X24Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>Inst_Audio/Deglitch_AData/syncer&lt;3&gt;</twComp><twBEL>Inst_Audio/Deglitch_AData/syncer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y0.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>Inst_Audio/Deglitch_AData/syncer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>Inst_Audio/Deglitch_AData/Output</twComp><twBEL>Inst_Audio/Deglitch_AData/Output</twBEL></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>1.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ClockAudio</twDestClk><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_adcm_clkfx&quot;
        TS_CLOCK_54 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Twpl" slack="4.158" period="6.172" constraintValue="3.086" deviceLimit="1.007" physResource="Inst_Audio/Deglitch_AData/syncer&lt;3&gt;/CLK" logResource="Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS" locationPin="SLICE_X24Y1.CLK" clockNet="ClockAudio"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Twph" slack="4.158" period="6.172" constraintValue="3.086" deviceLimit="1.007" physResource="Inst_Audio/Deglitch_AData/syncer&lt;3&gt;/CLK" logResource="Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS" locationPin="SLICE_X24Y1.CLK" clockNet="ClockAudio"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tcp" slack="4.158" period="6.172" constraintValue="6.172" deviceLimit="2.014" freqLimit="496.524" physResource="Inst_Audio/Deglitch_AData/syncer&lt;3&gt;/CLK" logResource="Inst_Audio/Deglitch_AData/Mshreg_syncer_3/WS" locationPin="SLICE_X24Y1.CLK" clockNet="ClockAudio"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clk2x&quot;         TS_CLOCK_54 HIGH 50%;</twConstName><twItemCnt>349602</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3416</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.458</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/right_buffer_11 (SLICE_X25Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/Right_11</twSrc><twDest BELType="FF">Inst_DVI/right_buffer_11</twDest><twTotPathDel>6.815</twTotPathDel><twClkSkew dest = "1.833" src = "1.171">-0.662</twClkSkew><twDelConst>6.173</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/Right_11</twSrc><twDest BELType='FF'>Inst_DVI/right_buffer_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.345">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X25Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Right&lt;11&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/Right_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.973</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Right&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_DVI/right_buffer&lt;11&gt;</twComp><twBEL>Inst_DVI/right_buffer_11</twBEL></twPathDel><twLogDel>0.842</twLogDel><twRouteDel>5.973</twRouteDel><twTotDel>6.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/left_buffer_10 (SLICE_X18Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.558</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/Left_10</twSrc><twDest BELType="FF">Inst_DVI/left_buffer_10</twDest><twTotPathDel>6.296</twTotPathDel><twClkSkew dest = "1.842" src = "1.161">-0.681</twClkSkew><twDelConst>6.173</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/Left_10</twSrc><twDest BELType='FF'>Inst_DVI/left_buffer_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.345">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X24Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;10&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/Left_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.234</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Inst_DVI/left_buffer&lt;10&gt;</twComp><twBEL>Inst_DVI/left_buffer_10</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>5.234</twRouteDel><twTotDel>6.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6074" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/TDMS_encoder_green/encoded_6 (SLICE_X16Y43.G1), 6074 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.581</twSlack><twSrc BELType="FF">Inst_DVI/green_d_0</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_green/encoded_6</twDest><twTotPathDel>17.857</twTotPathDel><twClkSkew dest = "0.594" src = "0.674">0.080</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/green_d_0</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_green/encoded_6</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X10Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X10Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp><twBEL>Inst_DVI/green_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N376</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_0</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N376</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>N376</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;6&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y46.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;7&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_data_word31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_cy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N446</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT71</twBEL><twBEL>Inst_DVI/TDMS_encoder_green/encoded_6</twBEL></twPathDel><twLogDel>9.952</twLogDel><twRouteDel>7.905</twRouteDel><twTotDel>17.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.750</twSlack><twSrc BELType="FF">Inst_DVI/green_d_0</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_green/encoded_6</twDest><twTotPathDel>17.688</twTotPathDel><twClkSkew dest = "0.594" src = "0.674">0.080</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/green_d_0</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_green/encoded_6</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X10Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X10Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp><twBEL>Inst_DVI/green_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N376</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_0</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N376</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>N376</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;6&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y46.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;7&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_data_word31</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y46.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/data_word&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;7&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd3_xor&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y49.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_03</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N446</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT71</twBEL><twBEL>Inst_DVI/TDMS_encoder_green/encoded_6</twBEL></twPathDel><twLogDel>9.952</twLogDel><twRouteDel>7.736</twRouteDel><twTotDel>17.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.247</twSlack><twSrc BELType="FF">Inst_DVI/green_d_0</twSrc><twDest BELType="FF">Inst_DVI/TDMS_encoder_green/encoded_6</twDest><twTotPathDel>17.191</twTotPathDel><twClkSkew dest = "0.594" src = "0.674">0.080</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/green_d_0</twSrc><twDest BELType='FF'>Inst_DVI/TDMS_encoder_green/encoded_6</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X10Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X10Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp><twBEL>Inst_DVI/green_d_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>Inst_DVI/green_d&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>N376</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_0</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N376</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>N376</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y48.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y46.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o33</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;6&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_5_o79</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Mmux_data_word4_f5</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_data_word4_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Mmux_data_word4_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_yuv_to_rgb/bout&lt;2&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y49.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias&lt;0&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd6_xor&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/ADDERTREE_INTERNAL_Madd_16</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N446</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/dc_bias_3_BRB0</twComp><twBEL>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y47.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/GND_14_o_GND_14_o_OR_6_o23</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;9&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT11</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y43.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>Inst_DVI/TDMS_encoder_green/encoded&lt;4&gt;</twComp><twBEL>Inst_DVI/TDMS_encoder_green/Mmux_dc_bias[3]_c[1]_mux_34_OUT71</twBEL><twBEL>Inst_DVI/TDMS_encoder_green/encoded_6</twBEL></twPathDel><twLogDel>9.398</twLogDel><twRouteDel>7.793</twRouteDel><twTotDel>17.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clk2x&quot;
        TS_CLOCK_54 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/right_buffer_3 (SLICE_X24Y18.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.107</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/Right_3</twSrc><twDest BELType="FF">Inst_DVI/right_buffer_3</twDest><twTotPathDel>1.424</twTotPathDel><twClkSkew dest = "2.338" src = "1.021">-1.317</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/Right_3</twSrc><twDest BELType='FF'>Inst_DVI/right_buffer_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X25Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Right&lt;15&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/Right_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y18.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.787</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Right&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>Inst_DVI/right_buffer&lt;3&gt;</twComp><twBEL>Inst_DVI/right_buffer_3</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>1.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/left_buffer_5 (SLICE_X15Y19.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/Left_5</twSrc><twDest BELType="FF">Inst_DVI/left_buffer_5</twDest><twTotPathDel>1.467</twTotPathDel><twClkSkew dest = "2.355" src = "1.010">-1.345</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/Left_5</twSrc><twDest BELType='FF'>Inst_DVI/left_buffer_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X18Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;5&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/Left_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y19.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.822</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Left&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y19.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>Inst_DVI/left_buffer&lt;5&gt;</twComp><twBEL>Inst_DVI/left_buffer_5</twBEL></twPathDel><twLogDel>0.645</twLogDel><twRouteDel>0.822</twRouteDel><twTotDel>1.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/right_buffer_14 (SLICE_X27Y24.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">Inst_Audio/Inst_I2SDec/Right_14</twSrc><twDest BELType="FF">Inst_DVI/right_buffer_14</twDest><twTotPathDel>1.478</twTotPathDel><twClkSkew dest = "2.362" src = "1.012">-1.350</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Audio/Inst_I2SDec/Right_14</twSrc><twDest BELType='FF'>Inst_DVI/right_buffer_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">ClockAudio</twSrcClk><twPathDel><twSite>SLICE_X26Y20.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Right&lt;14&gt;</twComp><twBEL>Inst_Audio/Inst_I2SDec/Right_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.797</twDelInfo><twComp>Inst_Audio/Inst_I2SDec/Right&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y24.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>Inst_DVI/right_buffer&lt;14&gt;</twComp><twBEL>Inst_DVI/right_buffer_14</twBEL></twPathDel><twLogDel>0.681</twLogDel><twRouteDel>0.797</twRouteDel><twTotDel>1.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clk2x&quot;
        TS_CLOCK_54 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA" slack="15.342" period="18.518" constraintValue="18.518" deviceLimit="3.176" freqLimit="314.861" physResource="Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT/CLKA" logResource="Inst_DVI/Inst_InfoFrameROM/Mram_Address[9]_GND_11_o_wide_mux_0_OUT/CLKA" locationPin="RAMB16_X1Y6.CLKA" clockNet="Clock54M"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA" slack="15.342" period="18.518" constraintValue="18.518" deviceLimit="3.176" freqLimit="314.861" physResource="Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT/CLKA" logResource="Inst_DVI/Inst_UCode/Mram_Address[8]_GND_10_o_wide_mux_4_OUT/CLKA" locationPin="RAMB16_X1Y5.CLKA" clockNet="Clock54M"/><twPinLimit anchorID="61" type="MINLOWPULSE" name="Twpl" slack="16.504" period="18.518" constraintValue="9.259" deviceLimit="1.007" physResource="Inst_DVI/Mshreg_channel_status_0_1/CLK" logResource="Inst_DVI/Mshreg_channel_status_0_1/WS" locationPin="SLICE_X24Y19.CLK" clockNet="Clock54M"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx&quot;         TS_CLOCK_54 * 2.5 HIGH 50%;</twConstName><twItemCnt>184</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>112</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.288</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_red_0 (SLICE_X12Y48.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.998</twSlack><twSrc BELType="FF">Inst_DVI/latched_red_0</twSrc><twDest BELType="FF">Inst_DVI/shift_red_0</twDest><twTotPathDel>2.453</twTotPathDel><twClkSkew dest = "1.352" src = "1.605">0.253</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/latched_red_0</twSrc><twDest BELType='FF'>Inst_DVI/shift_red_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X12Y34.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/latched_red&lt;0&gt;</twComp><twBEL>Inst_DVI/latched_red_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>Inst_DVI/latched_red&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>Inst_DVI/shift_red&lt;0&gt;</twComp><twBEL>Inst_DVI/Mmux_GND_9_o_latched_red[9]_mux_261_OUT11</twBEL><twBEL>Inst_DVI/shift_red_0</twBEL></twPathDel><twLogDel>1.493</twLogDel><twRouteDel>0.960</twRouteDel><twTotDel>2.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.222">DVIClockP</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_green_1 (SLICE_X18Y54.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.086</twSlack><twSrc BELType="FF">Inst_DVI/latched_green_1</twSrc><twDest BELType="FF">Inst_DVI/shift_green_1</twDest><twTotPathDel>2.441</twTotPathDel><twClkSkew dest = "1.362" src = "1.539">0.177</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/latched_green_1</twSrc><twDest BELType='FF'>Inst_DVI/shift_green_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.518">Clock54M</twSrcClk><twPathDel><twSite>SLICE_X17Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>Inst_DVI/latched_green&lt;1&gt;</twComp><twBEL>Inst_DVI/latched_green_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>Inst_DVI/latched_green&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>Inst_DVI/shift_green&lt;1&gt;</twComp><twBEL>Inst_DVI/Mmux_GND_9_o_latched_green[9]_mux_262_OUT21</twBEL><twBEL>Inst_DVI/shift_green_1</twBEL></twPathDel><twLogDel>1.382</twLogDel><twRouteDel>1.059</twRouteDel><twTotDel>2.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.222">DVIClockP</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_red_1 (SLICE_X11Y48.F2), 10 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.119</twSlack><twSrc BELType="FF">Inst_DVI/shift_clock_5</twSrc><twDest BELType="FF">Inst_DVI/shift_red_1</twDest><twTotPathDel>6.167</twTotPathDel><twClkSkew dest = "0.539" src = "0.660">0.121</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/shift_clock_5</twSrc><twDest BELType='FF'>Inst_DVI/shift_red_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X27Y60.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>Inst_DVI/shift_clock&lt;5&gt;</twComp><twBEL>Inst_DVI/shift_clock_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y60.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>Inst_DVI/shift_clock&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_DVI/shift_clock&lt;5&gt;</twComp><twBEL>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_green&lt;1&gt;</twComp><twBEL>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;20</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;20</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_DVI/shift_red&lt;1&gt;</twComp><twBEL>Inst_DVI/Mmux_GND_9_o_latched_red[9]_mux_261_OUT21</twBEL><twBEL>Inst_DVI/shift_red_1</twBEL></twPathDel><twLogDel>2.652</twLogDel><twRouteDel>3.515</twRouteDel><twTotDel>6.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.437</twSlack><twSrc BELType="FF">Inst_DVI/shift_clock_3</twSrc><twDest BELType="FF">Inst_DVI/shift_red_1</twDest><twTotPathDel>5.849</twTotPathDel><twClkSkew dest = "0.539" src = "0.660">0.121</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/shift_clock_3</twSrc><twDest BELType='FF'>Inst_DVI/shift_red_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X27Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>Inst_DVI/shift_clock&lt;3&gt;</twComp><twBEL>Inst_DVI/shift_clock_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y60.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Inst_DVI/shift_clock&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_DVI/shift_clock&lt;5&gt;</twComp><twBEL>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_green&lt;1&gt;</twComp><twBEL>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;20</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;20</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_DVI/shift_red&lt;1&gt;</twComp><twBEL>Inst_DVI/Mmux_GND_9_o_latched_red[9]_mux_261_OUT21</twBEL><twBEL>Inst_DVI/shift_red_1</twBEL></twPathDel><twLogDel>2.652</twLogDel><twRouteDel>3.197</twRouteDel><twTotDel>5.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.510</twSlack><twSrc BELType="FF">Inst_DVI/shift_clock_2</twSrc><twDest BELType="FF">Inst_DVI/shift_red_1</twDest><twTotPathDel>5.776</twTotPathDel><twClkSkew dest = "0.539" src = "0.660">0.121</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/shift_clock_2</twSrc><twDest BELType='FF'>Inst_DVI/shift_red_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X26Y60.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_DVI/shift_clock&lt;2&gt;</twComp><twBEL>Inst_DVI/shift_clock_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y60.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>Inst_DVI/shift_clock&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>Inst_DVI/shift_clock&lt;5&gt;</twComp><twBEL>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Inst_DVI/shift_green&lt;1&gt;</twComp><twBEL>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;20</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>Inst_DVI/GND_9_o_shift_clock[9]_equal_261_o&lt;9&gt;20</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Inst_DVI/shift_red&lt;1&gt;</twComp><twBEL>Inst_DVI/Mmux_GND_9_o_latched_red[9]_mux_261_OUT21</twBEL><twBEL>Inst_DVI/shift_red_1</twBEL></twPathDel><twLogDel>2.748</twLogDel><twRouteDel>3.028</twRouteDel><twTotDel>5.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx&quot;
        TS_CLOCK_54 * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_clock_4 (SLICE_X25Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.911</twSlack><twSrc BELType="FF">Inst_DVI/shift_clock_6</twSrc><twDest BELType="FF">Inst_DVI/shift_clock_4</twDest><twTotPathDel>0.911</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/shift_clock_6</twSrc><twDest BELType='FF'>Inst_DVI/shift_clock_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X25Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>Inst_DVI/shift_clock&lt;4&gt;</twComp><twBEL>Inst_DVI/shift_clock_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.358</twDelInfo><twComp>Inst_DVI/shift_clock&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Inst_DVI/shift_clock&lt;4&gt;</twComp><twBEL>Inst_DVI/shift_clock_4</twBEL></twPathDel><twLogDel>0.553</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0 (P84.O1), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.942</twSlack><twSrc BELType="FF">Inst_DVI/shift_blue_1</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twDest><twTotPathDel>0.999</twTotPathDel><twClkSkew dest = "0.275" src = "0.218">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_DVI/shift_blue_1</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X21Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>Inst_DVI/shift_blue&lt;1&gt;</twComp><twBEL>Inst_DVI/shift_blue_1</twBEL></twPathDel><twPathDel><twSite>P84.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.547</twDelInfo><twComp>Inst_DVI/shift_blue&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P84.OTCLK1</twSite><twDelType>Tiocko</twDelType><twDelInfo twEdge="twFalling">-0.012</twDelInfo><twComp>DVI_Blue&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.547</twRouteDel><twTotDel>0.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/shift_clock_2 (SLICE_X26Y60.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.992</twSlack><twSrc BELType="FF">Inst_DVI/shift_clock_4</twSrc><twDest BELType="FF">Inst_DVI/shift_clock_2</twDest><twTotPathDel>1.030</twTotPathDel><twClkSkew dest = "0.268" src = "0.230">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_DVI/shift_clock_4</twSrc><twDest BELType='FF'>Inst_DVI/shift_clock_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>SLICE_X25Y61.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>Inst_DVI/shift_clock&lt;4&gt;</twComp><twBEL>Inst_DVI/shift_clock_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y60.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>Inst_DVI/shift_clock&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>Inst_DVI/shift_clock&lt;2&gt;</twComp><twBEL>Inst_DVI/shift_clock_2</twBEL></twPathDel><twLogDel>0.646</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>1.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx&quot;
        TS_CLOCK_54 * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tcl" slack="5.805" period="7.407" constraintValue="3.703" deviceLimit="0.801" physResource="Inst_DVI/shift_blue_4_BRB1/CLK" logResource="Inst_DVI/shift_blue_4_BRB1/CK" locationPin="SLICE_X20Y50.CLK" clockNet="DVIClockP"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tch" slack="5.805" period="7.407" constraintValue="3.703" deviceLimit="0.801" physResource="Inst_DVI/shift_blue_4_BRB1/CLK" logResource="Inst_DVI/shift_blue_4_BRB1/CK" locationPin="SLICE_X20Y50.CLK" clockNet="DVIClockP"/><twPinLimit anchorID="82" type="MINLOWPULSE" name="Tcl" slack="5.805" period="7.407" constraintValue="3.703" deviceLimit="0.801" physResource="Inst_DVI/shift_green&lt;1&gt;/CLK" logResource="Inst_DVI/shift_green_1/CK" locationPin="SLICE_X18Y54.CLK" clockNet="DVIClockP"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLOCK_54 = PERIOD &quot;CLOCK_54&quot; 54 MHz HIGH 50 %;" ScopeName="">TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx180&quot;         TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.828</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1 (P83.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.789</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "1.333" src = "1.630">0.297</twClkSkew><twDelConst>3.703</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P84.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>P84.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>DVI_Blue&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P83.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>Inst_DVI/ODDR2_blue/ODDR2D1IN.Q</twComp></twPathDel><twPathDel><twSite>P83.OTCLK2</twSite><twDelType>Tioddrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DVI_Blue&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_blue/Inst_DVI/ODDR2_blue/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>0.050</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>96.9</twPctLog><twPctRoute>3.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (P88.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.793</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "1.334" src = "1.627">0.293</twClkSkew><twDelConst>3.703</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P89.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>P89.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>DVI_Green&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P88.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>Inst_DVI/ODDR2_green/ODDR2D1IN.Q</twComp></twPathDel><twPathDel><twSite>P88.OTCLK2</twSite><twDelType>Tioddrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DVI_Green&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>0.050</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>96.9</twPctLog><twPctRoute>3.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (P77.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.794</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "1.337" src = "1.629">0.292</twClkSkew><twDelConst>3.703</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P78.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">DVIClockP</twSrcClk><twPathDel><twSite>P78.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>DVI_Clock&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P77.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>Inst_DVI/ODDR2_clock/ODDR2D1IN.Q</twComp></twPathDel><twPathDel><twSite>P77.OTCLK2</twSite><twDelType>Tioddrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>DVI_Clock&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>0.050</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>96.9</twPctLog><twPctRoute>3.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx180&quot;
        TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1 (P93.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.184</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twDest><twTotPathDel>0.689</twTotPathDel><twClkSkew dest = "1.558" src = "1.349">-0.209</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P94.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>P94.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">0.814</twDelInfo><twComp>DVI_Red&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P93.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>Inst_DVI/ODDR2_red/ODDR2D1IN.Q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P93.OTCLK2</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>DVI_Red&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_red/Inst_DVI/ODDR2_red/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1 (P77.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.188</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twDest><twTotPathDel>0.689</twTotPathDel><twClkSkew dest = "1.581" src = "1.376">-0.205</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P78.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>P78.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">0.814</twDelInfo><twComp>DVI_Clock&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P77.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>Inst_DVI/ODDR2_clock/ODDR2D1IN.Q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P77.OTCLK2</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>DVI_Clock&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1 (P88.ODDRIN2), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.189</twSlack><twSrc BELType="FF">Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twSrc><twDest BELType="FF">Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twDest><twTotPathDel>0.689</twTotPathDel><twClkSkew dest = "1.578" src = "1.374">-0.204</twClkSkew><twDelConst>3.704</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='FF'>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twSrc><twDest BELType='FF'>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P89.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">DVIClockP</twSrcClk><twPathDel><twSite>P89.ODDROUT1</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">0.814</twDelInfo><twComp>DVI_Green&lt;1&gt;</twComp><twBEL>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D1/FF0</twBEL></twPathDel><twPathDel><twSite>P88.ODDRIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>Inst_DVI/ODDR2_green/ODDR2D1IN.Q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P88.OTCLK2</twSite><twDelType>Tiockddr</twDelType><twDelInfo twEdge="twFalling">-0.165</twDelInfo><twComp>DVI_Green&lt;0&gt;</twComp><twBEL>Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.703">DVIClockN</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx180&quot;
        TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tcl" slack="5.925" period="7.407" constraintValue="3.703" deviceLimit="0.741" physResource="DVI_Clock&lt;0&gt;/OTCLK2" logResource="Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1/CK" locationPin="P77.OTCLK2" clockNet="DVIClockN"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Twc" slack="5.925" period="7.407" constraintValue="3.703" deviceLimit="0.741" physResource="DVI_Clock&lt;0&gt;/OTCLK2" logResource="Inst_DVI/ODDR2_clock/Inst_DVI/ODDR2_clock/ODDR2.C0D0/FF1/CK" locationPin="P77.OTCLK2" clockNet="DVIClockN"/><twPinLimit anchorID="99" type="MINLOWPULSE" name="Tcl" slack="5.925" period="7.407" constraintValue="3.703" deviceLimit="0.741" physResource="DVI_Green&lt;0&gt;/OTCLK2" logResource="Inst_DVI/ODDR2_green/Inst_DVI/ODDR2_green/ODDR2.C0D0/FF1/CK" locationPin="P88.OTCLK2" clockNet="DVIClockN"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;7&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.866</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_7 (P16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstOffIn anchorID="102" twDataPathType="twDataPathMaxDelay"><twSlack>4.134</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_7</twDest><twClkDel>3.864</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;7&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.730</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_7</twBEL></twPathDel><twLogDel>4.730</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P16.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.861</twRouteDel><twTotDel>3.864</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstOffIn anchorID="104" twDataPathType="twDataPathMaxDelay"><twSlack>5.181</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.995</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>VData_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_422_to_444/current_cr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.675</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.829</twLogDel><twRouteDel>0.985</twRouteDel><twTotDel>3.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>3.995</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (SLICE_X0Y29.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstOffIn anchorID="106" twDataPathType="twDataPathMaxDelay"><twSlack>6.987</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twClkDel>3.954</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_7_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.384</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>VData_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_7_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>1.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.951</twRouteDel><twTotDel>3.954</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;7&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0 (SLICE_X0Y29.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffIn anchorID="108" twDataPathType="twDataPathMinDelay"><twSlack>3.566</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twClkDel>4.848</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_7_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>VData_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_7_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>1.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.110</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.869</twRouteDel><twTotDel>4.848</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffIn anchorID="110" twDataPathType="twDataPathMinDelay"><twSlack>5.124</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.897</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>VData_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>Inst_422_to_444/current_cr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.540</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.233</twLogDel><twRouteDel>0.788</twRouteDel><twTotDel>3.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>73.9</twPctLog><twPctRoute>26.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>4.897</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_7 (P16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstOffIn anchorID="112" twDataPathType="twDataPathMinDelay"><twSlack>5.453</twSlack><twSrc BELType="PAD">VData&lt;7&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_7</twDest><twClkDel>4.743</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;7&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;7&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;7&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P16.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.196</twDelInfo><twComp>VData&lt;7&gt;</twComp><twBEL>VData&lt;7&gt;</twBEL><twBEL>VData_7_IBUF</twBEL><twBEL>VData&lt;7&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_7</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P16.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.764</twRouteDel><twTotDel>4.743</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="113" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;6&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.866</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_6 (P15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstOffIn anchorID="115" twDataPathType="twDataPathMaxDelay"><twSlack>4.134</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_6</twDest><twClkDel>3.864</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;6&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.730</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_6</twBEL></twPathDel><twLogDel>4.730</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P15.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.861</twRouteDel><twTotDel>3.864</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstOffIn anchorID="117" twDataPathType="twDataPathMaxDelay"><twSlack>5.035</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.995</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>VData_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_422_to_444/current_cr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.675</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.829</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>3.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>71.4</twPctLog><twPctRoute>28.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>3.995</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (SLICE_X0Y26.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstOffIn anchorID="119" twDataPathType="twDataPathMaxDelay"><twSlack>6.424</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twClkDel>3.942</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_6_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.384</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.959</twDelInfo><twComp>VData_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y26.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_6_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>2.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.939</twRouteDel><twTotDel>3.942</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;6&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0 (SLICE_X0Y26.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstOffIn anchorID="121" twDataPathType="twDataPathMinDelay"><twSlack>4.021</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twClkDel>4.834</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_6_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.767</twDelInfo><twComp>VData_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y26.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_6_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>0.767</twRouteDel><twTotDel>1.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_6_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.855</twRouteDel><twTotDel>4.834</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstOffIn anchorID="123" twDataPathType="twDataPathMinDelay"><twSlack>5.241</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.897</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel><twSite>P15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>VData_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>Inst_422_to_444/current_cr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.540</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.233</twLogDel><twRouteDel>0.905</twRouteDel><twTotDel>3.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>4.897</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_6 (P15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstOffIn anchorID="125" twDataPathType="twDataPathMinDelay"><twSlack>5.453</twSlack><twSrc BELType="PAD">VData&lt;6&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_6</twDest><twClkDel>4.743</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;6&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;6&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>P15.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P15.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.196</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>VData&lt;6&gt;</twBEL><twBEL>VData_6_IBUF</twBEL><twBEL>VData&lt;6&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_6</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P15.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.764</twRouteDel><twTotDel>4.743</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="126" twConstType="OFFSETINDELAY" ><twConstHead uID="8"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;5&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.851</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_5 (P13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstOffIn anchorID="128" twDataPathType="twDataPathMaxDelay"><twSlack>4.149</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_5</twDest><twClkDel>3.879</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;5&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.730</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_5</twBEL></twPathDel><twLogDel>4.730</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P13.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.876</twRouteDel><twTotDel>3.879</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstOffIn anchorID="130" twDataPathType="twDataPathMaxDelay"><twSlack>4.595</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.995</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>VData_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_422_to_444/current_cr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.675</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.829</twLogDel><twRouteDel>1.571</twRouteDel><twTotDel>4.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>3.995</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (SLICE_X2Y26.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstOffIn anchorID="132" twDataPathType="twDataPathMaxDelay"><twSlack>5.866</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twClkDel>3.943</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_5_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.384</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.518</twDelInfo><twComp>VData_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y26.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_5_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>1.518</twRouteDel><twTotDel>3.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.940</twRouteDel><twTotDel>3.943</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;5&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_5 (SLICE_X1Y35.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstOffIn anchorID="134" twDataPathType="twDataPathMinDelay"><twSlack>3.998</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_5</twDest><twClkDel>4.912</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/current_cbcr&lt;5&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.556</twDelInfo><twComp>VData_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>Inst_GCVideo/current_cbcr&lt;5&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_5</twBEL></twPathDel><twLogDel>1.354</twLogDel><twRouteDel>0.556</twRouteDel><twTotDel>1.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>70.9</twPctLog><twPctRoute>29.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.933</twRouteDel><twTotDel>4.912</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0 (SLICE_X2Y26.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstOffIn anchorID="136" twDataPathType="twDataPathMinDelay"><twSlack>4.467</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twClkDel>4.835</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_5_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel><twSite>P13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y26.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_5_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>1.214</twRouteDel><twTotDel>2.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_5_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.856</twRouteDel><twTotDel>4.835</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_5 (P13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstOffIn anchorID="138" twDataPathType="twDataPathMinDelay"><twSlack>5.436</twSlack><twSrc BELType="PAD">VData&lt;5&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_5</twDest><twClkDel>4.760</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;5&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;5&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>P13.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P13.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.196</twDelInfo><twComp>VData&lt;5&gt;</twComp><twBEL>VData&lt;5&gt;</twBEL><twBEL>VData_5_IBUF</twBEL><twBEL>VData&lt;5&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_5</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P13.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>4.760</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="139" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;4&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.851</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_4 (P12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstOffIn anchorID="141" twDataPathType="twDataPathMaxDelay"><twSlack>4.149</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_4</twDest><twClkDel>3.879</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;4&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.730</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_4</twBEL></twPathDel><twLogDel>4.730</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P12.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.876</twRouteDel><twTotDel>3.879</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffIn anchorID="143" twDataPathType="twDataPathMaxDelay"><twSlack>4.701</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.995</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>VData_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.643</twDelInfo><twComp>Inst_422_to_444/current_cr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.675</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.829</twLogDel><twRouteDel>1.465</twRouteDel><twTotDel>4.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>3.995</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (SLICE_X0Y27.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstOffIn anchorID="145" twDataPathType="twDataPathMaxDelay"><twSlack>5.803</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twClkDel>3.942</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_4_BRB1</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.384</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.580</twDelInfo><twComp>VData_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_4_BRB1</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>1.580</twRouteDel><twTotDel>3.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.939</twRouteDel><twTotDel>3.942</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;4&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_4 (SLICE_X0Y35.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstOffIn anchorID="147" twDataPathType="twDataPathMinDelay"><twSlack>3.818</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_4</twDest><twClkDel>4.912</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/current_cbcr&lt;4&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>VData_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>Inst_GCVideo/current_cbcr&lt;4&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_4</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.933</twRouteDel><twTotDel>4.912</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1 (SLICE_X0Y27.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstOffIn anchorID="149" twDataPathType="twDataPathMinDelay"><twSlack>4.518</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twClkDel>4.834</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_4_BRB1</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.264</twDelInfo><twComp>VData_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y27.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_4_BRB1</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>1.264</twRouteDel><twTotDel>2.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_4_BRB1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.855</twRouteDel><twTotDel>4.834</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_4 (P12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstOffIn anchorID="151" twDataPathType="twDataPathMinDelay"><twSlack>5.436</twSlack><twSrc BELType="PAD">VData&lt;4&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_4</twDest><twClkDel>4.760</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;4&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;4&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P12.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.196</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>VData&lt;4&gt;</twBEL><twBEL>VData_4_IBUF</twBEL><twBEL>VData&lt;4&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_4</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P12.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>4.760</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="152" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;3&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.855</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_3 (P10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMaxDelay"><twSlack>4.145</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_3</twDest><twClkDel>3.875</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;3&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.730</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_3</twBEL></twPathDel><twLogDel>4.730</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P10.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>3.875</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstOffIn anchorID="156" twDataPathType="twDataPathMaxDelay"><twSlack>5.658</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.995</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>VData_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.893</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>3.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>86.7</twPctLog><twPctRoute>13.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>3.995</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (SLICE_X0Y34.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstOffIn anchorID="158" twDataPathType="twDataPathMaxDelay"><twSlack>6.779</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twClkDel>4.008</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_3_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.384</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.670</twDelInfo><twComp>VData_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_3_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>0.670</twRouteDel><twTotDel>2.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>4.005</twRouteDel><twTotDel>4.008</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;3&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0 (SLICE_X0Y34.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstOffIn anchorID="160" twDataPathType="twDataPathMinDelay"><twSlack>3.712</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twClkDel>4.912</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_3_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.536</twDelInfo><twComp>VData_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y34.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_3_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>0.536</twRouteDel><twTotDel>1.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>67.0</twPctLog><twPctRoute>33.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_3_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.933</twRouteDel><twTotDel>4.912</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstOffIn anchorID="162" twDataPathType="twDataPathMinDelay"><twSlack>4.743</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.897</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>VData_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.566</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>0.355</twRouteDel><twTotDel>2.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>4.897</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_3 (P10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstOffIn anchorID="164" twDataPathType="twDataPathMinDelay"><twSlack>5.440</twSlack><twSrc BELType="PAD">VData&lt;3&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_3</twDest><twClkDel>4.756</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;3&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;3&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>VData&lt;3&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P10.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.196</twDelInfo><twComp>VData&lt;3&gt;</twComp><twBEL>VData&lt;3&gt;</twBEL><twBEL>VData_3_IBUF</twBEL><twBEL>VData&lt;3&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_3</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P10.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.777</twRouteDel><twTotDel>4.756</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="165" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;2&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.855</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_2 (P9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstOffIn anchorID="167" twDataPathType="twDataPathMaxDelay"><twSlack>4.145</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_2</twDest><twClkDel>3.875</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;2&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.730</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_2</twBEL></twPathDel><twLogDel>4.730</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P9.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>3.875</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffIn anchorID="169" twDataPathType="twDataPathMaxDelay"><twSlack>5.617</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.995</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>VData_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.893</twLogDel><twRouteDel>0.485</twRouteDel><twTotDel>3.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>85.6</twPctLog><twPctRoute>14.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>3.995</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (SLICE_X2Y36.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstOffIn anchorID="171" twDataPathType="twDataPathMaxDelay"><twSlack>6.448</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twClkDel>3.925</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_2_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.384</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.918</twDelInfo><twComp>VData_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_2_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>0.918</twRouteDel><twTotDel>2.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.922</twRouteDel><twTotDel>3.925</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;2&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0 (SLICE_X2Y36.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffIn anchorID="173" twDataPathType="twDataPathMinDelay"><twSlack>4.008</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twClkDel>4.814</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_2_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.734</twDelInfo><twComp>VData_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y36.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_2_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>0.734</twRouteDel><twTotDel>1.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_2_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.835</twRouteDel><twTotDel>4.814</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstOffIn anchorID="175" twDataPathType="twDataPathMinDelay"><twSlack>4.776</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.897</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>VData_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.566</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>4.897</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_2 (P9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstOffIn anchorID="177" twDataPathType="twDataPathMinDelay"><twSlack>5.440</twSlack><twSrc BELType="PAD">VData&lt;2&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_2</twDest><twClkDel>4.756</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;2&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;2&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P9.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.196</twDelInfo><twComp>VData&lt;2&gt;</twComp><twBEL>VData&lt;2&gt;</twBEL><twBEL>VData_2_IBUF</twBEL><twBEL>VData&lt;2&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_cbcr_2</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P9.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.777</twRouteDel><twTotDel>4.756</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="178" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;1&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.865</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_1 (P7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstOffIn anchorID="180" twDataPathType="twDataPathMaxDelay"><twSlack>4.135</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_1</twDest><twClkDel>3.865</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;1&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.730</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_1</twBEL></twPathDel><twLogDel>4.730</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P7.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.862</twRouteDel><twTotDel>3.865</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstOffIn anchorID="182" twDataPathType="twDataPathMaxDelay"><twSlack>4.892</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.995</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.893</twLogDel><twRouteDel>1.210</twRouteDel><twTotDel>4.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>3.995</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (SLICE_X0Y39.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstOffIn anchorID="184" twDataPathType="twDataPathMaxDelay"><twSlack>5.495</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twClkDel>3.978</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_1_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.384</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.924</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_1_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>1.924</twRouteDel><twTotDel>3.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.975</twRouteDel><twTotDel>3.978</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;1&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0 (SLICE_X0Y39.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffIn anchorID="186" twDataPathType="twDataPathMinDelay"><twSlack>4.750</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twClkDel>4.877</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_1_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.539</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_1_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>1.539</twRouteDel><twTotDel>2.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_1_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.139</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.898</twRouteDel><twTotDel>4.877</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_1 (SLICE_X0Y40.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffIn anchorID="188" twDataPathType="twDataPathMinDelay"><twSlack>4.879</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_1</twDest><twClkDel>4.849</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/current_cbcr&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.341</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>Inst_GCVideo/current_cbcr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_1</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>1.341</twRouteDel><twTotDel>2.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.870</twRouteDel><twTotDel>4.849</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstOffIn anchorID="190" twDataPathType="twDataPathMinDelay"><twSlack>5.356</twSlack><twSrc BELType="PAD">VData&lt;1&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>4.897</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;1&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VData&lt;1&gt;</twComp><twBEL>VData&lt;1&gt;</twBEL><twBEL>VData_1_IBUF</twBEL><twBEL>VData&lt;1&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>VData_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.566</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>0.968</twRouteDel><twTotDel>3.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>4.897</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="191" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;VData&lt;0&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.862</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_0 (P6.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstOffIn anchorID="193" twDataPathType="twDataPathMaxDelay"><twSlack>4.138</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_0</twDest><twClkDel>3.868</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;0&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">4.730</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_0</twBEL></twPathDel><twLogDel>4.730</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P6.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.865</twRouteDel><twTotDel>3.868</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/in_blanking (SLICE_X0Y36.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMaxDelay"><twSlack>4.510</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/in_blanking</twDest><twClkDel>3.995</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/in_blanking</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>3</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>VData_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.802</twDelInfo><twComp>Inst_GCVideo/in_blanking</twComp><twBEL>Inst_GCVideo/GND_40_o_VData[7]_equal_1_o&lt;7&gt;14</twBEL><twBEL>Inst_GCVideo/in_blanking</twBEL></twPathDel><twLogDel>2.893</twLogDel><twRouteDel>1.592</twRouteDel><twTotDel>4.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/in_blanking</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y36.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.985</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>3.995</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (SLICE_X2Y34.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMaxDelay"><twSlack>5.500</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twClkDel>3.934</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_0_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.384</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.875</twDelInfo><twComp>VData_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_0_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>1.875</twRouteDel><twTotDel>3.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.931</twRouteDel><twTotDel>3.934</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;VData&lt;0&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_0 (SLICE_X0Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMinDelay"><twSlack>4.350</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_0</twDest><twClkDel>4.849</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/current_cbcr&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.847</twDelInfo><twComp>VData_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>Inst_GCVideo/current_cbcr&lt;0&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_0</twBEL></twPathDel><twLogDel>1.352</twLogDel><twRouteDel>0.847</twRouteDel><twTotDel>2.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.870</twRouteDel><twTotDel>4.849</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0 (SLICE_X2Y34.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMinDelay"><twSlack>4.763</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twClkDel>4.825</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_0_BRB0</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twLogLvls>2</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">1.500</twDelInfo><twComp>VData_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y34.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_0_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>1.500</twRouteDel><twTotDel>2.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Mshreg_Video_PixelY_0_BRB0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.846</twRouteDel><twTotDel>4.825</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_0 (P6.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstOffIn anchorID="203" twDataPathType="twDataPathMinDelay"><twSlack>5.449</twSlack><twSrc BELType="PAD">VData&lt;0&gt;</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_0</twDest><twClkDel>4.747</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;0&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>VData&lt;0&gt;</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="8"><twSrc BELType='PAD'>VData&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P6.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.196</twDelInfo><twComp>VData&lt;0&gt;</twComp><twBEL>VData&lt;0&gt;</twBEL><twBEL>VData_0_IBUF</twBEL><twBEL>VData&lt;0&gt;.DELAY_ADJ</twBEL><twBEL>Inst_GCVideo/current_flags_0</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P6.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.768</twRouteDel><twTotDel>4.747</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="204" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="OFFSET = IN 5 ns VALID 12 ns BEFORE &quot;VClockN&quot; LOW;" ScopeName="">COMP &quot;CSel&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twItemCnt>50</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>50</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.179</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE (SLICE_X0Y29.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstOffIn anchorID="206" twDataPathType="twDataPathMaxDelay"><twSlack>2.821</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="RAM">Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE</twDest><twClkDel>3.954</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_PixelY_7_BRB0</twClkDest><twOff>5.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='RAM'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.692</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">2.150</twDelInfo><twComp>Inst_GCVideo/prev_csel_CSel_XOR_122_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twFalling">0.586</twDelInfo><twComp>Inst_GCVideo/Video_PixelY_7_BRB0</twComp><twBEL>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE</twBEL></twPathDel><twLogDel>2.662</twLogDel><twRouteDel>3.471</twRouteDel><twTotDel>6.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='RAM'>Inst_GCVideo/Mshreg_Video_PixelY_7_BRB0.CE</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.951</twRouteDel><twTotDel>3.954</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_cbcr_6 (P15.ICE), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstOffIn anchorID="208" twDataPathType="twDataPathMaxDelay"><twSlack>3.170</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/current_cbcr_6</twDest><twClkDel>3.864</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;6&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/_n0091_inv1</twBEL></twPathDel><twPathDel><twSite>P15.ICE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">1.652</twDelInfo><twComp>Inst_GCVideo/_n0091_inv</twComp></twPathDel><twPathDel><twSite>P15.ICLK1</twSite><twDelType>Tioiceck</twDelType><twDelInfo twEdge="twFalling">0.629</twDelInfo><twComp>VData&lt;6&gt;</twComp><twBEL>Inst_GCVideo/current_cbcr_6</twBEL></twPathDel><twLogDel>2.720</twLogDel><twRouteDel>2.974</twRouteDel><twTotDel>5.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_cbcr_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P15.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.861</twRouteDel><twTotDel>3.864</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/Video_VSync (SLICE_X4Y54.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstOffIn anchorID="210" twDataPathType="twDataPathMaxDelay"><twSlack>3.213</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/Video_VSync</twDest><twClkDel>3.873</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/Video_VSync</twClkDest><twOff>5.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/Video_VSync</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.692</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">1.952</twDelInfo><twComp>Inst_GCVideo/prev_csel_CSel_XOR_122_o</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>Inst_GCVideo/Video_VSync</twComp><twBEL>Inst_GCVideo/Video_VSync</twBEL></twPathDel><twLogDel>2.387</twLogDel><twRouteDel>3.273</twRouteDel><twTotDel>5.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/Video_VSync</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-1.928</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>0.003</twLogDel><twRouteDel>3.870</twRouteDel><twTotDel>3.873</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;CSel&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/prev_csel (SLICE_X0Y46.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstOffIn anchorID="212" twDataPathType="twDataPathMinDelay"><twSlack>4.587</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/prev_csel</twDest><twClkDel>4.751</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/PixelClockEnable</twClkDest><twOff>7.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/prev_csel</twDest><twLogLvls>1</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.951</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/prev_csel</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>0.951</twRouteDel><twTotDel>2.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/prev_csel</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.772</twRouteDel><twTotDel>4.751</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/PixelClockEnable (SLICE_X0Y46.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstOffIn anchorID="214" twDataPathType="twDataPathMinDelay"><twSlack>5.025</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/PixelClockEnable</twDest><twClkDel>4.751</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>Inst_GCVideo/PixelClockEnable</twClkDest><twOff>7.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/PixelClockEnable</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.214</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.057</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y46.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>Inst_GCVideo/PixelClockEnable</twComp><twBEL>Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo&lt;0&gt;1</twBEL><twBEL>Inst_GCVideo/PixelClockEnable</twBEL></twPathDel><twLogDel>1.719</twLogDel><twRouteDel>1.057</twRouteDel><twTotDel>2.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/PixelClockEnable</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.772</twRouteDel><twTotDel>4.751</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_GCVideo/current_flags_4 (P12.ICE), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstOffIn anchorID="216" twDataPathType="twDataPathMinDelay"><twSlack>5.374</twSlack><twSrc BELType="PAD">CSel</twSrc><twDest BELType="FF">Inst_GCVideo/current_flags_4</twDest><twClkDel>4.760</twClkDel><twClkSrc>VClockN</twClkSrc><twClkDest>VData&lt;4&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>CSel</twOffSrc><twOffDest>VClockN</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="14"><twSrc BELType='PAD'>CSel</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>P5.PAD</twSrcSite><twPathDel><twSite>P5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>CSel</twComp><twBEL>CSel</twBEL><twBEL>CSel_IBUF</twBEL><twBEL>CSel.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y47.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>CSel_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y47.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.514</twDelInfo><twComp>Inst_GCVideo/Video_HSync_BRB0</twComp><twBEL>Inst_GCVideo/_n0084_inv1</twBEL></twPathDel><twPathDel><twSite>P12.ICE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>Inst_GCVideo/_n0084_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P12.ICLK1</twSite><twDelType>Tiockice</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>VData&lt;4&gt;</twComp><twBEL>Inst_GCVideo/current_flags_4</twBEL></twPathDel><twLogDel>1.497</twLogDel><twRouteDel>1.637</twRouteDel><twTotDel>3.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clock54M</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>VClockN</twSrc><twDest BELType='FF'>Inst_GCVideo/current_flags_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>VClockN</twComp><twBEL>VClockN</twBEL><twBEL>Inst_ClockGen/clkin1_buf</twBEL><twBEL>VClockN.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal_neg</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp><twBEL>Inst_ClockGen/ClockIn_internal1_INV_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>Inst_ClockGen/ClockIn_internal</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK2X</twSite><twDelType>Tdmcko_CLK2X</twDelType><twDelInfo twEdge="twRising">-2.274</twDelInfo><twComp>Inst_ClockGen/video_dcm_sp_inst</twComp><twBEL>Inst_ClockGen/video_dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_ClockGen/dcm_clk2x</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>Inst_ClockGen/clk54_buf</twComp><twBEL>Inst_ClockGen/clk54_buf.GCLKMUX</twBEL><twBEL>Inst_ClockGen/clk54_buf</twBEL></twPathDel><twPathDel><twSite>P12.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>674</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>Clock54M</twComp></twPathDel><twLogDel>-0.021</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>4.760</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="217"><twConstRollup name="TS_CLOCK_54" fullName="TS_CLOCK_54 = PERIOD TIMEGRP &quot;CLOCK_54&quot; 54 MHz HIGH 50%;" type="origin" depth="0" requirement="18.519" prefType="period" actual="6.000" actualRollup="18.458" errors="0" errorRollup="0" items="0" itemsRollup="351318"/><twConstRollup name="TS_Inst_ClockGen_adcm_clkfx" fullName="TS_Inst_ClockGen_adcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_adcm_clkfx&quot;         TS_CLOCK_54 * 3 HIGH 50%;" type="child" depth="1" requirement="6.173" prefType="period" actual="6.092" actualRollup="N/A" errors="0" errorRollup="0" items="1528" itemsRollup="0"/><twConstRollup name="TS_Inst_ClockGen_dcm_clk2x" fullName="TS_Inst_ClockGen_dcm_clk2x = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clk2x&quot;         TS_CLOCK_54 HIGH 50%;" type="child" depth="1" requirement="18.519" prefType="period" actual="18.458" actualRollup="N/A" errors="0" errorRollup="0" items="349602" itemsRollup="0"/><twConstRollup name="TS_Inst_ClockGen_dcm_clkfx" fullName="TS_Inst_ClockGen_dcm_clkfx = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx&quot;         TS_CLOCK_54 * 2.5 HIGH 50%;" type="child" depth="1" requirement="7.407" prefType="period" actual="6.288" actualRollup="N/A" errors="0" errorRollup="0" items="184" itemsRollup="0"/><twConstRollup name="TS_Inst_ClockGen_dcm_clkfx180" fullName="TS_Inst_ClockGen_dcm_clkfx180 = PERIOD TIMEGRP &quot;Inst_ClockGen_dcm_clkfx180&quot;         TS_CLOCK_54 * 2.5 PHASE 3.7037037 ns HIGH 50%;" type="child" depth="1" requirement="7.407" prefType="period" actual="3.828" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="218">0</twUnmetConstCnt><twDataSheet anchorID="219" twNameLen="15"><twSUH2ClkList anchorID="220" twDestWidth="8" twPhaseWidth="8"><twDest>VClockN</twDest><twSUH2Clk ><twSrc>CSel</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.413</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;0&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.862</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.650</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;1&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.865</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.250</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;2&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.855</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.992</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;3&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.855</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.288</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;4&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.851</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;5&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.851</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.002</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;6&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.979</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>VData&lt;7&gt;</twSrc><twSUHTime twInternalClk ="Clock54M" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.434</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="221" twDestWidth="7"><twDest>VClockN</twDest><twClk2SU><twSrc>VClockN</twSrc><twRiseRise>17.937</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="222" twDestWidth="8" twWorstWindow="4.300" twWorstSetup="0.866" twWorstHold="3.434" twWorstSetupSlack="4.134" twWorstHoldSlack="3.566" ><twConstName>COMP &quot;VData&lt;7&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.134" twHoldSlack = "3.566" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.434</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="223" twDestWidth="8" twWorstWindow="3.845" twWorstSetup="0.866" twWorstHold="2.979" twWorstSetupSlack="4.134" twWorstHoldSlack="4.021" ><twConstName>COMP &quot;VData&lt;6&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.134" twHoldSlack = "4.021" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.866</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.979</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="224" twDestWidth="8" twWorstWindow="3.853" twWorstSetup="0.851" twWorstHold="3.002" twWorstSetupSlack="4.149" twWorstHoldSlack="3.998" ><twConstName>COMP &quot;VData&lt;5&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.149" twHoldSlack = "3.998" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.851</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.002</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="225" twDestWidth="8" twWorstWindow="4.033" twWorstSetup="0.851" twWorstHold="3.182" twWorstSetupSlack="4.149" twWorstHoldSlack="3.818" ><twConstName>COMP &quot;VData&lt;4&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.149" twHoldSlack = "3.818" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.851</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.182</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="226" twDestWidth="8" twWorstWindow="4.143" twWorstSetup="0.855" twWorstHold="3.288" twWorstSetupSlack="4.145" twWorstHoldSlack="3.712" ><twConstName>COMP &quot;VData&lt;3&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.145" twHoldSlack = "3.712" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.855</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.288</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="227" twDestWidth="8" twWorstWindow="3.847" twWorstSetup="0.855" twWorstHold="2.992" twWorstSetupSlack="4.145" twWorstHoldSlack="4.008" ><twConstName>COMP &quot;VData&lt;2&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.145" twHoldSlack = "4.008" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.855</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.992</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="228" twDestWidth="8" twWorstWindow="3.115" twWorstSetup="0.865" twWorstHold="2.250" twWorstSetupSlack="4.135" twWorstHoldSlack="4.750" ><twConstName>COMP &quot;VData&lt;1&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.135" twHoldSlack = "4.750" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.865</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.250</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="229" twDestWidth="8" twWorstWindow="3.512" twWorstSetup="0.862" twWorstHold="2.650" twWorstSetupSlack="4.138" twWorstHoldSlack="4.350" ><twConstName>COMP &quot;VData&lt;0&gt;&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>VData&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.138" twHoldSlack = "4.350" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.862</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.650</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="230" twDestWidth="4" twWorstWindow="4.592" twWorstSetup="2.179" twWorstHold="2.413" twWorstSetupSlack="2.821" twWorstHoldSlack="4.587" ><twConstName>COMP &quot;CSel&quot; OFFSET = IN 5 ns VALID 12 ns BEFORE COMP &quot;VClockN&quot; LOW;</twConstName><twOffInTblRow ><twSrc>CSel</twSrc><twSUHSlackTime twSetupSlack = "2.821" twHoldSlack = "4.587" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.179</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.413</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="231"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>351396</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6069</twConnCnt></twConstCov><twStats anchorID="232"><twMinPer>18.458</twMinPer><twFootnote number="1" /><twMaxFreq>54.177</twMaxFreq><twMinInBeforeClk>2.179</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Oct 20 14:44:48 2018 </twTimestamp></twFoot><twClientInfo anchorID="233"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 199 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
