
---------- Begin Simulation Statistics ----------
final_tick                               1273156073000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55598                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702184                       # Number of bytes of host memory used
host_op_rate                                    55762                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22070.71                       # Real time elapsed on the host
host_tick_rate                               57685336                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227085791                       # Number of instructions simulated
sim_ops                                    1230711187                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.273156                       # Number of seconds simulated
sim_ticks                                1273156073000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.061941                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              153750361                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           180751061                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14766558                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        239690217                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          24463501                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24625445                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          161944                       # Number of indirect misses.
system.cpu0.branchPred.lookups              307103012                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900798                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811490                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9243932                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274873949                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40778417                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      135901689                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132174583                       # Number of instructions committed
system.cpu0.commit.committedOps            1133988596                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2067205024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548561                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387299                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1556652570     75.30%     75.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    292489858     14.15%     89.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77488495      3.75%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60272879      2.92%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26052666      1.26%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8171186      0.40%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2683490      0.13%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2615463      0.13%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40778417      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2067205024                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23207235                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097839520                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345522817                       # Number of loads committed
system.cpu0.commit.membars                    3625382                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625388      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630151717     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347334299     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141459719     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133988596                       # Class of committed instruction
system.cpu0.commit.refs                     488794046                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132174583                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133988596                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.245345                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.245345                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            453151280                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5528538                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           150871146                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1290386030                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               725285918                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                894992930                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9259526                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16931613                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8213910                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  307103012                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                229339260                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1347465355                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5314051                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1322392274                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 415                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1882                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29564736                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120806                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         728653413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         178213862                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.520192                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2090903564                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633318                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879120                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1139558176     54.50%     54.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               709921500     33.95%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               148734247      7.11%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69732701      3.34%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11702113      0.56%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8537177      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  902026      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1812349      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3275      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2090903564                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       77                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      451219140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9355846                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               290892504                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.492638                       # Inst execution rate
system.cpu0.iew.exec_refs                   563115171                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 167109820                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              334471823                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            395692524                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816577                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3864116                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171698306                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1269863285                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            396005351                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7836658                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1252345501                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1436261                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             22660297                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9259526                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             26519784                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       528926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        30252609                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10653                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17196                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7493557                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     50169707                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     28427066                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17196                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       922419                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8433427                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                552622302                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1238110841                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836468                       # average fanout of values written-back
system.cpu0.iew.wb_producers                462250759                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.487038                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1238215278                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1545029636                       # number of integer regfile reads
system.cpu0.int_regfile_writes              790756312                       # number of integer regfile writes
system.cpu0.ipc                              0.445366                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.445366                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627137      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            679512161     53.92%     54.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8565873      0.68%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860572      0.23%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             11      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           399616693     31.71%     86.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          165999662     13.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1260182160                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     66                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                128                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           62                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                74                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4765819                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003782                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 795589     16.69%     16.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8014      0.17%     16.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 840393     17.63%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2696703     56.58%     91.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               425116      8.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1261320776                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4616380749                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1238110779                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1405754110                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1264420513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1260182160                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442772                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      135874604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           347175                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1322                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34340239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2090903564                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.602697                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853615                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1199553519     57.37%     57.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          613706359     29.35%     86.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          218961067     10.47%     97.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38335864      1.83%     99.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13478648      0.64%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2742707      0.13%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3258009      0.16%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             569234      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             298157      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2090903564                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.495720                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         24122254                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11093072                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           395692524                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171698306                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1517                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2542122704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5331737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              375543633                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724692875                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13726116                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               736828946                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              31032414                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                37151                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1587431789                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1284158714                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          824430970                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                890739105                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              33312142                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9259526                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             78390732                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99738027                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               77                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1587431712                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        141622                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4764                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32179699                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4751                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3296297808                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2563509307                       # The number of ROB writes
system.cpu0.timesIdled                       22676222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1473                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.874631                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13050438                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15559458                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2157091                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20877423                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1290316                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1557986                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          267670                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25052796                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23372                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811206                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1228741                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17169047                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4241398                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434291                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23510071                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94911208                       # Number of instructions committed
system.cpu1.commit.committedOps              96722591                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    421661553                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.229384                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.022361                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    386416809     91.64%     91.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16578018      3.93%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6078580      1.44%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3490510      0.83%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2283285      0.54%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1410539      0.33%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       738034      0.18%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       424380      0.10%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4241398      1.01%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    421661553                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2258878                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92298012                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24474892                       # Number of loads committed
system.cpu1.commit.membars                    3622530                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622530      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56342702     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26286098     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9325681      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96722591                       # Class of committed instruction
system.cpu1.commit.refs                      35611791                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94911208                       # Number of Instructions Simulated
system.cpu1.committedOps                     96722591                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.505746                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.505746                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            345271561                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               940154                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11874574                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             127169023                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19644119                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54956975                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1229306                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1686812                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4389030                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25052796                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18503454                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    400296640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               186710                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     140534325                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4315312                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058583                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23036694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14340754                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.328623                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         425490991                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.338001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.818814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               337174550     79.24%     79.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55402623     13.02%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20995102      4.93%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6378593      1.50%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1565843      0.37%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2821920      0.66%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1152138      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           425490991                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2154818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1295990                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19817876                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.248684                       # Inst execution rate
system.cpu1.iew.exec_refs                    37831538                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11450462                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              284563593                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             29903785                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2534221                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1193818                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13976706                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          120221233                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26381076                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1165580                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106348557                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1617094                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5642120                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1229306                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9553065                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1209704                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        11417                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          624                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1119                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5428893                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2839807                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           624                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       180497                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1115493                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62591225                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105607947                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.808002                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50573845                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.246952                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105646162                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               135700539                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73717173                       # number of integer regfile writes
system.cpu1.ipc                              0.221939                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.221939                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622634      3.37%      3.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64653077     60.13%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383192      0.36%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762660      0.71%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28415595     26.43%     91.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9676967      9.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107514137                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3363533                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031285                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 444875     13.23%     13.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  9026      0.27%     13.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 683600     20.32%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1943794     57.79%     91.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               282234      8.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             107255020                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         644074699                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105607935                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        143720447                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 112619641                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107514137                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7601592                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23498641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           191929                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2167301                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16021448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    425490991                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252683                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727047                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          358517087     84.26%     84.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44326883     10.42%     94.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13563074      3.19%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3315247      0.78%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4188458      0.98%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             574075      0.13%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             637424      0.15%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             283330      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              85413      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      425490991                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251409                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15547229                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3564943                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            29903785                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13976706                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       427645809                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2118648511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              306828033                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67718224                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11665479                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22777863                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4464036                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45703                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            158996763                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             124530692                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           87074514                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55040897                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22797835                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1229306                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39596187                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19356290                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       158996751                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18705                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               658                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23353785                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           660                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   537652492                       # The number of ROB reads
system.cpu1.rob.rob_writes                  244305225                       # The number of ROB writes
system.cpu1.timesIdled                         192191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11218225                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7454475                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            25359722                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              99711                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3685001                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16385313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32691622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2040746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       206931                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64189082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11861799                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128360957                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12068730                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13106282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3821632                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12484590                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              371                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            272                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3277544                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3277543                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13106282                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49075445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49075445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1293149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1293149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              534                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16385398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16385398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16385398                       # Request fanout histogram
system.membus.respLayer1.occupancy        85603271346                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         51894945334                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    333234062.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   531324616.415657                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1459891500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1270490200500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2665872500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    201399712                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       201399712                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    201399712                       # number of overall hits
system.cpu0.icache.overall_hits::total      201399712                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27939547                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27939547                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27939547                       # number of overall misses
system.cpu0.icache.overall_misses::total     27939547                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 568810857495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 568810857495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 568810857495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 568810857495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    229339259                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    229339259                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    229339259                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    229339259                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121826                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121826                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121826                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121826                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20358.628488                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20358.628488                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20358.628488                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20358.628488                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3262                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.686567                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25135884                       # number of writebacks
system.cpu0.icache.writebacks::total         25135884                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2803629                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2803629                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2803629                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2803629                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25135918                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25135918                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25135918                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25135918                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 493006060996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 493006060996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 493006060996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 493006060996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109601                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109601                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109601                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109601                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19613.608741                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19613.608741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19613.608741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19613.608741                       # average overall mshr miss latency
system.cpu0.icache.replacements              25135884                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    201399712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      201399712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27939547                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27939547                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 568810857495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 568810857495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    229339259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    229339259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20358.628488                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20358.628488                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2803629                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2803629                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25135918                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25135918                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 493006060996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 493006060996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109601                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109601                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19613.608741                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19613.608741                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999953                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          226535514                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25135885                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.012434                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999953                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        483814435                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       483814435                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    432114723                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       432114723                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    432114723                       # number of overall hits
system.cpu0.dcache.overall_hits::total      432114723                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     66046572                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      66046572                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     66046572                       # number of overall misses
system.cpu0.dcache.overall_misses::total     66046572                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2082832009791                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2082832009791                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2082832009791                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2082832009791                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    498161295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    498161295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    498161295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    498161295                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.132581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.132581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.132581                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31535.807942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31535.807942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31535.807942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31535.807942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23542266                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       137621                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1233025                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2169                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.093097                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.449055                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     36493469                       # number of writebacks
system.cpu0.dcache.writebacks::total         36493469                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30306489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30306489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30306489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30306489                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35740083                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35740083                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35740083                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35740083                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 844647964493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 844647964493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 844647964493                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 844647964493                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071744                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071744                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071744                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071744                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23633.072271                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23633.072271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23633.072271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23633.072271                       # average overall mshr miss latency
system.cpu0.dcache.replacements              36493469                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    317009672                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      317009672                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39694984                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39694984                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1226962603500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1226962603500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    356704656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    356704656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30909.764405                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30909.764405                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13297994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13297994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26396990                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26396990                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 611740762000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 611740762000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23174.640821                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23174.640821                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115105051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115105051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26351588                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26351588                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 855869406291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 855869406291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141456639                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141456639                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.186287                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.186287                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32478.855023                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32478.855023                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     17008495                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     17008495                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9343093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9343093                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 232907202493                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 232907202493                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24928.276160                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24928.276160                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1430                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1430                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9527500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9527500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451531                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451531                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6662.587413                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6662.587413                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1421                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1421                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       495000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       495000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002842                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002842                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        55000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       758500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       758500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051663                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051663                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4740.625000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4740.625000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       598500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       598500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051663                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051663                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3740.625000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3740.625000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049082                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049082                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762408                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762408                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66503191500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66503191500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811490                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811490                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420873                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420873                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87227.824865                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87227.824865                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762408                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762408                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65740783500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65740783500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420873                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420873                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86227.824865                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86227.824865                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990937                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          469671286                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         36502195                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.866933                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990937                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1036460325                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1036460325                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22527698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            31057329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              203968                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              333756                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54122751                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22527698                       # number of overall hits
system.l2.overall_hits::.cpu0.data           31057329                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             203968                       # number of overall hits
system.l2.overall_hits::.cpu1.data             333756                       # number of overall hits
system.l2.overall_hits::total                54122751                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2608218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5434403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1994809                       # number of demand (read+write) misses
system.l2.demand_misses::total               10043651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2608218                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5434403                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6221                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1994809                       # number of overall misses
system.l2.overall_misses::total              10043651                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 213221010999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 493208567580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    580502498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 209126271520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     916136352597                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 213221010999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 493208567580                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    580502498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 209126271520                       # number of overall miss cycles
system.l2.overall_miss_latency::total    916136352597                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25135916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        36491732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          210189                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2328565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64166402                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25135916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       36491732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         210189                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2328565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64166402                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.148921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.029597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856669                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156525                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.148921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.029597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856669                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156525                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81749.689251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90756.715610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93313.373734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104835.235614                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91215.470609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81749.689251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90756.715610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93313.373734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104835.235614                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91215.470609                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             620314                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20700                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.966860                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6147542                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3821632                       # number of writebacks
system.l2.writebacks::total                   3821632                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         148047                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13500                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              161578                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        148047                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13500                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             161578                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2608202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5286356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1981309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9882073                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2608202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5286356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1981309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6710339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16592412                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 187138261999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 430355677871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    517738498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 188493974073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 806505652441                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 187138261999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 430355677871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    517738498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 188493974073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 632285976923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1438791629364                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.144864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.029526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.850871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.154007                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.144864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.029526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.850871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258584                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71749.911241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81408.758296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83425.475024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95136.081284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81613.002903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71749.911241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81408.758296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83425.475024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95136.081284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94225.638514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86713.832164                       # average overall mshr miss latency
system.l2.replacements                       27963002                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12037786                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12037786                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12037786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12037786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51855846                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51855846                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51855846                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51855846                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6710339                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6710339                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 632285976923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 632285976923                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94225.638514                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94225.638514                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       663000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       754500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.965517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7892.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7859.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1686000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       245000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1931000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.965517                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20114.583333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       221000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8030049                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           149116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8179165                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2069959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1271424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3341383                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 192681713232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 131588658728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  324270371960                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10100008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1420540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11520548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.204946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.895029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.290037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93084.796961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103497.070000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97046.753383                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        61382                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3269                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            64651                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2008577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1268155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3276732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 168003694363                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 118660348244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 286664042607                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.198869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.892727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.284425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83643.143560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93569.278396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87484.738638                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22527698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        203968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22731666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2608218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2614439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 213221010999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    580502498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 213801513497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25135916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       210189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25346105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.029597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.103150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81749.689251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93313.373734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81777.204784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2608202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6206                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2614408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 187138261999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    517738498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 187656000497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.029526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.103148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71749.911241                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83425.475024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71777.626330                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23027280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       184640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23211920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3364444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       723385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4087829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 300526854348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  77537612792                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 378064467140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26391724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       908025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27299749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.127481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.796658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.149739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89324.374056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107187.200166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92485.391913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        86665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10231                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        96896                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3277779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       713154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3990933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 262351983508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  69833625829                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 332185609337                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.124197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.785390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.146189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80039.558344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97922.224133                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83235.075442                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          213                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               214                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1140                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1159                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     18426490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       194498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18620988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1353                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1373                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.842572                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.844137                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16163.587719                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10236.736842                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16066.426230                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          228                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          231                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          912                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          928                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     18003986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       367494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     18371480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.674058                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.675892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19741.212719                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22968.375000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19796.853448                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999911                       # Cycle average of tags in use
system.l2.tags.total_refs                   134400392                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27963446                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.806289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.951904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.412284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.174104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.924457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.500359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.022067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.289068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1052455774                       # Number of tag accesses
system.l2.tags.data_accesses               1052455774                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     166924864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     338414784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        397184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     126807872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    416020096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1048564800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    166924864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       397184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     167322048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244584448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244584448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2608201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5287731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1981373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6500314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16383825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3821632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3821632                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131111077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        265807776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           311968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99601199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    326762841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             823594862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131111077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       311968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        131423045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192108771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192108771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192108771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131111077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       265807776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          311968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99601199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    326762841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1015703632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3481258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2608201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4896643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1947403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6388297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009786547750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       212397                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       212397                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            29423116                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3277576                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16383826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3821632                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16383826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3821632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 537076                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                340374                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            491626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            490307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            522333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            571505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2705557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2290221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            822046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            676861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            625643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            616198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           616785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1000016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1107431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1268033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           492145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1550043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            188875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            182656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            214315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            265900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            305840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            265396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            261029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           253259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           260102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           269990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163318                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 529406068009                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                79233750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            826532630509                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33407.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52157.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11910268                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2245335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16383826                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3821632                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6885668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2093069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  942560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  741272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  617937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  525612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  474752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  432488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  390677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  365478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 444183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 791112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 396302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 241973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 197124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 150689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 101556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  47503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 179845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 206087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 212353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 212964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 215196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 224135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 216796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 216053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 213196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 210787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 210491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5172376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.152940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.052538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.536346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2738396     52.94%     52.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       991199     19.16%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       346909      6.71%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       257652      4.98%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       164642      3.18%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       104405      2.02%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        98179      1.90%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        88319      1.71%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       382675      7.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5172376                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       212397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.609100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.027375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    596.397192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       212392    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        212397                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       212397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.390236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.362367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           179081     84.31%     84.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3595      1.69%     86.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17618      8.29%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7498      3.53%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2884      1.36%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              958      0.45%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              411      0.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              193      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               87      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               40      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        212397                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1014192000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34372864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               222799168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1048564864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244584448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       796.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    823.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1273156054500                       # Total gap between requests
system.mem_ctrls.avgGap                      63010.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    166924864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    313385152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       397184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    124633792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    408851008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    222799168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131111077.062741234899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 246148259.939219564199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 311968.036302176130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97893569.094258248806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 321131883.726245999336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174997529.937556982040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2608201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5287732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1981373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6500314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3821632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  79933302398                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 215734327935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    256365351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 106491924096                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 424116710729                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30915082929192                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30646.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40799.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41309.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53746.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65245.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8089497.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          16414617240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8724556995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         51952732020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9463327560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100501630320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     551874246240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24155724960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       763086835335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.366293                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57575594902                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42513380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1173067098098                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20516204520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10904606130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61193055840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8708703480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100501630320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     557115221820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19742271840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       778681693950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.615269                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45732292919                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42513380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1184910400081                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13404652202.531645                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57993030672.683586                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     94.94%     94.94% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 413452592500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   214188549000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1058967524000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18290720                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18290720                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18290720                       # number of overall hits
system.cpu1.icache.overall_hits::total       18290720                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       212734                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        212734                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       212734                       # number of overall misses
system.cpu1.icache.overall_misses::total       212734                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3449702500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3449702500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3449702500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3449702500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18503454                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18503454                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18503454                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18503454                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011497                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011497                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011497                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011497                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16216.037399                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16216.037399                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16216.037399                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16216.037399                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          349                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          349                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       210157                       # number of writebacks
system.cpu1.icache.writebacks::total           210157                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2545                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2545                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2545                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2545                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       210189                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       210189                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       210189                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       210189                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3178087500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3178087500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3178087500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3178087500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.011359                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.011359                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.011359                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.011359                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15120.141872                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15120.141872                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15120.141872                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15120.141872                       # average overall mshr miss latency
system.cpu1.icache.replacements                210157                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18290720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18290720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       212734                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       212734                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3449702500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3449702500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18503454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18503454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011497                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011497                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16216.037399                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16216.037399                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2545                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2545                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       210189                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       210189                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3178087500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3178087500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.011359                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.011359                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15120.141872                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15120.141872                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.217727                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18437769                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           210157                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            87.733309                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365757500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.217727                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975554                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975554                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37217097                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37217097                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27102110                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27102110                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27102110                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27102110                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7222770                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7222770                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7222770                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7222770                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 734609719868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 734609719868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 734609719868                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 734609719868                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34324880                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34324880                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34324880                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34324880                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210424                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210424                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210424                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210424                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101707.477861                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101707.477861                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101707.477861                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101707.477861                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2461048                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       332768                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            36813                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3039                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.852688                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   109.499177                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2328199                       # number of writebacks
system.cpu1.dcache.writebacks::total          2328199                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5597324                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5597324                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5597324                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5597324                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1625446                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1625446                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1625446                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1625446                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 155932619516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 155932619516                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 155932619516                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 155932619516                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047355                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95932.205386                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95932.205386                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95932.205386                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95932.205386                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2328199                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20891445                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20891445                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4108193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4108193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 353411992500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 353411992500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24999638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24999638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86026.141542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86026.141542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3199852                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3199852                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       908341                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       908341                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  81473721000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  81473721000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036334                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036334                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89695.082574                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89695.082574                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6210665                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6210665                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3114577                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3114577                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 381197727368                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 381197727368                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9325242                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9325242                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333994                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.333994                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 122391.492446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 122391.492446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2397472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2397472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       717105                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       717105                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  74458898516                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  74458898516                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103832.630530                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103832.630530                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5695500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5695500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334755                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334755                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36277.070064                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36277.070064                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002132                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002132                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       651000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       651000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250554                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250554                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5761.061947                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5761.061947                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       539000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       539000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250554                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250554                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4769.911504                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4769.911504                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099131                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099131                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712075                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712075                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62387508000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62387508000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393150                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393150                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87613.675526                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87613.675526                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712075                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712075                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61675433000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61675433000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393150                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393150                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86613.675526                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86613.675526                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.688664                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30535960                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2337393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.064110                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365769000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.688664                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74611434                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74611434                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1273156073000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52646622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15859418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     52129910                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24141370                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12070690                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              96                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            645                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11537761                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11537759                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25346107                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27300516                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1373                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1373                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75407717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    109489345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       630535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6994481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192522078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3217395136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4671055424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26902144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298035520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8213388224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        40052305                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245741504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        104223554                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.137534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.350128                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               90096190     86.45%     86.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13920433     13.36%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 206931      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          104223554                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128351469050                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       54756870643                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       38015338825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3507666100                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         315362341                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           144253                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2266677978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122056                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728860                       # Number of bytes of host memory used
host_op_rate                                   122682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13298.95                       # Real time elapsed on the host
host_tick_rate                               74706771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623216148                       # Number of instructions simulated
sim_ops                                    1631545360                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.993522                       # Number of seconds simulated
sim_ticks                                993521905000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.985908                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25244667                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27745689                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4083353                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         53779591                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            975069                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1212756                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          237687                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59653941                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       140761                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        204533                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3430035                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  33609789                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11232243                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5416088                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84788764                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           193074626                       # Number of instructions committed
system.cpu0.commit.committedOps             195596207                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1209360182                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.161735                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.915571                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1147070801     94.85%     94.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27103879      2.24%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6571470      0.54%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     11235863      0.93%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2461899      0.20%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1098379      0.09%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1655172      0.14%     98.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       930476      0.08%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11232243      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1209360182                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     20977                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1858949                       # Number of function calls committed.
system.cpu0.commit.int_insts                189614794                       # Number of committed integer instructions.
system.cpu0.commit.loads                     65153165                       # Number of loads committed
system.cpu0.commit.membars                    3853693                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3858502      1.97%      1.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       111278921     56.89%     58.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2350275      1.20%     60.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1172329      0.60%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3206      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9619      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1603      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1637      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       65354438     33.41%     94.09% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11560765      5.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3260      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1636      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        195596207                       # Class of committed instruction
system.cpu0.commit.refs                      76920099                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  193074626                       # Number of Instructions Simulated
system.cpu0.committedOps                    195596207                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.055739                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.055739                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1021281030                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               659282                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20562383                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             299626452                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                96859689                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 90117000                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3467731                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1510561                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10855376                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59653941                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18740157                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1109769247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               851670                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         6865                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     359515352                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1614                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4990                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8243588                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038354                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         108676316                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26219736                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.231146                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1222580826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.297474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.847706                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1022202110     83.61%     83.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               124289857     10.17%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26903964      2.20%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22170262      1.81%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22142053      1.81%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2619227      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  267641      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   78077      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1907635      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1222580826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    17923                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   12989                       # number of floating regfile writes
system.cpu0.idleCycles                      332777977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3662555                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                39358186                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.173760                       # Inst execution rate
system.cpu0.iew.exec_refs                   125021852                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12490227                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               26363288                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             98663578                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2150914                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           721474                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13443089                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          278131634                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            112531625                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2104833                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            270258754                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                259573                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            322044168                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3467731                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            321886509                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5413070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          380124                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4189                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4213                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          613                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33510413                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1676166                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4213                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1533951                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2128604                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                201790540                       # num instructions consuming a value
system.cpu0.iew.wb_count                    240910106                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776142                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156618117                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.154890                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     241653476                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               349483349                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188734534                       # number of integer regfile writes
system.cpu0.ipc                              0.124135                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124135                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3895089      1.43%      1.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            137662198     50.54%     51.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3327793      1.22%     53.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1172773      0.43%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 24      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3206      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               9619      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             40      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1603      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1637      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113918300     41.83%     95.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12366253      4.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3359      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1692      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             272363586                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  21181                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              42361                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        21087                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             21441                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4208458                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015452                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 971120     23.08%     23.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3765      0.09%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3030767     72.02%     95.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               202805      4.82%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             272655774                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1772384951                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    240889019                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        360648160                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 271058529                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                272363586                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7073105                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       82535511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           910855                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1657017                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47616996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1222580826                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.222778                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.740646                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1077101131     88.10%     88.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           78136130      6.39%     94.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35276608      2.89%     97.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14881486      1.22%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10800269      0.88%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3549155      0.29%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2098473      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             408499      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             329075      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1222580826                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.175113                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6158923                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          869910                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            98663578                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13443089                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  59707                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 16081                       # number of misc regfile writes
system.cpu0.numCycles                      1555358803                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   431685292                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              356979290                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148902924                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4588430                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               103930089                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             243447925                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               421901                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            377703493                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             284542548                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          222579876                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 92982946                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6538774                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3467731                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            253868255                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73677020                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            17975                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       377685518                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     411352515                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1941301                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 59130721                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1976905                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1478202106                       # The number of ROB reads
system.cpu0.rob.rob_writes                  573998311                       # The number of ROB writes
system.cpu0.timesIdled                        3679556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35569                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.156541                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26032535                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29529896                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4224129                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53917697                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1511401                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1816196                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          304795                       # Number of indirect misses.
system.cpu1.branchPred.lookups               60530073                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       242537                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        181414                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3559770                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  35811186                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11134783                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4739251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       82358748                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           203055731                       # Number of instructions committed
system.cpu1.commit.committedOps             205237966                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1152417325                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178093                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942605                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1083862159     94.05%     94.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30686423      2.66%     96.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8442318      0.73%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11707197      1.02%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2831809      0.25%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1258215      0.11%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1612206      0.14%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       882215      0.08%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11134783      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1152417325                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    103242                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2809467                       # Number of function calls committed.
system.cpu1.commit.int_insts                199862524                       # Number of committed integer instructions.
system.cpu1.commit.loads                     65779387                       # Number of loads committed
system.cpu1.commit.membars                    3325865                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3349679      1.63%      1.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       118980392     57.97%     59.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2286020      1.11%     60.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1066342      0.52%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15876      0.01%     61.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         47628      0.02%     61.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7938      0.00%     61.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7938      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       65944893     32.13%     93.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13507398      6.58%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15908      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7954      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        205237966                       # Class of committed instruction
system.cpu1.commit.refs                      79476153                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  203055731                       # Number of Instructions Simulated
system.cpu1.committedOps                    205237966                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.129347                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.129347                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            924780989                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               670239                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21627074                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             306316846                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               127270195                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 99367240                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3623194                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1395429                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10445216                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   60530073                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20985837                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1020223193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1089218                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        19578                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     363049653                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1941                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3899                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8576326                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036669                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         140950060                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27543936                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.219935                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1165486834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.314519                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.863288                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               961140737     82.47%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               128262056     11.01%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                27581363      2.37%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21800803      1.87%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                21899781      1.88%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2454019      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  386829      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  139855      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1821391      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1165486834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    87371                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   63560                       # number of floating regfile writes
system.cpu1.idleCycles                      485223643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3777256                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                41375543                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.168310                       # Inst execution rate
system.cpu1.iew.exec_refs                   126400581                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14411446                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25386616                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             98373127                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1915536                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           886987                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15291133                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          285385354                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            111989135                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2285413                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            277830963                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                256593                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            312937058                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3623194                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            312778706                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5253402                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          710316                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6101                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4409                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          386                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32593740                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1594367                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4409                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1626915                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2150341                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                198393620                       # num instructions consuming a value
system.cpu1.iew.wb_count                    249023716                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781696                       # average fanout of values written-back
system.cpu1.iew.wb_producers                155083519                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150859                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     249783059                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               359044592                       # number of integer regfile reads
system.cpu1.int_regfile_writes              193684340                       # number of integer regfile writes
system.cpu1.ipc                              0.123011                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123011                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3411504      1.22%      1.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            144566876     51.61%     52.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3247373      1.16%     53.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1068574      0.38%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  3      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15876      0.01%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              47628      0.02%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              6      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7938      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7938      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           113393252     40.48%     94.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14325455      5.11%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15973      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7980      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             280116376                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 103342                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             206685                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       103285                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            103442                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4298407                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015345                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 986300     22.95%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5684      0.13%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     31      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3072510     71.48%     94.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               233882      5.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             280899937                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1730701992                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    248920431                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        365432139                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 279260451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                280116376                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6124903                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       80147388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           890684                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1385652                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46595494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1165486834                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.240343                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.764388                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1014293303     87.03%     87.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           83053561      7.13%     94.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35575820      3.05%     97.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15003739      1.29%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10932363      0.94%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3731616      0.32%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2110362      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             438306      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             347764      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1165486834                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.169694                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5435643                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          856941                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            98373127                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15291133                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 180171                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 79380                       # number of misc regfile writes
system.cpu1.numCycles                      1650710477                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   336243132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              346750868                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            155201081                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4620841                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               134177189                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             232712927                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               429786                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            386922011                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             292080241                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          227213237                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                102026870                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5283950                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3623194                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            241577465                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                72012156                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            87389                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       386834622                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     337331248                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1709066                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55954596                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1737347                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1428293229                       # The number of ROB reads
system.cpu1.rob.rob_writes                  588268260                       # The number of ROB writes
system.cpu1.timesIdled                        5016356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12955559                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3816496                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23113037                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              42367                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7822952                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     41297706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      80569064                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3307554                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1954363                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38328810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     30070142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76719191                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32024505                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           38108984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7454669                       # Transaction distribution
system.membus.trans_dist::WritebackClean          152                       # Transaction distribution
system.membus.trans_dist::CleanEvict         31840989                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145035                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81612                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2922877                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2919482                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      38108984                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         14744                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    121597528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              121597528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3102930368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3102930368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           174167                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          41273252                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                41273252    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            41273252                       # Request fanout histogram
system.membus.respLayer1.occupancy       216844903450                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        120268720037                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   993521905000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   993521905000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23634                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11817                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18265935.051197                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   51035874.569575                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11817    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1944730000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11817                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   777673350500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 215848554500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15169944                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15169944                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15169944                       # number of overall hits
system.cpu0.icache.overall_hits::total       15169944                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3570203                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3570203                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3570203                       # number of overall misses
system.cpu0.icache.overall_misses::total      3570203                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 250492910352                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 250492910352                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 250492910352                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 250492910352                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18740147                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18740147                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18740147                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18740147                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.190511                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.190511                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.190511                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.190511                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70162.091722                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70162.091722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70162.091722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70162.091722                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       207302                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3155                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.705864                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3310507                       # number of writebacks
system.cpu0.icache.writebacks::total          3310507                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       258673                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       258673                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       258673                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       258673                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3311530                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3311530                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3311530                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3311530                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 231375742860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 231375742860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 231375742860                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 231375742860                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.176708                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.176708                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.176708                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.176708                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69869.740833                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69869.740833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69869.740833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69869.740833                       # average overall mshr miss latency
system.cpu0.icache.replacements               3310507                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15169944                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15169944                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3570203                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3570203                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 250492910352                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 250492910352                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18740147                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18740147                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.190511                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.190511                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70162.091722                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70162.091722                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       258673                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       258673                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3311530                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3311530                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 231375742860                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 231375742860                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.176708                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.176708                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69869.740833                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69869.740833                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995849                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18481589                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3311562                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.580928                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995849                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999870                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         40791824                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        40791824                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     65818877                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65818877                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     65818877                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65818877                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31730782                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31730782                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31730782                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31730782                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2721092813270                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2721092813270                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2721092813270                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2721092813270                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     97549659                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     97549659                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     97549659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97549659                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.325278                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.325278                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.325278                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.325278                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85755.617787                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85755.617787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85755.617787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85755.617787                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    363628258                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       156232                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5968123                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2249                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.928412                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.467319                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15282979                       # number of writebacks
system.cpu0.dcache.writebacks::total         15282979                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16301817                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16301817                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16301817                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16301817                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15428965                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15428965                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15428965                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15428965                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1471441177131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1471441177131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1471441177131                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1471441177131                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.158165                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.158165                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.158165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.158165                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95368.754620                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95368.754620                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95368.754620                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95368.754620                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15282958                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     59469192                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59469192                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27835549                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27835549                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2408163258500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2408163258500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     87304741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     87304741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318832                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318832                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86513.948710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86513.948710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14175324                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14175324                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13660225                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13660225                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1310898062000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1310898062000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156466                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156466                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95964.602486                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95964.602486                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6349685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6349685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3895233                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3895233                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 312929554770                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 312929554770                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10244918                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10244918                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.380211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.380211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80336.543352                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80336.543352                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2126493                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2126493                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1768740                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1768740                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 160543115131                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 160543115131                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.172646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.172646                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90766.938686                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90766.938686                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1290666                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1290666                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        62849                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        62849                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2865055500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2865055500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1353515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1353515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.046434                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.046434                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45586.333911                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45586.333911                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        42726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        42726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20123                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20123                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    557537000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    557537000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014867                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014867                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27706.455300                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27706.455300                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1274036                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1274036                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        42840                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        42840                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    460263000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    460263000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1316876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1316876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.032532                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032532                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10743.767507                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10743.767507                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        42638                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        42638                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    417655000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    417655000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.032378                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.032378                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9795.370327                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9795.370327                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       865000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       865000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       835000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       835000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       133752                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         133752                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        70781                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        70781                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1831337400                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1831337400                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       204533                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       204533                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.346062                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.346062                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25873.290855                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25873.290855                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        70778                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        70778                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1760423900                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1760423900                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.346047                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.346047                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24872.473085                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24872.473085                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.828093                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           84110825                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15431988                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.450421                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.828093                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994628                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994628                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        216281122                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       216281122                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              905931                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1693399                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1048832                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1781217                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5429379                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             905931                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1693399                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1048832                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1781217                       # number of overall hits
system.l2.overall_hits::total                 5429379                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2405330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13564311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3605339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12983949                       # number of demand (read+write) misses
system.l2.demand_misses::total               32558929                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2405330                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13564311                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3605339                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12983949                       # number of overall misses
system.l2.overall_misses::total              32558929                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 216051215227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1424814091191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 312183792010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1362239280169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3315288378597                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 216051215227                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1424814091191                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 312183792010                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1362239280169                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3315288378597                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3311261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15257710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4654171                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14765166                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37988308                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3311261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15257710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4654171                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14765166                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37988308                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.726409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.889014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.774647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.857078                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.726409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.889014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.774647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.857078                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89821.860297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105041.390690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86589.303256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104917.177368                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101824.245466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89821.860297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105041.390690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86589.303256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104917.177368                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101824.245466                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1685436                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     65390                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.775134                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8508501                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7454636                       # number of writebacks
system.l2.writebacks::total                   7454636                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          12584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         202929                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          10962                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         180150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              406625                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         12584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        202929                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         10962                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        180150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             406625                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2392746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13361382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3594377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12803799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          32152304                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2392746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13361382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3594377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12803799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8993742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         41146046                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 191276578814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1278218817569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 275518084595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1223043385277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2968056866255                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 191276578814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1278218817569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 275518084595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1223043385277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 847114086419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3815170952674                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.722609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.875713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.772292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.867163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.846374                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.722609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.875713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.772292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.867163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.083124                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79940.193741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95665.165293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76652.528267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95521.913869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92312.416126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79940.193741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95665.165293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76652.528267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95521.913869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94189.280326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92722.662894                       # average overall mshr miss latency
system.l2.replacements                       70879216                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8389723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8389723                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           33                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             33                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8389756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8389756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           33                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           33                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     27022583                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27022583                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          152                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            152                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     27022735                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27022735                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          152                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          152                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8993742                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8993742                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 847114086419                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 847114086419                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94189.280326                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94189.280326                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8299                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1708                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10007                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         23967                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14224                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              38191                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    106211000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     84627500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    190838500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15932                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            48198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.742794                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.892794                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.792377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4431.551717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5949.627390                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4996.949543                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          135                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           80                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             215                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23832                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        14144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         37976                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    489890996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    288769996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    778660992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.738610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.887773                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.787917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20556.016952                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.430713                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20504.028650                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4374                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1241                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5615                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         8427                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8191                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16618                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     34684000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     21587999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     56271999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        12801                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9432                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          22233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.658308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.868427                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.747447                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4115.818203                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2635.575510                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3386.207666                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          141                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           88                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           229                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         8286                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8103                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        16389                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    171038956                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    165506478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    336545434                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.647293                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.859097                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.737147                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20641.920830                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20425.333580                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20534.836415                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           155687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           187684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                343371                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1564780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1453381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3018161                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 156296312651                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 142532197437                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  298828510088                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1720467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1641065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3361532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.909509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99883.889525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98069.396419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99010.129045                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        55019                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45302                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           100321                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1509761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1408079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2917840                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 137504821273                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 125513492507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 263018313780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.877530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.858028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91077.211077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89138.104117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90141.444966                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        905931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1048832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1954763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2405330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3605339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6010669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 216051215227                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 312183792010                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 528235007237                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3311261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4654171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7965432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.726409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.774647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89821.860297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86589.303256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87882.897434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        12584                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        10962                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         23546                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2392746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3594377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5987123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 191276578814                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 275518084595                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 466794663409                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.722609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.772292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.751638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79940.193741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76652.528267                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77966.439542                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1537712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1593533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3131245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11999531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11530568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23530099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1268517778540                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1219707082732                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2488224861272                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13537243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13124101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26661344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.886409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.878580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105713.946532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105780.312187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105746.468014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       147910                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       134848                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       282758                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11851621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11395720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     23247341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1140713996296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1097529892770                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2238243889066                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.875483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.868305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96249.618200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96310.710755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96279.565438                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         4042                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1383                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5425                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         8382                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6832                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           15214                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15209486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     15446485                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     30655971                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        12424                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         8215                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         20639                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.674662                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.831649                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.737148                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1814.541398                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2260.902371                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2014.984291                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          244                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          234                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          478                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         8138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6598                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14736                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    157602475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    128972476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    286574951                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.655023                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.803165                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.713988                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19366.241706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19547.207639                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19447.268662                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998379                       # Cycle average of tags in use
system.l2.tags.total_refs                    81899739                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  70885177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.155386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.006117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.136599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.544044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.973184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.166025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.172409                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.531346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.049009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.062081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.111969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.127694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 658821217                       # Number of tag accesses
system.l2.tags.data_accesses                658821217                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     153135808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     855481600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     230040128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     819809472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    567354816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2625821824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    153135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    230040128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     383175936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    477098816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       477098816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2392747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13366900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3594377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12809523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8864919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            41028466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7454669                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7454669                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        154134305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        861059626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        231540067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        825154904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    571054159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2642943060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    154134305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    231540067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        385674371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      480209660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            480209660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      480209660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       154134305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       861059626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       231540067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       825154904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    571054159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3123152720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7236144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2392697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13022469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3594345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12475785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8830859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000291979250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       447185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       447185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            69815323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6810295                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    41028465                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7454821                       # Number of write requests accepted
system.mem_ctrls.readBursts                  41028465                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7454821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 712310                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                218677                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1268558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1035167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2003281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1520864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1317728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3765262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5266799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4333467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3659871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3625672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3233899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3625521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1734235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1604641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1213357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1107833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            506157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            386400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            649229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            306273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            438189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            820159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            509403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            414114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            412381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           408991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           657337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           574168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           303413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291211                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1445199313483                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               201580775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2201127219733                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35846.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54596.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23854769                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4516429                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              41028465                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7454821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8434761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7250951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6169635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4983126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3550711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2366837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1581691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1133617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  858213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  721837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 709299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 982545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 515241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 344180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 270816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 210323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 145246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  73590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 216693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 353989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 425172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 455422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 466071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 468864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 470403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 472693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 477183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 488839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 471491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 467300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 462838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 459237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 457138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 457568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19181101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.663823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.267927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.264285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11388524     59.37%     59.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4712252     24.57%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1169694      6.10%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       596884      3.11%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       352821      1.84%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       220875      1.15%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       146539      0.76%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       102451      0.53%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       491061      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19181101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       447185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.155410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.584665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.696010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          47341     10.59%     10.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        156427     34.98%     45.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         94969     21.24%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        55934     12.51%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        33326      7.45%     86.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        21220      4.75%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        14249      3.19%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         9294      2.08%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         5791      1.29%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3421      0.77%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1951      0.44%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1137      0.25%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          733      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          484      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          279      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          199      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          148      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          102      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           66      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           46      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           28      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        447185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       447185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.181556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.682408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           411600     92.04%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7616      1.70%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15784      3.53%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8249      1.84%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2905      0.65%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              691      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              238      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        447185                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2580233920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                45587840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               463113536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2625821760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            477108544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2597.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       466.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2642.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    480.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  993521847000                       # Total gap between requests
system.mem_ctrls.avgGap                      20492.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    153132608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    833438016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    230038080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    798450240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    565174976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    463113536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 154131083.803330928087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 838872310.520420789719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 231538005.193755626678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 803656402.522901535034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 568860105.807128667831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 466133191.094563722610                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2392747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13366899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3594377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12809523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8864919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7454821                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  92010112812                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 724809642601                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 126610069014                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 692895948591                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 564801446715                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24750518112674                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38453.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54224.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35224.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54092.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63711.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3320068.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          70636512660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          37544193060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        141407914200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        17208977580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78427449360.000076                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     446584749690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5441043360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       797250839910.000732                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        802.449182                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10428446981                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33175740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 949917718019                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          66316584180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          35248089030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        146449439640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        20563746300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78427449360.000076                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     449081135940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3338823360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       799425267810.000732                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        804.637788                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4918873470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33175740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 955427291530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32154                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16078                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10459928.691380                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   67718968.903233                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16078    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1664648000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16078                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   825347171500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 168174733500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16002414                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16002414                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16002414                       # number of overall hits
system.cpu1.icache.overall_hits::total       16002414                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4983414                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4983414                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4983414                       # number of overall misses
system.cpu1.icache.overall_misses::total      4983414                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 357092443270                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 357092443270                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 357092443270                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 357092443270                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20985828                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20985828                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20985828                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20985828                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.237466                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.237466                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.237466                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.237466                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71656.186556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71656.186556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71656.186556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71656.186556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       559218                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5855                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    95.511187                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4653627                       # number of writebacks
system.cpu1.icache.writebacks::total          4653627                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       329078                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       329078                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       329078                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       329078                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4654336                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4654336                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4654336                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4654336                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 331334277776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 331334277776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 331334277776                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 331334277776                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.221785                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.221785                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.221785                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.221785                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71188.302215                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71188.302215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71188.302215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71188.302215                       # average overall mshr miss latency
system.cpu1.icache.replacements               4653627                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16002414                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16002414                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4983414                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4983414                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 357092443270                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 357092443270                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20985828                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20985828                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.237466                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.237466                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71656.186556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71656.186556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       329078                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       329078                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4654336                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4654336                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 331334277776                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 331334277776                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.221785                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.221785                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71188.302215                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71188.302215                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990741                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20719890                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4654368                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.451709                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990741                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999711                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999711                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46625992                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46625992                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     68330275                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        68330275                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     68330275                       # number of overall hits
system.cpu1.dcache.overall_hits::total       68330275                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31079880                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31079880                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31079880                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31079880                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2618398130787                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2618398130787                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2618398130787                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2618398130787                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99410155                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99410155                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99410155                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99410155                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.312643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.312643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.312643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.312643                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84247.369385                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84247.369385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84247.369385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84247.369385                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    351092449                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       158882                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5772680                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2200                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.819662                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.219091                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14828479                       # number of writebacks
system.cpu1.dcache.writebacks::total         14828479                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16142559                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16142559                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16142559                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16142559                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14937321                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14937321                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14937321                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14937321                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1407538450933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1407538450933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1407538450933                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1407538450933                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150260                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150260                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94229.644722                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94229.644722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94229.644722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94229.644722                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14828478                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59922402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59922402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27119462                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27119462                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2319425501500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2319425501500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     87041864                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     87041864                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.311568                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.311568                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85526.235790                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85526.235790                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13876858                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13876858                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13242604                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13242604                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1259909895000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1259909895000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152141                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152141                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95140.645677                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95140.645677                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8407873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8407873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3960418                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3960418                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 298972629287                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 298972629287                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12368291                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12368291                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.320207                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.320207                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75490.170302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75490.170302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2265701                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2265701                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1694717                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1694717                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 147628555933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 147628555933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.137021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.137021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87111.037379                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87111.037379                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1106878                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1106878                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        84463                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        84463                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4505298500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4505298500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1191341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1191341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.070897                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.070897                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53340.498206                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53340.498206                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38937                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38937                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        45526                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        45526                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2720862500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2720862500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038214                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038214                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 59765.024382                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59765.024382                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1100194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1100194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44831                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44831                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    429414500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    429414500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1145025                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1145025                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.039153                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.039153                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9578.517098                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9578.517098                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44812                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44812                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    384729500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    384729500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.039136                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.039136                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8585.412390                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8585.412390                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2379000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2379000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2252000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2252000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       123370                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         123370                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        58044                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        58044                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1300662486                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1300662486                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       181414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       181414                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.319953                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.319953                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22408.215940                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22408.215940                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          253                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          253                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        57791                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        57791                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1234350486                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1234350486                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.318559                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.318559                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21358.870516                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21358.870516                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.835983                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           85773360                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14974955                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.727787                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.835983                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        218830796                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       218830796                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 993521905000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34934214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15844392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29685797                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        63424601                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         15857925                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          153909                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         87293                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         241202                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          157                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3417760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3417762                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7965865                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26968348                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        20639                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        20639                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9933298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46160744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13962134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44712755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114768931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    423793216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1954604352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    595699072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1893992320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4868088960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        87271781                       # Total snoops (count)
system.tol2bus.snoopTraffic                 500382976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        125368126                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.299235                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.490796                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89808418     71.64%     71.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33604947     26.81%     98.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1954673      1.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     88      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          125368126                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76449877482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23214917808                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4975814412                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22523377820                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6989213540                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            39033                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
