# This is a complex makefile that performs various tasks.

# Define variables for compiler and flags
CC := gcc
CFLAGS := -Wall -Werror
LDFLAGS := -lm

# Specify build targets as variables
EXEC := main
OBJS := main.o functions.o constants.o

# Link objects and create executable
$(EXEC): $(OBJS)
	$(CC) -o $@ $^ $(LDFLAGS)

# Specify build rules for each source file
main.o: main.c
	$(CC) -c $(CFLAGS) $< -o $@
functions.o: functions.c
	$(CC) -c $(CFLAGS) $< -o $@
constants.o: constants.c
	$(CC) -c $(CFLAGS) $< -o $@

# Define a PHONY target for cleaning up object files and executables
.PHONY: clean
clean:
	rm -f $(OBJS) $(EXEC)

# Specify dependencies for each source file
main.o: functions.h constants.h
functions.o: functions.h
constants.o: constants.h