
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000bdc0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000bdc0  2000bdc0  00013dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000528  2000bdc8  2000bdc8  00013dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000218  2000c2f0  2000c2f0  000142f0  2**2
                  ALLOC
  4 .stack        00003000  2000c508  2000c508  000142f0  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  000142f0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000009a0  00000000  00000000  000145f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000018fd  00000000  00000000  00014f96  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000db7a  00000000  00000000  00016893  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000019fe  00000000  00000000  0002440d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000573c  00000000  00000000  00025e0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002d48  00000000  00000000  0002b548  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004b04  00000000  00000000  0002e290  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003541  00000000  00000000  00032d94  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00075c0a  00000000  00000000  000362d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000abedf  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000920  00000000  00000000  000abf04  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20002891 	.word	0x20002891
2000006c:	200028bd 	.word	0x200028bd
20000070:	2000340d 	.word	0x2000340d
20000074:	20003439 	.word	0x20003439
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001db1 	.word	0x20001db1
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	2000381d 	.word	0x2000381d
2000021c:	20003845 	.word	0x20003845
20000220:	2000386d 	.word	0x2000386d
20000224:	20003895 	.word	0x20003895
20000228:	200038bd 	.word	0x200038bd
2000022c:	200038e5 	.word	0x200038e5
20000230:	2000390d 	.word	0x2000390d
20000234:	20003935 	.word	0x20003935
20000238:	2000395d 	.word	0x2000395d
2000023c:	20003985 	.word	0x20003985
20000240:	200039ad 	.word	0x200039ad
20000244:	200039d5 	.word	0x200039d5
20000248:	200039fd 	.word	0x200039fd
2000024c:	20003a25 	.word	0x20003a25
20000250:	20003a4d 	.word	0x20003a4d
20000254:	20003a75 	.word	0x20003a75
20000258:	20003a9d 	.word	0x20003a9d
2000025c:	20003ac5 	.word	0x20003ac5
20000260:	20003aed 	.word	0x20003aed
20000264:	20003b15 	.word	0x20003b15
20000268:	20003b3d 	.word	0x20003b3d
2000026c:	20003b65 	.word	0x20003b65
20000270:	20003b8d 	.word	0x20003b8d
20000274:	20003bb5 	.word	0x20003bb5
20000278:	20003bdd 	.word	0x20003bdd
2000027c:	20003c05 	.word	0x20003c05
20000280:	20003c2d 	.word	0x20003c2d
20000284:	20003c55 	.word	0x20003c55
20000288:	20003c7d 	.word	0x20003c7d
2000028c:	20003ca5 	.word	0x20003ca5
20000290:	20003ccd 	.word	0x20003ccd
20000294:	20003cf5 	.word	0x20003cf5

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20003589 	.word	0x20003589
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000bdc8 	.word	0x2000bdc8
20000450:	2000bdc8 	.word	0x2000bdc8
20000454:	2000bdc8 	.word	0x2000bdc8
20000458:	2000c2f0 	.word	0x2000c2f0
2000045c:	00000000 	.word	0x00000000
20000460:	2000c2f0 	.word	0x2000c2f0
20000464:	2000c508 	.word	0x2000c508
20000468:	200044f1 	.word	0x200044f1
2000046c:	200004fd 	.word	0x200004fd

20000470 <__do_global_dtors_aux>:
20000470:	f24c 23f0 	movw	r3, #49904	; 0xc2f0
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f64b 50c8 	movw	r0, #48584	; 0xbdc8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 250
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f002 fffc 	bl	200034a0 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f003 f82c 	bl	2000350c <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f003 f844 	bl	20003548 <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b082      	sub	sp, #8
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f003 f838 	bl	20003548 <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
200004d8:	6878      	ldr	r0, [r7, #4]
200004da:	f001 fde3 	bl	200020a4 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004de:	f04f 0001 	mov.w	r0, #1
200004e2:	f04f 0100 	mov.w	r1, #0
200004e6:	f003 f82f 	bl	20003548 <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
200004ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
200004ee:	f001 fdd9 	bl	200020a4 <use_me_carefully_ms_delay_timer>
}
200004f2:	f107 0708 	add.w	r7, r7, #8
200004f6:	46bd      	mov	sp, r7
200004f8:	bd80      	pop	{r7, pc}
200004fa:	bf00      	nop

200004fc <main>:
static uint8_t g_live_fire_enabled = 0;
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;

int main() {
200004fc:	b580      	push	{r7, lr}
200004fe:	b082      	sub	sp, #8
20000500:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000502:	f002 ffcd 	bl	200034a0 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000506:	f04f 0000 	mov.w	r0, #0
2000050a:	f04f 0105 	mov.w	r1, #5
2000050e:	f002 fffd 	bl	2000350c <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000512:	f04f 0000 	mov.w	r0, #0
20000516:	f04f 0100 	mov.w	r1, #0
2000051a:	f003 f815 	bl	20003548 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000051e:	f7ff ffbf 	bl	200004a0 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20000522:	f001 f81f 	bl	20001564 <n64_reset>
    n64_enable();
20000526:	f001 f82f 	bl	20001588 <n64_enable>

    n64_get_state(&last_buttons);
2000052a:	463b      	mov	r3, r7
2000052c:	4618      	mov	r0, r3
2000052e:	f001 f801 	bl	20001534 <n64_get_state>

    /*
     * Initialize display and refresh timer
     */
    disp_init();
20000532:	f001 f8e3 	bl	200016fc <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
20000536:	f24e 1000 	movw	r0, #57600	; 0xe100
2000053a:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
2000053e:	f001 fd03 	bl	20001f48 <set_clk>

    trg.x = 20;
20000542:	f24c 23fc 	movw	r3, #49916	; 0xc2fc
20000546:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000054a:	f04f 0214 	mov.w	r2, #20
2000054e:	701a      	strb	r2, [r3, #0]
    trg.y=20;
20000550:	f24c 23fc 	movw	r3, #49916	; 0xc2fc
20000554:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000558:	f04f 0214 	mov.w	r2, #20
2000055c:	705a      	strb	r2, [r3, #1]
    lcd_state.target_pos = &trg;
2000055e:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
20000562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000566:	f24c 22fc 	movw	r2, #49916	; 0xc2fc
2000056a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000056e:	601a      	str	r2, [r3, #0]
    lcd_state.distance=4;
20000570:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
20000574:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000578:	f04f 0204 	mov.w	r2, #4
2000057c:	711a      	strb	r2, [r3, #4]
    lcd_state.shots = 4;
2000057e:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
20000582:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000586:	f04f 0204 	mov.w	r2, #4
2000058a:	715a      	strb	r2, [r3, #5]
    lcd_state.target_mode=1;
2000058c:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
20000590:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000594:	f04f 0201 	mov.w	r2, #1
20000598:	719a      	strb	r2, [r3, #6]
    //g_disp_update_argument.lcd_state=NULL;
    //g_disp_update_argument.last_state=NULL;
    g_disp_update_argument.lcd_state = &lcd_state;
2000059a:	f24c 3398 	movw	r3, #50072	; 0xc398
2000059e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005a2:	f24c 22f4 	movw	r2, #49908	; 0xc2f4
200005a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200005aa:	601a      	str	r2, [r3, #0]
    g_disp_update_argument.last_state = NULL;
200005ac:	f24c 3398 	movw	r3, #50072	; 0xc398
200005b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b4:	f04f 0200 	mov.w	r2, #0
200005b8:	605a      	str	r2, [r3, #4]
    disp_update(&g_disp_update_argument);
200005ba:	f24c 3098 	movw	r0, #50072	; 0xc398
200005be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005c2:	f001 f8ed 	bl	200017a0 <disp_update>
    //add_timer_periodic(disp_update, (void*) &g_disp_update_argument, to_ticks(DISPLAY_UPDATE_MS));

    printf("A.N.T.S. 3000, ready for action!\r\n");
200005c6:	f24b 7094 	movw	r0, #46996	; 0xb794
200005ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005ce:	f004 fc3d 	bl	20004e4c <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
200005d2:	f000 fe45 	bl	20001260 <Pixy_init>
    /*
     * Top-level control loop
     */
    while (1) {

        n64_get_state( &n64_buttons );
200005d6:	f107 0304 	add.w	r3, r7, #4
200005da:	4618      	mov	r0, r3
200005dc:	f000 ffaa 	bl	20001534 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
200005e0:	f107 0204 	add.w	r2, r7, #4
200005e4:	463b      	mov	r3, r7
200005e6:	4610      	mov	r0, r2
200005e8:	4619      	mov	r1, r3
200005ea:	f000 f819 	bl	20000620 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
200005ee:	f107 0204 	add.w	r2, r7, #4
200005f2:	463b      	mov	r3, r7
200005f4:	4610      	mov	r0, r2
200005f6:	4619      	mov	r1, r3
200005f8:	f000 f8a0 	bl	2000073c <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
200005fc:	f107 0204 	add.w	r2, r7, #4
20000600:	463b      	mov	r3, r7
20000602:	4610      	mov	r0, r2
20000604:	4619      	mov	r1, r3
20000606:	f000 f8bd 	bl	20000784 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
2000060a:	f107 0204 	add.w	r2, r7, #4
2000060e:	463b      	mov	r3, r7
20000610:	4610      	mov	r0, r2
20000612:	4619      	mov	r1, r3
20000614:	f000 f998 	bl	20000948 <do_automatic>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
20000618:	687b      	ldr	r3, [r7, #4]
2000061a:	603b      	str	r3, [r7, #0]
    }
2000061c:	e7db      	b.n	200005d6 <main+0xda>
2000061e:	bf00      	nop

20000620 <do_ready_live_fire>:
}

void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
20000620:	b580      	push	{r7, lr}
20000622:	b082      	sub	sp, #8
20000624:	af00      	add	r7, sp, #0
20000626:	6078      	str	r0, [r7, #4]
20000628:	6039      	str	r1, [r7, #0]
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
2000062a:	f24c 23f1 	movw	r3, #49905	; 0xc2f1
2000062e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000632:	781b      	ldrb	r3, [r3, #0]
20000634:	2b00      	cmp	r3, #0
20000636:	d119      	bne.n	2000066c <do_ready_live_fire+0x4c>
20000638:	687b      	ldr	r3, [r7, #4]
2000063a:	781b      	ldrb	r3, [r3, #0]
2000063c:	f003 0308 	and.w	r3, r3, #8
20000640:	2b00      	cmp	r3, #0
20000642:	d113      	bne.n	2000066c <do_ready_live_fire+0x4c>
20000644:	683b      	ldr	r3, [r7, #0]
20000646:	781b      	ldrb	r3, [r3, #0]
20000648:	f003 0308 	and.w	r3, r3, #8
2000064c:	2b00      	cmp	r3, #0
2000064e:	d00d      	beq.n	2000066c <do_ready_live_fire+0x4c>
		g_live_fire_enabled = 1;
20000650:	f24c 23f1 	movw	r3, #49905	; 0xc2f1
20000654:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000658:	f04f 0201 	mov.w	r2, #1
2000065c:	701a      	strb	r2, [r3, #0]
		printf("DANGER: Live-fire enabled.\r\n");
2000065e:	f24b 70b8 	movw	r0, #47032	; 0xb7b8
20000662:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000666:	f004 fbf1 	bl	20004e4c <puts>
    }
}

void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
2000066a:	e01f      	b.n	200006ac <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 1;
		printf("DANGER: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
2000066c:	f24c 23f1 	movw	r3, #49905	; 0xc2f1
20000670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000674:	781b      	ldrb	r3, [r3, #0]
20000676:	2b00      	cmp	r3, #0
20000678:	d018      	beq.n	200006ac <do_ready_live_fire+0x8c>
2000067a:	687b      	ldr	r3, [r7, #4]
2000067c:	781b      	ldrb	r3, [r3, #0]
2000067e:	f003 0308 	and.w	r3, r3, #8
20000682:	2b00      	cmp	r3, #0
20000684:	d112      	bne.n	200006ac <do_ready_live_fire+0x8c>
20000686:	683b      	ldr	r3, [r7, #0]
20000688:	781b      	ldrb	r3, [r3, #0]
2000068a:	f003 0308 	and.w	r3, r3, #8
2000068e:	2b00      	cmp	r3, #0
20000690:	d00c      	beq.n	200006ac <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 0;
20000692:	f24c 23f1 	movw	r3, #49905	; 0xc2f1
20000696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000069a:	f04f 0200 	mov.w	r2, #0
2000069e:	701a      	strb	r2, [r3, #0]
		printf("Live-fire disabled.\r\n");
200006a0:	f24b 70d4 	movw	r0, #47060	; 0xb7d4
200006a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006a8:	f004 fbd0 	bl	20004e4c <puts>
	}
}
200006ac:	f107 0708 	add.w	r7, r7, #8
200006b0:	46bd      	mov	sp, r7
200006b2:	bd80      	pop	{r7, pc}

200006b4 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
200006b4:	b580      	push	{r7, lr}
200006b6:	af00      	add	r7, sp, #0
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200006b8:	f64a 3098 	movw	r0, #43928	; 0xab98
200006bc:	f2c0 0002 	movt	r0, #2
200006c0:	f000 fff0 	bl	200016a4 <set_y_servo_analog_pw>
    while (stop_switch(READ_LOWER_STOP)) { }
200006c4:	f240 13a4 	movw	r3, #420	; 0x1a4
200006c8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006cc:	681b      	ldr	r3, [r3, #0]
200006ce:	2b00      	cmp	r3, #0
200006d0:	d1f8      	bne.n	200006c4 <_reload_motion+0x10>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
200006d2:	f64e 0048 	movw	r0, #59464	; 0xe848
200006d6:	f2c0 0001 	movt	r0, #1
200006da:	f000 ffe3 	bl	200016a4 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(200);
200006de:	f04f 00c8 	mov.w	r0, #200	; 0xc8
200006e2:	f001 fcdf 	bl	200020a4 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
200006e6:	f644 10f0 	movw	r0, #18928	; 0x49f0
200006ea:	f2c0 0002 	movt	r0, #2
200006ee:	f000 ffd9 	bl	200016a4 <set_y_servo_analog_pw>
}
200006f2:	bd80      	pop	{r7, pc}

200006f4 <_fire_dart>:
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
200006f4:	b580      	push	{r7, lr}
200006f6:	af00      	add	r7, sp, #0
	if ( ! g_live_fire_enabled) {
200006f8:	f24c 23f1 	movw	r3, #49905	; 0xc2f1
200006fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000700:	781b      	ldrb	r3, [r3, #0]
20000702:	2b00      	cmp	r3, #0
20000704:	d106      	bne.n	20000714 <_fire_dart+0x20>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
20000706:	f24b 70ec 	movw	r0, #47084	; 0xb7ec
2000070a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000070e:	f004 fb9d 	bl	20004e4c <puts>
		return;
20000712:	e012      	b.n	2000073a <_fire_dart+0x46>
	}

	trigger_solenoid_activate(TRIGGER_DURATION);
20000714:	f04f 00fa 	mov.w	r0, #250	; 0xfa
20000718:	f7ff fed4 	bl	200004c4 <trigger_solenoid_activate>
    _reload_motion();
2000071c:	f7ff ffca 	bl	200006b4 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
20000720:	f24c 23f1 	movw	r3, #49905	; 0xc2f1
20000724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000728:	f04f 0200 	mov.w	r2, #0
2000072c:	701a      	strb	r2, [r3, #0]
    	printf("Live-fire disabled.\r\n");
2000072e:	f24b 70d4 	movw	r0, #47060	; 0xb7d4
20000732:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000736:	f004 fb89 	bl	20004e4c <puts>
    }
}
2000073a:	bd80      	pop	{r7, pc}

2000073c <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
2000073c:	b580      	push	{r7, lr}
2000073e:	b082      	sub	sp, #8
20000740:	af00      	add	r7, sp, #0
20000742:	6078      	str	r0, [r7, #4]
20000744:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
20000746:	f24c 23f1 	movw	r3, #49905	; 0xc2f1
2000074a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000074e:	781b      	ldrb	r3, [r3, #0]
20000750:	2b00      	cmp	r3, #0
20000752:	d013      	beq.n	2000077c <do_solenoid+0x40>
20000754:	687b      	ldr	r3, [r7, #4]
20000756:	781b      	ldrb	r3, [r3, #0]
20000758:	f003 0304 	and.w	r3, r3, #4
2000075c:	2b00      	cmp	r3, #0
2000075e:	d00d      	beq.n	2000077c <do_solenoid+0x40>
20000760:	683b      	ldr	r3, [r7, #0]
20000762:	781b      	ldrb	r3, [r3, #0]
20000764:	f003 0304 	and.w	r3, r3, #4
20000768:	2b00      	cmp	r3, #0
2000076a:	d107      	bne.n	2000077c <do_solenoid+0x40>
        printf("Z pressed, activating trigger solenoid\r\n");
2000076c:	f64b 0024 	movw	r0, #47140	; 0xb824
20000770:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000774:	f004 fb6a 	bl	20004e4c <puts>
		_fire_dart();
20000778:	f7ff ffbc 	bl	200006f4 <_fire_dart>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
2000077c:	f107 0708 	add.w	r7, r7, #8
20000780:	46bd      	mov	sp, r7
20000782:	bd80      	pop	{r7, pc}

20000784 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000784:	b580      	push	{r7, lr}
20000786:	b082      	sub	sp, #8
20000788:	af00      	add	r7, sp, #0
2000078a:	6078      	str	r0, [r7, #4]
2000078c:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
2000078e:	687b      	ldr	r3, [r7, #4]
20000790:	781b      	ldrb	r3, [r3, #0]
20000792:	f003 0320 	and.w	r3, r3, #32
20000796:	2b00      	cmp	r3, #0
20000798:	d013      	beq.n	200007c2 <do_servos_manual+0x3e>
2000079a:	683b      	ldr	r3, [r7, #0]
2000079c:	781b      	ldrb	r3, [r3, #0]
2000079e:	f003 0320 	and.w	r3, r3, #32
200007a2:	2b00      	cmp	r3, #0
200007a4:	d10d      	bne.n	200007c2 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
200007a6:	f240 1348 	movw	r3, #328	; 0x148
200007aa:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007ae:	f04f 0200 	mov.w	r2, #0
200007b2:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
200007b4:	f64b 004c 	movw	r0, #47180	; 0xb84c
200007b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007bc:	f004 fb46 	bl	20004e4c <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
200007c0:	e03e      	b.n	20000840 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200007c2:	687b      	ldr	r3, [r7, #4]
200007c4:	781b      	ldrb	r3, [r3, #0]
200007c6:	f003 0310 	and.w	r3, r3, #16
200007ca:	2b00      	cmp	r3, #0
200007cc:	d013      	beq.n	200007f6 <do_servos_manual+0x72>
200007ce:	683b      	ldr	r3, [r7, #0]
200007d0:	781b      	ldrb	r3, [r3, #0]
200007d2:	f003 0310 	and.w	r3, r3, #16
200007d6:	2b00      	cmp	r3, #0
200007d8:	d10d      	bne.n	200007f6 <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
200007da:	f240 134c 	movw	r3, #332	; 0x14c
200007de:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007e2:	f04f 0200 	mov.w	r2, #0
200007e6:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
200007e8:	f64b 0064 	movw	r0, #47204	; 0xb864
200007ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007f0:	f004 fb2c 	bl	20004e4c <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200007f4:	e024      	b.n	20000840 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
200007f6:	687b      	ldr	r3, [r7, #4]
200007f8:	781b      	ldrb	r3, [r3, #0]
200007fa:	f003 0310 	and.w	r3, r3, #16
200007fe:	2b00      	cmp	r3, #0
20000800:	d105      	bne.n	2000080e <do_servos_manual+0x8a>
20000802:	683b      	ldr	r3, [r7, #0]
20000804:	781b      	ldrb	r3, [r3, #0]
20000806:	f003 0310 	and.w	r3, r3, #16
2000080a:	2b00      	cmp	r3, #0
2000080c:	d10b      	bne.n	20000826 <do_servos_manual+0xa2>
2000080e:	687b      	ldr	r3, [r7, #4]
20000810:	781b      	ldrb	r3, [r3, #0]
20000812:	f003 0320 	and.w	r3, r3, #32
20000816:	2b00      	cmp	r3, #0
20000818:	d112      	bne.n	20000840 <do_servos_manual+0xbc>
2000081a:	683b      	ldr	r3, [r7, #0]
2000081c:	781b      	ldrb	r3, [r3, #0]
2000081e:	f003 0320 	and.w	r3, r3, #32
20000822:	2b00      	cmp	r3, #0
20000824:	d00c      	beq.n	20000840 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
20000826:	f240 1344 	movw	r3, #324	; 0x144
2000082a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000082e:	f04f 0200 	mov.w	r2, #0
20000832:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
20000834:	f64b 007c 	movw	r0, #47228	; 0xb87c
20000838:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000083c:	f004 fb06 	bl	20004e4c <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000840:	687b      	ldr	r3, [r7, #4]
20000842:	781b      	ldrb	r3, [r3, #0]
20000844:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000848:	2b00      	cmp	r3, #0
2000084a:	d013      	beq.n	20000874 <do_servos_manual+0xf0>
2000084c:	683b      	ldr	r3, [r7, #0]
2000084e:	781b      	ldrb	r3, [r3, #0]
20000850:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000854:	2b00      	cmp	r3, #0
20000856:	d10d      	bne.n	20000874 <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
20000858:	f240 1308 	movw	r3, #264	; 0x108
2000085c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000860:	f04f 0200 	mov.w	r2, #0
20000864:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
20000866:	f64b 0094 	movw	r0, #47252	; 0xb894
2000086a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000086e:	f004 faed 	bl	20004e4c <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000872:	e03e      	b.n	200008f2 <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000874:	687b      	ldr	r3, [r7, #4]
20000876:	781b      	ldrb	r3, [r3, #0]
20000878:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000087c:	2b00      	cmp	r3, #0
2000087e:	d013      	beq.n	200008a8 <do_servos_manual+0x124>
20000880:	683b      	ldr	r3, [r7, #0]
20000882:	781b      	ldrb	r3, [r3, #0]
20000884:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000888:	2b00      	cmp	r3, #0
2000088a:	d10d      	bne.n	200008a8 <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
2000088c:	f240 130c 	movw	r3, #268	; 0x10c
20000890:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000894:	f04f 0200 	mov.w	r2, #0
20000898:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
2000089a:	f64b 00ac 	movw	r0, #47276	; 0xb8ac
2000089e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008a2:	f004 fad3 	bl	20004e4c <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200008a6:	e024      	b.n	200008f2 <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
200008a8:	687b      	ldr	r3, [r7, #4]
200008aa:	781b      	ldrb	r3, [r3, #0]
200008ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
200008b0:	2b00      	cmp	r3, #0
200008b2:	d105      	bne.n	200008c0 <do_servos_manual+0x13c>
200008b4:	683b      	ldr	r3, [r7, #0]
200008b6:	781b      	ldrb	r3, [r3, #0]
200008b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200008bc:	2b00      	cmp	r3, #0
200008be:	d10b      	bne.n	200008d8 <do_servos_manual+0x154>
200008c0:	687b      	ldr	r3, [r7, #4]
200008c2:	781b      	ldrb	r3, [r3, #0]
200008c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008c8:	2b00      	cmp	r3, #0
200008ca:	d112      	bne.n	200008f2 <do_servos_manual+0x16e>
200008cc:	683b      	ldr	r3, [r7, #0]
200008ce:	781b      	ldrb	r3, [r3, #0]
200008d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008d4:	2b00      	cmp	r3, #0
200008d6:	d00c      	beq.n	200008f2 <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
200008d8:	f240 1304 	movw	r3, #260	; 0x104
200008dc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008e0:	f04f 0200 	mov.w	r2, #0
200008e4:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
200008e6:	f64b 00c4 	movw	r0, #47300	; 0xb8c4
200008ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008ee:	f004 faad 	bl	20004e4c <puts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008f2:	687b      	ldr	r3, [r7, #4]
200008f4:	789a      	ldrb	r2, [r3, #2]
200008f6:	683b      	ldr	r3, [r7, #0]
200008f8:	789b      	ldrb	r3, [r3, #2]
200008fa:	b252      	sxtb	r2, r2
200008fc:	b25b      	sxtb	r3, r3
200008fe:	429a      	cmp	r2, r3
20000900:	d107      	bne.n	20000912 <do_servos_manual+0x18e>
    	state->Y_axis != last_state->Y_axis ) {
20000902:	687b      	ldr	r3, [r7, #4]
20000904:	78da      	ldrb	r2, [r3, #3]
20000906:	683b      	ldr	r3, [r7, #0]
20000908:	78db      	ldrb	r3, [r3, #3]
        printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
2000090a:	b252      	sxtb	r2, r2
2000090c:	b25b      	sxtb	r3, r3
2000090e:	429a      	cmp	r2, r3
20000910:	d016      	beq.n	20000940 <do_servos_manual+0x1bc>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
20000912:	6878      	ldr	r0, [r7, #4]
20000914:	f24c 3100 	movw	r1, #49920	; 0xc300
20000918:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000091c:	f000 fe7a 	bl	20001614 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
20000920:	f24c 3300 	movw	r3, #49920	; 0xc300
20000924:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000928:	681b      	ldr	r3, [r3, #0]
2000092a:	4618      	mov	r0, r3
2000092c:	f000 fe8e 	bl	2000164c <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000930:	f24c 3300 	movw	r3, #49920	; 0xc300
20000934:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000938:	685b      	ldr	r3, [r3, #4]
2000093a:	4618      	mov	r0, r3
2000093c:	f000 feb2 	bl	200016a4 <set_y_servo_analog_pw>
    }
}
20000940:	f107 0708 	add.w	r7, r7, #8
20000944:	46bd      	mov	sp, r7
20000946:	bd80      	pop	{r7, pc}

20000948 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.25
#define EWMA_LAMBDA_INVERSE 0.75

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000948:	b590      	push	{r4, r7, lr}
2000094a:	b08b      	sub	sp, #44	; 0x2c
2000094c:	af00      	add	r7, sp, #0
2000094e:	6078      	str	r0, [r7, #4]
20000950:	6039      	str	r1, [r7, #0]

    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
20000952:	f24c 23f1 	movw	r3, #49905	; 0xc2f1
20000956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000095a:	781b      	ldrb	r3, [r3, #0]
2000095c:	2b00      	cmp	r3, #0
2000095e:	f000 81d9 	beq.w	20000d14 <do_automatic+0x3cc>
20000962:	687b      	ldr	r3, [r7, #4]
20000964:	785b      	ldrb	r3, [r3, #1]
20000966:	f003 0308 	and.w	r3, r3, #8
2000096a:	2b00      	cmp	r3, #0
2000096c:	f000 81d4 	beq.w	20000d18 <do_automatic+0x3d0>
20000970:	683b      	ldr	r3, [r7, #0]
20000972:	785b      	ldrb	r3, [r3, #1]
20000974:	f003 0308 	and.w	r3, r3, #8
20000978:	2b00      	cmp	r3, #0
2000097a:	f040 81cf 	bne.w	20000d1c <do_automatic+0x3d4>
        return;
    }

    printf("Beginning automated seek-and-destroy!\r\n");
2000097e:	f64b 00dc 	movw	r0, #47324	; 0xb8dc
20000982:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000986:	f004 fa61 	bl	20004e4c <puts>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
2000098a:	f240 1304 	movw	r3, #260	; 0x104
2000098e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000992:	f04f 0200 	mov.w	r2, #0
20000996:	601a      	str	r2, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
20000998:	f240 1344 	movw	r3, #324	; 0x144
2000099c:	f2c4 0305 	movt	r3, #16389	; 0x4005
200009a0:	f04f 0200 	mov.w	r2, #0
200009a4:	601a      	str	r2, [r3, #0]

    // turn on the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 1);

    int active = 1;
200009a6:	f04f 0301 	mov.w	r3, #1
200009aa:	60fb      	str	r3, [r7, #12]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
200009ac:	f644 13f0 	movw	r3, #18928	; 0x49f0
200009b0:	f2c0 0302 	movt	r3, #2
200009b4:	613b      	str	r3, [r7, #16]
    uint32_t y_pw = SERVO_NEUTRAL;
200009b6:	f644 13f0 	movw	r3, #18928	; 0x49f0
200009ba:	f2c0 0302 	movt	r3, #2
200009be:	617b      	str	r3, [r7, #20]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
200009c0:	f04f 0300 	mov.w	r3, #0
200009c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    uint8_t y_on_target = 0;
200009c8:	f04f 0300 	mov.w	r3, #0
200009cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint32_t junk_frame_count = 0;
200009d0:	f04f 0300 	mov.w	r3, #0
200009d4:	627b      	str	r3, [r7, #36]	; 0x24

    while (active) {
200009d6:	e198      	b.n	20000d0a <do_automatic+0x3c2>

        if ( Pixy_get_target_location(&target) == -1 ) {
200009d8:	f107 0308 	add.w	r3, r7, #8
200009dc:	4618      	mov	r0, r3
200009de:	f000 fd81 	bl	200014e4 <Pixy_get_target_location>
200009e2:	4603      	mov	r3, r0
200009e4:	f1b3 3fff 	cmp.w	r3, #4294967295
200009e8:	d122      	bne.n	20000a30 <do_automatic+0xe8>
        	// This seems to be resetting the servos immeadiately after setting them
        	// so we might have a problem with reading too fast from the pixy...

    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	printf("x: %d\ty: %d\r\n", -1, -1);
200009ea:	f64b 1004 	movw	r0, #47364	; 0xb904
200009ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009f2:	f04f 31ff 	mov.w	r1, #4294967295
200009f6:	f04f 32ff 	mov.w	r2, #4294967295
200009fa:	f004 f9b9 	bl	20004d70 <printf>

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
200009fe:	f04f 0005 	mov.w	r0, #5
20000a02:	f001 fb4f 	bl	200020a4 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
20000a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000a08:	f103 0301 	add.w	r3, r3, #1
20000a0c:	627b      	str	r3, [r7, #36]	; 0x24

        	if (junk_frame_count == 20) {
20000a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000a10:	2b14      	cmp	r3, #20
20000a12:	f040 8148 	bne.w	20000ca6 <do_automatic+0x35e>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
20000a16:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000a1a:	f2c0 0002 	movt	r0, #2
20000a1e:	f000 fe15 	bl	2000164c <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000a22:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000a26:	f2c0 0002 	movt	r0, #2
20000a2a:	f000 fe3b 	bl	200016a4 <set_y_servo_analog_pw>
20000a2e:	e13b      	b.n	20000ca8 <do_automatic+0x360>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000a30:	893b      	ldrh	r3, [r7, #8]
20000a32:	b21a      	sxth	r2, r3
20000a34:	897b      	ldrh	r3, [r7, #10]
20000a36:	b21b      	sxth	r3, r3
20000a38:	f64b 1004 	movw	r0, #47364	; 0xb904
20000a3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a40:	4611      	mov	r1, r2
20000a42:	461a      	mov	r2, r3
20000a44:	f004 f994 	bl	20004d70 <printf>
		    junk_frame_count = 0;
20000a48:	f04f 0300 	mov.w	r3, #0
20000a4c:	627b      	str	r3, [r7, #36]	; 0x24

        	// X servo adjustment
		    if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
20000a4e:	893b      	ldrh	r3, [r7, #8]
20000a50:	b21b      	sxth	r3, r3
20000a52:	2b9a      	cmp	r3, #154	; 0x9a
20000a54:	dc0f      	bgt.n	20000a76 <do_automatic+0x12e>
		        // go left (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000a56:	893b      	ldrh	r3, [r7, #8]
20000a58:	b21b      	sxth	r3, r3
20000a5a:	f240 2271 	movw	r2, #625	; 0x271
20000a5e:	fb02 f303 	mul.w	r3, r2, r3
20000a62:	f503 4336 	add.w	r3, r3, #46592	; 0xb600
20000a66:	f503 73cc 	add.w	r3, r3, #408	; 0x198
20000a6a:	61bb      	str	r3, [r7, #24]
		    	x_on_target = 0;
20000a6c:	f04f 0300 	mov.w	r3, #0
20000a70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
20000a74:	e024      	b.n	20000ac0 <do_automatic+0x178>
		    }
		    else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
20000a76:	893b      	ldrh	r3, [r7, #8]
20000a78:	b21b      	sxth	r3, r3
20000a7a:	2ba5      	cmp	r3, #165	; 0xa5
20000a7c:	dd0f      	ble.n	20000a9e <do_automatic+0x156>
		        // go right (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000a7e:	893b      	ldrh	r3, [r7, #8]
20000a80:	b21b      	sxth	r3, r3
20000a82:	f240 2271 	movw	r2, #625	; 0x271
20000a86:	fb02 f303 	mul.w	r3, r2, r3
20000a8a:	f503 4356 	add.w	r3, r3, #54784	; 0xd600
20000a8e:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
20000a92:	61bb      	str	r3, [r7, #24]
		    	x_on_target = 0;
20000a94:	f04f 0300 	mov.w	r3, #0
20000a98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
20000a9c:	e010      	b.n	20000ac0 <do_automatic+0x178>
		    }
		    else {
		    	new_x_pw = SERVO_NEUTRAL;
20000a9e:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000aa2:	f2c0 0302 	movt	r3, #2
20000aa6:	61bb      	str	r3, [r7, #24]
		    	x_on_target++; // use to enforce on target count before firing
20000aa8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000aac:	f103 0301 	add.w	r3, r3, #1
20000ab0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    	printf("X on target!\r\n");
20000ab4:	f64b 1014 	movw	r0, #47380	; 0xb914
20000ab8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000abc:	f004 f9c6 	bl	20004e4c <puts>
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000ac0:	69b8      	ldr	r0, [r7, #24]
20000ac2:	f003 fa6d 	bl	20003fa0 <__aeabi_ui2d>
20000ac6:	4602      	mov	r2, r0
20000ac8:	460b      	mov	r3, r1
20000aca:	4610      	mov	r0, r2
20000acc:	4619      	mov	r1, r3
20000ace:	f04f 0200 	mov.w	r2, #0
20000ad2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000ad6:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000ada:	f003 fad7 	bl	2000408c <__aeabi_dmul>
20000ade:	4602      	mov	r2, r0
20000ae0:	460b      	mov	r3, r1
20000ae2:	4610      	mov	r0, r2
20000ae4:	4619      	mov	r1, r3
20000ae6:	f003 fce3 	bl	200044b0 <__aeabi_d2uiz>
20000aea:	4604      	mov	r4, r0
20000aec:	6938      	ldr	r0, [r7, #16]
20000aee:	f003 fa57 	bl	20003fa0 <__aeabi_ui2d>
20000af2:	4602      	mov	r2, r0
20000af4:	460b      	mov	r3, r1
20000af6:	4610      	mov	r0, r2
20000af8:	4619      	mov	r1, r3
20000afa:	f04f 0200 	mov.w	r2, #0
20000afe:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000b02:	f503 03d0 	add.w	r3, r3, #6815744	; 0x680000
20000b06:	f003 fac1 	bl	2000408c <__aeabi_dmul>
20000b0a:	4602      	mov	r2, r0
20000b0c:	460b      	mov	r3, r1
20000b0e:	4610      	mov	r0, r2
20000b10:	4619      	mov	r1, r3
20000b12:	f003 fccd 	bl	200044b0 <__aeabi_d2uiz>
20000b16:	4603      	mov	r3, r0
20000b18:	4423      	add	r3, r4
20000b1a:	613b      	str	r3, [r7, #16]

		    // Y servo adjustment
		    if (target.y < (PIXY_Y_CENTER - PIXY_DEADZONE)) {
20000b1c:	897b      	ldrh	r3, [r7, #10]
20000b1e:	b21b      	sxth	r3, r3
20000b20:	2b5e      	cmp	r3, #94	; 0x5e
20000b22:	dc0f      	bgt.n	20000b44 <do_automatic+0x1fc>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000b24:	897b      	ldrh	r3, [r7, #10]
20000b26:	b21b      	sxth	r3, r3
20000b28:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000b2c:	fb02 f303 	mul.w	r3, r2, r3
20000b30:	f503 33bc 	add.w	r3, r3, #96256	; 0x17800
20000b34:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
20000b38:	61fb      	str	r3, [r7, #28]
		    	y_on_target = 0;
20000b3a:	f04f 0300 	mov.w	r3, #0
20000b3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
20000b42:	e024      	b.n	20000b8e <do_automatic+0x246>
		    }
		    else if (target.y > (PIXY_Y_CENTER + PIXY_DEADZONE)) {
20000b44:	897b      	ldrh	r3, [r7, #10]
20000b46:	b21b      	sxth	r3, r3
20000b48:	2b69      	cmp	r3, #105	; 0x69
20000b4a:	dd0f      	ble.n	20000b6c <do_automatic+0x224>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_X_CENTER);
20000b4c:	897b      	ldrh	r3, [r7, #10]
20000b4e:	b21b      	sxth	r3, r3
20000b50:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000b54:	fb02 f303 	mul.w	r3, r2, r3
20000b58:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
20000b5c:	f103 03f8 	add.w	r3, r3, #248	; 0xf8
20000b60:	61fb      	str	r3, [r7, #28]
		    	y_on_target = 0;
20000b62:	f04f 0300 	mov.w	r3, #0
20000b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
20000b6a:	e010      	b.n	20000b8e <do_automatic+0x246>
		    }
		    else {
		    	new_y_pw = SERVO_NEUTRAL;
20000b6c:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000b70:	f2c0 0302 	movt	r3, #2
20000b74:	61fb      	str	r3, [r7, #28]
		    	y_on_target++;
20000b76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000b7a:	f103 0301 	add.w	r3, r3, #1
20000b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    	printf("Y on target!\r\n");
20000b82:	f64b 1024 	movw	r0, #47396	; 0xb924
20000b86:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b8a:	f004 f95f 	bl	20004e4c <puts>
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000b8e:	69f8      	ldr	r0, [r7, #28]
20000b90:	f003 fa06 	bl	20003fa0 <__aeabi_ui2d>
20000b94:	4602      	mov	r2, r0
20000b96:	460b      	mov	r3, r1
20000b98:	4610      	mov	r0, r2
20000b9a:	4619      	mov	r1, r3
20000b9c:	f04f 0200 	mov.w	r2, #0
20000ba0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000ba4:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000ba8:	f003 fa70 	bl	2000408c <__aeabi_dmul>
20000bac:	4602      	mov	r2, r0
20000bae:	460b      	mov	r3, r1
20000bb0:	4610      	mov	r0, r2
20000bb2:	4619      	mov	r1, r3
20000bb4:	f003 fc7c 	bl	200044b0 <__aeabi_d2uiz>
20000bb8:	4604      	mov	r4, r0
20000bba:	6978      	ldr	r0, [r7, #20]
20000bbc:	f003 f9f0 	bl	20003fa0 <__aeabi_ui2d>
20000bc0:	4602      	mov	r2, r0
20000bc2:	460b      	mov	r3, r1
20000bc4:	4610      	mov	r0, r2
20000bc6:	4619      	mov	r1, r3
20000bc8:	f04f 0200 	mov.w	r2, #0
20000bcc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000bd0:	f503 03d0 	add.w	r3, r3, #6815744	; 0x680000
20000bd4:	f003 fa5a 	bl	2000408c <__aeabi_dmul>
20000bd8:	4602      	mov	r2, r0
20000bda:	460b      	mov	r3, r1
20000bdc:	4610      	mov	r0, r2
20000bde:	4619      	mov	r1, r3
20000be0:	f003 fc66 	bl	200044b0 <__aeabi_d2uiz>
20000be4:	4603      	mov	r3, r0
20000be6:	4423      	add	r3, r4
20000be8:	617b      	str	r3, [r7, #20]

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000bea:	6938      	ldr	r0, [r7, #16]
20000bec:	f000 fd2e 	bl	2000164c <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000bf0:	6978      	ldr	r0, [r7, #20]
20000bf2:	f000 fd57 	bl	200016a4 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = target.x;
20000bf6:	893b      	ldrh	r3, [r7, #8]
20000bf8:	b2da      	uxtb	r2, r3
20000bfa:	f24c 23fc 	movw	r3, #49916	; 0xc2fc
20000bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c02:	701a      	strb	r2, [r3, #0]
        	trg.y = target.y;
20000c04:	897b      	ldrh	r3, [r7, #10]
20000c06:	b2da      	uxtb	r2, r3
20000c08:	f24c 23fc 	movw	r3, #49916	; 0xc2fc
20000c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c10:	705a      	strb	r2, [r3, #1]
        	lcd_state.target_pos = &trg;
20000c12:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
20000c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c1a:	f24c 22fc 	movw	r2, #49916	; 0xc2fc
20000c1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000c22:	601a      	str	r2, [r3, #0]
        	lcd_state.distance = 50;
20000c24:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
20000c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c2c:	f04f 0232 	mov.w	r2, #50	; 0x32
20000c30:	711a      	strb	r2, [r3, #4]
        	lcd_state.shots = 22;
20000c32:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
20000c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3a:	f04f 0216 	mov.w	r2, #22
20000c3e:	715a      	strb	r2, [r3, #5]
        	lcd_state.target_mode = 1;
20000c40:	f24c 23f4 	movw	r3, #49908	; 0xc2f4
20000c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c48:	f04f 0201 	mov.w	r2, #1
20000c4c:	719a      	strb	r2, [r3, #6]
        	g_disp_update_argument.lcd_state = &lcd_state;
20000c4e:	f24c 3398 	movw	r3, #50072	; 0xc398
20000c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c56:	f24c 22f4 	movw	r2, #49908	; 0xc2f4
20000c5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000c5e:	601a      	str	r2, [r3, #0]
        	g_disp_update_argument.last_state = NULL;
20000c60:	f24c 3398 	movw	r3, #50072	; 0xc398
20000c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c68:	f04f 0200 	mov.w	r2, #0
20000c6c:	605a      	str	r2, [r3, #4]
        	disp_update((void*)&g_disp_update_argument);
20000c6e:	f24c 3098 	movw	r0, #50072	; 0xc398
20000c72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c76:	f000 fd93 	bl	200017a0 <disp_update>
        	start_hardware_timer();
20000c7a:	f001 f8cb 	bl	20001e14 <start_hardware_timer>
        	// spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if (x_on_target > ON_TARGET_FRAMES && y_on_target > ON_TARGET_FRAMES) {
20000c7e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000c82:	2b05      	cmp	r3, #5
20000c84:	d910      	bls.n	20000ca8 <do_automatic+0x360>
20000c86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000c8a:	2b05      	cmp	r3, #5
20000c8c:	d90c      	bls.n	20000ca8 <do_automatic+0x360>
        		printf("Target acquired, firing!\r\n");
20000c8e:	f64b 1034 	movw	r0, #47412	; 0xb934
20000c92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c96:	f004 f8d9 	bl	20004e4c <puts>
        		_fire_dart();
20000c9a:	f7ff fd2b 	bl	200006f4 <_fire_dart>
        		active = 0;
20000c9e:	f04f 0300 	mov.w	r3, #0
20000ca2:	60fb      	str	r3, [r7, #12]
20000ca4:	e000      	b.n	20000ca8 <do_automatic+0x360>

        	if (junk_frame_count == 20) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000ca6:	bf00      	nop
        		_fire_dart();
        		active = 0;
        	}
        }

        if (n64_pressed(B)) {
20000ca8:	687b      	ldr	r3, [r7, #4]
20000caa:	781b      	ldrb	r3, [r3, #0]
20000cac:	f003 0302 	and.w	r3, r3, #2
20000cb0:	2b00      	cmp	r3, #0
20000cb2:	d01c      	beq.n	20000cee <do_automatic+0x3a6>
20000cb4:	683b      	ldr	r3, [r7, #0]
20000cb6:	781b      	ldrb	r3, [r3, #0]
20000cb8:	f003 0302 	and.w	r3, r3, #2
20000cbc:	2b00      	cmp	r3, #0
20000cbe:	d116      	bne.n	20000cee <do_automatic+0x3a6>
            active = 0;
20000cc0:	f04f 0300 	mov.w	r3, #0
20000cc4:	60fb      	str	r3, [r7, #12]
            servo_do(X_SET_NEUTRAL);
20000cc6:	f240 1304 	movw	r3, #260	; 0x104
20000cca:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000cce:	f04f 0200 	mov.w	r2, #0
20000cd2:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000cd4:	f240 1344 	movw	r3, #324	; 0x144
20000cd8:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000cdc:	f04f 0200 	mov.w	r2, #0
20000ce0:	601a      	str	r2, [r3, #0]
            printf("Aborting seek-and-destroy\r\n");
20000ce2:	f64b 1050 	movw	r0, #47440	; 0xb950
20000ce6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cea:	f004 f8af 	bl	20004e4c <puts>
        }

        *last_state = *state;
20000cee:	683a      	ldr	r2, [r7, #0]
20000cf0:	687b      	ldr	r3, [r7, #4]
20000cf2:	4611      	mov	r1, r2
20000cf4:	461a      	mov	r2, r3
20000cf6:	f04f 0304 	mov.w	r3, #4
20000cfa:	4608      	mov	r0, r1
20000cfc:	4611      	mov	r1, r2
20000cfe:	461a      	mov	r2, r3
20000d00:	f003 ff00 	bl	20004b04 <memcpy>
        n64_get_state( state );
20000d04:	6878      	ldr	r0, [r7, #4]
20000d06:	f000 fc15 	bl	20001534 <n64_get_state>
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    while (active) {
20000d0a:	68fb      	ldr	r3, [r7, #12]
20000d0c:	2b00      	cmp	r3, #0
20000d0e:	f47f ae63 	bne.w	200009d8 <do_automatic+0x90>
20000d12:	e004      	b.n	20000d1e <do_automatic+0x3d6>
#define EWMA_LAMBDA_INVERSE 0.75

void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
20000d14:	bf00      	nop
20000d16:	e002      	b.n	20000d1e <do_automatic+0x3d6>
20000d18:	bf00      	nop
20000d1a:	e000      	b.n	20000d1e <do_automatic+0x3d6>
20000d1c:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000d1e:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20000d22:	46bd      	mov	sp, r7
20000d24:	bd90      	pop	{r4, r7, pc}
20000d26:	bf00      	nop

20000d28 <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
20000d28:	b580      	push	{r7, lr}
20000d2a:	af00      	add	r7, sp, #0
		MSS_UART_init(
20000d2c:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000d30:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d34:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000d38:	f04f 0203 	mov.w	r2, #3
20000d3c:	f001 faba 	bl	200022b4 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
20000d40:	bd80      	pop	{r7, pc}
20000d42:	bf00      	nop

20000d44 <LCD_printStr>:
	
	void LCD_printStr(char Str[78])
	{
20000d44:	b580      	push	{r7, lr}
20000d46:	b082      	sub	sp, #8
20000d48:	af00      	add	r7, sp, #0
20000d4a:	6078      	str	r0, [r7, #4]
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20000d4c:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000d50:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d54:	6879      	ldr	r1, [r7, #4]
20000d56:	f001 fc21 	bl	2000259c <MSS_UART_polled_tx_string>
	}
20000d5a:	f107 0708 	add.w	r7, r7, #8
20000d5e:	46bd      	mov	sp, r7
20000d60:	bd80      	pop	{r7, pc}
20000d62:	bf00      	nop

20000d64 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20000d64:	b580      	push	{r7, lr}
20000d66:	b082      	sub	sp, #8
20000d68:	af00      	add	r7, sp, #0
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20000d6a:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000d6e:	713b      	strb	r3, [r7, #4]
		uint8_t message2[] = {0x00};
20000d70:	f04f 0300 	mov.w	r3, #0
20000d74:	703b      	strb	r3, [r7, #0]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000d76:	f107 0304 	add.w	r3, r7, #4
20000d7a:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000d7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d82:	4619      	mov	r1, r3
20000d84:	f04f 0201 	mov.w	r2, #1
20000d88:	f001 fb96 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000d8c:	463b      	mov	r3, r7
20000d8e:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000d92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d96:	4619      	mov	r1, r3
20000d98:	f04f 0201 	mov.w	r2, #1
20000d9c:	f001 fb8c 	bl	200024b8 <MSS_UART_polled_tx>
	}
20000da0:	f107 0708 	add.w	r7, r7, #8
20000da4:	46bd      	mov	sp, r7
20000da6:	bd80      	pop	{r7, pc}

20000da8 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
20000da8:	b580      	push	{r7, lr}
20000daa:	b086      	sub	sp, #24
20000dac:	af00      	add	r7, sp, #0
20000dae:	6078      	str	r0, [r7, #4]
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20000db0:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000db4:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x18};
20000db6:	f04f 0318 	mov.w	r3, #24
20000dba:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posX};
20000dbc:	687b      	ldr	r3, [r7, #4]
20000dbe:	b2db      	uxtb	r3, r3
20000dc0:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000dc2:	f107 0314 	add.w	r3, r7, #20
20000dc6:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000dca:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dce:	4619      	mov	r1, r3
20000dd0:	f04f 0201 	mov.w	r2, #1
20000dd4:	f001 fb70 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000dd8:	f107 0310 	add.w	r3, r7, #16
20000ddc:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000de0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000de4:	4619      	mov	r1, r3
20000de6:	f04f 0201 	mov.w	r2, #1
20000dea:	f001 fb65 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000dee:	f107 030c 	add.w	r3, r7, #12
20000df2:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000df6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dfa:	4619      	mov	r1, r3
20000dfc:	f04f 0201 	mov.w	r2, #1
20000e00:	f001 fb5a 	bl	200024b8 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20000e04:	f107 0718 	add.w	r7, r7, #24
20000e08:	46bd      	mov	sp, r7
20000e0a:	bd80      	pop	{r7, pc}

20000e0c <LCD_setY>:

	void LCD_setY(posY)
	{
20000e0c:	b580      	push	{r7, lr}
20000e0e:	b086      	sub	sp, #24
20000e10:	af00      	add	r7, sp, #0
20000e12:	6078      	str	r0, [r7, #4]
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20000e14:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000e18:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x19};
20000e1a:	f04f 0319 	mov.w	r3, #25
20000e1e:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posY};
20000e20:	687b      	ldr	r3, [r7, #4]
20000e22:	b2db      	uxtb	r3, r3
20000e24:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000e26:	f107 0314 	add.w	r3, r7, #20
20000e2a:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000e2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e32:	4619      	mov	r1, r3
20000e34:	f04f 0201 	mov.w	r2, #1
20000e38:	f001 fb3e 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000e3c:	f107 0310 	add.w	r3, r7, #16
20000e40:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000e44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e48:	4619      	mov	r1, r3
20000e4a:	f04f 0201 	mov.w	r2, #1
20000e4e:	f001 fb33 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000e52:	f107 030c 	add.w	r3, r7, #12
20000e56:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000e5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e5e:	4619      	mov	r1, r3
20000e60:	f04f 0201 	mov.w	r2, #1
20000e64:	f001 fb28 	bl	200024b8 <MSS_UART_polled_tx>
	}
20000e68:	f107 0718 	add.w	r7, r7, #24
20000e6c:	46bd      	mov	sp, r7
20000e6e:	bd80      	pop	{r7, pc}

20000e70 <LCD_setPos>:

	void LCD_setPos(uint8_t posX, uint8_t posY){
20000e70:	b580      	push	{r7, lr}
20000e72:	b082      	sub	sp, #8
20000e74:	af00      	add	r7, sp, #0
20000e76:	4602      	mov	r2, r0
20000e78:	460b      	mov	r3, r1
20000e7a:	71fa      	strb	r2, [r7, #7]
20000e7c:	71bb      	strb	r3, [r7, #6]
		LCD_setX(posX);
20000e7e:	79fb      	ldrb	r3, [r7, #7]
20000e80:	4618      	mov	r0, r3
20000e82:	f7ff ff91 	bl	20000da8 <LCD_setX>
		LCD_setY(posY);
20000e86:	79bb      	ldrb	r3, [r7, #6]
20000e88:	4618      	mov	r0, r3
20000e8a:	f7ff ffbf 	bl	20000e0c <LCD_setY>
	}
20000e8e:	f107 0708 	add.w	r7, r7, #8
20000e92:	46bd      	mov	sp, r7
20000e94:	bd80      	pop	{r7, pc}
20000e96:	bf00      	nop

20000e98 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20000e98:	b580      	push	{r7, lr}
20000e9a:	b08c      	sub	sp, #48	; 0x30
20000e9c:	af00      	add	r7, sp, #0
20000e9e:	60f8      	str	r0, [r7, #12]
20000ea0:	60b9      	str	r1, [r7, #8]
20000ea2:	607a      	str	r2, [r7, #4]
20000ea4:	603b      	str	r3, [r7, #0]
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000ea6:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000eaa:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		uint8_t message2[] = {0x0C};
20000eae:	f04f 030c 	mov.w	r3, #12
20000eb2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		uint8_t message3[] = {x1};
20000eb6:	68fb      	ldr	r3, [r7, #12]
20000eb8:	b2db      	uxtb	r3, r3
20000eba:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message4[] = {y1};
20000ebe:	68bb      	ldr	r3, [r7, #8]
20000ec0:	b2db      	uxtb	r3, r3
20000ec2:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message5[] = {x2};
20000ec6:	687b      	ldr	r3, [r7, #4]
20000ec8:	b2db      	uxtb	r3, r3
20000eca:	773b      	strb	r3, [r7, #28]
		uint8_t message6[] = {y2};
20000ecc:	683b      	ldr	r3, [r7, #0]
20000ece:	b2db      	uxtb	r3, r3
20000ed0:	763b      	strb	r3, [r7, #24]
		uint8_t message7[] = {set};
20000ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000ed4:	b2db      	uxtb	r3, r3
20000ed6:	753b      	strb	r3, [r7, #20]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000ed8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20000edc:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000ee0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ee4:	4619      	mov	r1, r3
20000ee6:	f04f 0201 	mov.w	r2, #1
20000eea:	f001 fae5 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000eee:	f107 0328 	add.w	r3, r7, #40	; 0x28
20000ef2:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000ef6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000efa:	4619      	mov	r1, r3
20000efc:	f04f 0201 	mov.w	r2, #1
20000f00:	f001 fada 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000f08:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000f0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f10:	4619      	mov	r1, r3
20000f12:	f04f 0201 	mov.w	r2, #1
20000f16:	f001 facf 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000f1a:	f107 0320 	add.w	r3, r7, #32
20000f1e:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000f22:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f26:	4619      	mov	r1, r3
20000f28:	f04f 0201 	mov.w	r2, #1
20000f2c:	f001 fac4 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000f30:	f107 031c 	add.w	r3, r7, #28
20000f34:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000f38:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f3c:	4619      	mov	r1, r3
20000f3e:	f04f 0201 	mov.w	r2, #1
20000f42:	f001 fab9 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000f46:	f107 0318 	add.w	r3, r7, #24
20000f4a:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000f4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f52:	4619      	mov	r1, r3
20000f54:	f04f 0201 	mov.w	r2, #1
20000f58:	f001 faae 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
20000f5c:	f107 0314 	add.w	r3, r7, #20
20000f60:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000f64:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f68:	4619      	mov	r1, r3
20000f6a:	f04f 0201 	mov.w	r2, #1
20000f6e:	f001 faa3 	bl	200024b8 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000f72:	f107 0730 	add.w	r7, r7, #48	; 0x30
20000f76:	46bd      	mov	sp, r7
20000f78:	bd80      	pop	{r7, pc}
20000f7a:	bf00      	nop

20000f7c <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
20000f7c:	b580      	push	{r7, lr}
20000f7e:	b08c      	sub	sp, #48	; 0x30
20000f80:	af02      	add	r7, sp, #8
20000f82:	60f8      	str	r0, [r7, #12]
20000f84:	60b9      	str	r1, [r7, #8]
20000f86:	607a      	str	r2, [r7, #4]
20000f88:	603b      	str	r3, [r7, #0]
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
20000f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000f8c:	2b00      	cmp	r3, #0
20000f8e:	d056      	beq.n	2000103e <LCD_drawBox+0xc2>
			uint8_t message[] = {0x7C};
20000f90:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000f94:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			uint8_t message2[] = {0x0F};
20000f98:	f04f 030f 	mov.w	r3, #15
20000f9c:	f887 3020 	strb.w	r3, [r7, #32]
			uint8_t message3[] = {x1};
20000fa0:	68fb      	ldr	r3, [r7, #12]
20000fa2:	b2db      	uxtb	r3, r3
20000fa4:	773b      	strb	r3, [r7, #28]
			uint8_t message4[] = {y1};
20000fa6:	68bb      	ldr	r3, [r7, #8]
20000fa8:	b2db      	uxtb	r3, r3
20000faa:	763b      	strb	r3, [r7, #24]
			uint8_t message5[] = {x2};
20000fac:	687b      	ldr	r3, [r7, #4]
20000fae:	b2db      	uxtb	r3, r3
20000fb0:	753b      	strb	r3, [r7, #20]
			uint8_t message6[] = {y2};
20000fb2:	683b      	ldr	r3, [r7, #0]
20000fb4:	b2db      	uxtb	r3, r3
20000fb6:	743b      	strb	r3, [r7, #16]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000fbc:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000fc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fc4:	4619      	mov	r1, r3
20000fc6:	f04f 0201 	mov.w	r2, #1
20000fca:	f001 fa75 	bl	200024b8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000fce:	f107 0320 	add.w	r3, r7, #32
20000fd2:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000fd6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fda:	4619      	mov	r1, r3
20000fdc:	f04f 0201 	mov.w	r2, #1
20000fe0:	f001 fa6a 	bl	200024b8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000fe4:	f107 031c 	add.w	r3, r7, #28
20000fe8:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20000fec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ff0:	4619      	mov	r1, r3
20000ff2:	f04f 0201 	mov.w	r2, #1
20000ff6:	f001 fa5f 	bl	200024b8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000ffa:	f107 0318 	add.w	r3, r7, #24
20000ffe:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20001002:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001006:	4619      	mov	r1, r3
20001008:	f04f 0201 	mov.w	r2, #1
2000100c:	f001 fa54 	bl	200024b8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20001010:	f107 0314 	add.w	r3, r7, #20
20001014:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20001018:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000101c:	4619      	mov	r1, r3
2000101e:	f04f 0201 	mov.w	r2, #1
20001022:	f001 fa49 	bl	200024b8 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20001026:	f107 0310 	add.w	r3, r7, #16
2000102a:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
2000102e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001032:	4619      	mov	r1, r3
20001034:	f04f 0201 	mov.w	r2, #1
20001038:	f001 fa3e 	bl	200024b8 <MSS_UART_polled_tx>
2000103c:	e023      	b.n	20001086 <LCD_drawBox+0x10a>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
2000103e:	f04f 0300 	mov.w	r3, #0
20001042:	9300      	str	r3, [sp, #0]
20001044:	68f8      	ldr	r0, [r7, #12]
20001046:	68b9      	ldr	r1, [r7, #8]
20001048:	68fa      	ldr	r2, [r7, #12]
2000104a:	683b      	ldr	r3, [r7, #0]
2000104c:	f7ff ff24 	bl	20000e98 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
20001050:	f04f 0300 	mov.w	r3, #0
20001054:	9300      	str	r3, [sp, #0]
20001056:	68f8      	ldr	r0, [r7, #12]
20001058:	68b9      	ldr	r1, [r7, #8]
2000105a:	687a      	ldr	r2, [r7, #4]
2000105c:	68bb      	ldr	r3, [r7, #8]
2000105e:	f7ff ff1b 	bl	20000e98 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
20001062:	f04f 0300 	mov.w	r3, #0
20001066:	9300      	str	r3, [sp, #0]
20001068:	68f8      	ldr	r0, [r7, #12]
2000106a:	6839      	ldr	r1, [r7, #0]
2000106c:	687a      	ldr	r2, [r7, #4]
2000106e:	683b      	ldr	r3, [r7, #0]
20001070:	f7ff ff12 	bl	20000e98 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
20001074:	f04f 0300 	mov.w	r3, #0
20001078:	9300      	str	r3, [sp, #0]
2000107a:	6878      	ldr	r0, [r7, #4]
2000107c:	68b9      	ldr	r1, [r7, #8]
2000107e:	687a      	ldr	r2, [r7, #4]
20001080:	683b      	ldr	r3, [r7, #0]
20001082:	f7ff ff09 	bl	20000e98 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
20001086:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000108a:	46bd      	mov	sp, r7
2000108c:	bd80      	pop	{r7, pc}
2000108e:	bf00      	nop

20001090 <LCD_drawCircle>:

	void LCD_drawCircle(x, y, rad, set)
	{
20001090:	b580      	push	{r7, lr}
20001092:	b08a      	sub	sp, #40	; 0x28
20001094:	af00      	add	r7, sp, #0
20001096:	60f8      	str	r0, [r7, #12]
20001098:	60b9      	str	r1, [r7, #8]
2000109a:	607a      	str	r2, [r7, #4]
2000109c:	603b      	str	r3, [r7, #0]
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
2000109e:	f04f 037c 	mov.w	r3, #124	; 0x7c
200010a2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message2[] = {0x03};
200010a6:	f04f 0303 	mov.w	r3, #3
200010aa:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message3[] = {x};
200010ae:	68fb      	ldr	r3, [r7, #12]
200010b0:	b2db      	uxtb	r3, r3
200010b2:	773b      	strb	r3, [r7, #28]
		uint8_t message4[] = {y};
200010b4:	68bb      	ldr	r3, [r7, #8]
200010b6:	b2db      	uxtb	r3, r3
200010b8:	763b      	strb	r3, [r7, #24]
		uint8_t message5[] = {rad};
200010ba:	687b      	ldr	r3, [r7, #4]
200010bc:	b2db      	uxtb	r3, r3
200010be:	753b      	strb	r3, [r7, #20]
		uint8_t message6[] = {set};
200010c0:	683b      	ldr	r3, [r7, #0]
200010c2:	b2db      	uxtb	r3, r3
200010c4:	743b      	strb	r3, [r7, #16]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200010c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
200010ca:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
200010ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010d2:	4619      	mov	r1, r3
200010d4:	f04f 0201 	mov.w	r2, #1
200010d8:	f001 f9ee 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
200010dc:	f107 0320 	add.w	r3, r7, #32
200010e0:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
200010e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010e8:	4619      	mov	r1, r3
200010ea:	f04f 0201 	mov.w	r2, #1
200010ee:	f001 f9e3 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
200010f2:	f107 031c 	add.w	r3, r7, #28
200010f6:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
200010fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010fe:	4619      	mov	r1, r3
20001100:	f04f 0201 	mov.w	r2, #1
20001104:	f001 f9d8 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20001108:	f107 0318 	add.w	r3, r7, #24
2000110c:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20001110:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001114:	4619      	mov	r1, r3
20001116:	f04f 0201 	mov.w	r2, #1
2000111a:	f001 f9cd 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
2000111e:	f107 0314 	add.w	r3, r7, #20
20001122:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
20001126:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000112a:	4619      	mov	r1, r3
2000112c:	f04f 0201 	mov.w	r2, #1
20001130:	f001 f9c2 	bl	200024b8 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20001134:	f107 0310 	add.w	r3, r7, #16
20001138:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
2000113c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001140:	4619      	mov	r1, r3
20001142:	f04f 0201 	mov.w	r2, #1
20001146:	f001 f9b7 	bl	200024b8 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
2000114a:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000114e:	46bd      	mov	sp, r7
20001150:	bd80      	pop	{r7, pc}
20001152:	bf00      	nop

20001154 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20001154:	b580      	push	{r7, lr}
20001156:	b084      	sub	sp, #16
20001158:	af00      	add	r7, sp, #0
2000115a:	4603      	mov	r3, r0
2000115c:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000115e:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
20001162:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001166:	f04f 0100 	mov.w	r1, #0
2000116a:	f001 fdef 	bl	20002d4c <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
2000116e:	79fb      	ldrb	r3, [r7, #7]
20001170:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
20001174:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001178:	4619      	mov	r1, r3
2000117a:	f001 feb3 	bl	20002ee4 <MSS_SPI_transfer_frame>
2000117e:	4603      	mov	r3, r0
20001180:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001182:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
20001186:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000118a:	f04f 0100 	mov.w	r1, #0
2000118e:	f001 fe61 	bl	20002e54 <MSS_SPI_clear_slave_select>

    return in_rx;
20001192:	7bfb      	ldrb	r3, [r7, #15]
}
20001194:	4618      	mov	r0, r3
20001196:	f107 0710 	add.w	r7, r7, #16
2000119a:	46bd      	mov	sp, r7
2000119c:	bd80      	pop	{r7, pc}
2000119e:	bf00      	nop

200011a0 <getWord>:

uint16_t getWord() {
200011a0:	b580      	push	{r7, lr}
200011a2:	b082      	sub	sp, #8
200011a4:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
200011a6:	f04f 0300 	mov.w	r3, #0
200011aa:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
200011ac:	f24c 3348 	movw	r3, #49992	; 0xc348
200011b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b4:	781b      	ldrb	r3, [r3, #0]
200011b6:	2b00      	cmp	r3, #0
200011b8:	d035      	beq.n	20001226 <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
200011ba:	f04f 005b 	mov.w	r0, #91	; 0x5b
200011be:	f7ff ffc9 	bl	20001154 <getByte>
200011c2:	4603      	mov	r3, r0
200011c4:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
200011c6:	f24c 3349 	movw	r3, #49993	; 0xc349
200011ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ce:	781a      	ldrb	r2, [r3, #0]
200011d0:	4611      	mov	r1, r2
200011d2:	f24c 3308 	movw	r3, #49928	; 0xc308
200011d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011da:	5c5b      	ldrb	r3, [r3, r1]
200011dc:	71fb      	strb	r3, [r7, #7]
200011de:	f102 0301 	add.w	r3, r2, #1
200011e2:	b2da      	uxtb	r2, r3
200011e4:	f24c 3349 	movw	r3, #49993	; 0xc349
200011e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ec:	701a      	strb	r2, [r3, #0]
        g_outLen--;
200011ee:	f24c 3348 	movw	r3, #49992	; 0xc348
200011f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f6:	781b      	ldrb	r3, [r3, #0]
200011f8:	f103 33ff 	add.w	r3, r3, #4294967295
200011fc:	b2da      	uxtb	r2, r3
200011fe:	f24c 3348 	movw	r3, #49992	; 0xc348
20001202:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001206:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20001208:	f24c 3349 	movw	r3, #49993	; 0xc349
2000120c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001210:	781b      	ldrb	r3, [r3, #0]
20001212:	2b40      	cmp	r3, #64	; 0x40
20001214:	d10e      	bne.n	20001234 <getWord+0x94>
            g_outReadIndex = 0;
20001216:	f24c 3349 	movw	r3, #49993	; 0xc349
2000121a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000121e:	f04f 0200 	mov.w	r2, #0
20001222:	701a      	strb	r2, [r3, #0]
20001224:	e007      	b.n	20001236 <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20001226:	f04f 005a 	mov.w	r0, #90	; 0x5a
2000122a:	f7ff ff93 	bl	20001154 <getByte>
2000122e:	4603      	mov	r3, r0
20001230:	80bb      	strh	r3, [r7, #4]
20001232:	e000      	b.n	20001236 <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20001234:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001236:	88bb      	ldrh	r3, [r7, #4]
20001238:	ea4f 2303 	mov.w	r3, r3, lsl #8
2000123c:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
2000123e:	79fb      	ldrb	r3, [r7, #7]
20001240:	4618      	mov	r0, r3
20001242:	f7ff ff87 	bl	20001154 <getByte>
20001246:	4603      	mov	r3, r0
20001248:	71bb      	strb	r3, [r7, #6]
    w |= c;
2000124a:	79ba      	ldrb	r2, [r7, #6]
2000124c:	88bb      	ldrh	r3, [r7, #4]
2000124e:	ea42 0303 	orr.w	r3, r2, r3
20001252:	80bb      	strh	r3, [r7, #4]

    return w;
20001254:	88bb      	ldrh	r3, [r7, #4]
}
20001256:	4618      	mov	r0, r3
20001258:	f107 0708 	add.w	r7, r7, #8
2000125c:	46bd      	mov	sp, r7
2000125e:	bd80      	pop	{r7, pc}

20001260 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20001260:	b580      	push	{r7, lr}
20001262:	b084      	sub	sp, #16
20001264:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20001266:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
2000126a:	f003 f971 	bl	20004550 <malloc>
2000126e:	4603      	mov	r3, r0
20001270:	461a      	mov	r2, r3
20001272:	f24c 33a0 	movw	r3, #50080	; 0xc3a0
20001276:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000127a:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
2000127c:	f04f 0308 	mov.w	r3, #8
20001280:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20001282:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
20001286:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000128a:	f001 fb85 	bl	20002998 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
2000128e:	79fb      	ldrb	r3, [r7, #7]
20001290:	9300      	str	r3, [sp, #0]
20001292:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
20001296:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000129a:	f04f 0100 	mov.w	r1, #0
2000129e:	f04f 0200 	mov.w	r2, #0
200012a2:	f04f 0307 	mov.w	r3, #7
200012a6:	f001 fcc1 	bl	20002c2c <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
200012aa:	f107 0708 	add.w	r7, r7, #8
200012ae:	46bd      	mov	sp, r7
200012b0:	bd80      	pop	{r7, pc}
200012b2:	bf00      	nop

200012b4 <Pixy_get_start>:

int Pixy_get_start(void) {
200012b4:	b580      	push	{r7, lr}
200012b6:	b082      	sub	sp, #8
200012b8:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
200012ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
200012be:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
200012c0:	f7ff ff6e 	bl	200011a0 <getWord>
200012c4:	4603      	mov	r3, r0
200012c6:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
200012c8:	88bb      	ldrh	r3, [r7, #4]
200012ca:	2b00      	cmp	r3, #0
200012cc:	d105      	bne.n	200012da <Pixy_get_start+0x26>
200012ce:	88fb      	ldrh	r3, [r7, #6]
200012d0:	2b00      	cmp	r3, #0
200012d2:	d102      	bne.n	200012da <Pixy_get_start+0x26>
            return 0;  // no start code
200012d4:	f04f 0300 	mov.w	r3, #0
200012d8:	e033      	b.n	20001342 <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
200012da:	88ba      	ldrh	r2, [r7, #4]
200012dc:	f64a 2355 	movw	r3, #43605	; 0xaa55
200012e0:	429a      	cmp	r2, r3
200012e2:	d10e      	bne.n	20001302 <Pixy_get_start+0x4e>
200012e4:	88fa      	ldrh	r2, [r7, #6]
200012e6:	f64a 2355 	movw	r3, #43605	; 0xaa55
200012ea:	429a      	cmp	r2, r3
200012ec:	d109      	bne.n	20001302 <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
200012ee:	f24c 33a4 	movw	r3, #50084	; 0xc3a4
200012f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f6:	f04f 0200 	mov.w	r2, #0
200012fa:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
200012fc:	f04f 0301 	mov.w	r3, #1
20001300:	e01f      	b.n	20001342 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20001302:	88ba      	ldrh	r2, [r7, #4]
20001304:	f64a 2356 	movw	r3, #43606	; 0xaa56
20001308:	429a      	cmp	r2, r3
2000130a:	d10e      	bne.n	2000132a <Pixy_get_start+0x76>
2000130c:	88fa      	ldrh	r2, [r7, #6]
2000130e:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001312:	429a      	cmp	r2, r3
20001314:	d109      	bne.n	2000132a <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20001316:	f24c 33a4 	movw	r3, #50084	; 0xc3a4
2000131a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131e:	f04f 0201 	mov.w	r2, #1
20001322:	701a      	strb	r2, [r3, #0]
            return 1;
20001324:	f04f 0301 	mov.w	r3, #1
20001328:	e00b      	b.n	20001342 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
2000132a:	88ba      	ldrh	r2, [r7, #4]
2000132c:	f245 53aa 	movw	r3, #21930	; 0x55aa
20001330:	429a      	cmp	r2, r3
20001332:	d103      	bne.n	2000133c <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20001334:	f04f 0000 	mov.w	r0, #0
20001338:	f7ff ff0c 	bl	20001154 <getByte>

        lastw = w;
2000133c:	88bb      	ldrh	r3, [r7, #4]
2000133e:	80fb      	strh	r3, [r7, #6]
    }
20001340:	e7be      	b.n	200012c0 <Pixy_get_start+0xc>
}
20001342:	4618      	mov	r0, r3
20001344:	f107 0708 	add.w	r7, r7, #8
20001348:	46bd      	mov	sp, r7
2000134a:	bd80      	pop	{r7, pc}

2000134c <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
2000134c:	b580      	push	{r7, lr}
2000134e:	b086      	sub	sp, #24
20001350:	af00      	add	r7, sp, #0
20001352:	4603      	mov	r3, r0
20001354:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20001356:	f24c 334c 	movw	r3, #49996	; 0xc34c
2000135a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000135e:	681b      	ldr	r3, [r3, #0]
20001360:	2b00      	cmp	r3, #0
20001362:	d107      	bne.n	20001374 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20001364:	f7ff ffa6 	bl	200012b4 <Pixy_get_start>
20001368:	4603      	mov	r3, r0
2000136a:	2b00      	cmp	r3, #0
2000136c:	d10a      	bne.n	20001384 <Pixy_get_blocks+0x38>
            return 0;
2000136e:	f04f 0300 	mov.w	r3, #0
20001372:	e0b1      	b.n	200014d8 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20001374:	f24c 334c 	movw	r3, #49996	; 0xc34c
20001378:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000137c:	f04f 0200 	mov.w	r2, #0
20001380:	601a      	str	r2, [r3, #0]
20001382:	e000      	b.n	20001386 <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20001384:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20001386:	f04f 0300 	mov.w	r3, #0
2000138a:	81fb      	strh	r3, [r7, #14]
2000138c:	e09b      	b.n	200014c6 <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
2000138e:	f7ff ff07 	bl	200011a0 <getWord>
20001392:	4603      	mov	r3, r0
20001394:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20001396:	8a3a      	ldrh	r2, [r7, #16]
20001398:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000139c:	429a      	cmp	r2, r3
2000139e:	d10f      	bne.n	200013c0 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
200013a0:	f24c 334c 	movw	r3, #49996	; 0xc34c
200013a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a8:	f04f 0201 	mov.w	r2, #1
200013ac:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
200013ae:	f24c 33a4 	movw	r3, #50084	; 0xc3a4
200013b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b6:	f04f 0200 	mov.w	r2, #0
200013ba:	701a      	strb	r2, [r3, #0]
            return blockCount;
200013bc:	89fb      	ldrh	r3, [r7, #14]
200013be:	e08b      	b.n	200014d8 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
200013c0:	8a3a      	ldrh	r2, [r7, #16]
200013c2:	f64a 2356 	movw	r3, #43606	; 0xaa56
200013c6:	429a      	cmp	r2, r3
200013c8:	d10f      	bne.n	200013ea <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
200013ca:	f24c 334c 	movw	r3, #49996	; 0xc34c
200013ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d2:	f04f 0201 	mov.w	r2, #1
200013d6:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
200013d8:	f24c 33a4 	movw	r3, #50084	; 0xc3a4
200013dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e0:	f04f 0201 	mov.w	r2, #1
200013e4:	701a      	strb	r2, [r3, #0]
            return blockCount;
200013e6:	89fb      	ldrh	r3, [r7, #14]
200013e8:	e076      	b.n	200014d8 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
200013ea:	8a3b      	ldrh	r3, [r7, #16]
200013ec:	2b00      	cmp	r3, #0
200013ee:	d101      	bne.n	200013f4 <Pixy_get_blocks+0xa8>
            return blockCount;
200013f0:	89fb      	ldrh	r3, [r7, #14]
200013f2:	e071      	b.n	200014d8 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
200013f4:	f24c 33a0 	movw	r3, #50080	; 0xc3a0
200013f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013fc:	6819      	ldr	r1, [r3, #0]
200013fe:	89fa      	ldrh	r2, [r7, #14]
20001400:	4613      	mov	r3, r2
20001402:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001406:	4413      	add	r3, r2
20001408:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000140c:	440b      	add	r3, r1
2000140e:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20001410:	f04f 0300 	mov.w	r3, #0
20001414:	72fb      	strb	r3, [r7, #11]
20001416:	f04f 0300 	mov.w	r3, #0
2000141a:	827b      	strh	r3, [r7, #18]
2000141c:	e021      	b.n	20001462 <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
2000141e:	f24c 33a4 	movw	r3, #50084	; 0xc3a4
20001422:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001426:	781b      	ldrb	r3, [r3, #0]
20001428:	2b00      	cmp	r3, #0
2000142a:	d107      	bne.n	2000143c <Pixy_get_blocks+0xf0>
2000142c:	7afb      	ldrb	r3, [r7, #11]
2000142e:	2b04      	cmp	r3, #4
20001430:	d904      	bls.n	2000143c <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
20001432:	697b      	ldr	r3, [r7, #20]
20001434:	f04f 0200 	mov.w	r2, #0
20001438:	815a      	strh	r2, [r3, #10]
                break;
2000143a:	e015      	b.n	20001468 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
2000143c:	f7ff feb0 	bl	200011a0 <getWord>
20001440:	4603      	mov	r3, r0
20001442:	81bb      	strh	r3, [r7, #12]
            sum += w;
20001444:	8a7a      	ldrh	r2, [r7, #18]
20001446:	89bb      	ldrh	r3, [r7, #12]
20001448:	4413      	add	r3, r2
2000144a:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
2000144c:	697a      	ldr	r2, [r7, #20]
2000144e:	7afb      	ldrb	r3, [r7, #11]
20001450:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001454:	4413      	add	r3, r2
20001456:	89ba      	ldrh	r2, [r7, #12]
20001458:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
2000145a:	7afb      	ldrb	r3, [r7, #11]
2000145c:	f103 0301 	add.w	r3, r3, #1
20001460:	72fb      	strb	r3, [r7, #11]
20001462:	7afb      	ldrb	r3, [r7, #11]
20001464:	2b05      	cmp	r3, #5
20001466:	d9da      	bls.n	2000141e <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20001468:	8a3a      	ldrh	r2, [r7, #16]
2000146a:	8a7b      	ldrh	r3, [r7, #18]
2000146c:	429a      	cmp	r2, r3
2000146e:	d104      	bne.n	2000147a <Pixy_get_blocks+0x12e>
            blockCount++;
20001470:	89fb      	ldrh	r3, [r7, #14]
20001472:	f103 0301 	add.w	r3, r3, #1
20001476:	81fb      	strh	r3, [r7, #14]
20001478:	e005      	b.n	20001486 <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
2000147a:	f64b 106c 	movw	r0, #47468	; 0xb96c
2000147e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001482:	f003 fce3 	bl	20004e4c <puts>

        w = getWord();
20001486:	f7ff fe8b 	bl	200011a0 <getWord>
2000148a:	4603      	mov	r3, r0
2000148c:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
2000148e:	89ba      	ldrh	r2, [r7, #12]
20001490:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001494:	429a      	cmp	r2, r3
20001496:	d107      	bne.n	200014a8 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
20001498:	f24c 33a4 	movw	r3, #50084	; 0xc3a4
2000149c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014a0:	f04f 0200 	mov.w	r2, #0
200014a4:	701a      	strb	r2, [r3, #0]
200014a6:	e00e      	b.n	200014c6 <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
200014a8:	89ba      	ldrh	r2, [r7, #12]
200014aa:	f64a 2356 	movw	r3, #43606	; 0xaa56
200014ae:	429a      	cmp	r2, r3
200014b0:	d107      	bne.n	200014c2 <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
200014b2:	f24c 33a4 	movw	r3, #50084	; 0xc3a4
200014b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ba:	f04f 0201 	mov.w	r2, #1
200014be:	701a      	strb	r2, [r3, #0]
200014c0:	e001      	b.n	200014c6 <Pixy_get_blocks+0x17a>
        else
            return blockCount;
200014c2:	89fb      	ldrh	r3, [r7, #14]
200014c4:	e008      	b.n	200014d8 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200014c6:	89fa      	ldrh	r2, [r7, #14]
200014c8:	88fb      	ldrh	r3, [r7, #6]
200014ca:	429a      	cmp	r2, r3
200014cc:	d203      	bcs.n	200014d6 <Pixy_get_blocks+0x18a>
200014ce:	89fb      	ldrh	r3, [r7, #14]
200014d0:	2b63      	cmp	r3, #99	; 0x63
200014d2:	f67f af5c 	bls.w	2000138e <Pixy_get_blocks+0x42>
200014d6:	e7ff      	b.n	200014d8 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
200014d8:	4618      	mov	r0, r3
200014da:	f107 0718 	add.w	r7, r7, #24
200014de:	46bd      	mov	sp, r7
200014e0:	bd80      	pop	{r7, pc}
200014e2:	bf00      	nop

200014e4 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
200014e4:	b580      	push	{r7, lr}
200014e6:	b082      	sub	sp, #8
200014e8:	af00      	add	r7, sp, #0
200014ea:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
200014ec:	f04f 0001 	mov.w	r0, #1
200014f0:	f7ff ff2c 	bl	2000134c <Pixy_get_blocks>
200014f4:	4603      	mov	r3, r0
200014f6:	2b00      	cmp	r3, #0
200014f8:	d102      	bne.n	20001500 <Pixy_get_target_location+0x1c>
        return -1;
200014fa:	f04f 33ff 	mov.w	r3, #4294967295
200014fe:	e013      	b.n	20001528 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20001500:	f24c 33a0 	movw	r3, #50080	; 0xc3a0
20001504:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001508:	681b      	ldr	r3, [r3, #0]
2000150a:	885b      	ldrh	r3, [r3, #2]
2000150c:	461a      	mov	r2, r3
2000150e:	687b      	ldr	r3, [r7, #4]
20001510:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
20001512:	f24c 33a0 	movw	r3, #50080	; 0xc3a0
20001516:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000151a:	681b      	ldr	r3, [r3, #0]
2000151c:	889b      	ldrh	r3, [r3, #4]
2000151e:	461a      	mov	r2, r3
20001520:	687b      	ldr	r3, [r7, #4]
20001522:	805a      	strh	r2, [r3, #2]

    return 0;
20001524:	f04f 0300 	mov.w	r3, #0
}
20001528:	4618      	mov	r0, r3
2000152a:	f107 0708 	add.w	r7, r7, #8
2000152e:	46bd      	mov	sp, r7
20001530:	bd80      	pop	{r7, pc}
20001532:	bf00      	nop

20001534 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20001534:	b580      	push	{r7, lr}
20001536:	b084      	sub	sp, #16
20001538:	af00      	add	r7, sp, #0
2000153a:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
2000153c:	f240 0300 	movw	r3, #0
20001540:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001544:	60fb      	str	r3, [r7, #12]
    *state = *address;
20001546:	687a      	ldr	r2, [r7, #4]
20001548:	68fb      	ldr	r3, [r7, #12]
2000154a:	4611      	mov	r1, r2
2000154c:	461a      	mov	r2, r3
2000154e:	f04f 0304 	mov.w	r3, #4
20001552:	4608      	mov	r0, r1
20001554:	4611      	mov	r1, r2
20001556:	461a      	mov	r2, r3
20001558:	f003 fad4 	bl	20004b04 <memcpy>
}
2000155c:	f107 0710 	add.w	r7, r7, #16
20001560:	46bd      	mov	sp, r7
20001562:	bd80      	pop	{r7, pc}

20001564 <n64_reset>:

// send a reset signal
void n64_reset()
{
20001564:	b480      	push	{r7}
20001566:	b083      	sub	sp, #12
20001568:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
2000156a:	f240 0300 	movw	r3, #0
2000156e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001572:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20001574:	687b      	ldr	r3, [r7, #4]
20001576:	f04f 02ff 	mov.w	r2, #255	; 0xff
2000157a:	601a      	str	r2, [r3, #0]
}
2000157c:	f107 070c 	add.w	r7, r7, #12
20001580:	46bd      	mov	sp, r7
20001582:	bc80      	pop	{r7}
20001584:	4770      	bx	lr
20001586:	bf00      	nop

20001588 <n64_enable>:

// enable button polling
void n64_enable()
{
20001588:	b480      	push	{r7}
2000158a:	b083      	sub	sp, #12
2000158c:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
2000158e:	f240 0300 	movw	r3, #0
20001592:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001596:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
20001598:	687b      	ldr	r3, [r7, #4]
2000159a:	f04f 0201 	mov.w	r2, #1
2000159e:	601a      	str	r2, [r3, #0]
}
200015a0:	f107 070c 	add.w	r7, r7, #12
200015a4:	46bd      	mov	sp, r7
200015a6:	bc80      	pop	{r7}
200015a8:	4770      	bx	lr
200015aa:	bf00      	nop

200015ac <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
200015ac:	b480      	push	{r7}
200015ae:	b085      	sub	sp, #20
200015b0:	af00      	add	r7, sp, #0
200015b2:	4603      	mov	r3, r0
200015b4:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
200015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015ba:	2b06      	cmp	r3, #6
200015bc:	dc07      	bgt.n	200015ce <_map_n64_to_pwm_val+0x22>
200015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015c2:	f113 0f06 	cmn.w	r3, #6
200015c6:	db02      	blt.n	200015ce <_map_n64_to_pwm_val+0x22>
		val = 0;
200015c8:	f04f 0300 	mov.w	r3, #0
200015cc:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
200015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015d2:	2b50      	cmp	r3, #80	; 0x50
200015d4:	dd03      	ble.n	200015de <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
200015d6:	f04f 0350 	mov.w	r3, #80	; 0x50
200015da:	71fb      	strb	r3, [r7, #7]
200015dc:	e007      	b.n	200015ee <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
200015de:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015e2:	f113 0f50 	cmn.w	r3, #80	; 0x50
200015e6:	da02      	bge.n	200015ee <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
200015e8:	f06f 034f 	mvn.w	r3, #79	; 0x4f
200015ec:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
200015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
200015f2:	f240 2271 	movw	r2, #625	; 0x271
200015f6:	fb02 f303 	mul.w	r3, r2, r3
200015fa:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
200015fc:	68fb      	ldr	r3, [r7, #12]
200015fe:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20001602:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
20001606:	4618      	mov	r0, r3
20001608:	f107 0714 	add.w	r7, r7, #20
2000160c:	46bd      	mov	sp, r7
2000160e:	bc80      	pop	{r7}
20001610:	4770      	bx	lr
20001612:	bf00      	nop

20001614 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20001614:	b580      	push	{r7, lr}
20001616:	b082      	sub	sp, #8
20001618:	af00      	add	r7, sp, #0
2000161a:	6078      	str	r0, [r7, #4]
2000161c:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
2000161e:	687b      	ldr	r3, [r7, #4]
20001620:	789b      	ldrb	r3, [r3, #2]
20001622:	b25b      	sxtb	r3, r3
20001624:	4618      	mov	r0, r3
20001626:	f7ff ffc1 	bl	200015ac <_map_n64_to_pwm_val>
2000162a:	4602      	mov	r2, r0
2000162c:	683b      	ldr	r3, [r7, #0]
2000162e:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20001630:	687b      	ldr	r3, [r7, #4]
20001632:	78db      	ldrb	r3, [r3, #3]
20001634:	b25b      	sxtb	r3, r3
20001636:	4618      	mov	r0, r3
20001638:	f7ff ffb8 	bl	200015ac <_map_n64_to_pwm_val>
2000163c:	4602      	mov	r2, r0
2000163e:	683b      	ldr	r3, [r7, #0]
20001640:	605a      	str	r2, [r3, #4]
}
20001642:	f107 0708 	add.w	r7, r7, #8
20001646:	46bd      	mov	sp, r7
20001648:	bd80      	pop	{r7, pc}
2000164a:	bf00      	nop

2000164c <set_x_servo_analog_pw>:

#include "servo_control.h"

//void servo_do(uint32_t* addr) {*addr = (uint32_t) 170000;}

void set_x_servo_analog_pw(uint32_t new_pw) {
2000164c:	b580      	push	{r7, lr}
2000164e:	b084      	sub	sp, #16
20001650:	af00      	add	r7, sp, #0
20001652:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001654:	f64b 53d0 	movw	r3, #48592	; 0xbdd0
20001658:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000165c:	681b      	ldr	r3, [r3, #0]
2000165e:	687a      	ldr	r2, [r7, #4]
20001660:	429a      	cmp	r2, r3
20001662:	d01a      	beq.n	2000169a <set_x_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
20001664:	f240 1300 	movw	r3, #256	; 0x100
20001668:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000166c:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
2000166e:	68fb      	ldr	r3, [r7, #12]
20001670:	687a      	ldr	r2, [r7, #4]
20001672:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001674:	f64b 53d0 	movw	r3, #48592	; 0xbdd0
20001678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000167c:	687a      	ldr	r2, [r7, #4]
2000167e:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
20001680:	f64b 53d0 	movw	r3, #48592	; 0xbdd0
20001684:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001688:	681b      	ldr	r3, [r3, #0]
2000168a:	f64b 10b0 	movw	r0, #47536	; 0xb9b0
2000168e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001692:	4619      	mov	r1, r3
20001694:	f003 fb6c 	bl	20004d70 <printf>
20001698:	e000      	b.n	2000169c <set_x_servo_analog_pw+0x50>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
2000169a:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
2000169c:	f107 0710 	add.w	r7, r7, #16
200016a0:	46bd      	mov	sp, r7
200016a2:	bd80      	pop	{r7, pc}

200016a4 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
200016a4:	b580      	push	{r7, lr}
200016a6:	b084      	sub	sp, #16
200016a8:	af00      	add	r7, sp, #0
200016aa:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200016ac:	f64b 53cc 	movw	r3, #48588	; 0xbdcc
200016b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b4:	681b      	ldr	r3, [r3, #0]
200016b6:	687a      	ldr	r2, [r7, #4]
200016b8:	429a      	cmp	r2, r3
200016ba:	d01a      	beq.n	200016f2 <set_y_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
200016bc:	f240 1340 	movw	r3, #320	; 0x140
200016c0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200016c4:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
200016c6:	68fb      	ldr	r3, [r7, #12]
200016c8:	687a      	ldr	r2, [r7, #4]
200016ca:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
200016cc:	f64b 53cc 	movw	r3, #48588	; 0xbdcc
200016d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016d4:	687a      	ldr	r2, [r7, #4]
200016d6:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
200016d8:	f64b 53cc 	movw	r3, #48588	; 0xbdcc
200016dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e0:	681b      	ldr	r3, [r3, #0]
200016e2:	f64b 10c8 	movw	r0, #47560	; 0xb9c8
200016e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016ea:	4619      	mov	r1, r3
200016ec:	f003 fb40 	bl	20004d70 <printf>
200016f0:	e000      	b.n	200016f4 <set_y_servo_analog_pw+0x50>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200016f2:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
200016f4:	f107 0710 	add.w	r7, r7, #16
200016f8:	46bd      	mov	sp, r7
200016fa:	bd80      	pop	{r7, pc}

200016fc <disp_init>:
#include "stats_display.h"
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"

void disp_init(){
200016fc:	b580      	push	{r7, lr}
200016fe:	b082      	sub	sp, #8
20001700:	af02      	add	r7, sp, #8
	LCD_init();
20001702:	f7ff fb11 	bl	20000d28 <LCD_init>
	LCD_clearScreen();
20001706:	f7ff fb2d 	bl	20000d64 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
2000170a:	f04f 0301 	mov.w	r3, #1
2000170e:	9300      	str	r3, [sp, #0]
20001710:	f04f 0045 	mov.w	r0, #69	; 0x45
20001714:	f04f 0125 	mov.w	r1, #37	; 0x25
20001718:	f04f 029f 	mov.w	r2, #159	; 0x9f
2000171c:	f04f 037f 	mov.w	r3, #127	; 0x7f
20001720:	f7ff fc2c 	bl	20000f7c <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001724:	f04f 004e 	mov.w	r0, #78	; 0x4e
20001728:	f04f 011f 	mov.w	r1, #31
2000172c:	f7ff fba0 	bl	20000e70 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001730:	f64b 2000 	movw	r0, #47616	; 0xba00
20001734:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001738:	f7ff fb04 	bl	20000d44 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
2000173c:	f04f 0076 	mov.w	r0, #118	; 0x76
20001740:	f04f 011f 	mov.w	r1, #31
20001744:	f7ff fb94 	bl	20000e70 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
20001748:	f64b 2004 	movw	r0, #47620	; 0xba04
2000174c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001750:	f7ff faf8 	bl	20000d44 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001754:	f04f 0003 	mov.w	r0, #3
20001758:	f04f 0132 	mov.w	r1, #50	; 0x32
2000175c:	f7ff fb88 	bl	20000e70 <LCD_setPos>
	LCD_printStr(DIST_STR);
20001760:	f64b 2008 	movw	r0, #47624	; 0xba08
20001764:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001768:	f7ff faec 	bl	20000d44 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
2000176c:	f04f 0003 	mov.w	r0, #3
20001770:	f04f 016e 	mov.w	r1, #110	; 0x6e
20001774:	f7ff fb7c 	bl	20000e70 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
20001778:	f64b 2014 	movw	r0, #47636	; 0xba14
2000177c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001780:	f7ff fae0 	bl	20000d44 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
20001784:	f04f 0003 	mov.w	r0, #3
20001788:	f04f 0150 	mov.w	r1, #80	; 0x50
2000178c:	f7ff fb70 	bl	20000e70 <LCD_setPos>
	LCD_printStr(MODE_STR);
20001790:	f64b 201c 	movw	r0, #47644	; 0xba1c
20001794:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001798:	f7ff fad4 	bl	20000d44 <LCD_printStr>
}
2000179c:	46bd      	mov	sp, r7
2000179e:	bd80      	pop	{r7, pc}

200017a0 <disp_update>:


void disp_update(void *u_arg_v){
200017a0:	b580      	push	{r7, lr}
200017a2:	b090      	sub	sp, #64	; 0x40
200017a4:	af00      	add	r7, sp, #0
200017a6:	6078      	str	r0, [r7, #4]
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
200017a8:	687b      	ldr	r3, [r7, #4]
200017aa:	60fb      	str	r3, [r7, #12]
	if(g_disp_update_lock || u_arg_v == NULL){//This will probably drop some updates, and idgaf
200017ac:	f24c 3394 	movw	r3, #50068	; 0xc394
200017b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017b4:	781b      	ldrb	r3, [r3, #0]
200017b6:	2b00      	cmp	r3, #0
200017b8:	f040 8124 	bne.w	20001a04 <disp_update+0x264>
200017bc:	687b      	ldr	r3, [r7, #4]
200017be:	2b00      	cmp	r3, #0
200017c0:	f000 8122 	beq.w	20001a08 <disp_update+0x268>
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		DBG("screen is already updating, current update dropped");
		return; //add frees
	}
	g_disp_update_lock = 1;
200017c4:	f24c 3394 	movw	r3, #50068	; 0xc394
200017c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017cc:	f04f 0201 	mov.w	r2, #1
200017d0:	701a      	strb	r2, [r3, #0]

	DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
200017d2:	f04f 0008 	mov.w	r0, #8
200017d6:	f002 febb 	bl	20004550 <malloc>
200017da:	4603      	mov	r3, r0
200017dc:	613b      	str	r3, [r7, #16]
	*u_arg = *u_arg_global;
200017de:	693b      	ldr	r3, [r7, #16]
200017e0:	68fa      	ldr	r2, [r7, #12]
200017e2:	e892 0003 	ldmia.w	r2, {r0, r1}
200017e6:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg->lcd_state;
200017ea:	693b      	ldr	r3, [r7, #16]
200017ec:	681b      	ldr	r3, [r3, #0]
200017ee:	617b      	str	r3, [r7, #20]
	lcd_screen_state_t* last_state = u_arg->last_state;
200017f0:	693b      	ldr	r3, [r7, #16]
200017f2:	685b      	ldr	r3, [r3, #4]
200017f4:	61bb      	str	r3, [r7, #24]
	//n64_state_t* ctrlr_state = u_arg->ctrlr_state;
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	circle_t *targ = malloc(sizeof(circle_t));
200017f6:	f04f 0003 	mov.w	r0, #3
200017fa:	f002 fea9 	bl	20004550 <malloc>
200017fe:	4603      	mov	r3, r0
20001800:	61fb      	str	r3, [r7, #28]
	circle_t *lasttarg = NULL;
20001802:	f04f 0300 	mov.w	r3, #0
20001806:	623b      	str	r3, [r7, #32]

	uint8_t dist 		= lcd_state->distance;
20001808:	697b      	ldr	r3, [r7, #20]
2000180a:	791b      	ldrb	r3, [r3, #4]
2000180c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t shots 		= lcd_state->shots;
20001810:	697b      	ldr	r3, [r7, #20]
20001812:	795b      	ldrb	r3, [r3, #5]
20001814:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t mode 		= lcd_state->target_mode;
20001818:	697b      	ldr	r3, [r7, #20]
2000181a:	799b      	ldrb	r3, [r3, #6]
2000181c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	//Guarantees a refresh without rechecking
	uint8_t lastdist;
	uint8_t lastshots;
	uint8_t lastmode;

	upd_targ_arg_t* t_arg = NULL;
20001820:	f04f 0300 	mov.w	r3, #0
20001824:	62fb      	str	r3, [r7, #44]	; 0x2c
	upd_dist_arg_t* d_arg = NULL;
20001826:	f04f 0300 	mov.w	r3, #0
2000182a:	633b      	str	r3, [r7, #48]	; 0x30
	upd_shots_arg_t* s_arg = NULL;
2000182c:	f04f 0300 	mov.w	r3, #0
20001830:	637b      	str	r3, [r7, #52]	; 0x34
	upd_mode_arg_t* m_arg = NULL;
20001832:	f04f 0300 	mov.w	r3, #0
20001836:	63bb      	str	r3, [r7, #56]	; 0x38

	*targ = *(lcd_state->target_pos);
20001838:	697b      	ldr	r3, [r7, #20]
2000183a:	681b      	ldr	r3, [r3, #0]
2000183c:	69fa      	ldr	r2, [r7, #28]
2000183e:	4611      	mov	r1, r2
20001840:	461a      	mov	r2, r3
20001842:	f04f 0303 	mov.w	r3, #3
20001846:	4608      	mov	r0, r1
20001848:	4611      	mov	r1, r2
2000184a:	461a      	mov	r2, r3
2000184c:	f003 f95a 	bl	20004b04 <memcpy>
	
	if(last_state){
20001850:	69bb      	ldr	r3, [r7, #24]
20001852:	2b00      	cmp	r3, #0
20001854:	d01e      	beq.n	20001894 <disp_update+0xf4>
		lasttarg = malloc(sizeof(circle_t));
20001856:	f04f 0003 	mov.w	r0, #3
2000185a:	f002 fe79 	bl	20004550 <malloc>
2000185e:	4603      	mov	r3, r0
20001860:	623b      	str	r3, [r7, #32]
		*lasttarg = *(last_state->target_pos);
20001862:	69bb      	ldr	r3, [r7, #24]
20001864:	681b      	ldr	r3, [r3, #0]
20001866:	6a3a      	ldr	r2, [r7, #32]
20001868:	4611      	mov	r1, r2
2000186a:	461a      	mov	r2, r3
2000186c:	f04f 0303 	mov.w	r3, #3
20001870:	4608      	mov	r0, r1
20001872:	4611      	mov	r1, r2
20001874:	461a      	mov	r2, r3
20001876:	f003 f945 	bl	20004b04 <memcpy>

		lastdist= last_state->distance;
2000187a:	69bb      	ldr	r3, [r7, #24]
2000187c:	791b      	ldrb	r3, [r3, #4]
2000187e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 		lastshots= last_state->shots;
20001882:	69bb      	ldr	r3, [r7, #24]
20001884:	795b      	ldrb	r3, [r3, #5]
20001886:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 		lastmode= last_state->target_mode;
2000188a:	69bb      	ldr	r3, [r7, #24]
2000188c:	799b      	ldrb	r3, [r3, #6]
2000188e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
20001892:	e011      	b.n	200018b8 <disp_update+0x118>
	} else { //force update
		lastdist = dist+1;
20001894:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
20001898:	f103 0301 	add.w	r3, r3, #1
2000189c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		lastshots = shots+1;
200018a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200018a4:	f103 0301 	add.w	r3, r3, #1
200018a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		lastmode = mode+1;
200018ac:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
200018b0:	f103 0301 	add.w	r3, r3, #1
200018b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	}

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	t_arg = malloc(sizeof(upd_targ_arg_t));
200018b8:	f04f 0008 	mov.w	r0, #8
200018bc:	f002 fe48 	bl	20004550 <malloc>
200018c0:	4603      	mov	r3, r0
200018c2:	62fb      	str	r3, [r7, #44]	; 0x2c
	if(last_state){
200018c4:	69bb      	ldr	r3, [r7, #24]
200018c6:	2b00      	cmp	r3, #0
200018c8:	d015      	beq.n	200018f6 <disp_update+0x156>
		if(targ->x != lasttarg->x || targ->y != lasttarg->y){
200018ca:	69fb      	ldr	r3, [r7, #28]
200018cc:	781a      	ldrb	r2, [r3, #0]
200018ce:	6a3b      	ldr	r3, [r7, #32]
200018d0:	781b      	ldrb	r3, [r3, #0]
200018d2:	429a      	cmp	r2, r3
200018d4:	d105      	bne.n	200018e2 <disp_update+0x142>
200018d6:	69fb      	ldr	r3, [r7, #28]
200018d8:	785a      	ldrb	r2, [r3, #1]
200018da:	6a3b      	ldr	r3, [r7, #32]
200018dc:	785b      	ldrb	r3, [r3, #1]
200018de:	429a      	cmp	r2, r3
200018e0:	d014      	beq.n	2000190c <disp_update+0x16c>
			t_arg->targ = targ;
200018e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200018e4:	69fa      	ldr	r2, [r7, #28]
200018e6:	601a      	str	r2, [r3, #0]
			t_arg->lasttarg = lasttarg;
200018e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200018ea:	6a3a      	ldr	r2, [r7, #32]
200018ec:	605a      	str	r2, [r3, #4]
			disp_write_target(t_arg);
200018ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
200018f0:	f000 f890 	bl	20001a14 <disp_write_target>
200018f4:	e00b      	b.n	2000190e <disp_update+0x16e>
		}
	}
	else{
		t_arg->targ = targ;
200018f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200018f8:	69fa      	ldr	r2, [r7, #28]
200018fa:	601a      	str	r2, [r3, #0]
		t_arg->lasttarg = NULL;
200018fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200018fe:	f04f 0200 	mov.w	r2, #0
20001902:	605a      	str	r2, [r3, #4]
		disp_write_target(t_arg);
20001904:	6af8      	ldr	r0, [r7, #44]	; 0x2c
20001906:	f000 f885 	bl	20001a14 <disp_write_target>
2000190a:	e000      	b.n	2000190e <disp_update+0x16e>
	t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ->x != lasttarg->x || targ->y != lasttarg->y){
			t_arg->targ = targ;
			t_arg->lasttarg = lasttarg;
			disp_write_target(t_arg);
2000190c:	bf00      	nop
	//list, and therefore this function may go out of scope before the LCD
	//refreshes its display
	//
	//Therefore, all arguments must be malloc'd to avoid problems w/stack
	//cleanup
	uint8_t upd_dur = TRG_DELAY_MS;
2000190e:	f04f 0305 	mov.w	r3, #5
20001912:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if(dist != lastdist){ //Add to timer queue
20001916:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
2000191a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
2000191e:	429a      	cmp	r2, r3
20001920:	d01d      	beq.n	2000195e <disp_update+0x1be>
		DBG("adding distance update to fire in %u ms", upd_dur);
		d_arg = malloc(sizeof(upd_dist_arg_t));
20001922:	f04f 0001 	mov.w	r0, #1
20001926:	f002 fe13 	bl	20004550 <malloc>
2000192a:	4603      	mov	r3, r0
2000192c:	633b      	str	r3, [r7, #48]	; 0x30
		d_arg->dist = dist;
2000192e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20001930:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
20001934:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_dist, d_arg, to_ticks(upd_dur));
20001936:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
2000193a:	4618      	mov	r0, r3
2000193c:	f000 fb14 	bl	20001f68 <to_ticks>
20001940:	4603      	mov	r3, r0
20001942:	f641 303d 	movw	r0, #6973	; 0x1b3d
20001946:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000194a:	6b39      	ldr	r1, [r7, #48]	; 0x30
2000194c:	461a      	mov	r2, r3
2000194e:	f000 fae9 	bl	20001f24 <add_timer_single>
		//disp_write_dist(d_arg);
		upd_dur += DIST_DELAY_MS;
20001952:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001956:	f103 0305 	add.w	r3, r3, #5
2000195a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	if(shots != lastshots){
2000195e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
20001962:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
20001966:	429a      	cmp	r2, r3
20001968:	d01d      	beq.n	200019a6 <disp_update+0x206>
		DBG("adding shots update to fire in %u ms", upd_dur);
		s_arg = malloc(sizeof(upd_shots_arg_t));
2000196a:	f04f 0001 	mov.w	r0, #1
2000196e:	f002 fdef 	bl	20004550 <malloc>
20001972:	4603      	mov	r3, r0
20001974:	637b      	str	r3, [r7, #52]	; 0x34
		s_arg->shots = shots;
20001976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
20001978:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
2000197c:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_shots, s_arg, to_ticks(upd_dur));
2000197e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20001982:	4618      	mov	r0, r3
20001984:	f000 faf0 	bl	20001f68 <to_ticks>
20001988:	4603      	mov	r3, r0
2000198a:	f641 20f1 	movw	r0, #6897	; 0x1af1
2000198e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001992:	6b79      	ldr	r1, [r7, #52]	; 0x34
20001994:	461a      	mov	r2, r3
20001996:	f000 fac5 	bl	20001f24 <add_timer_single>
		//disp_write_shots(shots);
		upd_dur += SHOTS_DELAY_MS;
2000199a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
2000199e:	f103 0305 	add.w	r3, r3, #5
200019a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	if(mode != lastmode){
200019a6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
200019aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
200019ae:	429a      	cmp	r2, r3
200019b0:	d01d      	beq.n	200019ee <disp_update+0x24e>
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg = malloc(sizeof(upd_mode_arg_t));
200019b2:	f04f 0001 	mov.w	r0, #1
200019b6:	f002 fdcb 	bl	20004550 <malloc>
200019ba:	4603      	mov	r3, r0
200019bc:	63bb      	str	r3, [r7, #56]	; 0x38
		m_arg->mode = mode;
200019be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
200019c0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
200019c4:	701a      	strb	r2, [r3, #0]
		add_timer_single((handler_t)disp_write_mode, m_arg, to_ticks(upd_dur));
200019c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200019ca:	4618      	mov	r0, r3
200019cc:	f000 facc 	bl	20001f68 <to_ticks>
200019d0:	4603      	mov	r3, r0
200019d2:	f641 3089 	movw	r0, #7049	; 0x1b89
200019d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
200019dc:	461a      	mov	r2, r3
200019de:	f000 faa1 	bl	20001f24 <add_timer_single>
		//disp_write_mode(mode);
		upd_dur += MODE_DELAY_MS;
200019e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200019e6:	f103 0305 	add.w	r3, r3, #5
200019ea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, u_arg, upd_dur);
200019ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200019f2:	f641 30e1 	movw	r0, #7137	; 0x1be1
200019f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019fa:	6939      	ldr	r1, [r7, #16]
200019fc:	461a      	mov	r2, r3
200019fe:	f000 fa91 	bl	20001f24 <add_timer_single>
20001a02:	e002      	b.n	20001a0a <disp_update+0x26a>
	if(g_disp_update_lock || u_arg_v == NULL){//This will probably drop some updates, and idgaf
		//free(u_arg_global->lcd_state);
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		DBG("screen is already updating, current update dropped");
		return; //add frees
20001a04:	bf00      	nop
20001a06:	e000      	b.n	20001a0a <disp_update+0x26a>
20001a08:	bf00      	nop
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, u_arg, upd_dur);
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
20001a0a:	f107 0740 	add.w	r7, r7, #64	; 0x40
20001a0e:	46bd      	mov	sp, r7
20001a10:	bd80      	pop	{r7, pc}
20001a12:	bf00      	nop

20001a14 <disp_write_target>:


//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_target(void *t_v){
20001a14:	b580      	push	{r7, lr}
20001a16:	b088      	sub	sp, #32
20001a18:	af00      	add	r7, sp, #0
20001a1a:	6078      	str	r0, [r7, #4]
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;
20001a1c:	687b      	ldr	r3, [r7, #4]
20001a1e:	613b      	str	r3, [r7, #16]

	circle_t* targ = t->targ;
20001a20:	693b      	ldr	r3, [r7, #16]
20001a22:	681b      	ldr	r3, [r3, #0]
20001a24:	617b      	str	r3, [r7, #20]
	circle_t* lasttarg = t->lasttarg;
20001a26:	693b      	ldr	r3, [r7, #16]
20001a28:	685b      	ldr	r3, [r3, #4]
20001a2a:	61bb      	str	r3, [r7, #24]
	uint8_t tx = targ->x;
20001a2c:	697b      	ldr	r3, [r7, #20]
20001a2e:	781b      	ldrb	r3, [r3, #0]
20001a30:	773b      	strb	r3, [r7, #28]
	uint8_t ty = targ->y;
20001a32:	697b      	ldr	r3, [r7, #20]
20001a34:	785b      	ldrb	r3, [r3, #1]
20001a36:	777b      	strb	r3, [r7, #29]
	uint8_t ly;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
20001a38:	7f3b      	ldrb	r3, [r7, #28]
20001a3a:	f107 020c 	add.w	r2, r7, #12
20001a3e:	4610      	mov	r0, r2
20001a40:	f64b 2124 	movw	r1, #47652	; 0xba24
20001a44:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a48:	461a      	mov	r2, r3
20001a4a:	f003 fa1b 	bl	20004e84 <sprintf>
	sprintf(vert, "%03d", ty);
20001a4e:	7f7b      	ldrb	r3, [r7, #29]
20001a50:	f107 0208 	add.w	r2, r7, #8
20001a54:	4610      	mov	r0, r2
20001a56:	f64b 2124 	movw	r1, #47652	; 0xba24
20001a5a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a5e:	461a      	mov	r2, r3
20001a60:	f003 fa10 	bl	20004e84 <sprintf>
	//This just clears the whole screen, inefficient
	//LCD_eraseBlock(TARGET_UL_POS_X, TARGET_UL_POS_Y, TARGET_LR_POS_X, TARGET_LR_POS_Y); //Clear X:aaaY:bbb
	//LCD_eraseBlock(TARGET_BOX_X1+1, TARGET_BOX_Y1+1, TARGET_BOX_X2-1, TARGET_BOX_Y2-1); //Clear entire target area
	//erase last circle only if the second arg isn't null
	if(lasttarg != NULL){
20001a64:	69bb      	ldr	r3, [r7, #24]
20001a66:	2b00      	cmp	r3, #0
20001a68:	d015      	beq.n	20001a96 <disp_write_target+0x82>
		lx = lasttarg->x;
20001a6a:	69bb      	ldr	r3, [r7, #24]
20001a6c:	781b      	ldrb	r3, [r3, #0]
20001a6e:	77bb      	strb	r3, [r7, #30]
		ly = lasttarg->y;
20001a70:	69bb      	ldr	r3, [r7, #24]
20001a72:	785b      	ldrb	r3, [r3, #1]
20001a74:	77fb      	strb	r3, [r7, #31]
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
20001a76:	7fbb      	ldrb	r3, [r7, #30]
20001a78:	f103 0349 	add.w	r3, r3, #73	; 0x49
20001a7c:	b2da      	uxtb	r2, r3
20001a7e:	7ffb      	ldrb	r3, [r7, #31]
20001a80:	f103 0329 	add.w	r3, r3, #41	; 0x29
20001a84:	b2db      	uxtb	r3, r3
20001a86:	4610      	mov	r0, r2
20001a88:	4619      	mov	r1, r3
20001a8a:	f04f 0203 	mov.w	r2, #3
20001a8e:	f04f 0300 	mov.w	r3, #0
20001a92:	f7ff fafd 	bl	20001090 <LCD_drawCircle>
	}
	//X:
	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
20001a96:	f04f 0060 	mov.w	r0, #96	; 0x60
20001a9a:	f04f 011f 	mov.w	r1, #31
20001a9e:	f7ff f9e7 	bl	20000e70 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
20001aa2:	f107 030c 	add.w	r3, r7, #12
20001aa6:	4618      	mov	r0, r3
20001aa8:	f7ff f94c 	bl	20000d44 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
20001aac:	f04f 0088 	mov.w	r0, #136	; 0x88
20001ab0:	f04f 011f 	mov.w	r1, #31
20001ab4:	f7ff f9dc 	bl	20000e70 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
20001ab8:	f107 0308 	add.w	r3, r7, #8
20001abc:	4618      	mov	r0, r3
20001abe:	f7ff f941 	bl	20000d44 <LCD_printStr>

	//Draw the new target
	//add radius + 1 to prevent clipping with edges of target box
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
20001ac2:	7f3b      	ldrb	r3, [r7, #28]
20001ac4:	f103 0349 	add.w	r3, r3, #73	; 0x49
20001ac8:	b2da      	uxtb	r2, r3
20001aca:	7f7b      	ldrb	r3, [r7, #29]
20001acc:	f103 0329 	add.w	r3, r3, #41	; 0x29
20001ad0:	b2db      	uxtb	r3, r3
20001ad2:	4610      	mov	r0, r2
20001ad4:	4619      	mov	r1, r3
20001ad6:	f04f 0203 	mov.w	r2, #3
20001ada:	f04f 0301 	mov.w	r3, #1
20001ade:	f7ff fad7 	bl	20001090 <LCD_drawCircle>
	DBG("drawing target (%u,%u)", tx, ty);
	//Argument is assumed to have been malloc'd
	free(t);
20001ae2:	6938      	ldr	r0, [r7, #16]
20001ae4:	f002 fd2c 	bl	20004540 <free>
}
20001ae8:	f107 0720 	add.w	r7, r7, #32
20001aec:	46bd      	mov	sp, r7
20001aee:	bd80      	pop	{r7, pc}

20001af0 <disp_write_shots>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
20001af0:	b580      	push	{r7, lr}
20001af2:	b086      	sub	sp, #24
20001af4:	af00      	add	r7, sp, #0
20001af6:	6078      	str	r0, [r7, #4]
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
20001af8:	687b      	ldr	r3, [r7, #4]
20001afa:	613b      	str	r3, [r7, #16]

	uint8_t shots = s->shots;
20001afc:	693b      	ldr	r3, [r7, #16]
20001afe:	781b      	ldrb	r3, [r3, #0]
20001b00:	75fb      	strb	r3, [r7, #23]
	char num[3];
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	LCD_setPos(SHOTS_LEFT_POS_X + SHOTS_STR_SZ * CHAR_WIDTH, SHOTS_LEFT_POS_Y);
20001b02:	f04f 002d 	mov.w	r0, #45	; 0x2d
20001b06:	f04f 016e 	mov.w	r1, #110	; 0x6e
20001b0a:	f7ff f9b1 	bl	20000e70 <LCD_setPos>
	sprintf(num, "%02d", shots);
20001b0e:	7dfb      	ldrb	r3, [r7, #23]
20001b10:	f107 020c 	add.w	r2, r7, #12
20001b14:	4610      	mov	r0, r2
20001b16:	f64b 212c 	movw	r1, #47660	; 0xba2c
20001b1a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b1e:	461a      	mov	r2, r3
20001b20:	f003 f9b0 	bl	20004e84 <sprintf>
	LCD_printStr(num);
20001b24:	f107 030c 	add.w	r3, r7, #12
20001b28:	4618      	mov	r0, r3
20001b2a:	f7ff f90b 	bl	20000d44 <LCD_printStr>

	DBG("writing shots %u", shots);

	//Argument is assumed to have been malloc'd
	free(s);
20001b2e:	6938      	ldr	r0, [r7, #16]
20001b30:	f002 fd06 	bl	20004540 <free>
}
20001b34:	f107 0718 	add.w	r7, r7, #24
20001b38:	46bd      	mov	sp, r7
20001b3a:	bd80      	pop	{r7, pc}

20001b3c <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
20001b3c:	b580      	push	{r7, lr}
20001b3e:	b086      	sub	sp, #24
20001b40:	af00      	add	r7, sp, #0
20001b42:	6078      	str	r0, [r7, #4]
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;
20001b44:	687b      	ldr	r3, [r7, #4]
20001b46:	613b      	str	r3, [r7, #16]

	uint8_t distance = d->dist;
20001b48:	693b      	ldr	r3, [r7, #16]
20001b4a:	781b      	ldrb	r3, [r3, #0]
20001b4c:	75fb      	strb	r3, [r7, #23]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001b4e:	f04f 0003 	mov.w	r0, #3
20001b52:	f04f 0132 	mov.w	r1, #50	; 0x32
20001b56:	f7ff f98b 	bl	20000e70 <LCD_setPos>
	sprintf(num, "%03d", distance);
20001b5a:	7dfb      	ldrb	r3, [r7, #23]
20001b5c:	f107 020c 	add.w	r2, r7, #12
20001b60:	4610      	mov	r0, r2
20001b62:	f64b 2124 	movw	r1, #47652	; 0xba24
20001b66:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b6a:	461a      	mov	r2, r3
20001b6c:	f003 f98a 	bl	20004e84 <sprintf>
	LCD_printStr(num);
20001b70:	f107 030c 	add.w	r3, r7, #12
20001b74:	4618      	mov	r0, r3
20001b76:	f7ff f8e5 	bl	20000d44 <LCD_printStr>
	DBG("writing distance %u", distance);
	//Argument is assumed to have been malloc'd
	free(d);
20001b7a:	6938      	ldr	r0, [r7, #16]
20001b7c:	f002 fce0 	bl	20004540 <free>
}
20001b80:	f107 0718 	add.w	r7, r7, #24
20001b84:	46bd      	mov	sp, r7
20001b86:	bd80      	pop	{r7, pc}

20001b88 <disp_write_mode>:

void disp_write_mode(void *m_v){
20001b88:	b580      	push	{r7, lr}
20001b8a:	b084      	sub	sp, #16
20001b8c:	af00      	add	r7, sp, #0
20001b8e:	6078      	str	r0, [r7, #4]
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;
20001b90:	687b      	ldr	r3, [r7, #4]
20001b92:	60bb      	str	r3, [r7, #8]

	//redundant, for clarity
	uint8_t mode = m->mode;
20001b94:	68bb      	ldr	r3, [r7, #8]
20001b96:	781b      	ldrb	r3, [r3, #0]
20001b98:	73fb      	strb	r3, [r7, #15]
	if(mode == AUTO_MODE){
20001b9a:	7bfb      	ldrb	r3, [r7, #15]
20001b9c:	2b01      	cmp	r3, #1
20001b9e:	d10c      	bne.n	20001bba <disp_write_mode+0x32>
		//New mode is auto, erase manual
		//LCD_eraseBlock(MODE_POS_X, MODE_POS_Y, MODE_POS_X + MANUAL_STR_SZ * CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_setPos(MODE_POS_X +(MODE_STR_SZ-1)*CHAR_WIDTH, MODE_POS_Y);
20001ba0:	f04f 0021 	mov.w	r0, #33	; 0x21
20001ba4:	f04f 0150 	mov.w	r1, #80	; 0x50
20001ba8:	f7ff f962 	bl	20000e70 <LCD_setPos>
		LCD_printStr(AUTO_STR);
20001bac:	f64b 2034 	movw	r0, #47668	; 0xba34
20001bb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bb4:	f7ff f8c6 	bl	20000d44 <LCD_printStr>
20001bb8:	e00b      	b.n	20001bd2 <disp_write_mode+0x4a>
	} else {
		//New mode is manual, erase auto
		//LCD_eraseBlock(MODE_POS_X, MODE_POS_Y, MODE_POS_X + AUTO_STR_SZ * CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_setPos(MODE_POS_X +(MODE_STR_SZ-1)*CHAR_WIDTH, MODE_POS_Y);
20001bba:	f04f 0021 	mov.w	r0, #33	; 0x21
20001bbe:	f04f 0150 	mov.w	r1, #80	; 0x50
20001bc2:	f7ff f955 	bl	20000e70 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
20001bc6:	f64b 203c 	movw	r0, #47676	; 0xba3c
20001bca:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bce:	f7ff f8b9 	bl	20000d44 <LCD_printStr>
	}
	DBG("writing mode %u", mode);
	//Argument is assumed to have been malloc'd
	free(m);
20001bd2:	68b8      	ldr	r0, [r7, #8]
20001bd4:	f002 fcb4 	bl	20004540 <free>
}
20001bd8:	f107 0710 	add.w	r7, r7, #16
20001bdc:	46bd      	mov	sp, r7
20001bde:	bd80      	pop	{r7, pc}

20001be0 <disp_upd_finish>:

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
20001be0:	b580      	push	{r7, lr}
20001be2:	b082      	sub	sp, #8
20001be4:	af00      	add	r7, sp, #0
20001be6:	6078      	str	r0, [r7, #4]
	g_disp_update_lock = 0;
20001be8:	f24c 3394 	movw	r3, #50068	; 0xc394
20001bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bf0:	f04f 0200 	mov.w	r2, #0
20001bf4:	701a      	strb	r2, [r3, #0]
	DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;
	//free(u_arg->lcd_state);
	//free(u_arg->last_state);
	free(u_arg_v);
20001bf6:	6878      	ldr	r0, [r7, #4]
20001bf8:	f002 fca2 	bl	20004540 <free>
}
20001bfc:	f107 0708 	add.w	r7, r7, #8
20001c00:	46bd      	mov	sp, r7
20001c02:	bd80      	pop	{r7, pc}

20001c04 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001c04:	b480      	push	{r7}
20001c06:	b083      	sub	sp, #12
20001c08:	af00      	add	r7, sp, #0
20001c0a:	4603      	mov	r3, r0
20001c0c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001c0e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c12:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001c1a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001c1e:	88f9      	ldrh	r1, [r7, #6]
20001c20:	f001 011f 	and.w	r1, r1, #31
20001c24:	f04f 0001 	mov.w	r0, #1
20001c28:	fa00 f101 	lsl.w	r1, r0, r1
20001c2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001c30:	f107 070c 	add.w	r7, r7, #12
20001c34:	46bd      	mov	sp, r7
20001c36:	bc80      	pop	{r7}
20001c38:	4770      	bx	lr
20001c3a:	bf00      	nop

20001c3c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001c3c:	b480      	push	{r7}
20001c3e:	b083      	sub	sp, #12
20001c40:	af00      	add	r7, sp, #0
20001c42:	4603      	mov	r3, r0
20001c44:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001c46:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001c52:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001c56:	88f9      	ldrh	r1, [r7, #6]
20001c58:	f001 011f 	and.w	r1, r1, #31
20001c5c:	f04f 0001 	mov.w	r0, #1
20001c60:	fa00 f101 	lsl.w	r1, r0, r1
20001c64:	f102 0220 	add.w	r2, r2, #32
20001c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001c6c:	f107 070c 	add.w	r7, r7, #12
20001c70:	46bd      	mov	sp, r7
20001c72:	bc80      	pop	{r7}
20001c74:	4770      	bx	lr
20001c76:	bf00      	nop

20001c78 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001c78:	b480      	push	{r7}
20001c7a:	b083      	sub	sp, #12
20001c7c:	af00      	add	r7, sp, #0
20001c7e:	4603      	mov	r3, r0
20001c80:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c82:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c86:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c8a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001c8e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001c92:	88f9      	ldrh	r1, [r7, #6]
20001c94:	f001 011f 	and.w	r1, r1, #31
20001c98:	f04f 0001 	mov.w	r0, #1
20001c9c:	fa00 f101 	lsl.w	r1, r0, r1
20001ca0:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001ca8:	f107 070c 	add.w	r7, r7, #12
20001cac:	46bd      	mov	sp, r7
20001cae:	bc80      	pop	{r7}
20001cb0:	4770      	bx	lr
20001cb2:	bf00      	nop

20001cb4 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20001cb4:	b580      	push	{r7, lr}
20001cb6:	b082      	sub	sp, #8
20001cb8:	af00      	add	r7, sp, #0
20001cba:	4603      	mov	r3, r0
20001cbc:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
20001cbe:	f04f 0014 	mov.w	r0, #20
20001cc2:	f7ff ffbb 	bl	20001c3c <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001cc6:	f242 0300 	movw	r3, #8192	; 0x2000
20001cca:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001cce:	f242 0200 	movw	r2, #8192	; 0x2000
20001cd2:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001cd6:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001cd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20001cdc:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001cde:	f245 0300 	movw	r3, #20480	; 0x5000
20001ce2:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001ce6:	f04f 0200 	mov.w	r2, #0
20001cea:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001cec:	f240 0300 	movw	r3, #0
20001cf0:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001cf4:	f04f 0200 	mov.w	r2, #0
20001cf8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20001cfc:	f240 0300 	movw	r3, #0
20001d00:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001d04:	f04f 0200 	mov.w	r2, #0
20001d08:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001d0c:	f240 0300 	movw	r3, #0
20001d10:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001d14:	79fa      	ldrb	r2, [r7, #7]
20001d16:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20001d1a:	f245 0300 	movw	r3, #20480	; 0x5000
20001d1e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001d22:	f04f 0201 	mov.w	r2, #1
20001d26:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20001d28:	f04f 0014 	mov.w	r0, #20
20001d2c:	f7ff ffa4 	bl	20001c78 <NVIC_ClearPendingIRQ>
}
20001d30:	f107 0708 	add.w	r7, r7, #8
20001d34:	46bd      	mov	sp, r7
20001d36:	bd80      	pop	{r7, pc}

20001d38 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20001d38:	b480      	push	{r7}
20001d3a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001d3c:	f240 0300 	movw	r3, #0
20001d40:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001d44:	f04f 0201 	mov.w	r2, #1
20001d48:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20001d4c:	46bd      	mov	sp, r7
20001d4e:	bc80      	pop	{r7}
20001d50:	4770      	bx	lr
20001d52:	bf00      	nop

20001d54 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20001d54:	b480      	push	{r7}
20001d56:	b083      	sub	sp, #12
20001d58:	af00      	add	r7, sp, #0
20001d5a:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20001d5c:	f245 0300 	movw	r3, #20480	; 0x5000
20001d60:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001d64:	687a      	ldr	r2, [r7, #4]
20001d66:	605a      	str	r2, [r3, #4]
}
20001d68:	f107 070c 	add.w	r7, r7, #12
20001d6c:	46bd      	mov	sp, r7
20001d6e:	bc80      	pop	{r7}
20001d70:	4770      	bx	lr
20001d72:	bf00      	nop

20001d74 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20001d74:	b580      	push	{r7, lr}
20001d76:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20001d78:	f240 0300 	movw	r3, #0
20001d7c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001d80:	f04f 0201 	mov.w	r2, #1
20001d84:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20001d88:	f04f 0014 	mov.w	r0, #20
20001d8c:	f7ff ff3a 	bl	20001c04 <NVIC_EnableIRQ>
}
20001d90:	bd80      	pop	{r7, pc}
20001d92:	bf00      	nop

20001d94 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20001d94:	b480      	push	{r7}
20001d96:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20001d98:	f245 0300 	movw	r3, #20480	; 0x5000
20001d9c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001da0:	f04f 0201 	mov.w	r2, #1
20001da4:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20001da6:	f3bf 8f4f 	dsb	sy
}
20001daa:	46bd      	mov	sp, r7
20001dac:	bc80      	pop	{r7}
20001dae:	4770      	bx	lr

20001db0 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
20001db0:	b580      	push	{r7, lr}
20001db2:	b082      	sub	sp, #8
20001db4:	af00      	add	r7, sp, #0
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
20001db6:	f000 f8ef 	bl	20001f98 <update_timers>
20001dba:	4603      	mov	r3, r0
20001dbc:	603b      	str	r3, [r7, #0]

    MSS_TIM1_clear_irq();
20001dbe:	f7ff ffe9 	bl	20001d94 <MSS_TIM1_clear_irq>

    // if not empty, start the timer again
    if (root) {
20001dc2:	f24c 3350 	movw	r3, #50000	; 0xc350
20001dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dca:	681b      	ldr	r3, [r3, #0]
20001dcc:	2b00      	cmp	r3, #0
20001dce:	d019      	beq.n	20001e04 <Timer1_IRQHandler+0x54>
        MSS_TIM1_load_immediate(root->time_left);
20001dd0:	f24c 3350 	movw	r3, #50000	; 0xc350
20001dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dd8:	681b      	ldr	r3, [r3, #0]
20001dda:	685b      	ldr	r3, [r3, #4]
20001ddc:	4618      	mov	r0, r3
20001dde:	f7ff ffb9 	bl	20001d54 <MSS_TIM1_load_immediate>
        MSS_TIM1_start();
20001de2:	f7ff ffa9 	bl	20001d38 <MSS_TIM1_start>
    }

    // call the timer handlers
    while (handlers) {
20001de6:	e00d      	b.n	20001e04 <Timer1_IRQHandler+0x54>
        handlers->handler(handlers->arg);
20001de8:	683b      	ldr	r3, [r7, #0]
20001dea:	681b      	ldr	r3, [r3, #0]
20001dec:	683a      	ldr	r2, [r7, #0]
20001dee:	6892      	ldr	r2, [r2, #8]
20001df0:	4610      	mov	r0, r2
20001df2:	4798      	blx	r3

        struct Handler* tmp = handlers;
20001df4:	683b      	ldr	r3, [r7, #0]
20001df6:	607b      	str	r3, [r7, #4]
        handlers = handlers->next;
20001df8:	683b      	ldr	r3, [r7, #0]
20001dfa:	685b      	ldr	r3, [r3, #4]
20001dfc:	603b      	str	r3, [r7, #0]

        free(tmp);
20001dfe:	6878      	ldr	r0, [r7, #4]
20001e00:	f002 fb9e 	bl	20004540 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
20001e04:	683b      	ldr	r3, [r7, #0]
20001e06:	2b00      	cmp	r3, #0
20001e08:	d1ee      	bne.n	20001de8 <Timer1_IRQHandler+0x38>
        struct Handler* tmp = handlers;
        handlers = handlers->next;

        free(tmp);
    }
}
20001e0a:	f107 0708 	add.w	r7, r7, #8
20001e0e:	46bd      	mov	sp, r7
20001e10:	bd80      	pop	{r7, pc}
20001e12:	bf00      	nop

20001e14 <start_hardware_timer>:

void start_hardware_timer() {
20001e14:	b580      	push	{r7, lr}
20001e16:	af00      	add	r7, sp, #0

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
20001e18:	f04f 0001 	mov.w	r0, #1
20001e1c:	f7ff ff4a 	bl	20001cb4 <MSS_TIM1_init>
    MSS_TIM1_load_immediate(root->time_left);
20001e20:	f24c 3350 	movw	r3, #50000	; 0xc350
20001e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e28:	681b      	ldr	r3, [r3, #0]
20001e2a:	685b      	ldr	r3, [r3, #4]
20001e2c:	4618      	mov	r0, r3
20001e2e:	f7ff ff91 	bl	20001d54 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
20001e32:	f7ff ff81 	bl	20001d38 <MSS_TIM1_start>
    MSS_TIM1_enable_irq();
20001e36:	f7ff ff9d 	bl	20001d74 <MSS_TIM1_enable_irq>
}
20001e3a:	bd80      	pop	{r7, pc}

20001e3c <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
20001e3c:	b480      	push	{r7}
20001e3e:	b085      	sub	sp, #20
20001e40:	af00      	add	r7, sp, #0
20001e42:	6078      	str	r0, [r7, #4]
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001e44:	f24c 3350 	movw	r3, #50000	; 0xc350
20001e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e4c:	681b      	ldr	r3, [r3, #0]
20001e4e:	2b00      	cmp	r3, #0
20001e50:	d106      	bne.n	20001e60 <insert_timer+0x24>
        root = newtimer;
20001e52:	f24c 3350 	movw	r3, #50000	; 0xc350
20001e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e5a:	687a      	ldr	r2, [r7, #4]
20001e5c:	601a      	str	r2, [r3, #0]
        return;
20001e5e:	e033      	b.n	20001ec8 <insert_timer+0x8c>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001e60:	687b      	ldr	r3, [r7, #4]
20001e62:	685a      	ldr	r2, [r3, #4]
20001e64:	f24c 3350 	movw	r3, #50000	; 0xc350
20001e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e6c:	681b      	ldr	r3, [r3, #0]
20001e6e:	685b      	ldr	r3, [r3, #4]
20001e70:	429a      	cmp	r2, r3
20001e72:	d20d      	bcs.n	20001e90 <insert_timer+0x54>
    	DBG("inserting timer at root");
        newtimer->next = root;
20001e74:	f24c 3350 	movw	r3, #50000	; 0xc350
20001e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e7c:	681a      	ldr	r2, [r3, #0]
20001e7e:	687b      	ldr	r3, [r7, #4]
20001e80:	611a      	str	r2, [r3, #16]
        root = newtimer;
20001e82:	f24c 3350 	movw	r3, #50000	; 0xc350
20001e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e8a:	687a      	ldr	r2, [r7, #4]
20001e8c:	601a      	str	r2, [r3, #0]
        return;
20001e8e:	e01b      	b.n	20001ec8 <insert_timer+0x8c>
    }

    struct Timer* pos = root;
20001e90:	f24c 3350 	movw	r3, #50000	; 0xc350
20001e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e98:	681b      	ldr	r3, [r3, #0]
20001e9a:	60fb      	str	r3, [r7, #12]

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001e9c:	e002      	b.n	20001ea4 <insert_timer+0x68>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
20001e9e:	68fb      	ldr	r3, [r7, #12]
20001ea0:	691b      	ldr	r3, [r3, #16]
20001ea2:	60fb      	str	r3, [r7, #12]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001ea4:	68fb      	ldr	r3, [r7, #12]
20001ea6:	691b      	ldr	r3, [r3, #16]
20001ea8:	2b00      	cmp	r3, #0
20001eaa:	d006      	beq.n	20001eba <insert_timer+0x7e>
20001eac:	68fb      	ldr	r3, [r7, #12]
20001eae:	691b      	ldr	r3, [r3, #16]
20001eb0:	685a      	ldr	r2, [r3, #4]
20001eb2:	687b      	ldr	r3, [r7, #4]
20001eb4:	685b      	ldr	r3, [r3, #4]
20001eb6:	429a      	cmp	r2, r3
20001eb8:	d3f1      	bcc.n	20001e9e <insert_timer+0x62>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
20001eba:	68fb      	ldr	r3, [r7, #12]
20001ebc:	691a      	ldr	r2, [r3, #16]
20001ebe:	687b      	ldr	r3, [r7, #4]
20001ec0:	611a      	str	r2, [r3, #16]
    pos->next = newtimer;
20001ec2:	68fb      	ldr	r3, [r7, #12]
20001ec4:	687a      	ldr	r2, [r7, #4]
20001ec6:	611a      	str	r2, [r3, #16]
}
20001ec8:	f107 0714 	add.w	r7, r7, #20
20001ecc:	46bd      	mov	sp, r7
20001ece:	bc80      	pop	{r7}
20001ed0:	4770      	bx	lr
20001ed2:	bf00      	nop

20001ed4 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
20001ed4:	b580      	push	{r7, lr}
20001ed6:	b086      	sub	sp, #24
20001ed8:	af00      	add	r7, sp, #0
20001eda:	60f8      	str	r0, [r7, #12]
20001edc:	60b9      	str	r1, [r7, #8]
20001ede:	607a      	str	r2, [r7, #4]
20001ee0:	603b      	str	r3, [r7, #0]
    struct Timer* newtimer = malloc(sizeof(struct Timer));
20001ee2:	f04f 0018 	mov.w	r0, #24
20001ee6:	f002 fb33 	bl	20004550 <malloc>
20001eea:	4603      	mov	r3, r0
20001eec:	617b      	str	r3, [r7, #20]


    newtimer->handler = handler;
20001eee:	697b      	ldr	r3, [r7, #20]
20001ef0:	68fa      	ldr	r2, [r7, #12]
20001ef2:	601a      	str	r2, [r3, #0]
    newtimer->time_left = period;
20001ef4:	697b      	ldr	r3, [r7, #20]
20001ef6:	687a      	ldr	r2, [r7, #4]
20001ef8:	605a      	str	r2, [r3, #4]
    newtimer->period = period;
20001efa:	697b      	ldr	r3, [r7, #20]
20001efc:	687a      	ldr	r2, [r7, #4]
20001efe:	609a      	str	r2, [r3, #8]
    newtimer->mode = mode;
20001f00:	697b      	ldr	r3, [r7, #20]
20001f02:	683a      	ldr	r2, [r7, #0]
20001f04:	60da      	str	r2, [r3, #12]
    newtimer->next = NULL;
20001f06:	697b      	ldr	r3, [r7, #20]
20001f08:	f04f 0200 	mov.w	r2, #0
20001f0c:	611a      	str	r2, [r3, #16]
    newtimer->arg = arg;
20001f0e:	697b      	ldr	r3, [r7, #20]
20001f10:	68ba      	ldr	r2, [r7, #8]
20001f12:	615a      	str	r2, [r3, #20]

    insert_timer(newtimer);
20001f14:	6978      	ldr	r0, [r7, #20]
20001f16:	f7ff ff91 	bl	20001e3c <insert_timer>
}
20001f1a:	f107 0718 	add.w	r7, r7, #24
20001f1e:	46bd      	mov	sp, r7
20001f20:	bd80      	pop	{r7, pc}
20001f22:	bf00      	nop

20001f24 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
20001f24:	b580      	push	{r7, lr}
20001f26:	b084      	sub	sp, #16
20001f28:	af00      	add	r7, sp, #0
20001f2a:	60f8      	str	r0, [r7, #12]
20001f2c:	60b9      	str	r1, [r7, #8]
20001f2e:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, ONE_SHOT);
20001f30:	68f8      	ldr	r0, [r7, #12]
20001f32:	68b9      	ldr	r1, [r7, #8]
20001f34:	687a      	ldr	r2, [r7, #4]
20001f36:	f04f 0301 	mov.w	r3, #1
20001f3a:	f7ff ffcb 	bl	20001ed4 <add_timer>
}
20001f3e:	f107 0710 	add.w	r7, r7, #16
20001f42:	46bd      	mov	sp, r7
20001f44:	bd80      	pop	{r7, pc}
20001f46:	bf00      	nop

20001f48 <set_clk>:

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
20001f48:	b480      	push	{r7}
20001f4a:	b083      	sub	sp, #12
20001f4c:	af00      	add	r7, sp, #0
20001f4e:	6078      	str	r0, [r7, #4]
	g_clk_hz = clk_hz;
20001f50:	f24c 3354 	movw	r3, #50004	; 0xc354
20001f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f58:	687a      	ldr	r2, [r7, #4]
20001f5a:	601a      	str	r2, [r3, #0]
}
20001f5c:	f107 070c 	add.w	r7, r7, #12
20001f60:	46bd      	mov	sp, r7
20001f62:	bc80      	pop	{r7}
20001f64:	4770      	bx	lr
20001f66:	bf00      	nop

20001f68 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
20001f68:	b480      	push	{r7}
20001f6a:	b085      	sub	sp, #20
20001f6c:	af00      	add	r7, sp, #0
20001f6e:	6078      	str	r0, [r7, #4]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
20001f70:	f24c 3354 	movw	r3, #50004	; 0xc354
20001f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f78:	681a      	ldr	r2, [r3, #0]
20001f7a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
20001f7e:	687b      	ldr	r3, [r7, #4]
20001f80:	fbb1 f3f3 	udiv	r3, r1, r3
20001f84:	fbb2 f3f3 	udiv	r3, r2, r3
20001f88:	60fb      	str	r3, [r7, #12]
	return ticks;
20001f8a:	68fb      	ldr	r3, [r7, #12]
}
20001f8c:	4618      	mov	r0, r3
20001f8e:	f107 0714 	add.w	r7, r7, #20
20001f92:	46bd      	mov	sp, r7
20001f94:	bc80      	pop	{r7}
20001f96:	4770      	bx	lr

20001f98 <update_timers>:

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
20001f98:	b580      	push	{r7, lr}
20001f9a:	b086      	sub	sp, #24
20001f9c:	af00      	add	r7, sp, #0
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20001f9e:	f24c 3350 	movw	r3, #50000	; 0xc350
20001fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fa6:	681b      	ldr	r3, [r3, #0]
20001fa8:	603b      	str	r3, [r7, #0]
    uint32_t elapsed = root->time_left;
20001faa:	f24c 3350 	movw	r3, #50000	; 0xc350
20001fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fb2:	681b      	ldr	r3, [r3, #0]
20001fb4:	685b      	ldr	r3, [r3, #4]
20001fb6:	607b      	str	r3, [r7, #4]

    while (node) {
20001fb8:	e009      	b.n	20001fce <update_timers+0x36>
        node->time_left -= elapsed;
20001fba:	683b      	ldr	r3, [r7, #0]
20001fbc:	685a      	ldr	r2, [r3, #4]
20001fbe:	687b      	ldr	r3, [r7, #4]
20001fc0:	ebc3 0202 	rsb	r2, r3, r2
20001fc4:	683b      	ldr	r3, [r7, #0]
20001fc6:	605a      	str	r2, [r3, #4]
        node = node->next;
20001fc8:	683b      	ldr	r3, [r7, #0]
20001fca:	691b      	ldr	r3, [r3, #16]
20001fcc:	603b      	str	r3, [r7, #0]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
20001fce:	683b      	ldr	r3, [r7, #0]
20001fd0:	2b00      	cmp	r3, #0
20001fd2:	d1f2      	bne.n	20001fba <update_timers+0x22>
        node->time_left -= elapsed;
        node = node->next;
    }

    struct Handler* handlers_root = NULL;
20001fd4:	f04f 0300 	mov.w	r3, #0
20001fd8:	60bb      	str	r3, [r7, #8]
    struct Handler* handlers_tail = NULL;
20001fda:	f04f 0300 	mov.w	r3, #0
20001fde:	60fb      	str	r3, [r7, #12]


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20001fe0:	e042      	b.n	20002068 <update_timers+0xd0>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
20001fe2:	f04f 000c 	mov.w	r0, #12
20001fe6:	f002 fab3 	bl	20004550 <malloc>
20001fea:	4603      	mov	r3, r0
20001fec:	613b      	str	r3, [r7, #16]
        new_handler->handler = NULL;
20001fee:	693b      	ldr	r3, [r7, #16]
20001ff0:	f04f 0200 	mov.w	r2, #0
20001ff4:	601a      	str	r2, [r3, #0]
        new_handler->next = NULL;
20001ff6:	693b      	ldr	r3, [r7, #16]
20001ff8:	f04f 0200 	mov.w	r2, #0
20001ffc:	605a      	str	r2, [r3, #4]

        if (handlers_root == NULL) {
20001ffe:	68bb      	ldr	r3, [r7, #8]
20002000:	2b00      	cmp	r3, #0
20002002:	d104      	bne.n	2000200e <update_timers+0x76>
        	DBG("returining one handler");
            handlers_root = new_handler;
20002004:	693b      	ldr	r3, [r7, #16]
20002006:	60bb      	str	r3, [r7, #8]
            handlers_tail = new_handler;
20002008:	693b      	ldr	r3, [r7, #16]
2000200a:	60fb      	str	r3, [r7, #12]
2000200c:	e004      	b.n	20002018 <update_timers+0x80>
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
2000200e:	68fb      	ldr	r3, [r7, #12]
20002010:	693a      	ldr	r2, [r7, #16]
20002012:	605a      	str	r2, [r3, #4]
            handlers_tail = new_handler;
20002014:	693b      	ldr	r3, [r7, #16]
20002016:	60fb      	str	r3, [r7, #12]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
20002018:	f24c 3350 	movw	r3, #50000	; 0xc350
2000201c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002020:	681b      	ldr	r3, [r3, #0]
20002022:	617b      	str	r3, [r7, #20]
        root = head->next;
20002024:	697b      	ldr	r3, [r7, #20]
20002026:	691a      	ldr	r2, [r3, #16]
20002028:	f24c 3350 	movw	r3, #50000	; 0xc350
2000202c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002030:	601a      	str	r2, [r3, #0]

        new_handler->handler = head->handler;
20002032:	697b      	ldr	r3, [r7, #20]
20002034:	681a      	ldr	r2, [r3, #0]
20002036:	693b      	ldr	r3, [r7, #16]
20002038:	601a      	str	r2, [r3, #0]
        new_handler->arg = head->arg;
2000203a:	697b      	ldr	r3, [r7, #20]
2000203c:	695a      	ldr	r2, [r3, #20]
2000203e:	693b      	ldr	r3, [r7, #16]
20002040:	609a      	str	r2, [r3, #8]
        if (head->mode == ONE_SHOT) {
20002042:	697b      	ldr	r3, [r7, #20]
20002044:	68db      	ldr	r3, [r3, #12]
20002046:	2b01      	cmp	r3, #1
20002048:	d103      	bne.n	20002052 <update_timers+0xba>
            free(head);
2000204a:	6978      	ldr	r0, [r7, #20]
2000204c:	f002 fa78 	bl	20004540 <free>
20002050:	e00a      	b.n	20002068 <update_timers+0xd0>
        }

        else {
            head->time_left = head->period;
20002052:	697b      	ldr	r3, [r7, #20]
20002054:	689a      	ldr	r2, [r3, #8]
20002056:	697b      	ldr	r3, [r7, #20]
20002058:	605a      	str	r2, [r3, #4]
            head->next = NULL;
2000205a:	697b      	ldr	r3, [r7, #20]
2000205c:	f04f 0200 	mov.w	r2, #0
20002060:	611a      	str	r2, [r3, #16]
            insert_timer(head);
20002062:	6978      	ldr	r0, [r7, #20]
20002064:	f7ff feea 	bl	20001e3c <insert_timer>
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20002068:	f24c 3350 	movw	r3, #50000	; 0xc350
2000206c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002070:	681b      	ldr	r3, [r3, #0]
20002072:	685b      	ldr	r3, [r3, #4]
20002074:	2b00      	cmp	r3, #0
20002076:	d0b4      	beq.n	20001fe2 <update_timers+0x4a>
            head->next = NULL;
            insert_timer(head);
        }
    }

    return handlers_root;
20002078:	68bb      	ldr	r3, [r7, #8]
}
2000207a:	4618      	mov	r0, r3
2000207c:	f107 0718 	add.w	r7, r7, #24
20002080:	46bd      	mov	sp, r7
20002082:	bd80      	pop	{r7, pc}

20002084 <_end_delay_timer>:

// dumb delay timer callback lock
uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20002084:	b480      	push	{r7}
20002086:	b083      	sub	sp, #12
20002088:	af00      	add	r7, sp, #0
2000208a:	6078      	str	r0, [r7, #4]
	DBG("unlocking");
	delay_timer_lock = 0;
2000208c:	f24c 33a5 	movw	r3, #50085	; 0xc3a5
20002090:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002094:	f04f 0200 	mov.w	r2, #0
20002098:	701a      	strb	r2, [r3, #0]
}
2000209a:	f107 070c 	add.w	r7, r7, #12
2000209e:	46bd      	mov	sp, r7
200020a0:	bc80      	pop	{r7}
200020a2:	4770      	bx	lr

200020a4 <use_me_carefully_ms_delay_timer>:

void use_me_carefully_ms_delay_timer(uint32_t ms) {
200020a4:	b580      	push	{r7, lr}
200020a6:	b082      	sub	sp, #8
200020a8:	af00      	add	r7, sp, #0
200020aa:	6078      	str	r0, [r7, #4]

	delay_timer_lock = 1;
200020ac:	f24c 33a5 	movw	r3, #50085	; 0xc3a5
200020b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020b4:	f04f 0201 	mov.w	r2, #1
200020b8:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
200020ba:	6878      	ldr	r0, [r7, #4]
200020bc:	f7ff ff54 	bl	20001f68 <to_ticks>
200020c0:	4603      	mov	r3, r0
200020c2:	f242 0085 	movw	r0, #8325	; 0x2085
200020c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200020ca:	f04f 0100 	mov.w	r1, #0
200020ce:	461a      	mov	r2, r3
200020d0:	f7ff ff28 	bl	20001f24 <add_timer_single>
	start_hardware_timer();
200020d4:	f7ff fe9e 	bl	20001e14 <start_hardware_timer>
	while (delay_timer_lock) {}
200020d8:	f24c 33a5 	movw	r3, #50085	; 0xc3a5
200020dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020e0:	781b      	ldrb	r3, [r3, #0]
200020e2:	2b00      	cmp	r3, #0
200020e4:	d1f8      	bne.n	200020d8 <use_me_carefully_ms_delay_timer+0x34>
}
200020e6:	f107 0708 	add.w	r7, r7, #8
200020ea:	46bd      	mov	sp, r7
200020ec:	bd80      	pop	{r7, pc}
200020ee:	bf00      	nop

200020f0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200020f0:	b480      	push	{r7}
200020f2:	b083      	sub	sp, #12
200020f4:	af00      	add	r7, sp, #0
200020f6:	6078      	str	r0, [r7, #4]
    return -1;
200020f8:	f04f 33ff 	mov.w	r3, #4294967295
}
200020fc:	4618      	mov	r0, r3
200020fe:	f107 070c 	add.w	r7, r7, #12
20002102:	46bd      	mov	sp, r7
20002104:	bc80      	pop	{r7}
20002106:	4770      	bx	lr

20002108 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20002108:	b480      	push	{r7}
2000210a:	b083      	sub	sp, #12
2000210c:	af00      	add	r7, sp, #0
2000210e:	6078      	str	r0, [r7, #4]
20002110:	e7fe      	b.n	20002110 <_exit+0x8>
20002112:	bf00      	nop

20002114 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20002114:	b480      	push	{r7}
20002116:	b083      	sub	sp, #12
20002118:	af00      	add	r7, sp, #0
2000211a:	6078      	str	r0, [r7, #4]
2000211c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000211e:	683b      	ldr	r3, [r7, #0]
20002120:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20002124:	605a      	str	r2, [r3, #4]
    return 0;
20002126:	f04f 0300 	mov.w	r3, #0
}
2000212a:	4618      	mov	r0, r3
2000212c:	f107 070c 	add.w	r7, r7, #12
20002130:	46bd      	mov	sp, r7
20002132:	bc80      	pop	{r7}
20002134:	4770      	bx	lr
20002136:	bf00      	nop

20002138 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20002138:	b480      	push	{r7}
2000213a:	b083      	sub	sp, #12
2000213c:	af00      	add	r7, sp, #0
2000213e:	6078      	str	r0, [r7, #4]
    return 1;
20002140:	f04f 0301 	mov.w	r3, #1
}
20002144:	4618      	mov	r0, r3
20002146:	f107 070c 	add.w	r7, r7, #12
2000214a:	46bd      	mov	sp, r7
2000214c:	bc80      	pop	{r7}
2000214e:	4770      	bx	lr

20002150 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20002150:	b480      	push	{r7}
20002152:	b085      	sub	sp, #20
20002154:	af00      	add	r7, sp, #0
20002156:	60f8      	str	r0, [r7, #12]
20002158:	60b9      	str	r1, [r7, #8]
2000215a:	607a      	str	r2, [r7, #4]
    return 0;
2000215c:	f04f 0300 	mov.w	r3, #0
}
20002160:	4618      	mov	r0, r3
20002162:	f107 0714 	add.w	r7, r7, #20
20002166:	46bd      	mov	sp, r7
20002168:	bc80      	pop	{r7}
2000216a:	4770      	bx	lr

2000216c <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
2000216c:	b480      	push	{r7}
2000216e:	b085      	sub	sp, #20
20002170:	af00      	add	r7, sp, #0
20002172:	60f8      	str	r0, [r7, #12]
20002174:	60b9      	str	r1, [r7, #8]
20002176:	607a      	str	r2, [r7, #4]
    return 0;
20002178:	f04f 0300 	mov.w	r3, #0
}
2000217c:	4618      	mov	r0, r3
2000217e:	f107 0714 	add.w	r7, r7, #20
20002182:	46bd      	mov	sp, r7
20002184:	bc80      	pop	{r7}
20002186:	4770      	bx	lr

20002188 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20002188:	b580      	push	{r7, lr}
2000218a:	b084      	sub	sp, #16
2000218c:	af00      	add	r7, sp, #0
2000218e:	60f8      	str	r0, [r7, #12]
20002190:	60b9      	str	r1, [r7, #8]
20002192:	607a      	str	r2, [r7, #4]
20002194:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20002196:	f24c 3358 	movw	r3, #50008	; 0xc358
2000219a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000219e:	681b      	ldr	r3, [r3, #0]
200021a0:	2b00      	cmp	r3, #0
200021a2:	d110      	bne.n	200021c6 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200021a4:	f24c 30d0 	movw	r0, #50128	; 0xc3d0
200021a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021ac:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200021b0:	f04f 0203 	mov.w	r2, #3
200021b4:	f000 f87e 	bl	200022b4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200021b8:	f24c 3358 	movw	r3, #50008	; 0xc358
200021bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021c0:	f04f 0201 	mov.w	r2, #1
200021c4:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200021c6:	683b      	ldr	r3, [r7, #0]
200021c8:	f24c 30d0 	movw	r0, #50128	; 0xc3d0
200021cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021d0:	6879      	ldr	r1, [r7, #4]
200021d2:	461a      	mov	r2, r3
200021d4:	f000 f970 	bl	200024b8 <MSS_UART_polled_tx>
    
    return len;
200021d8:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200021da:	4618      	mov	r0, r3
200021dc:	f107 0710 	add.w	r7, r7, #16
200021e0:	46bd      	mov	sp, r7
200021e2:	bd80      	pop	{r7, pc}

200021e4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200021e4:	b580      	push	{r7, lr}
200021e6:	b084      	sub	sp, #16
200021e8:	af00      	add	r7, sp, #0
200021ea:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200021ec:	f24c 335c 	movw	r3, #50012	; 0xc35c
200021f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021f4:	681b      	ldr	r3, [r3, #0]
200021f6:	2b00      	cmp	r3, #0
200021f8:	d108      	bne.n	2000220c <_sbrk+0x28>
    {
      heap_end = &_end;
200021fa:	f24c 335c 	movw	r3, #50012	; 0xc35c
200021fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002202:	f24c 5208 	movw	r2, #50440	; 0xc508
20002206:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000220a:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
2000220c:	f24c 335c 	movw	r3, #50012	; 0xc35c
20002210:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002214:	681b      	ldr	r3, [r3, #0]
20002216:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20002218:	f3ef 8308 	mrs	r3, MSP
2000221c:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
2000221e:	f24c 335c 	movw	r3, #50012	; 0xc35c
20002222:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002226:	681a      	ldr	r2, [r3, #0]
20002228:	687b      	ldr	r3, [r7, #4]
2000222a:	441a      	add	r2, r3
2000222c:	68fb      	ldr	r3, [r7, #12]
2000222e:	429a      	cmp	r2, r3
20002230:	d90f      	bls.n	20002252 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20002232:	f04f 0000 	mov.w	r0, #0
20002236:	f04f 0101 	mov.w	r1, #1
2000223a:	f64b 2244 	movw	r2, #47684	; 0xba44
2000223e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002242:	f04f 0319 	mov.w	r3, #25
20002246:	f7ff ff9f 	bl	20002188 <_write_r>
      _exit (1);
2000224a:	f04f 0001 	mov.w	r0, #1
2000224e:	f7ff ff5b 	bl	20002108 <_exit>
    }
  
    heap_end += incr;
20002252:	f24c 335c 	movw	r3, #50012	; 0xc35c
20002256:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000225a:	681a      	ldr	r2, [r3, #0]
2000225c:	687b      	ldr	r3, [r7, #4]
2000225e:	441a      	add	r2, r3
20002260:	f24c 335c 	movw	r3, #50012	; 0xc35c
20002264:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002268:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000226a:	68bb      	ldr	r3, [r7, #8]
}
2000226c:	4618      	mov	r0, r3
2000226e:	f107 0710 	add.w	r7, r7, #16
20002272:	46bd      	mov	sp, r7
20002274:	bd80      	pop	{r7, pc}
20002276:	bf00      	nop

20002278 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002278:	b480      	push	{r7}
2000227a:	b083      	sub	sp, #12
2000227c:	af00      	add	r7, sp, #0
2000227e:	4603      	mov	r3, r0
20002280:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002282:	f24e 1300 	movw	r3, #57600	; 0xe100
20002286:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000228a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000228e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002292:	88f9      	ldrh	r1, [r7, #6]
20002294:	f001 011f 	and.w	r1, r1, #31
20002298:	f04f 0001 	mov.w	r0, #1
2000229c:	fa00 f101 	lsl.w	r1, r0, r1
200022a0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200022a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200022a8:	f107 070c 	add.w	r7, r7, #12
200022ac:	46bd      	mov	sp, r7
200022ae:	bc80      	pop	{r7}
200022b0:	4770      	bx	lr
200022b2:	bf00      	nop

200022b4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200022b4:	b580      	push	{r7, lr}
200022b6:	b088      	sub	sp, #32
200022b8:	af00      	add	r7, sp, #0
200022ba:	60f8      	str	r0, [r7, #12]
200022bc:	60b9      	str	r1, [r7, #8]
200022be:	4613      	mov	r3, r2
200022c0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200022c2:	f04f 0301 	mov.w	r3, #1
200022c6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200022c8:	f04f 0300 	mov.w	r3, #0
200022cc:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200022ce:	68fa      	ldr	r2, [r7, #12]
200022d0:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
200022d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022d8:	429a      	cmp	r2, r3
200022da:	d007      	beq.n	200022ec <MSS_UART_init+0x38>
200022dc:	68fa      	ldr	r2, [r7, #12]
200022de:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
200022e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022e6:	429a      	cmp	r2, r3
200022e8:	d000      	beq.n	200022ec <MSS_UART_init+0x38>
200022ea:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200022ec:	68bb      	ldr	r3, [r7, #8]
200022ee:	2b00      	cmp	r3, #0
200022f0:	d100      	bne.n	200022f4 <MSS_UART_init+0x40>
200022f2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200022f4:	f001 f94e 	bl	20003594 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200022f8:	68fa      	ldr	r2, [r7, #12]
200022fa:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
200022fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002302:	429a      	cmp	r2, r3
20002304:	d12e      	bne.n	20002364 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20002306:	68fb      	ldr	r3, [r7, #12]
20002308:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000230c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000230e:	68fb      	ldr	r3, [r7, #12]
20002310:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20002314:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20002316:	68fb      	ldr	r3, [r7, #12]
20002318:	f04f 020a 	mov.w	r2, #10
2000231c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000231e:	f64b 53dc 	movw	r3, #48604	; 0xbddc
20002322:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002326:	681b      	ldr	r3, [r3, #0]
20002328:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
2000232a:	f242 0300 	movw	r3, #8192	; 0x2000
2000232e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002332:	f242 0200 	movw	r2, #8192	; 0x2000
20002336:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000233a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000233c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002340:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20002342:	f04f 000a 	mov.w	r0, #10
20002346:	f7ff ff97 	bl	20002278 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000234a:	f242 0300 	movw	r3, #8192	; 0x2000
2000234e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002352:	f242 0200 	movw	r2, #8192	; 0x2000
20002356:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000235a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000235c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002360:	631a      	str	r2, [r3, #48]	; 0x30
20002362:	e031      	b.n	200023c8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002364:	68fa      	ldr	r2, [r7, #12]
20002366:	f240 0300 	movw	r3, #0
2000236a:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000236e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20002370:	68fa      	ldr	r2, [r7, #12]
20002372:	f240 0300 	movw	r3, #0
20002376:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000237a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
2000237c:	68fb      	ldr	r3, [r7, #12]
2000237e:	f04f 020b 	mov.w	r2, #11
20002382:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20002384:	f64b 53e0 	movw	r3, #48608	; 0xbde0
20002388:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000238c:	681b      	ldr	r3, [r3, #0]
2000238e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20002390:	f242 0300 	movw	r3, #8192	; 0x2000
20002394:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002398:	f242 0200 	movw	r2, #8192	; 0x2000
2000239c:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200023a6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
200023a8:	f04f 000b 	mov.w	r0, #11
200023ac:	f7ff ff64 	bl	20002278 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200023b0:	f242 0300 	movw	r3, #8192	; 0x2000
200023b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023b8:	f242 0200 	movw	r2, #8192	; 0x2000
200023bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200023c6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200023c8:	68fb      	ldr	r3, [r7, #12]
200023ca:	681b      	ldr	r3, [r3, #0]
200023cc:	f04f 0200 	mov.w	r2, #0
200023d0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200023d2:	68bb      	ldr	r3, [r7, #8]
200023d4:	2b00      	cmp	r3, #0
200023d6:	d021      	beq.n	2000241c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200023d8:	69ba      	ldr	r2, [r7, #24]
200023da:	68bb      	ldr	r3, [r7, #8]
200023dc:	fbb2 f3f3 	udiv	r3, r2, r3
200023e0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200023e2:	69fb      	ldr	r3, [r7, #28]
200023e4:	f003 0308 	and.w	r3, r3, #8
200023e8:	2b00      	cmp	r3, #0
200023ea:	d006      	beq.n	200023fa <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200023ec:	69fb      	ldr	r3, [r7, #28]
200023ee:	ea4f 1313 	mov.w	r3, r3, lsr #4
200023f2:	f103 0301 	add.w	r3, r3, #1
200023f6:	61fb      	str	r3, [r7, #28]
200023f8:	e003      	b.n	20002402 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
200023fa:	69fb      	ldr	r3, [r7, #28]
200023fc:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002400:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20002402:	69fa      	ldr	r2, [r7, #28]
20002404:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002408:	429a      	cmp	r2, r3
2000240a:	d900      	bls.n	2000240e <MSS_UART_init+0x15a>
2000240c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000240e:	69fa      	ldr	r2, [r7, #28]
20002410:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002414:	429a      	cmp	r2, r3
20002416:	d801      	bhi.n	2000241c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20002418:	69fb      	ldr	r3, [r7, #28]
2000241a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
2000241c:	68fb      	ldr	r3, [r7, #12]
2000241e:	685b      	ldr	r3, [r3, #4]
20002420:	f04f 0201 	mov.w	r2, #1
20002424:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20002428:	68fb      	ldr	r3, [r7, #12]
2000242a:	681b      	ldr	r3, [r3, #0]
2000242c:	8afa      	ldrh	r2, [r7, #22]
2000242e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20002432:	b292      	uxth	r2, r2
20002434:	b2d2      	uxtb	r2, r2
20002436:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002438:	68fb      	ldr	r3, [r7, #12]
2000243a:	681b      	ldr	r3, [r3, #0]
2000243c:	8afa      	ldrh	r2, [r7, #22]
2000243e:	b2d2      	uxtb	r2, r2
20002440:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002442:	68fb      	ldr	r3, [r7, #12]
20002444:	685b      	ldr	r3, [r3, #4]
20002446:	f04f 0200 	mov.w	r2, #0
2000244a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000244e:	68fb      	ldr	r3, [r7, #12]
20002450:	681b      	ldr	r3, [r3, #0]
20002452:	79fa      	ldrb	r2, [r7, #7]
20002454:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20002456:	68fb      	ldr	r3, [r7, #12]
20002458:	681b      	ldr	r3, [r3, #0]
2000245a:	f04f 020e 	mov.w	r2, #14
2000245e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20002460:	68fb      	ldr	r3, [r7, #12]
20002462:	685b      	ldr	r3, [r3, #4]
20002464:	f04f 0200 	mov.w	r2, #0
20002468:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
2000246c:	68fb      	ldr	r3, [r7, #12]
2000246e:	f04f 0200 	mov.w	r2, #0
20002472:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20002474:	68fb      	ldr	r3, [r7, #12]
20002476:	f04f 0200 	mov.w	r2, #0
2000247a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
2000247c:	68fb      	ldr	r3, [r7, #12]
2000247e:	f04f 0200 	mov.w	r2, #0
20002482:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20002484:	68fb      	ldr	r3, [r7, #12]
20002486:	f04f 0200 	mov.w	r2, #0
2000248a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
2000248c:	68fa      	ldr	r2, [r7, #12]
2000248e:	f242 7389 	movw	r3, #10121	; 0x2789
20002492:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002496:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20002498:	68fb      	ldr	r3, [r7, #12]
2000249a:	f04f 0200 	mov.w	r2, #0
2000249e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200024a0:	68fb      	ldr	r3, [r7, #12]
200024a2:	f04f 0200 	mov.w	r2, #0
200024a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200024a8:	68fb      	ldr	r3, [r7, #12]
200024aa:	f04f 0200 	mov.w	r2, #0
200024ae:	729a      	strb	r2, [r3, #10]
}
200024b0:	f107 0720 	add.w	r7, r7, #32
200024b4:	46bd      	mov	sp, r7
200024b6:	bd80      	pop	{r7, pc}

200024b8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200024b8:	b480      	push	{r7}
200024ba:	b089      	sub	sp, #36	; 0x24
200024bc:	af00      	add	r7, sp, #0
200024be:	60f8      	str	r0, [r7, #12]
200024c0:	60b9      	str	r1, [r7, #8]
200024c2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200024c4:	f04f 0300 	mov.w	r3, #0
200024c8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200024ca:	68fa      	ldr	r2, [r7, #12]
200024cc:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
200024d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024d4:	429a      	cmp	r2, r3
200024d6:	d007      	beq.n	200024e8 <MSS_UART_polled_tx+0x30>
200024d8:	68fa      	ldr	r2, [r7, #12]
200024da:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
200024de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024e2:	429a      	cmp	r2, r3
200024e4:	d000      	beq.n	200024e8 <MSS_UART_polled_tx+0x30>
200024e6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200024e8:	68bb      	ldr	r3, [r7, #8]
200024ea:	2b00      	cmp	r3, #0
200024ec:	d100      	bne.n	200024f0 <MSS_UART_polled_tx+0x38>
200024ee:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200024f0:	687b      	ldr	r3, [r7, #4]
200024f2:	2b00      	cmp	r3, #0
200024f4:	d100      	bne.n	200024f8 <MSS_UART_polled_tx+0x40>
200024f6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200024f8:	68fa      	ldr	r2, [r7, #12]
200024fa:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
200024fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002502:	429a      	cmp	r2, r3
20002504:	d006      	beq.n	20002514 <MSS_UART_polled_tx+0x5c>
20002506:	68fa      	ldr	r2, [r7, #12]
20002508:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
2000250c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002510:	429a      	cmp	r2, r3
20002512:	d13d      	bne.n	20002590 <MSS_UART_polled_tx+0xd8>
20002514:	68bb      	ldr	r3, [r7, #8]
20002516:	2b00      	cmp	r3, #0
20002518:	d03a      	beq.n	20002590 <MSS_UART_polled_tx+0xd8>
2000251a:	687b      	ldr	r3, [r7, #4]
2000251c:	2b00      	cmp	r3, #0
2000251e:	d037      	beq.n	20002590 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20002520:	68fb      	ldr	r3, [r7, #12]
20002522:	681b      	ldr	r3, [r3, #0]
20002524:	7d1b      	ldrb	r3, [r3, #20]
20002526:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20002528:	68fb      	ldr	r3, [r7, #12]
2000252a:	7a9a      	ldrb	r2, [r3, #10]
2000252c:	7efb      	ldrb	r3, [r7, #27]
2000252e:	ea42 0303 	orr.w	r3, r2, r3
20002532:	b2da      	uxtb	r2, r3
20002534:	68fb      	ldr	r3, [r7, #12]
20002536:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20002538:	7efb      	ldrb	r3, [r7, #27]
2000253a:	f003 0320 	and.w	r3, r3, #32
2000253e:	2b00      	cmp	r3, #0
20002540:	d023      	beq.n	2000258a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002542:	f04f 0310 	mov.w	r3, #16
20002546:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002548:	687b      	ldr	r3, [r7, #4]
2000254a:	2b0f      	cmp	r3, #15
2000254c:	d801      	bhi.n	20002552 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000254e:	687b      	ldr	r3, [r7, #4]
20002550:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002552:	f04f 0300 	mov.w	r3, #0
20002556:	617b      	str	r3, [r7, #20]
20002558:	e00e      	b.n	20002578 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000255a:	68fb      	ldr	r3, [r7, #12]
2000255c:	681b      	ldr	r3, [r3, #0]
2000255e:	68b9      	ldr	r1, [r7, #8]
20002560:	693a      	ldr	r2, [r7, #16]
20002562:	440a      	add	r2, r1
20002564:	7812      	ldrb	r2, [r2, #0]
20002566:	701a      	strb	r2, [r3, #0]
20002568:	693b      	ldr	r3, [r7, #16]
2000256a:	f103 0301 	add.w	r3, r3, #1
2000256e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002570:	697b      	ldr	r3, [r7, #20]
20002572:	f103 0301 	add.w	r3, r3, #1
20002576:	617b      	str	r3, [r7, #20]
20002578:	697a      	ldr	r2, [r7, #20]
2000257a:	69fb      	ldr	r3, [r7, #28]
2000257c:	429a      	cmp	r2, r3
2000257e:	d3ec      	bcc.n	2000255a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20002580:	687a      	ldr	r2, [r7, #4]
20002582:	697b      	ldr	r3, [r7, #20]
20002584:	ebc3 0302 	rsb	r3, r3, r2
20002588:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
2000258a:	687b      	ldr	r3, [r7, #4]
2000258c:	2b00      	cmp	r3, #0
2000258e:	d1c7      	bne.n	20002520 <MSS_UART_polled_tx+0x68>
    }
}
20002590:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002594:	46bd      	mov	sp, r7
20002596:	bc80      	pop	{r7}
20002598:	4770      	bx	lr
2000259a:	bf00      	nop

2000259c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000259c:	b480      	push	{r7}
2000259e:	b087      	sub	sp, #28
200025a0:	af00      	add	r7, sp, #0
200025a2:	6078      	str	r0, [r7, #4]
200025a4:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
200025a6:	f04f 0300 	mov.w	r3, #0
200025aa:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200025ac:	687a      	ldr	r2, [r7, #4]
200025ae:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
200025b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025b6:	429a      	cmp	r2, r3
200025b8:	d007      	beq.n	200025ca <MSS_UART_polled_tx_string+0x2e>
200025ba:	687a      	ldr	r2, [r7, #4]
200025bc:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
200025c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025c4:	429a      	cmp	r2, r3
200025c6:	d000      	beq.n	200025ca <MSS_UART_polled_tx_string+0x2e>
200025c8:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
200025ca:	683b      	ldr	r3, [r7, #0]
200025cc:	2b00      	cmp	r3, #0
200025ce:	d100      	bne.n	200025d2 <MSS_UART_polled_tx_string+0x36>
200025d0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200025d2:	687a      	ldr	r2, [r7, #4]
200025d4:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
200025d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025dc:	429a      	cmp	r2, r3
200025de:	d006      	beq.n	200025ee <MSS_UART_polled_tx_string+0x52>
200025e0:	687a      	ldr	r2, [r7, #4]
200025e2:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
200025e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ea:	429a      	cmp	r2, r3
200025ec:	d138      	bne.n	20002660 <MSS_UART_polled_tx_string+0xc4>
200025ee:	683b      	ldr	r3, [r7, #0]
200025f0:	2b00      	cmp	r3, #0
200025f2:	d035      	beq.n	20002660 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200025f4:	683a      	ldr	r2, [r7, #0]
200025f6:	68bb      	ldr	r3, [r7, #8]
200025f8:	4413      	add	r3, r2
200025fa:	781b      	ldrb	r3, [r3, #0]
200025fc:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200025fe:	e02c      	b.n	2000265a <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20002600:	687b      	ldr	r3, [r7, #4]
20002602:	681b      	ldr	r3, [r3, #0]
20002604:	7d1b      	ldrb	r3, [r3, #20]
20002606:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20002608:	687b      	ldr	r3, [r7, #4]
2000260a:	7a9a      	ldrb	r2, [r3, #10]
2000260c:	7dfb      	ldrb	r3, [r7, #23]
2000260e:	ea42 0303 	orr.w	r3, r2, r3
20002612:	b2da      	uxtb	r2, r3
20002614:	687b      	ldr	r3, [r7, #4]
20002616:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20002618:	7dfb      	ldrb	r3, [r7, #23]
2000261a:	f003 0320 	and.w	r3, r3, #32
2000261e:	2b00      	cmp	r3, #0
20002620:	d0ee      	beq.n	20002600 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20002622:	f04f 0300 	mov.w	r3, #0
20002626:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20002628:	e011      	b.n	2000264e <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000262a:	687b      	ldr	r3, [r7, #4]
2000262c:	681b      	ldr	r3, [r3, #0]
2000262e:	693a      	ldr	r2, [r7, #16]
20002630:	b2d2      	uxtb	r2, r2
20002632:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20002634:	68fb      	ldr	r3, [r7, #12]
20002636:	f103 0301 	add.w	r3, r3, #1
2000263a:	60fb      	str	r3, [r7, #12]
                char_idx++;
2000263c:	68bb      	ldr	r3, [r7, #8]
2000263e:	f103 0301 	add.w	r3, r3, #1
20002642:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002644:	683a      	ldr	r2, [r7, #0]
20002646:	68bb      	ldr	r3, [r7, #8]
20002648:	4413      	add	r3, r2
2000264a:	781b      	ldrb	r3, [r3, #0]
2000264c:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000264e:	693b      	ldr	r3, [r7, #16]
20002650:	2b00      	cmp	r3, #0
20002652:	d002      	beq.n	2000265a <MSS_UART_polled_tx_string+0xbe>
20002654:	68fb      	ldr	r3, [r7, #12]
20002656:	2b0f      	cmp	r3, #15
20002658:	d9e7      	bls.n	2000262a <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000265a:	693b      	ldr	r3, [r7, #16]
2000265c:	2b00      	cmp	r3, #0
2000265e:	d1cf      	bne.n	20002600 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20002660:	f107 071c 	add.w	r7, r7, #28
20002664:	46bd      	mov	sp, r7
20002666:	bc80      	pop	{r7}
20002668:	4770      	bx	lr
2000266a:	bf00      	nop

2000266c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
2000266c:	b580      	push	{r7, lr}
2000266e:	b084      	sub	sp, #16
20002670:	af00      	add	r7, sp, #0
20002672:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002674:	687a      	ldr	r2, [r7, #4]
20002676:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
2000267a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000267e:	429a      	cmp	r2, r3
20002680:	d007      	beq.n	20002692 <MSS_UART_isr+0x26>
20002682:	687a      	ldr	r2, [r7, #4]
20002684:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
20002688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000268c:	429a      	cmp	r2, r3
2000268e:	d000      	beq.n	20002692 <MSS_UART_isr+0x26>
20002690:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002692:	687a      	ldr	r2, [r7, #4]
20002694:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
20002698:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000269c:	429a      	cmp	r2, r3
2000269e:	d006      	beq.n	200026ae <MSS_UART_isr+0x42>
200026a0:	687a      	ldr	r2, [r7, #4]
200026a2:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
200026a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026aa:	429a      	cmp	r2, r3
200026ac:	d167      	bne.n	2000277e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200026ae:	687b      	ldr	r3, [r7, #4]
200026b0:	681b      	ldr	r3, [r3, #0]
200026b2:	7a1b      	ldrb	r3, [r3, #8]
200026b4:	b2db      	uxtb	r3, r3
200026b6:	f003 030f 	and.w	r3, r3, #15
200026ba:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200026bc:	7bfb      	ldrb	r3, [r7, #15]
200026be:	2b0c      	cmp	r3, #12
200026c0:	d854      	bhi.n	2000276c <MSS_UART_isr+0x100>
200026c2:	a201      	add	r2, pc, #4	; (adr r2, 200026c8 <MSS_UART_isr+0x5c>)
200026c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200026c8:	200026fd 	.word	0x200026fd
200026cc:	2000276d 	.word	0x2000276d
200026d0:	20002719 	.word	0x20002719
200026d4:	2000276d 	.word	0x2000276d
200026d8:	20002735 	.word	0x20002735
200026dc:	2000276d 	.word	0x2000276d
200026e0:	20002751 	.word	0x20002751
200026e4:	2000276d 	.word	0x2000276d
200026e8:	2000276d 	.word	0x2000276d
200026ec:	2000276d 	.word	0x2000276d
200026f0:	2000276d 	.word	0x2000276d
200026f4:	2000276d 	.word	0x2000276d
200026f8:	20002735 	.word	0x20002735
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200026fc:	687b      	ldr	r3, [r7, #4]
200026fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002700:	2b00      	cmp	r3, #0
20002702:	d100      	bne.n	20002706 <MSS_UART_isr+0x9a>
20002704:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20002706:	687b      	ldr	r3, [r7, #4]
20002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000270a:	2b00      	cmp	r3, #0
2000270c:	d030      	beq.n	20002770 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
2000270e:	687b      	ldr	r3, [r7, #4]
20002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002712:	6878      	ldr	r0, [r7, #4]
20002714:	4798      	blx	r3
                }
            }
            break;
20002716:	e032      	b.n	2000277e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20002718:	687b      	ldr	r3, [r7, #4]
2000271a:	6a1b      	ldr	r3, [r3, #32]
2000271c:	2b00      	cmp	r3, #0
2000271e:	d100      	bne.n	20002722 <MSS_UART_isr+0xb6>
20002720:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002722:	687b      	ldr	r3, [r7, #4]
20002724:	6a1b      	ldr	r3, [r3, #32]
20002726:	2b00      	cmp	r3, #0
20002728:	d024      	beq.n	20002774 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000272a:	687b      	ldr	r3, [r7, #4]
2000272c:	6a1b      	ldr	r3, [r3, #32]
2000272e:	6878      	ldr	r0, [r7, #4]
20002730:	4798      	blx	r3
                }
            }
            break;
20002732:	e024      	b.n	2000277e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002734:	687b      	ldr	r3, [r7, #4]
20002736:	69db      	ldr	r3, [r3, #28]
20002738:	2b00      	cmp	r3, #0
2000273a:	d100      	bne.n	2000273e <MSS_UART_isr+0xd2>
2000273c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000273e:	687b      	ldr	r3, [r7, #4]
20002740:	69db      	ldr	r3, [r3, #28]
20002742:	2b00      	cmp	r3, #0
20002744:	d018      	beq.n	20002778 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002746:	687b      	ldr	r3, [r7, #4]
20002748:	69db      	ldr	r3, [r3, #28]
2000274a:	6878      	ldr	r0, [r7, #4]
2000274c:	4798      	blx	r3
                }
            }
            break;
2000274e:	e016      	b.n	2000277e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002750:	687b      	ldr	r3, [r7, #4]
20002752:	699b      	ldr	r3, [r3, #24]
20002754:	2b00      	cmp	r3, #0
20002756:	d100      	bne.n	2000275a <MSS_UART_isr+0xee>
20002758:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000275a:	687b      	ldr	r3, [r7, #4]
2000275c:	699b      	ldr	r3, [r3, #24]
2000275e:	2b00      	cmp	r3, #0
20002760:	d00c      	beq.n	2000277c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20002762:	687b      	ldr	r3, [r7, #4]
20002764:	699b      	ldr	r3, [r3, #24]
20002766:	6878      	ldr	r0, [r7, #4]
20002768:	4798      	blx	r3
                }
            }
            break;
2000276a:	e008      	b.n	2000277e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
2000276c:	be00      	bkpt	0x0000
2000276e:	e006      	b.n	2000277e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20002770:	bf00      	nop
20002772:	e004      	b.n	2000277e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002774:	bf00      	nop
20002776:	e002      	b.n	2000277e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20002778:	bf00      	nop
2000277a:	e000      	b.n	2000277e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
2000277c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000277e:	f107 0710 	add.w	r7, r7, #16
20002782:	46bd      	mov	sp, r7
20002784:	bd80      	pop	{r7, pc}
20002786:	bf00      	nop

20002788 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20002788:	b480      	push	{r7}
2000278a:	b087      	sub	sp, #28
2000278c:	af00      	add	r7, sp, #0
2000278e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002790:	687a      	ldr	r2, [r7, #4]
20002792:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
20002796:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000279a:	429a      	cmp	r2, r3
2000279c:	d007      	beq.n	200027ae <default_tx_handler+0x26>
2000279e:	687a      	ldr	r2, [r7, #4]
200027a0:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
200027a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027a8:	429a      	cmp	r2, r3
200027aa:	d000      	beq.n	200027ae <default_tx_handler+0x26>
200027ac:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200027ae:	687b      	ldr	r3, [r7, #4]
200027b0:	68db      	ldr	r3, [r3, #12]
200027b2:	2b00      	cmp	r3, #0
200027b4:	d100      	bne.n	200027b8 <default_tx_handler+0x30>
200027b6:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200027b8:	687b      	ldr	r3, [r7, #4]
200027ba:	691b      	ldr	r3, [r3, #16]
200027bc:	2b00      	cmp	r3, #0
200027be:	d100      	bne.n	200027c2 <default_tx_handler+0x3a>
200027c0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200027c2:	687a      	ldr	r2, [r7, #4]
200027c4:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
200027c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027cc:	429a      	cmp	r2, r3
200027ce:	d006      	beq.n	200027de <default_tx_handler+0x56>
200027d0:	687a      	ldr	r2, [r7, #4]
200027d2:	f24c 33a8 	movw	r3, #50088	; 0xc3a8
200027d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027da:	429a      	cmp	r2, r3
200027dc:	d152      	bne.n	20002884 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200027de:	687b      	ldr	r3, [r7, #4]
200027e0:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200027e2:	2b00      	cmp	r3, #0
200027e4:	d04e      	beq.n	20002884 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200027e6:	687b      	ldr	r3, [r7, #4]
200027e8:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200027ea:	2b00      	cmp	r3, #0
200027ec:	d04a      	beq.n	20002884 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200027ee:	687b      	ldr	r3, [r7, #4]
200027f0:	681b      	ldr	r3, [r3, #0]
200027f2:	7d1b      	ldrb	r3, [r3, #20]
200027f4:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200027f6:	687b      	ldr	r3, [r7, #4]
200027f8:	7a9a      	ldrb	r2, [r3, #10]
200027fa:	7afb      	ldrb	r3, [r7, #11]
200027fc:	ea42 0303 	orr.w	r3, r2, r3
20002800:	b2da      	uxtb	r2, r3
20002802:	687b      	ldr	r3, [r7, #4]
20002804:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20002806:	7afb      	ldrb	r3, [r7, #11]
20002808:	f003 0320 	and.w	r3, r3, #32
2000280c:	2b00      	cmp	r3, #0
2000280e:	d029      	beq.n	20002864 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20002810:	f04f 0310 	mov.w	r3, #16
20002814:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20002816:	687b      	ldr	r3, [r7, #4]
20002818:	691a      	ldr	r2, [r3, #16]
2000281a:	687b      	ldr	r3, [r7, #4]
2000281c:	695b      	ldr	r3, [r3, #20]
2000281e:	ebc3 0302 	rsb	r3, r3, r2
20002822:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002824:	697b      	ldr	r3, [r7, #20]
20002826:	2b0f      	cmp	r3, #15
20002828:	d801      	bhi.n	2000282e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000282a:	697b      	ldr	r3, [r7, #20]
2000282c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000282e:	f04f 0300 	mov.w	r3, #0
20002832:	60fb      	str	r3, [r7, #12]
20002834:	e012      	b.n	2000285c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002836:	687b      	ldr	r3, [r7, #4]
20002838:	681b      	ldr	r3, [r3, #0]
2000283a:	687a      	ldr	r2, [r7, #4]
2000283c:	68d1      	ldr	r1, [r2, #12]
2000283e:	687a      	ldr	r2, [r7, #4]
20002840:	6952      	ldr	r2, [r2, #20]
20002842:	440a      	add	r2, r1
20002844:	7812      	ldrb	r2, [r2, #0]
20002846:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002848:	687b      	ldr	r3, [r7, #4]
2000284a:	695b      	ldr	r3, [r3, #20]
2000284c:	f103 0201 	add.w	r2, r3, #1
20002850:	687b      	ldr	r3, [r7, #4]
20002852:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002854:	68fb      	ldr	r3, [r7, #12]
20002856:	f103 0301 	add.w	r3, r3, #1
2000285a:	60fb      	str	r3, [r7, #12]
2000285c:	68fa      	ldr	r2, [r7, #12]
2000285e:	693b      	ldr	r3, [r7, #16]
20002860:	429a      	cmp	r2, r3
20002862:	d3e8      	bcc.n	20002836 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002864:	687b      	ldr	r3, [r7, #4]
20002866:	695a      	ldr	r2, [r3, #20]
20002868:	687b      	ldr	r3, [r7, #4]
2000286a:	691b      	ldr	r3, [r3, #16]
2000286c:	429a      	cmp	r2, r3
2000286e:	d109      	bne.n	20002884 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002870:	687b      	ldr	r3, [r7, #4]
20002872:	f04f 0200 	mov.w	r2, #0
20002876:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20002878:	687b      	ldr	r3, [r7, #4]
2000287a:	685b      	ldr	r3, [r3, #4]
2000287c:	f04f 0200 	mov.w	r2, #0
20002880:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20002884:	f107 071c 	add.w	r7, r7, #28
20002888:	46bd      	mov	sp, r7
2000288a:	bc80      	pop	{r7}
2000288c:	4770      	bx	lr
2000288e:	bf00      	nop

20002890 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20002890:	4668      	mov	r0, sp
20002892:	f020 0107 	bic.w	r1, r0, #7
20002896:	468d      	mov	sp, r1
20002898:	b589      	push	{r0, r3, r7, lr}
2000289a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
2000289c:	f24c 30d0 	movw	r0, #50128	; 0xc3d0
200028a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028a4:	f7ff fee2 	bl	2000266c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200028a8:	f04f 000a 	mov.w	r0, #10
200028ac:	f7ff fce4 	bl	20002278 <NVIC_ClearPendingIRQ>
}
200028b0:	46bd      	mov	sp, r7
200028b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028b6:	4685      	mov	sp, r0
200028b8:	4770      	bx	lr
200028ba:	bf00      	nop

200028bc <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200028bc:	4668      	mov	r0, sp
200028be:	f020 0107 	bic.w	r1, r0, #7
200028c2:	468d      	mov	sp, r1
200028c4:	b589      	push	{r0, r3, r7, lr}
200028c6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200028c8:	f24c 30a8 	movw	r0, #50088	; 0xc3a8
200028cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200028d0:	f7ff fecc 	bl	2000266c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200028d4:	f04f 000b 	mov.w	r0, #11
200028d8:	f7ff fcce 	bl	20002278 <NVIC_ClearPendingIRQ>
}
200028dc:	46bd      	mov	sp, r7
200028de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028e2:	4685      	mov	sp, r0
200028e4:	4770      	bx	lr
200028e6:	bf00      	nop

200028e8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200028e8:	b480      	push	{r7}
200028ea:	b083      	sub	sp, #12
200028ec:	af00      	add	r7, sp, #0
200028ee:	4603      	mov	r3, r0
200028f0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200028f2:	f24e 1300 	movw	r3, #57600	; 0xe100
200028f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200028fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200028fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002902:	88f9      	ldrh	r1, [r7, #6]
20002904:	f001 011f 	and.w	r1, r1, #31
20002908:	f04f 0001 	mov.w	r0, #1
2000290c:	fa00 f101 	lsl.w	r1, r0, r1
20002910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002914:	f107 070c 	add.w	r7, r7, #12
20002918:	46bd      	mov	sp, r7
2000291a:	bc80      	pop	{r7}
2000291c:	4770      	bx	lr
2000291e:	bf00      	nop

20002920 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002920:	b480      	push	{r7}
20002922:	b083      	sub	sp, #12
20002924:	af00      	add	r7, sp, #0
20002926:	4603      	mov	r3, r0
20002928:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000292a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000292e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002932:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002936:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000293a:	88f9      	ldrh	r1, [r7, #6]
2000293c:	f001 011f 	and.w	r1, r1, #31
20002940:	f04f 0001 	mov.w	r0, #1
20002944:	fa00 f101 	lsl.w	r1, r0, r1
20002948:	f102 0220 	add.w	r2, r2, #32
2000294c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002950:	f107 070c 	add.w	r7, r7, #12
20002954:	46bd      	mov	sp, r7
20002956:	bc80      	pop	{r7}
20002958:	4770      	bx	lr
2000295a:	bf00      	nop

2000295c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000295c:	b480      	push	{r7}
2000295e:	b083      	sub	sp, #12
20002960:	af00      	add	r7, sp, #0
20002962:	4603      	mov	r3, r0
20002964:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002966:	f24e 1300 	movw	r3, #57600	; 0xe100
2000296a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000296e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002972:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002976:	88f9      	ldrh	r1, [r7, #6]
20002978:	f001 011f 	and.w	r1, r1, #31
2000297c:	f04f 0001 	mov.w	r0, #1
20002980:	fa00 f101 	lsl.w	r1, r0, r1
20002984:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000298c:	f107 070c 	add.w	r7, r7, #12
20002990:	46bd      	mov	sp, r7
20002992:	bc80      	pop	{r7}
20002994:	4770      	bx	lr
20002996:	bf00      	nop

20002998 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20002998:	b580      	push	{r7, lr}
2000299a:	b084      	sub	sp, #16
2000299c:	af00      	add	r7, sp, #0
2000299e:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200029a0:	687a      	ldr	r2, [r7, #4]
200029a2:	f24c 437c 	movw	r3, #50300	; 0xc47c
200029a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029aa:	429a      	cmp	r2, r3
200029ac:	d007      	beq.n	200029be <MSS_SPI_init+0x26>
200029ae:	687a      	ldr	r2, [r7, #4]
200029b0:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
200029b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029b8:	429a      	cmp	r2, r3
200029ba:	d000      	beq.n	200029be <MSS_SPI_init+0x26>
200029bc:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200029be:	687b      	ldr	r3, [r7, #4]
200029c0:	889b      	ldrh	r3, [r3, #4]
200029c2:	b21b      	sxth	r3, r3
200029c4:	4618      	mov	r0, r3
200029c6:	f7ff ffab 	bl	20002920 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200029ca:	6878      	ldr	r0, [r7, #4]
200029cc:	f04f 0100 	mov.w	r1, #0
200029d0:	f04f 0284 	mov.w	r2, #132	; 0x84
200029d4:	f002 f95e 	bl	20004c94 <memset>
    
    this_spi->cmd_done = 1u;
200029d8:	687b      	ldr	r3, [r7, #4]
200029da:	f04f 0201 	mov.w	r2, #1
200029de:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200029e0:	f04f 0300 	mov.w	r3, #0
200029e4:	81fb      	strh	r3, [r7, #14]
200029e6:	e00d      	b.n	20002a04 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
200029e8:	89fb      	ldrh	r3, [r7, #14]
200029ea:	687a      	ldr	r2, [r7, #4]
200029ec:	f103 0306 	add.w	r3, r3, #6
200029f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200029f4:	4413      	add	r3, r2
200029f6:	f04f 32ff 	mov.w	r2, #4294967295
200029fa:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200029fc:	89fb      	ldrh	r3, [r7, #14]
200029fe:	f103 0301 	add.w	r3, r3, #1
20002a02:	81fb      	strh	r3, [r7, #14]
20002a04:	89fb      	ldrh	r3, [r7, #14]
20002a06:	2b07      	cmp	r3, #7
20002a08:	d9ee      	bls.n	200029e8 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002a0a:	687a      	ldr	r2, [r7, #4]
20002a0c:	f24c 437c 	movw	r3, #50300	; 0xc47c
20002a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a14:	429a      	cmp	r2, r3
20002a16:	d126      	bne.n	20002a66 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002a18:	687a      	ldr	r2, [r7, #4]
20002a1a:	f241 0300 	movw	r3, #4096	; 0x1000
20002a1e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002a22:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002a24:	687b      	ldr	r3, [r7, #4]
20002a26:	f04f 020c 	mov.w	r2, #12
20002a2a:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002a2c:	f242 0300 	movw	r3, #8192	; 0x2000
20002a30:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a34:	f242 0200 	movw	r2, #8192	; 0x2000
20002a38:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a3c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002a42:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002a44:	f04f 000c 	mov.w	r0, #12
20002a48:	f7ff ff88 	bl	2000295c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002a4c:	f242 0300 	movw	r3, #8192	; 0x2000
20002a50:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a54:	f242 0200 	movw	r2, #8192	; 0x2000
20002a58:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a5e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002a62:	631a      	str	r2, [r3, #48]	; 0x30
20002a64:	e025      	b.n	20002ab2 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002a66:	687a      	ldr	r2, [r7, #4]
20002a68:	f241 0300 	movw	r3, #4096	; 0x1000
20002a6c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002a70:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002a72:	687b      	ldr	r3, [r7, #4]
20002a74:	f04f 020d 	mov.w	r2, #13
20002a78:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002a7a:	f242 0300 	movw	r3, #8192	; 0x2000
20002a7e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a82:	f242 0200 	movw	r2, #8192	; 0x2000
20002a86:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002a90:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002a92:	f04f 000d 	mov.w	r0, #13
20002a96:	f7ff ff61 	bl	2000295c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002a9a:	f242 0300 	movw	r3, #8192	; 0x2000
20002a9e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002aa2:	f242 0200 	movw	r2, #8192	; 0x2000
20002aa6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002aaa:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002aac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002ab0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002ab2:	687b      	ldr	r3, [r7, #4]
20002ab4:	681b      	ldr	r3, [r3, #0]
20002ab6:	687a      	ldr	r2, [r7, #4]
20002ab8:	6812      	ldr	r2, [r2, #0]
20002aba:	6812      	ldr	r2, [r2, #0]
20002abc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002ac0:	601a      	str	r2, [r3, #0]
}
20002ac2:	f107 0710 	add.w	r7, r7, #16
20002ac6:	46bd      	mov	sp, r7
20002ac8:	bd80      	pop	{r7, pc}
20002aca:	bf00      	nop

20002acc <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002acc:	b580      	push	{r7, lr}
20002ace:	b08a      	sub	sp, #40	; 0x28
20002ad0:	af00      	add	r7, sp, #0
20002ad2:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002ad4:	687b      	ldr	r3, [r7, #4]
20002ad6:	681b      	ldr	r3, [r3, #0]
20002ad8:	681b      	ldr	r3, [r3, #0]
20002ada:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002adc:	687b      	ldr	r3, [r7, #4]
20002ade:	681b      	ldr	r3, [r3, #0]
20002ae0:	699b      	ldr	r3, [r3, #24]
20002ae2:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002ae4:	687b      	ldr	r3, [r7, #4]
20002ae6:	681b      	ldr	r3, [r3, #0]
20002ae8:	685b      	ldr	r3, [r3, #4]
20002aea:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002aec:	687b      	ldr	r3, [r7, #4]
20002aee:	681b      	ldr	r3, [r3, #0]
20002af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002af2:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002af4:	687b      	ldr	r3, [r7, #4]
20002af6:	681b      	ldr	r3, [r3, #0]
20002af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002afa:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002afc:	687b      	ldr	r3, [r7, #4]
20002afe:	681b      	ldr	r3, [r3, #0]
20002b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002b02:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002b04:	687b      	ldr	r3, [r7, #4]
20002b06:	681b      	ldr	r3, [r3, #0]
20002b08:	69db      	ldr	r3, [r3, #28]
20002b0a:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002b0c:	687a      	ldr	r2, [r7, #4]
20002b0e:	f24c 437c 	movw	r3, #50300	; 0xc47c
20002b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b16:	429a      	cmp	r2, r3
20002b18:	d12e      	bne.n	20002b78 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002b1a:	687a      	ldr	r2, [r7, #4]
20002b1c:	f241 0300 	movw	r3, #4096	; 0x1000
20002b20:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002b24:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002b26:	687b      	ldr	r3, [r7, #4]
20002b28:	f04f 020c 	mov.w	r2, #12
20002b2c:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002b2e:	f242 0300 	movw	r3, #8192	; 0x2000
20002b32:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b36:	f242 0200 	movw	r2, #8192	; 0x2000
20002b3a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b3e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002b44:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002b46:	f04f 000c 	mov.w	r0, #12
20002b4a:	f7ff ff07 	bl	2000295c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002b4e:	f242 0300 	movw	r3, #8192	; 0x2000
20002b52:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b56:	f242 0200 	movw	r2, #8192	; 0x2000
20002b5a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b60:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002b64:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002b66:	687b      	ldr	r3, [r7, #4]
20002b68:	681b      	ldr	r3, [r3, #0]
20002b6a:	687a      	ldr	r2, [r7, #4]
20002b6c:	6812      	ldr	r2, [r2, #0]
20002b6e:	6812      	ldr	r2, [r2, #0]
20002b70:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002b74:	601a      	str	r2, [r3, #0]
20002b76:	e02d      	b.n	20002bd4 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002b78:	687a      	ldr	r2, [r7, #4]
20002b7a:	f241 0300 	movw	r3, #4096	; 0x1000
20002b7e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002b82:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002b84:	687b      	ldr	r3, [r7, #4]
20002b86:	f04f 020d 	mov.w	r2, #13
20002b8a:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002b8c:	f242 0300 	movw	r3, #8192	; 0x2000
20002b90:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b94:	f242 0200 	movw	r2, #8192	; 0x2000
20002b98:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002ba2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002ba4:	f04f 000d 	mov.w	r0, #13
20002ba8:	f7ff fed8 	bl	2000295c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002bac:	f242 0300 	movw	r3, #8192	; 0x2000
20002bb0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002bb4:	f242 0200 	movw	r2, #8192	; 0x2000
20002bb8:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002bbc:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002bc2:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002bc4:	687b      	ldr	r3, [r7, #4]
20002bc6:	681b      	ldr	r3, [r3, #0]
20002bc8:	687a      	ldr	r2, [r7, #4]
20002bca:	6812      	ldr	r2, [r2, #0]
20002bcc:	6812      	ldr	r2, [r2, #0]
20002bce:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002bd2:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002bd4:	68fb      	ldr	r3, [r7, #12]
20002bd6:	f023 0301 	bic.w	r3, r3, #1
20002bda:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002bdc:	687b      	ldr	r3, [r7, #4]
20002bde:	681b      	ldr	r3, [r3, #0]
20002be0:	68fa      	ldr	r2, [r7, #12]
20002be2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002be4:	687b      	ldr	r3, [r7, #4]
20002be6:	681b      	ldr	r3, [r3, #0]
20002be8:	693a      	ldr	r2, [r7, #16]
20002bea:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002bec:	687b      	ldr	r3, [r7, #4]
20002bee:	681b      	ldr	r3, [r3, #0]
20002bf0:	697a      	ldr	r2, [r7, #20]
20002bf2:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002bf4:	687b      	ldr	r3, [r7, #4]
20002bf6:	681b      	ldr	r3, [r3, #0]
20002bf8:	687a      	ldr	r2, [r7, #4]
20002bfa:	6812      	ldr	r2, [r2, #0]
20002bfc:	6812      	ldr	r2, [r2, #0]
20002bfe:	f042 0201 	orr.w	r2, r2, #1
20002c02:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002c04:	687b      	ldr	r3, [r7, #4]
20002c06:	681b      	ldr	r3, [r3, #0]
20002c08:	69ba      	ldr	r2, [r7, #24]
20002c0a:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002c0c:	687b      	ldr	r3, [r7, #4]
20002c0e:	681b      	ldr	r3, [r3, #0]
20002c10:	69fa      	ldr	r2, [r7, #28]
20002c12:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002c14:	687b      	ldr	r3, [r7, #4]
20002c16:	681b      	ldr	r3, [r3, #0]
20002c18:	6a3a      	ldr	r2, [r7, #32]
20002c1a:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002c1c:	687b      	ldr	r3, [r7, #4]
20002c1e:	681b      	ldr	r3, [r3, #0]
20002c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002c22:	61da      	str	r2, [r3, #28]
}
20002c24:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002c28:	46bd      	mov	sp, r7
20002c2a:	bd80      	pop	{r7, pc}

20002c2c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002c2c:	b580      	push	{r7, lr}
20002c2e:	b084      	sub	sp, #16
20002c30:	af00      	add	r7, sp, #0
20002c32:	60f8      	str	r0, [r7, #12]
20002c34:	607a      	str	r2, [r7, #4]
20002c36:	460a      	mov	r2, r1
20002c38:	72fa      	strb	r2, [r7, #11]
20002c3a:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002c3c:	68fa      	ldr	r2, [r7, #12]
20002c3e:	f24c 437c 	movw	r3, #50300	; 0xc47c
20002c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c46:	429a      	cmp	r2, r3
20002c48:	d007      	beq.n	20002c5a <MSS_SPI_configure_master_mode+0x2e>
20002c4a:	68fa      	ldr	r2, [r7, #12]
20002c4c:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
20002c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c54:	429a      	cmp	r2, r3
20002c56:	d000      	beq.n	20002c5a <MSS_SPI_configure_master_mode+0x2e>
20002c58:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20002c5a:	7afb      	ldrb	r3, [r7, #11]
20002c5c:	2b07      	cmp	r3, #7
20002c5e:	d900      	bls.n	20002c62 <MSS_SPI_configure_master_mode+0x36>
20002c60:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002c62:	7e3b      	ldrb	r3, [r7, #24]
20002c64:	2b20      	cmp	r3, #32
20002c66:	d900      	bls.n	20002c6a <MSS_SPI_configure_master_mode+0x3e>
20002c68:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002c6a:	68fb      	ldr	r3, [r7, #12]
20002c6c:	889b      	ldrh	r3, [r3, #4]
20002c6e:	b21b      	sxth	r3, r3
20002c70:	4618      	mov	r0, r3
20002c72:	f7ff fe55 	bl	20002920 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002c76:	68fb      	ldr	r3, [r7, #12]
20002c78:	f04f 0200 	mov.w	r2, #0
20002c7c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002c80:	68fb      	ldr	r3, [r7, #12]
20002c82:	681b      	ldr	r3, [r3, #0]
20002c84:	68fa      	ldr	r2, [r7, #12]
20002c86:	6812      	ldr	r2, [r2, #0]
20002c88:	6812      	ldr	r2, [r2, #0]
20002c8a:	f022 0201 	bic.w	r2, r2, #1
20002c8e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002c90:	68fb      	ldr	r3, [r7, #12]
20002c92:	681b      	ldr	r3, [r3, #0]
20002c94:	68fa      	ldr	r2, [r7, #12]
20002c96:	6812      	ldr	r2, [r2, #0]
20002c98:	6812      	ldr	r2, [r2, #0]
20002c9a:	f042 0202 	orr.w	r2, r2, #2
20002c9e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002ca0:	68fb      	ldr	r3, [r7, #12]
20002ca2:	681b      	ldr	r3, [r3, #0]
20002ca4:	68fa      	ldr	r2, [r7, #12]
20002ca6:	6812      	ldr	r2, [r2, #0]
20002ca8:	6812      	ldr	r2, [r2, #0]
20002caa:	f042 0201 	orr.w	r2, r2, #1
20002cae:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002cb0:	7afb      	ldrb	r3, [r7, #11]
20002cb2:	2b07      	cmp	r3, #7
20002cb4:	d83f      	bhi.n	20002d36 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002cb6:	687b      	ldr	r3, [r7, #4]
20002cb8:	2b00      	cmp	r3, #0
20002cba:	d00b      	beq.n	20002cd4 <MSS_SPI_configure_master_mode+0xa8>
20002cbc:	687b      	ldr	r3, [r7, #4]
20002cbe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002cc2:	d007      	beq.n	20002cd4 <MSS_SPI_configure_master_mode+0xa8>
20002cc4:	687b      	ldr	r3, [r7, #4]
20002cc6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002cca:	d003      	beq.n	20002cd4 <MSS_SPI_configure_master_mode+0xa8>
20002ccc:	687b      	ldr	r3, [r7, #4]
20002cce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002cd2:	d10f      	bne.n	20002cf4 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002cd4:	7afa      	ldrb	r2, [r7, #11]
20002cd6:	6879      	ldr	r1, [r7, #4]
20002cd8:	f240 1302 	movw	r3, #258	; 0x102
20002cdc:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002ce0:	ea41 0303 	orr.w	r3, r1, r3
20002ce4:	68f9      	ldr	r1, [r7, #12]
20002ce6:	f102 0206 	add.w	r2, r2, #6
20002cea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002cee:	440a      	add	r2, r1
20002cf0:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002cf2:	e00e      	b.n	20002d12 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002cf4:	7afa      	ldrb	r2, [r7, #11]
20002cf6:	6879      	ldr	r1, [r7, #4]
20002cf8:	f240 1302 	movw	r3, #258	; 0x102
20002cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d00:	ea41 0303 	orr.w	r3, r1, r3
20002d04:	68f9      	ldr	r1, [r7, #12]
20002d06:	f102 0206 	add.w	r2, r2, #6
20002d0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002d0e:	440a      	add	r2, r1
20002d10:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002d12:	7afb      	ldrb	r3, [r7, #11]
20002d14:	68fa      	ldr	r2, [r7, #12]
20002d16:	f103 0306 	add.w	r3, r3, #6
20002d1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002d1e:	4413      	add	r3, r2
20002d20:	7e3a      	ldrb	r2, [r7, #24]
20002d22:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002d24:	7afb      	ldrb	r3, [r7, #11]
20002d26:	68fa      	ldr	r2, [r7, #12]
20002d28:	f103 0306 	add.w	r3, r3, #6
20002d2c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002d30:	4413      	add	r3, r2
20002d32:	78fa      	ldrb	r2, [r7, #3]
20002d34:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002d36:	68fb      	ldr	r3, [r7, #12]
20002d38:	889b      	ldrh	r3, [r3, #4]
20002d3a:	b21b      	sxth	r3, r3
20002d3c:	4618      	mov	r0, r3
20002d3e:	f7ff fdd3 	bl	200028e8 <NVIC_EnableIRQ>
}
20002d42:	f107 0710 	add.w	r7, r7, #16
20002d46:	46bd      	mov	sp, r7
20002d48:	bd80      	pop	{r7, pc}
20002d4a:	bf00      	nop

20002d4c <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002d4c:	b580      	push	{r7, lr}
20002d4e:	b084      	sub	sp, #16
20002d50:	af00      	add	r7, sp, #0
20002d52:	6078      	str	r0, [r7, #4]
20002d54:	460b      	mov	r3, r1
20002d56:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002d58:	687a      	ldr	r2, [r7, #4]
20002d5a:	f24c 437c 	movw	r3, #50300	; 0xc47c
20002d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d62:	429a      	cmp	r2, r3
20002d64:	d007      	beq.n	20002d76 <MSS_SPI_set_slave_select+0x2a>
20002d66:	687a      	ldr	r2, [r7, #4]
20002d68:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
20002d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d70:	429a      	cmp	r2, r3
20002d72:	d000      	beq.n	20002d76 <MSS_SPI_set_slave_select+0x2a>
20002d74:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002d76:	687b      	ldr	r3, [r7, #4]
20002d78:	681b      	ldr	r3, [r3, #0]
20002d7a:	681b      	ldr	r3, [r3, #0]
20002d7c:	f003 0302 	and.w	r3, r3, #2
20002d80:	2b00      	cmp	r3, #0
20002d82:	d100      	bne.n	20002d86 <MSS_SPI_set_slave_select+0x3a>
20002d84:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002d86:	78fb      	ldrb	r3, [r7, #3]
20002d88:	687a      	ldr	r2, [r7, #4]
20002d8a:	f103 0306 	add.w	r3, r3, #6
20002d8e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002d92:	4413      	add	r3, r2
20002d94:	685b      	ldr	r3, [r3, #4]
20002d96:	f1b3 3fff 	cmp.w	r3, #4294967295
20002d9a:	d100      	bne.n	20002d9e <MSS_SPI_set_slave_select+0x52>
20002d9c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002d9e:	687b      	ldr	r3, [r7, #4]
20002da0:	889b      	ldrh	r3, [r3, #4]
20002da2:	b21b      	sxth	r3, r3
20002da4:	4618      	mov	r0, r3
20002da6:	f7ff fdbb 	bl	20002920 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002daa:	687b      	ldr	r3, [r7, #4]
20002dac:	681b      	ldr	r3, [r3, #0]
20002dae:	689b      	ldr	r3, [r3, #8]
20002db0:	f003 0304 	and.w	r3, r3, #4
20002db4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002db6:	68fb      	ldr	r3, [r7, #12]
20002db8:	2b00      	cmp	r3, #0
20002dba:	d002      	beq.n	20002dc2 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002dbc:	6878      	ldr	r0, [r7, #4]
20002dbe:	f7ff fe85 	bl	20002acc <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002dc2:	687b      	ldr	r3, [r7, #4]
20002dc4:	681b      	ldr	r3, [r3, #0]
20002dc6:	687a      	ldr	r2, [r7, #4]
20002dc8:	6812      	ldr	r2, [r2, #0]
20002dca:	6812      	ldr	r2, [r2, #0]
20002dcc:	f022 0201 	bic.w	r2, r2, #1
20002dd0:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002dd2:	687b      	ldr	r3, [r7, #4]
20002dd4:	681a      	ldr	r2, [r3, #0]
20002dd6:	78fb      	ldrb	r3, [r7, #3]
20002dd8:	6879      	ldr	r1, [r7, #4]
20002dda:	f103 0306 	add.w	r3, r3, #6
20002dde:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002de2:	440b      	add	r3, r1
20002de4:	685b      	ldr	r3, [r3, #4]
20002de6:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002de8:	687b      	ldr	r3, [r7, #4]
20002dea:	681a      	ldr	r2, [r3, #0]
20002dec:	78fb      	ldrb	r3, [r7, #3]
20002dee:	6879      	ldr	r1, [r7, #4]
20002df0:	f103 0306 	add.w	r3, r3, #6
20002df4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002df8:	440b      	add	r3, r1
20002dfa:	7a5b      	ldrb	r3, [r3, #9]
20002dfc:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002dfe:	687b      	ldr	r3, [r7, #4]
20002e00:	681a      	ldr	r2, [r3, #0]
20002e02:	78fb      	ldrb	r3, [r7, #3]
20002e04:	6879      	ldr	r1, [r7, #4]
20002e06:	f103 0306 	add.w	r3, r3, #6
20002e0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e0e:	440b      	add	r3, r1
20002e10:	7a1b      	ldrb	r3, [r3, #8]
20002e12:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002e14:	687b      	ldr	r3, [r7, #4]
20002e16:	681b      	ldr	r3, [r3, #0]
20002e18:	687a      	ldr	r2, [r7, #4]
20002e1a:	6812      	ldr	r2, [r2, #0]
20002e1c:	6812      	ldr	r2, [r2, #0]
20002e1e:	f042 0201 	orr.w	r2, r2, #1
20002e22:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002e24:	687b      	ldr	r3, [r7, #4]
20002e26:	681b      	ldr	r3, [r3, #0]
20002e28:	687a      	ldr	r2, [r7, #4]
20002e2a:	6812      	ldr	r2, [r2, #0]
20002e2c:	69d1      	ldr	r1, [r2, #28]
20002e2e:	78fa      	ldrb	r2, [r7, #3]
20002e30:	f04f 0001 	mov.w	r0, #1
20002e34:	fa00 f202 	lsl.w	r2, r0, r2
20002e38:	ea41 0202 	orr.w	r2, r1, r2
20002e3c:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002e3e:	687b      	ldr	r3, [r7, #4]
20002e40:	889b      	ldrh	r3, [r3, #4]
20002e42:	b21b      	sxth	r3, r3
20002e44:	4618      	mov	r0, r3
20002e46:	f7ff fd4f 	bl	200028e8 <NVIC_EnableIRQ>
}
20002e4a:	f107 0710 	add.w	r7, r7, #16
20002e4e:	46bd      	mov	sp, r7
20002e50:	bd80      	pop	{r7, pc}
20002e52:	bf00      	nop

20002e54 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002e54:	b580      	push	{r7, lr}
20002e56:	b084      	sub	sp, #16
20002e58:	af00      	add	r7, sp, #0
20002e5a:	6078      	str	r0, [r7, #4]
20002e5c:	460b      	mov	r3, r1
20002e5e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002e60:	687a      	ldr	r2, [r7, #4]
20002e62:	f24c 437c 	movw	r3, #50300	; 0xc47c
20002e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e6a:	429a      	cmp	r2, r3
20002e6c:	d007      	beq.n	20002e7e <MSS_SPI_clear_slave_select+0x2a>
20002e6e:	687a      	ldr	r2, [r7, #4]
20002e70:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
20002e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e78:	429a      	cmp	r2, r3
20002e7a:	d000      	beq.n	20002e7e <MSS_SPI_clear_slave_select+0x2a>
20002e7c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002e7e:	687b      	ldr	r3, [r7, #4]
20002e80:	681b      	ldr	r3, [r3, #0]
20002e82:	681b      	ldr	r3, [r3, #0]
20002e84:	f003 0302 	and.w	r3, r3, #2
20002e88:	2b00      	cmp	r3, #0
20002e8a:	d100      	bne.n	20002e8e <MSS_SPI_clear_slave_select+0x3a>
20002e8c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002e8e:	687b      	ldr	r3, [r7, #4]
20002e90:	889b      	ldrh	r3, [r3, #4]
20002e92:	b21b      	sxth	r3, r3
20002e94:	4618      	mov	r0, r3
20002e96:	f7ff fd43 	bl	20002920 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002e9a:	687b      	ldr	r3, [r7, #4]
20002e9c:	681b      	ldr	r3, [r3, #0]
20002e9e:	689b      	ldr	r3, [r3, #8]
20002ea0:	f003 0304 	and.w	r3, r3, #4
20002ea4:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002ea6:	68fb      	ldr	r3, [r7, #12]
20002ea8:	2b00      	cmp	r3, #0
20002eaa:	d002      	beq.n	20002eb2 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002eac:	6878      	ldr	r0, [r7, #4]
20002eae:	f7ff fe0d 	bl	20002acc <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002eb2:	687b      	ldr	r3, [r7, #4]
20002eb4:	681b      	ldr	r3, [r3, #0]
20002eb6:	687a      	ldr	r2, [r7, #4]
20002eb8:	6812      	ldr	r2, [r2, #0]
20002eba:	69d1      	ldr	r1, [r2, #28]
20002ebc:	78fa      	ldrb	r2, [r7, #3]
20002ebe:	f04f 0001 	mov.w	r0, #1
20002ec2:	fa00 f202 	lsl.w	r2, r0, r2
20002ec6:	ea6f 0202 	mvn.w	r2, r2
20002eca:	ea01 0202 	and.w	r2, r1, r2
20002ece:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002ed0:	687b      	ldr	r3, [r7, #4]
20002ed2:	889b      	ldrh	r3, [r3, #4]
20002ed4:	b21b      	sxth	r3, r3
20002ed6:	4618      	mov	r0, r3
20002ed8:	f7ff fd06 	bl	200028e8 <NVIC_EnableIRQ>
}
20002edc:	f107 0710 	add.w	r7, r7, #16
20002ee0:	46bd      	mov	sp, r7
20002ee2:	bd80      	pop	{r7, pc}

20002ee4 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20002ee4:	b480      	push	{r7}
20002ee6:	b087      	sub	sp, #28
20002ee8:	af00      	add	r7, sp, #0
20002eea:	6078      	str	r0, [r7, #4]
20002eec:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002eee:	687a      	ldr	r2, [r7, #4]
20002ef0:	f24c 437c 	movw	r3, #50300	; 0xc47c
20002ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ef8:	429a      	cmp	r2, r3
20002efa:	d007      	beq.n	20002f0c <MSS_SPI_transfer_frame+0x28>
20002efc:	687a      	ldr	r2, [r7, #4]
20002efe:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
20002f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f06:	429a      	cmp	r2, r3
20002f08:	d000      	beq.n	20002f0c <MSS_SPI_transfer_frame+0x28>
20002f0a:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002f0c:	687b      	ldr	r3, [r7, #4]
20002f0e:	681b      	ldr	r3, [r3, #0]
20002f10:	681b      	ldr	r3, [r3, #0]
20002f12:	f003 0302 	and.w	r3, r3, #2
20002f16:	2b00      	cmp	r3, #0
20002f18:	d100      	bne.n	20002f1c <MSS_SPI_transfer_frame+0x38>
20002f1a:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002f1c:	687b      	ldr	r3, [r7, #4]
20002f1e:	681a      	ldr	r2, [r3, #0]
20002f20:	687b      	ldr	r3, [r7, #4]
20002f22:	681b      	ldr	r3, [r3, #0]
20002f24:	6819      	ldr	r1, [r3, #0]
20002f26:	f240 03ff 	movw	r3, #255	; 0xff
20002f2a:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002f2e:	ea01 0303 	and.w	r3, r1, r3
20002f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002f36:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002f38:	687b      	ldr	r3, [r7, #4]
20002f3a:	681b      	ldr	r3, [r3, #0]
20002f3c:	687a      	ldr	r2, [r7, #4]
20002f3e:	6812      	ldr	r2, [r2, #0]
20002f40:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002f42:	f042 020c 	orr.w	r2, r2, #12
20002f46:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002f48:	687b      	ldr	r3, [r7, #4]
20002f4a:	681b      	ldr	r3, [r3, #0]
20002f4c:	689b      	ldr	r3, [r3, #8]
20002f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f52:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002f54:	e00b      	b.n	20002f6e <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20002f56:	687b      	ldr	r3, [r7, #4]
20002f58:	681b      	ldr	r3, [r3, #0]
20002f5a:	691b      	ldr	r3, [r3, #16]
20002f5c:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002f5e:	68bb      	ldr	r3, [r7, #8]
20002f60:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002f62:	687b      	ldr	r3, [r7, #4]
20002f64:	681b      	ldr	r3, [r3, #0]
20002f66:	689b      	ldr	r3, [r3, #8]
20002f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f6c:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002f6e:	68fb      	ldr	r3, [r7, #12]
20002f70:	2b00      	cmp	r3, #0
20002f72:	d0f0      	beq.n	20002f56 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002f74:	687b      	ldr	r3, [r7, #4]
20002f76:	681b      	ldr	r3, [r3, #0]
20002f78:	683a      	ldr	r2, [r7, #0]
20002f7a:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002f7c:	687b      	ldr	r3, [r7, #4]
20002f7e:	681b      	ldr	r3, [r3, #0]
20002f80:	689b      	ldr	r3, [r3, #8]
20002f82:	f003 0301 	and.w	r3, r3, #1
20002f86:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20002f88:	e005      	b.n	20002f96 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002f8a:	687b      	ldr	r3, [r7, #4]
20002f8c:	681b      	ldr	r3, [r3, #0]
20002f8e:	689b      	ldr	r3, [r3, #8]
20002f90:	f003 0301 	and.w	r3, r3, #1
20002f94:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20002f96:	697b      	ldr	r3, [r7, #20]
20002f98:	2b00      	cmp	r3, #0
20002f9a:	d0f6      	beq.n	20002f8a <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002f9c:	687b      	ldr	r3, [r7, #4]
20002f9e:	681b      	ldr	r3, [r3, #0]
20002fa0:	689b      	ldr	r3, [r3, #8]
20002fa2:	f003 0302 	and.w	r3, r3, #2
20002fa6:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20002fa8:	e005      	b.n	20002fb6 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002faa:	687b      	ldr	r3, [r7, #4]
20002fac:	681b      	ldr	r3, [r3, #0]
20002fae:	689b      	ldr	r3, [r3, #8]
20002fb0:	f003 0302 	and.w	r3, r3, #2
20002fb4:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20002fb6:	693b      	ldr	r3, [r7, #16]
20002fb8:	2b00      	cmp	r3, #0
20002fba:	d0f6      	beq.n	20002faa <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20002fbc:	687b      	ldr	r3, [r7, #4]
20002fbe:	681b      	ldr	r3, [r3, #0]
20002fc0:	691b      	ldr	r3, [r3, #16]
}
20002fc2:	4618      	mov	r0, r3
20002fc4:	f107 071c 	add.w	r7, r7, #28
20002fc8:	46bd      	mov	sp, r7
20002fca:	bc80      	pop	{r7}
20002fcc:	4770      	bx	lr
20002fce:	bf00      	nop

20002fd0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002fd0:	b480      	push	{r7}
20002fd2:	b085      	sub	sp, #20
20002fd4:	af00      	add	r7, sp, #0
20002fd6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002fd8:	f04f 0300 	mov.w	r3, #0
20002fdc:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002fde:	e00e      	b.n	20002ffe <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20002fe0:	687b      	ldr	r3, [r7, #4]
20002fe2:	681b      	ldr	r3, [r3, #0]
20002fe4:	687a      	ldr	r2, [r7, #4]
20002fe6:	6891      	ldr	r1, [r2, #8]
20002fe8:	687a      	ldr	r2, [r7, #4]
20002fea:	6912      	ldr	r2, [r2, #16]
20002fec:	440a      	add	r2, r1
20002fee:	7812      	ldrb	r2, [r2, #0]
20002ff0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002ff2:	687b      	ldr	r3, [r7, #4]
20002ff4:	691b      	ldr	r3, [r3, #16]
20002ff6:	f103 0201 	add.w	r2, r3, #1
20002ffa:	687b      	ldr	r3, [r7, #4]
20002ffc:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002ffe:	687b      	ldr	r3, [r7, #4]
20003000:	681b      	ldr	r3, [r3, #0]
20003002:	689b      	ldr	r3, [r3, #8]
20003004:	f403 7380 	and.w	r3, r3, #256	; 0x100
20003008:	2b00      	cmp	r3, #0
2000300a:	d105      	bne.n	20003018 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
2000300c:	687b      	ldr	r3, [r7, #4]
2000300e:	691a      	ldr	r2, [r3, #16]
20003010:	687b      	ldr	r3, [r7, #4]
20003012:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003014:	429a      	cmp	r2, r3
20003016:	d3e3      	bcc.n	20002fe0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20003018:	687b      	ldr	r3, [r7, #4]
2000301a:	691a      	ldr	r2, [r3, #16]
2000301c:	687b      	ldr	r3, [r7, #4]
2000301e:	68db      	ldr	r3, [r3, #12]
20003020:	429a      	cmp	r2, r3
20003022:	d31c      	bcc.n	2000305e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003024:	e00e      	b.n	20003044 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20003026:	687b      	ldr	r3, [r7, #4]
20003028:	681b      	ldr	r3, [r3, #0]
2000302a:	687a      	ldr	r2, [r7, #4]
2000302c:	6951      	ldr	r1, [r2, #20]
2000302e:	687a      	ldr	r2, [r7, #4]
20003030:	69d2      	ldr	r2, [r2, #28]
20003032:	440a      	add	r2, r1
20003034:	7812      	ldrb	r2, [r2, #0]
20003036:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20003038:	687b      	ldr	r3, [r7, #4]
2000303a:	69db      	ldr	r3, [r3, #28]
2000303c:	f103 0201 	add.w	r2, r3, #1
20003040:	687b      	ldr	r3, [r7, #4]
20003042:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003044:	687b      	ldr	r3, [r7, #4]
20003046:	681b      	ldr	r3, [r3, #0]
20003048:	689b      	ldr	r3, [r3, #8]
2000304a:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000304e:	2b00      	cmp	r3, #0
20003050:	d105      	bne.n	2000305e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20003052:	687b      	ldr	r3, [r7, #4]
20003054:	69da      	ldr	r2, [r3, #28]
20003056:	687b      	ldr	r3, [r7, #4]
20003058:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000305a:	429a      	cmp	r2, r3
2000305c:	d3e3      	bcc.n	20003026 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000305e:	687b      	ldr	r3, [r7, #4]
20003060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20003062:	2b00      	cmp	r3, #0
20003064:	d01f      	beq.n	200030a6 <fill_slave_tx_fifo+0xd6>
20003066:	687b      	ldr	r3, [r7, #4]
20003068:	691a      	ldr	r2, [r3, #16]
2000306a:	687b      	ldr	r3, [r7, #4]
2000306c:	68db      	ldr	r3, [r3, #12]
2000306e:	429a      	cmp	r2, r3
20003070:	d319      	bcc.n	200030a6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20003072:	687b      	ldr	r3, [r7, #4]
20003074:	69da      	ldr	r2, [r3, #28]
20003076:	687b      	ldr	r3, [r7, #4]
20003078:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000307a:	429a      	cmp	r2, r3
2000307c:	d313      	bcc.n	200030a6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000307e:	e008      	b.n	20003092 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20003080:	687b      	ldr	r3, [r7, #4]
20003082:	681b      	ldr	r3, [r3, #0]
20003084:	f04f 0200 	mov.w	r2, #0
20003088:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
2000308a:	68fb      	ldr	r3, [r7, #12]
2000308c:	f103 0301 	add.w	r3, r3, #1
20003090:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003092:	687b      	ldr	r3, [r7, #4]
20003094:	681b      	ldr	r3, [r3, #0]
20003096:	689b      	ldr	r3, [r3, #8]
20003098:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000309c:	2b00      	cmp	r3, #0
2000309e:	d102      	bne.n	200030a6 <fill_slave_tx_fifo+0xd6>
200030a0:	68fb      	ldr	r3, [r7, #12]
200030a2:	2b1f      	cmp	r3, #31
200030a4:	d9ec      	bls.n	20003080 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200030a6:	f107 0714 	add.w	r7, r7, #20
200030aa:	46bd      	mov	sp, r7
200030ac:	bc80      	pop	{r7}
200030ae:	4770      	bx	lr

200030b0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200030b0:	b580      	push	{r7, lr}
200030b2:	b084      	sub	sp, #16
200030b4:	af00      	add	r7, sp, #0
200030b6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200030b8:	687b      	ldr	r3, [r7, #4]
200030ba:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200030be:	2b02      	cmp	r3, #2
200030c0:	d115      	bne.n	200030ee <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200030c2:	e00c      	b.n	200030de <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200030c4:	687b      	ldr	r3, [r7, #4]
200030c6:	681b      	ldr	r3, [r3, #0]
200030c8:	691b      	ldr	r3, [r3, #16]
200030ca:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
200030cc:	687b      	ldr	r3, [r7, #4]
200030ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200030d0:	2b00      	cmp	r3, #0
200030d2:	d004      	beq.n	200030de <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
200030d4:	687b      	ldr	r3, [r7, #4]
200030d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200030d8:	68fa      	ldr	r2, [r7, #12]
200030da:	4610      	mov	r0, r2
200030dc:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200030de:	687b      	ldr	r3, [r7, #4]
200030e0:	681b      	ldr	r3, [r3, #0]
200030e2:	689b      	ldr	r3, [r3, #8]
200030e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200030e8:	2b00      	cmp	r3, #0
200030ea:	d0eb      	beq.n	200030c4 <read_slave_rx_fifo+0x14>
200030ec:	e032      	b.n	20003154 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200030ee:	687b      	ldr	r3, [r7, #4]
200030f0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200030f4:	2b01      	cmp	r3, #1
200030f6:	d125      	bne.n	20003144 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200030f8:	e017      	b.n	2000312a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200030fa:	687b      	ldr	r3, [r7, #4]
200030fc:	681b      	ldr	r3, [r3, #0]
200030fe:	691b      	ldr	r3, [r3, #16]
20003100:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20003102:	687b      	ldr	r3, [r7, #4]
20003104:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003106:	687b      	ldr	r3, [r7, #4]
20003108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000310a:	429a      	cmp	r2, r3
2000310c:	d207      	bcs.n	2000311e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000310e:	687b      	ldr	r3, [r7, #4]
20003110:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003112:	687b      	ldr	r3, [r7, #4]
20003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003116:	4413      	add	r3, r2
20003118:	68fa      	ldr	r2, [r7, #12]
2000311a:	b2d2      	uxtb	r2, r2
2000311c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
2000311e:	687b      	ldr	r3, [r7, #4]
20003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003122:	f103 0201 	add.w	r2, r3, #1
20003126:	687b      	ldr	r3, [r7, #4]
20003128:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000312a:	687b      	ldr	r3, [r7, #4]
2000312c:	681b      	ldr	r3, [r3, #0]
2000312e:	689b      	ldr	r3, [r3, #8]
20003130:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003134:	2b00      	cmp	r3, #0
20003136:	d0e0      	beq.n	200030fa <read_slave_rx_fifo+0x4a>
20003138:	e00c      	b.n	20003154 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000313a:	687b      	ldr	r3, [r7, #4]
2000313c:	681b      	ldr	r3, [r3, #0]
2000313e:	691b      	ldr	r3, [r3, #16]
20003140:	60fb      	str	r3, [r7, #12]
20003142:	e000      	b.n	20003146 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003144:	bf00      	nop
20003146:	687b      	ldr	r3, [r7, #4]
20003148:	681b      	ldr	r3, [r3, #0]
2000314a:	689b      	ldr	r3, [r3, #8]
2000314c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003150:	2b00      	cmp	r3, #0
20003152:	d0f2      	beq.n	2000313a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20003154:	f107 0710 	add.w	r7, r7, #16
20003158:	46bd      	mov	sp, r7
2000315a:	bd80      	pop	{r7, pc}

2000315c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
2000315c:	b580      	push	{r7, lr}
2000315e:	b086      	sub	sp, #24
20003160:	af00      	add	r7, sp, #0
20003162:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20003164:	687b      	ldr	r3, [r7, #4]
20003166:	681b      	ldr	r3, [r3, #0]
20003168:	f103 0320 	add.w	r3, r3, #32
2000316c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000316e:	687a      	ldr	r2, [r7, #4]
20003170:	f24c 437c 	movw	r3, #50300	; 0xc47c
20003174:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003178:	429a      	cmp	r2, r3
2000317a:	d007      	beq.n	2000318c <mss_spi_isr+0x30>
2000317c:	687a      	ldr	r2, [r7, #4]
2000317e:	f24c 33f8 	movw	r3, #50168	; 0xc3f8
20003182:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003186:	429a      	cmp	r2, r3
20003188:	d000      	beq.n	2000318c <mss_spi_isr+0x30>
2000318a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
2000318c:	693b      	ldr	r3, [r7, #16]
2000318e:	681b      	ldr	r3, [r3, #0]
20003190:	f003 0302 	and.w	r3, r3, #2
20003194:	2b00      	cmp	r3, #0
20003196:	d052      	beq.n	2000323e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003198:	687b      	ldr	r3, [r7, #4]
2000319a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000319e:	2b02      	cmp	r3, #2
200031a0:	d115      	bne.n	200031ce <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200031a2:	e00c      	b.n	200031be <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200031a4:	687b      	ldr	r3, [r7, #4]
200031a6:	681b      	ldr	r3, [r3, #0]
200031a8:	691b      	ldr	r3, [r3, #16]
200031aa:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200031ac:	687b      	ldr	r3, [r7, #4]
200031ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200031b0:	2b00      	cmp	r3, #0
200031b2:	d004      	beq.n	200031be <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200031b4:	687b      	ldr	r3, [r7, #4]
200031b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200031b8:	68fa      	ldr	r2, [r7, #12]
200031ba:	4610      	mov	r0, r2
200031bc:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200031be:	687b      	ldr	r3, [r7, #4]
200031c0:	681b      	ldr	r3, [r3, #0]
200031c2:	689b      	ldr	r3, [r3, #8]
200031c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200031c8:	2b00      	cmp	r3, #0
200031ca:	d0eb      	beq.n	200031a4 <mss_spi_isr+0x48>
200031cc:	e032      	b.n	20003234 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200031ce:	687b      	ldr	r3, [r7, #4]
200031d0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200031d4:	2b01      	cmp	r3, #1
200031d6:	d125      	bne.n	20003224 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200031d8:	e017      	b.n	2000320a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200031da:	687b      	ldr	r3, [r7, #4]
200031dc:	681b      	ldr	r3, [r3, #0]
200031de:	691b      	ldr	r3, [r3, #16]
200031e0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
200031e2:	687b      	ldr	r3, [r7, #4]
200031e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200031e6:	687b      	ldr	r3, [r7, #4]
200031e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200031ea:	429a      	cmp	r2, r3
200031ec:	d207      	bcs.n	200031fe <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200031ee:	687b      	ldr	r3, [r7, #4]
200031f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200031f2:	687b      	ldr	r3, [r7, #4]
200031f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200031f6:	4413      	add	r3, r2
200031f8:	68fa      	ldr	r2, [r7, #12]
200031fa:	b2d2      	uxtb	r2, r2
200031fc:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
200031fe:	687b      	ldr	r3, [r7, #4]
20003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003202:	f103 0201 	add.w	r2, r3, #1
20003206:	687b      	ldr	r3, [r7, #4]
20003208:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000320a:	687b      	ldr	r3, [r7, #4]
2000320c:	681b      	ldr	r3, [r3, #0]
2000320e:	689b      	ldr	r3, [r3, #8]
20003210:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003214:	2b00      	cmp	r3, #0
20003216:	d0e0      	beq.n	200031da <mss_spi_isr+0x7e>
20003218:	e00c      	b.n	20003234 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000321a:	687b      	ldr	r3, [r7, #4]
2000321c:	681b      	ldr	r3, [r3, #0]
2000321e:	691b      	ldr	r3, [r3, #16]
20003220:	60fb      	str	r3, [r7, #12]
20003222:	e000      	b.n	20003226 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003224:	bf00      	nop
20003226:	687b      	ldr	r3, [r7, #4]
20003228:	681b      	ldr	r3, [r3, #0]
2000322a:	689b      	ldr	r3, [r3, #8]
2000322c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003230:	2b00      	cmp	r3, #0
20003232:	d0f2      	beq.n	2000321a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20003234:	687b      	ldr	r3, [r7, #4]
20003236:	681b      	ldr	r3, [r3, #0]
20003238:	f04f 0202 	mov.w	r2, #2
2000323c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
2000323e:	693b      	ldr	r3, [r7, #16]
20003240:	681b      	ldr	r3, [r3, #0]
20003242:	f003 0301 	and.w	r3, r3, #1
20003246:	b2db      	uxtb	r3, r3
20003248:	2b00      	cmp	r3, #0
2000324a:	d012      	beq.n	20003272 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000324c:	687b      	ldr	r3, [r7, #4]
2000324e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003252:	2b02      	cmp	r3, #2
20003254:	d105      	bne.n	20003262 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003256:	687b      	ldr	r3, [r7, #4]
20003258:	681b      	ldr	r3, [r3, #0]
2000325a:	687a      	ldr	r2, [r7, #4]
2000325c:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000325e:	615a      	str	r2, [r3, #20]
20003260:	e002      	b.n	20003268 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20003262:	6878      	ldr	r0, [r7, #4]
20003264:	f7ff feb4 	bl	20002fd0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20003268:	687b      	ldr	r3, [r7, #4]
2000326a:	681b      	ldr	r3, [r3, #0]
2000326c:	f04f 0201 	mov.w	r2, #1
20003270:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20003272:	693b      	ldr	r3, [r7, #16]
20003274:	681b      	ldr	r3, [r3, #0]
20003276:	f003 0310 	and.w	r3, r3, #16
2000327a:	2b00      	cmp	r3, #0
2000327c:	d023      	beq.n	200032c6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
2000327e:	6878      	ldr	r0, [r7, #4]
20003280:	f7ff ff16 	bl	200030b0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20003284:	687b      	ldr	r3, [r7, #4]
20003286:	6a1b      	ldr	r3, [r3, #32]
20003288:	2b00      	cmp	r3, #0
2000328a:	d00b      	beq.n	200032a4 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
2000328c:	687b      	ldr	r3, [r7, #4]
2000328e:	6a1b      	ldr	r3, [r3, #32]
20003290:	687a      	ldr	r2, [r7, #4]
20003292:	6a91      	ldr	r1, [r2, #40]	; 0x28
20003294:	687a      	ldr	r2, [r7, #4]
20003296:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003298:	4608      	mov	r0, r1
2000329a:	4611      	mov	r1, r2
2000329c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
2000329e:	6878      	ldr	r0, [r7, #4]
200032a0:	f7ff fe96 	bl	20002fd0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200032a4:	687b      	ldr	r3, [r7, #4]
200032a6:	f04f 0201 	mov.w	r2, #1
200032aa:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200032ac:	687b      	ldr	r3, [r7, #4]
200032ae:	681b      	ldr	r3, [r3, #0]
200032b0:	687a      	ldr	r2, [r7, #4]
200032b2:	6812      	ldr	r2, [r2, #0]
200032b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
200032b6:	f022 0210 	bic.w	r2, r2, #16
200032ba:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200032bc:	687b      	ldr	r3, [r7, #4]
200032be:	681b      	ldr	r3, [r3, #0]
200032c0:	f04f 0210 	mov.w	r2, #16
200032c4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200032c6:	693b      	ldr	r3, [r7, #16]
200032c8:	681b      	ldr	r3, [r3, #0]
200032ca:	f003 0304 	and.w	r3, r3, #4
200032ce:	2b00      	cmp	r3, #0
200032d0:	d00f      	beq.n	200032f2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200032d2:	687b      	ldr	r3, [r7, #4]
200032d4:	681b      	ldr	r3, [r3, #0]
200032d6:	687a      	ldr	r2, [r7, #4]
200032d8:	6812      	ldr	r2, [r2, #0]
200032da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200032dc:	f042 0204 	orr.w	r2, r2, #4
200032e0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
200032e2:	6878      	ldr	r0, [r7, #4]
200032e4:	f7ff fbf2 	bl	20002acc <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
200032e8:	687b      	ldr	r3, [r7, #4]
200032ea:	681b      	ldr	r3, [r3, #0]
200032ec:	f04f 0204 	mov.w	r2, #4
200032f0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
200032f2:	693b      	ldr	r3, [r7, #16]
200032f4:	681b      	ldr	r3, [r3, #0]
200032f6:	f003 0308 	and.w	r3, r3, #8
200032fa:	2b00      	cmp	r3, #0
200032fc:	d031      	beq.n	20003362 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
200032fe:	687b      	ldr	r3, [r7, #4]
20003300:	681b      	ldr	r3, [r3, #0]
20003302:	687a      	ldr	r2, [r7, #4]
20003304:	6812      	ldr	r2, [r2, #0]
20003306:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003308:	f042 0208 	orr.w	r2, r2, #8
2000330c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000330e:	687b      	ldr	r3, [r7, #4]
20003310:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003314:	2b02      	cmp	r3, #2
20003316:	d113      	bne.n	20003340 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20003318:	687b      	ldr	r3, [r7, #4]
2000331a:	681a      	ldr	r2, [r3, #0]
2000331c:	687b      	ldr	r3, [r7, #4]
2000331e:	681b      	ldr	r3, [r3, #0]
20003320:	6819      	ldr	r1, [r3, #0]
20003322:	f240 03ff 	movw	r3, #255	; 0xff
20003326:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000332a:	ea01 0303 	and.w	r3, r1, r3
2000332e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003332:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003334:	687b      	ldr	r3, [r7, #4]
20003336:	681b      	ldr	r3, [r3, #0]
20003338:	687a      	ldr	r2, [r7, #4]
2000333a:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000333c:	615a      	str	r2, [r3, #20]
2000333e:	e00b      	b.n	20003358 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20003340:	687b      	ldr	r3, [r7, #4]
20003342:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003346:	2b01      	cmp	r3, #1
20003348:	d106      	bne.n	20003358 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000334a:	687b      	ldr	r3, [r7, #4]
2000334c:	f04f 0200 	mov.w	r2, #0
20003350:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20003352:	6878      	ldr	r0, [r7, #4]
20003354:	f7ff fe3c 	bl	20002fd0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20003358:	687b      	ldr	r3, [r7, #4]
2000335a:	681b      	ldr	r3, [r3, #0]
2000335c:	f04f 0208 	mov.w	r2, #8
20003360:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20003362:	693b      	ldr	r3, [r7, #16]
20003364:	681b      	ldr	r3, [r3, #0]
20003366:	f003 0320 	and.w	r3, r3, #32
2000336a:	2b00      	cmp	r3, #0
2000336c:	d049      	beq.n	20003402 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000336e:	6878      	ldr	r0, [r7, #4]
20003370:	f7ff fe9e 	bl	200030b0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20003374:	687b      	ldr	r3, [r7, #4]
20003376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003378:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000337a:	687b      	ldr	r3, [r7, #4]
2000337c:	6a1b      	ldr	r3, [r3, #32]
2000337e:	2b00      	cmp	r3, #0
20003380:	d01c      	beq.n	200033bc <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20003382:	687b      	ldr	r3, [r7, #4]
20003384:	f04f 0200 	mov.w	r2, #0
20003388:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
2000338a:	687b      	ldr	r3, [r7, #4]
2000338c:	f04f 0200 	mov.w	r2, #0
20003390:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20003392:	687b      	ldr	r3, [r7, #4]
20003394:	f04f 0200 	mov.w	r2, #0
20003398:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
2000339a:	687b      	ldr	r3, [r7, #4]
2000339c:	f04f 0200 	mov.w	r2, #0
200033a0:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200033a2:	687b      	ldr	r3, [r7, #4]
200033a4:	681b      	ldr	r3, [r3, #0]
200033a6:	f04f 0210 	mov.w	r2, #16
200033aa:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
200033ac:	687b      	ldr	r3, [r7, #4]
200033ae:	681b      	ldr	r3, [r3, #0]
200033b0:	687a      	ldr	r2, [r7, #4]
200033b2:	6812      	ldr	r2, [r2, #0]
200033b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
200033b6:	f042 0210 	orr.w	r2, r2, #16
200033ba:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200033bc:	687b      	ldr	r3, [r7, #4]
200033be:	f04f 0200 	mov.w	r2, #0
200033c2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200033c4:	687b      	ldr	r3, [r7, #4]
200033c6:	681b      	ldr	r3, [r3, #0]
200033c8:	687a      	ldr	r2, [r7, #4]
200033ca:	6812      	ldr	r2, [r2, #0]
200033cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200033ce:	f042 020c 	orr.w	r2, r2, #12
200033d2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
200033d4:	6878      	ldr	r0, [r7, #4]
200033d6:	f7ff fdfb 	bl	20002fd0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
200033da:	687b      	ldr	r3, [r7, #4]
200033dc:	f04f 0200 	mov.w	r2, #0
200033e0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
200033e2:	687b      	ldr	r3, [r7, #4]
200033e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200033e6:	2b00      	cmp	r3, #0
200033e8:	d006      	beq.n	200033f8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
200033ea:	687b      	ldr	r3, [r7, #4]
200033ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200033ee:	687a      	ldr	r2, [r7, #4]
200033f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
200033f2:	4610      	mov	r0, r2
200033f4:	6979      	ldr	r1, [r7, #20]
200033f6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
200033f8:	687b      	ldr	r3, [r7, #4]
200033fa:	681b      	ldr	r3, [r3, #0]
200033fc:	f04f 0220 	mov.w	r2, #32
20003400:	60da      	str	r2, [r3, #12]
    }
}
20003402:	f107 0718 	add.w	r7, r7, #24
20003406:	46bd      	mov	sp, r7
20003408:	bd80      	pop	{r7, pc}
2000340a:	bf00      	nop

2000340c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
2000340c:	4668      	mov	r0, sp
2000340e:	f020 0107 	bic.w	r1, r0, #7
20003412:	468d      	mov	sp, r1
20003414:	b589      	push	{r0, r3, r7, lr}
20003416:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20003418:	f24c 407c 	movw	r0, #50300	; 0xc47c
2000341c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003420:	f7ff fe9c 	bl	2000315c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20003424:	f04f 000c 	mov.w	r0, #12
20003428:	f7ff fa98 	bl	2000295c <NVIC_ClearPendingIRQ>
}
2000342c:	46bd      	mov	sp, r7
2000342e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003432:	4685      	mov	sp, r0
20003434:	4770      	bx	lr
20003436:	bf00      	nop

20003438 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20003438:	4668      	mov	r0, sp
2000343a:	f020 0107 	bic.w	r1, r0, #7
2000343e:	468d      	mov	sp, r1
20003440:	b589      	push	{r0, r3, r7, lr}
20003442:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003444:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
20003448:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000344c:	f7ff fe86 	bl	2000315c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20003450:	f04f 000d 	mov.w	r0, #13
20003454:	f7ff fa82 	bl	2000295c <NVIC_ClearPendingIRQ>
}
20003458:	46bd      	mov	sp, r7
2000345a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000345e:	4685      	mov	sp, r0
20003460:	4770      	bx	lr
20003462:	bf00      	nop

20003464 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003464:	b480      	push	{r7}
20003466:	b083      	sub	sp, #12
20003468:	af00      	add	r7, sp, #0
2000346a:	4603      	mov	r3, r0
2000346c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000346e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003472:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003476:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000347a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000347e:	88f9      	ldrh	r1, [r7, #6]
20003480:	f001 011f 	and.w	r1, r1, #31
20003484:	f04f 0001 	mov.w	r0, #1
20003488:	fa00 f101 	lsl.w	r1, r0, r1
2000348c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20003490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003494:	f107 070c 	add.w	r7, r7, #12
20003498:	46bd      	mov	sp, r7
2000349a:	bc80      	pop	{r7}
2000349c:	4770      	bx	lr
2000349e:	bf00      	nop

200034a0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200034a0:	b580      	push	{r7, lr}
200034a2:	b082      	sub	sp, #8
200034a4:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200034a6:	f242 0300 	movw	r3, #8192	; 0x2000
200034aa:	f2ce 0304 	movt	r3, #57348	; 0xe004
200034ae:	f242 0200 	movw	r2, #8192	; 0x2000
200034b2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200034b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200034b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200034bc:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200034be:	f04f 0300 	mov.w	r3, #0
200034c2:	607b      	str	r3, [r7, #4]
200034c4:	e00e      	b.n	200034e4 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200034c6:	687a      	ldr	r2, [r7, #4]
200034c8:	f64b 23e0 	movw	r3, #47840	; 0xbae0
200034cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034d0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200034d4:	b21b      	sxth	r3, r3
200034d6:	4618      	mov	r0, r3
200034d8:	f7ff ffc4 	bl	20003464 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200034dc:	687b      	ldr	r3, [r7, #4]
200034de:	f103 0301 	add.w	r3, r3, #1
200034e2:	607b      	str	r3, [r7, #4]
200034e4:	687b      	ldr	r3, [r7, #4]
200034e6:	2b1f      	cmp	r3, #31
200034e8:	d9ed      	bls.n	200034c6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
200034ea:	f242 0300 	movw	r3, #8192	; 0x2000
200034ee:	f2ce 0304 	movt	r3, #57348	; 0xe004
200034f2:	f242 0200 	movw	r2, #8192	; 0x2000
200034f6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200034fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200034fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20003500:	631a      	str	r2, [r3, #48]	; 0x30
}
20003502:	f107 0708 	add.w	r7, r7, #8
20003506:	46bd      	mov	sp, r7
20003508:	bd80      	pop	{r7, pc}
2000350a:	bf00      	nop

2000350c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
2000350c:	b480      	push	{r7}
2000350e:	b085      	sub	sp, #20
20003510:	af00      	add	r7, sp, #0
20003512:	4603      	mov	r3, r0
20003514:	6039      	str	r1, [r7, #0]
20003516:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20003518:	79fb      	ldrb	r3, [r7, #7]
2000351a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000351c:	68fb      	ldr	r3, [r7, #12]
2000351e:	2b1f      	cmp	r3, #31
20003520:	d900      	bls.n	20003524 <MSS_GPIO_config+0x18>
20003522:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20003524:	68fb      	ldr	r3, [r7, #12]
20003526:	2b1f      	cmp	r3, #31
20003528:	d808      	bhi.n	2000353c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
2000352a:	68fa      	ldr	r2, [r7, #12]
2000352c:	f64b 2360 	movw	r3, #47712	; 0xba60
20003530:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20003538:	683a      	ldr	r2, [r7, #0]
2000353a:	601a      	str	r2, [r3, #0]
    }
}
2000353c:	f107 0714 	add.w	r7, r7, #20
20003540:	46bd      	mov	sp, r7
20003542:	bc80      	pop	{r7}
20003544:	4770      	bx	lr
20003546:	bf00      	nop

20003548 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20003548:	b480      	push	{r7}
2000354a:	b085      	sub	sp, #20
2000354c:	af00      	add	r7, sp, #0
2000354e:	4602      	mov	r2, r0
20003550:	460b      	mov	r3, r1
20003552:	71fa      	strb	r2, [r7, #7]
20003554:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20003556:	79fb      	ldrb	r3, [r7, #7]
20003558:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000355a:	68fb      	ldr	r3, [r7, #12]
2000355c:	2b1f      	cmp	r3, #31
2000355e:	d900      	bls.n	20003562 <MSS_GPIO_set_output+0x1a>
20003560:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20003562:	68fb      	ldr	r3, [r7, #12]
20003564:	2b1f      	cmp	r3, #31
20003566:	d809      	bhi.n	2000357c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20003568:	f240 0300 	movw	r3, #0
2000356c:	f2c4 2326 	movt	r3, #16934	; 0x4226
20003570:	68fa      	ldr	r2, [r7, #12]
20003572:	79b9      	ldrb	r1, [r7, #6]
20003574:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20003578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
2000357c:	f107 0714 	add.w	r7, r7, #20
20003580:	46bd      	mov	sp, r7
20003582:	bc80      	pop	{r7}
20003584:	4770      	bx	lr
20003586:	bf00      	nop

20003588 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003588:	b480      	push	{r7}
2000358a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
2000358c:	46bd      	mov	sp, r7
2000358e:	bc80      	pop	{r7}
20003590:	4770      	bx	lr
20003592:	bf00      	nop

20003594 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003594:	b580      	push	{r7, lr}
20003596:	b08a      	sub	sp, #40	; 0x28
20003598:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000359a:	f64b 3320 	movw	r3, #47904	; 0xbb20
2000359e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035a2:	46bc      	mov	ip, r7
200035a4:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200035a6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200035aa:	f242 0300 	movw	r3, #8192	; 0x2000
200035ae:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200035b4:	ea4f 0393 	mov.w	r3, r3, lsr #2
200035b8:	f003 0303 	and.w	r3, r3, #3
200035bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
200035c0:	f107 0228 	add.w	r2, r7, #40	; 0x28
200035c4:	4413      	add	r3, r2
200035c6:	f853 3c28 	ldr.w	r3, [r3, #-40]
200035ca:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200035cc:	f242 0300 	movw	r3, #8192	; 0x2000
200035d0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200035d6:	ea4f 1313 	mov.w	r3, r3, lsr #4
200035da:	f003 0303 	and.w	r3, r3, #3
200035de:	ea4f 0383 	mov.w	r3, r3, lsl #2
200035e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
200035e6:	4413      	add	r3, r2
200035e8:	f853 3c28 	ldr.w	r3, [r3, #-40]
200035ec:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200035ee:	f242 0300 	movw	r3, #8192	; 0x2000
200035f2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200035f8:	ea4f 1393 	mov.w	r3, r3, lsr #6
200035fc:	f003 0303 	and.w	r3, r3, #3
20003600:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003604:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003608:	4413      	add	r3, r2
2000360a:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000360e:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003610:	f242 0300 	movw	r3, #8192	; 0x2000
20003614:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000361a:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000361e:	f003 031f 	and.w	r3, r3, #31
20003622:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003624:	f242 0300 	movw	r3, #8192	; 0x2000
20003628:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000362c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000362e:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003632:	f003 0301 	and.w	r3, r3, #1
20003636:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20003638:	6a3b      	ldr	r3, [r7, #32]
2000363a:	f103 0301 	add.w	r3, r3, #1
2000363e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003642:	2b00      	cmp	r3, #0
20003644:	d003      	beq.n	2000364e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20003646:	69fb      	ldr	r3, [r7, #28]
20003648:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000364c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000364e:	f000 f849 	bl	200036e4 <GetSystemClock>
20003652:	4602      	mov	r2, r0
20003654:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20003658:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000365c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000365e:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20003662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003666:	681a      	ldr	r2, [r3, #0]
20003668:	693b      	ldr	r3, [r7, #16]
2000366a:	fbb2 f2f3 	udiv	r2, r2, r3
2000366e:	f64b 53dc 	movw	r3, #48604	; 0xbddc
20003672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003676:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003678:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
2000367c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003680:	681a      	ldr	r2, [r3, #0]
20003682:	697b      	ldr	r3, [r7, #20]
20003684:	fbb2 f2f3 	udiv	r2, r2, r3
20003688:	f64b 53e0 	movw	r3, #48608	; 0xbde0
2000368c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003690:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003692:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
20003696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000369a:	681a      	ldr	r2, [r3, #0]
2000369c:	69bb      	ldr	r3, [r7, #24]
2000369e:	fbb2 f2f3 	udiv	r2, r2, r3
200036a2:	f64b 53e4 	movw	r3, #48612	; 0xbde4
200036a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036aa:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200036ac:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
200036b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036b4:	681a      	ldr	r2, [r3, #0]
200036b6:	69fb      	ldr	r3, [r7, #28]
200036b8:	fbb2 f2f3 	udiv	r2, r2, r3
200036bc:	f64b 53e8 	movw	r3, #48616	; 0xbde8
200036c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036c4:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200036c6:	f64b 53d8 	movw	r3, #48600	; 0xbdd8
200036ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036ce:	681a      	ldr	r2, [r3, #0]
200036d0:	f64b 53d4 	movw	r3, #48596	; 0xbdd4
200036d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036d8:	601a      	str	r2, [r3, #0]
}
200036da:	f107 0728 	add.w	r7, r7, #40	; 0x28
200036de:	46bd      	mov	sp, r7
200036e0:	bd80      	pop	{r7, pc}
200036e2:	bf00      	nop

200036e4 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200036e4:	b480      	push	{r7}
200036e6:	b08b      	sub	sp, #44	; 0x2c
200036e8:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200036ea:	f04f 0300 	mov.w	r3, #0
200036ee:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200036f0:	f640 031c 	movw	r3, #2076	; 0x81c
200036f4:	f2c6 0308 	movt	r3, #24584	; 0x6008
200036f8:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200036fa:	f240 2330 	movw	r3, #560	; 0x230
200036fe:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003702:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003704:	68fb      	ldr	r3, [r7, #12]
20003706:	681b      	ldr	r3, [r3, #0]
20003708:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
2000370c:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000370e:	693a      	ldr	r2, [r7, #16]
20003710:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003714:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003718:	429a      	cmp	r2, r3
2000371a:	d108      	bne.n	2000372e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
2000371c:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003720:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003724:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20003726:	697b      	ldr	r3, [r7, #20]
20003728:	681b      	ldr	r3, [r3, #0]
2000372a:	607b      	str	r3, [r7, #4]
2000372c:	e03d      	b.n	200037aa <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000372e:	68bb      	ldr	r3, [r7, #8]
20003730:	681a      	ldr	r2, [r3, #0]
20003732:	f244 3341 	movw	r3, #17217	; 0x4341
20003736:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000373a:	429a      	cmp	r2, r3
2000373c:	d135      	bne.n	200037aa <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
2000373e:	f640 0340 	movw	r3, #2112	; 0x840
20003742:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003746:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20003748:	69bb      	ldr	r3, [r7, #24]
2000374a:	681b      	ldr	r3, [r3, #0]
2000374c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000374e:	69fb      	ldr	r3, [r7, #28]
20003750:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003754:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003756:	69fa      	ldr	r2, [r7, #28]
20003758:	f240 3300 	movw	r3, #768	; 0x300
2000375c:	f2c0 0301 	movt	r3, #1
20003760:	429a      	cmp	r2, r3
20003762:	d922      	bls.n	200037aa <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003764:	69fa      	ldr	r2, [r7, #28]
20003766:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000376a:	f2c0 0301 	movt	r3, #1
2000376e:	429a      	cmp	r2, r3
20003770:	d808      	bhi.n	20003784 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003772:	f241 632c 	movw	r3, #5676	; 0x162c
20003776:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000377a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
2000377c:	6a3b      	ldr	r3, [r7, #32]
2000377e:	681b      	ldr	r3, [r3, #0]
20003780:	607b      	str	r3, [r7, #4]
20003782:	e012      	b.n	200037aa <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003784:	69fa      	ldr	r2, [r7, #28]
20003786:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000378a:	f2c0 0302 	movt	r3, #2
2000378e:	429a      	cmp	r2, r3
20003790:	d808      	bhi.n	200037a4 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003792:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003796:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000379a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
2000379c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000379e:	681b      	ldr	r3, [r3, #0]
200037a0:	607b      	str	r3, [r7, #4]
200037a2:	e002      	b.n	200037aa <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200037a4:	f04f 0300 	mov.w	r3, #0
200037a8:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200037aa:	687b      	ldr	r3, [r7, #4]
200037ac:	2b00      	cmp	r3, #0
200037ae:	d105      	bne.n	200037bc <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200037b0:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200037b2:	f647 0340 	movw	r3, #30784	; 0x7840
200037b6:	f2c0 137d 	movt	r3, #381	; 0x17d
200037ba:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200037bc:	687b      	ldr	r3, [r7, #4]
}
200037be:	4618      	mov	r0, r3
200037c0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200037c4:	46bd      	mov	sp, r7
200037c6:	bc80      	pop	{r7}
200037c8:	4770      	bx	lr
200037ca:	bf00      	nop

200037cc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200037cc:	b480      	push	{r7}
200037ce:	b083      	sub	sp, #12
200037d0:	af00      	add	r7, sp, #0
200037d2:	4603      	mov	r3, r0
200037d4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200037d6:	f24e 1300 	movw	r3, #57600	; 0xe100
200037da:	f2ce 0300 	movt	r3, #57344	; 0xe000
200037de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200037e2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200037e6:	88f9      	ldrh	r1, [r7, #6]
200037e8:	f001 011f 	and.w	r1, r1, #31
200037ec:	f04f 0001 	mov.w	r0, #1
200037f0:	fa00 f101 	lsl.w	r1, r0, r1
200037f4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200037f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200037fc:	f107 070c 	add.w	r7, r7, #12
20003800:	46bd      	mov	sp, r7
20003802:	bc80      	pop	{r7}
20003804:	4770      	bx	lr
20003806:	bf00      	nop

20003808 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20003808:	b480      	push	{r7}
2000380a:	b083      	sub	sp, #12
2000380c:	af00      	add	r7, sp, #0
2000380e:	4603      	mov	r3, r0
20003810:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20003812:	f107 070c 	add.w	r7, r7, #12
20003816:	46bd      	mov	sp, r7
20003818:	bc80      	pop	{r7}
2000381a:	4770      	bx	lr

2000381c <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
2000381c:	4668      	mov	r0, sp
2000381e:	f020 0107 	bic.w	r1, r0, #7
20003822:	468d      	mov	sp, r1
20003824:	b589      	push	{r0, r3, r7, lr}
20003826:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20003828:	f04f 0000 	mov.w	r0, #0
2000382c:	f7ff ffec 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20003830:	f04f 0076 	mov.w	r0, #118	; 0x76
20003834:	f7ff ffca 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003838:	46bd      	mov	sp, r7
2000383a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000383e:	4685      	mov	sp, r0
20003840:	4770      	bx	lr
20003842:	bf00      	nop

20003844 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003844:	4668      	mov	r0, sp
20003846:	f020 0107 	bic.w	r1, r0, #7
2000384a:	468d      	mov	sp, r1
2000384c:	b589      	push	{r0, r3, r7, lr}
2000384e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003850:	f04f 0001 	mov.w	r0, #1
20003854:	f7ff ffd8 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20003858:	f04f 0077 	mov.w	r0, #119	; 0x77
2000385c:	f7ff ffb6 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003860:	46bd      	mov	sp, r7
20003862:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003866:	4685      	mov	sp, r0
20003868:	4770      	bx	lr
2000386a:	bf00      	nop

2000386c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
2000386c:	4668      	mov	r0, sp
2000386e:	f020 0107 	bic.w	r1, r0, #7
20003872:	468d      	mov	sp, r1
20003874:	b589      	push	{r0, r3, r7, lr}
20003876:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20003878:	f04f 0002 	mov.w	r0, #2
2000387c:	f7ff ffc4 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20003880:	f04f 0078 	mov.w	r0, #120	; 0x78
20003884:	f7ff ffa2 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003888:	46bd      	mov	sp, r7
2000388a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000388e:	4685      	mov	sp, r0
20003890:	4770      	bx	lr
20003892:	bf00      	nop

20003894 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003894:	4668      	mov	r0, sp
20003896:	f020 0107 	bic.w	r1, r0, #7
2000389a:	468d      	mov	sp, r1
2000389c:	b589      	push	{r0, r3, r7, lr}
2000389e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
200038a0:	f04f 0003 	mov.w	r0, #3
200038a4:	f7ff ffb0 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
200038a8:	f04f 0079 	mov.w	r0, #121	; 0x79
200038ac:	f7ff ff8e 	bl	200037cc <NVIC_ClearPendingIRQ>
}
200038b0:	46bd      	mov	sp, r7
200038b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038b6:	4685      	mov	sp, r0
200038b8:	4770      	bx	lr
200038ba:	bf00      	nop

200038bc <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
200038bc:	4668      	mov	r0, sp
200038be:	f020 0107 	bic.w	r1, r0, #7
200038c2:	468d      	mov	sp, r1
200038c4:	b589      	push	{r0, r3, r7, lr}
200038c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200038c8:	f04f 0004 	mov.w	r0, #4
200038cc:	f7ff ff9c 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200038d0:	f04f 007a 	mov.w	r0, #122	; 0x7a
200038d4:	f7ff ff7a 	bl	200037cc <NVIC_ClearPendingIRQ>
}
200038d8:	46bd      	mov	sp, r7
200038da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038de:	4685      	mov	sp, r0
200038e0:	4770      	bx	lr
200038e2:	bf00      	nop

200038e4 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200038e4:	4668      	mov	r0, sp
200038e6:	f020 0107 	bic.w	r1, r0, #7
200038ea:	468d      	mov	sp, r1
200038ec:	b589      	push	{r0, r3, r7, lr}
200038ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
200038f0:	f04f 0005 	mov.w	r0, #5
200038f4:	f7ff ff88 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
200038f8:	f04f 007b 	mov.w	r0, #123	; 0x7b
200038fc:	f7ff ff66 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003900:	46bd      	mov	sp, r7
20003902:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003906:	4685      	mov	sp, r0
20003908:	4770      	bx	lr
2000390a:	bf00      	nop

2000390c <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
2000390c:	4668      	mov	r0, sp
2000390e:	f020 0107 	bic.w	r1, r0, #7
20003912:	468d      	mov	sp, r1
20003914:	b589      	push	{r0, r3, r7, lr}
20003916:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
20003918:	f04f 0006 	mov.w	r0, #6
2000391c:	f7ff ff74 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003920:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003924:	f7ff ff52 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003928:	46bd      	mov	sp, r7
2000392a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000392e:	4685      	mov	sp, r0
20003930:	4770      	bx	lr
20003932:	bf00      	nop

20003934 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003934:	4668      	mov	r0, sp
20003936:	f020 0107 	bic.w	r1, r0, #7
2000393a:	468d      	mov	sp, r1
2000393c:	b589      	push	{r0, r3, r7, lr}
2000393e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003940:	f04f 0007 	mov.w	r0, #7
20003944:	f7ff ff60 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20003948:	f04f 007d 	mov.w	r0, #125	; 0x7d
2000394c:	f7ff ff3e 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003950:	46bd      	mov	sp, r7
20003952:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003956:	4685      	mov	sp, r0
20003958:	4770      	bx	lr
2000395a:	bf00      	nop

2000395c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
2000395c:	4668      	mov	r0, sp
2000395e:	f020 0107 	bic.w	r1, r0, #7
20003962:	468d      	mov	sp, r1
20003964:	b589      	push	{r0, r3, r7, lr}
20003966:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20003968:	f04f 0008 	mov.w	r0, #8
2000396c:	f7ff ff4c 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003970:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003974:	f7ff ff2a 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003978:	46bd      	mov	sp, r7
2000397a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000397e:	4685      	mov	sp, r0
20003980:	4770      	bx	lr
20003982:	bf00      	nop

20003984 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003984:	4668      	mov	r0, sp
20003986:	f020 0107 	bic.w	r1, r0, #7
2000398a:	468d      	mov	sp, r1
2000398c:	b589      	push	{r0, r3, r7, lr}
2000398e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20003990:	f04f 0009 	mov.w	r0, #9
20003994:	f7ff ff38 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20003998:	f04f 007f 	mov.w	r0, #127	; 0x7f
2000399c:	f7ff ff16 	bl	200037cc <NVIC_ClearPendingIRQ>
}
200039a0:	46bd      	mov	sp, r7
200039a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039a6:	4685      	mov	sp, r0
200039a8:	4770      	bx	lr
200039aa:	bf00      	nop

200039ac <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
200039ac:	4668      	mov	r0, sp
200039ae:	f020 0107 	bic.w	r1, r0, #7
200039b2:	468d      	mov	sp, r1
200039b4:	b589      	push	{r0, r3, r7, lr}
200039b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
200039b8:	f04f 000a 	mov.w	r0, #10
200039bc:	f7ff ff24 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200039c0:	f04f 0080 	mov.w	r0, #128	; 0x80
200039c4:	f7ff ff02 	bl	200037cc <NVIC_ClearPendingIRQ>
}
200039c8:	46bd      	mov	sp, r7
200039ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039ce:	4685      	mov	sp, r0
200039d0:	4770      	bx	lr
200039d2:	bf00      	nop

200039d4 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200039d4:	4668      	mov	r0, sp
200039d6:	f020 0107 	bic.w	r1, r0, #7
200039da:	468d      	mov	sp, r1
200039dc:	b589      	push	{r0, r3, r7, lr}
200039de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200039e0:	f04f 000b 	mov.w	r0, #11
200039e4:	f7ff ff10 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
200039e8:	f04f 0081 	mov.w	r0, #129	; 0x81
200039ec:	f7ff feee 	bl	200037cc <NVIC_ClearPendingIRQ>
}
200039f0:	46bd      	mov	sp, r7
200039f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039f6:	4685      	mov	sp, r0
200039f8:	4770      	bx	lr
200039fa:	bf00      	nop

200039fc <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
200039fc:	4668      	mov	r0, sp
200039fe:	f020 0107 	bic.w	r1, r0, #7
20003a02:	468d      	mov	sp, r1
20003a04:	b589      	push	{r0, r3, r7, lr}
20003a06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20003a08:	f04f 000c 	mov.w	r0, #12
20003a0c:	f7ff fefc 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20003a10:	f04f 0082 	mov.w	r0, #130	; 0x82
20003a14:	f7ff feda 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003a18:	46bd      	mov	sp, r7
20003a1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a1e:	4685      	mov	sp, r0
20003a20:	4770      	bx	lr
20003a22:	bf00      	nop

20003a24 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003a24:	4668      	mov	r0, sp
20003a26:	f020 0107 	bic.w	r1, r0, #7
20003a2a:	468d      	mov	sp, r1
20003a2c:	b589      	push	{r0, r3, r7, lr}
20003a2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003a30:	f04f 000d 	mov.w	r0, #13
20003a34:	f7ff fee8 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20003a38:	f04f 0083 	mov.w	r0, #131	; 0x83
20003a3c:	f7ff fec6 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003a40:	46bd      	mov	sp, r7
20003a42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a46:	4685      	mov	sp, r0
20003a48:	4770      	bx	lr
20003a4a:	bf00      	nop

20003a4c <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003a4c:	4668      	mov	r0, sp
20003a4e:	f020 0107 	bic.w	r1, r0, #7
20003a52:	468d      	mov	sp, r1
20003a54:	b589      	push	{r0, r3, r7, lr}
20003a56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20003a58:	f04f 000e 	mov.w	r0, #14
20003a5c:	f7ff fed4 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003a60:	f04f 0084 	mov.w	r0, #132	; 0x84
20003a64:	f7ff feb2 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003a68:	46bd      	mov	sp, r7
20003a6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a6e:	4685      	mov	sp, r0
20003a70:	4770      	bx	lr
20003a72:	bf00      	nop

20003a74 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003a74:	4668      	mov	r0, sp
20003a76:	f020 0107 	bic.w	r1, r0, #7
20003a7a:	468d      	mov	sp, r1
20003a7c:	b589      	push	{r0, r3, r7, lr}
20003a7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003a80:	f04f 000f 	mov.w	r0, #15
20003a84:	f7ff fec0 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20003a88:	f04f 0085 	mov.w	r0, #133	; 0x85
20003a8c:	f7ff fe9e 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003a90:	46bd      	mov	sp, r7
20003a92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a96:	4685      	mov	sp, r0
20003a98:	4770      	bx	lr
20003a9a:	bf00      	nop

20003a9c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003a9c:	4668      	mov	r0, sp
20003a9e:	f020 0107 	bic.w	r1, r0, #7
20003aa2:	468d      	mov	sp, r1
20003aa4:	b589      	push	{r0, r3, r7, lr}
20003aa6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20003aa8:	f04f 0010 	mov.w	r0, #16
20003aac:	f7ff feac 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003ab0:	f04f 0086 	mov.w	r0, #134	; 0x86
20003ab4:	f7ff fe8a 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003ab8:	46bd      	mov	sp, r7
20003aba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003abe:	4685      	mov	sp, r0
20003ac0:	4770      	bx	lr
20003ac2:	bf00      	nop

20003ac4 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003ac4:	4668      	mov	r0, sp
20003ac6:	f020 0107 	bic.w	r1, r0, #7
20003aca:	468d      	mov	sp, r1
20003acc:	b589      	push	{r0, r3, r7, lr}
20003ace:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20003ad0:	f04f 0011 	mov.w	r0, #17
20003ad4:	f7ff fe98 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20003ad8:	f04f 0087 	mov.w	r0, #135	; 0x87
20003adc:	f7ff fe76 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003ae0:	46bd      	mov	sp, r7
20003ae2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ae6:	4685      	mov	sp, r0
20003ae8:	4770      	bx	lr
20003aea:	bf00      	nop

20003aec <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003aec:	4668      	mov	r0, sp
20003aee:	f020 0107 	bic.w	r1, r0, #7
20003af2:	468d      	mov	sp, r1
20003af4:	b589      	push	{r0, r3, r7, lr}
20003af6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20003af8:	f04f 0012 	mov.w	r0, #18
20003afc:	f7ff fe84 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20003b00:	f04f 0088 	mov.w	r0, #136	; 0x88
20003b04:	f7ff fe62 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003b08:	46bd      	mov	sp, r7
20003b0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b0e:	4685      	mov	sp, r0
20003b10:	4770      	bx	lr
20003b12:	bf00      	nop

20003b14 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003b14:	4668      	mov	r0, sp
20003b16:	f020 0107 	bic.w	r1, r0, #7
20003b1a:	468d      	mov	sp, r1
20003b1c:	b589      	push	{r0, r3, r7, lr}
20003b1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003b20:	f04f 0013 	mov.w	r0, #19
20003b24:	f7ff fe70 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20003b28:	f04f 0089 	mov.w	r0, #137	; 0x89
20003b2c:	f7ff fe4e 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003b30:	46bd      	mov	sp, r7
20003b32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b36:	4685      	mov	sp, r0
20003b38:	4770      	bx	lr
20003b3a:	bf00      	nop

20003b3c <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003b3c:	4668      	mov	r0, sp
20003b3e:	f020 0107 	bic.w	r1, r0, #7
20003b42:	468d      	mov	sp, r1
20003b44:	b589      	push	{r0, r3, r7, lr}
20003b46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20003b48:	f04f 0014 	mov.w	r0, #20
20003b4c:	f7ff fe5c 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003b50:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003b54:	f7ff fe3a 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003b58:	46bd      	mov	sp, r7
20003b5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b5e:	4685      	mov	sp, r0
20003b60:	4770      	bx	lr
20003b62:	bf00      	nop

20003b64 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003b64:	4668      	mov	r0, sp
20003b66:	f020 0107 	bic.w	r1, r0, #7
20003b6a:	468d      	mov	sp, r1
20003b6c:	b589      	push	{r0, r3, r7, lr}
20003b6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003b70:	f04f 0015 	mov.w	r0, #21
20003b74:	f7ff fe48 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20003b78:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003b7c:	f7ff fe26 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003b80:	46bd      	mov	sp, r7
20003b82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b86:	4685      	mov	sp, r0
20003b88:	4770      	bx	lr
20003b8a:	bf00      	nop

20003b8c <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003b8c:	4668      	mov	r0, sp
20003b8e:	f020 0107 	bic.w	r1, r0, #7
20003b92:	468d      	mov	sp, r1
20003b94:	b589      	push	{r0, r3, r7, lr}
20003b96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20003b98:	f04f 0016 	mov.w	r0, #22
20003b9c:	f7ff fe34 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003ba0:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003ba4:	f7ff fe12 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003ba8:	46bd      	mov	sp, r7
20003baa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bae:	4685      	mov	sp, r0
20003bb0:	4770      	bx	lr
20003bb2:	bf00      	nop

20003bb4 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003bb4:	4668      	mov	r0, sp
20003bb6:	f020 0107 	bic.w	r1, r0, #7
20003bba:	468d      	mov	sp, r1
20003bbc:	b589      	push	{r0, r3, r7, lr}
20003bbe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20003bc0:	f04f 0017 	mov.w	r0, #23
20003bc4:	f7ff fe20 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20003bc8:	f04f 008d 	mov.w	r0, #141	; 0x8d
20003bcc:	f7ff fdfe 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003bd0:	46bd      	mov	sp, r7
20003bd2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bd6:	4685      	mov	sp, r0
20003bd8:	4770      	bx	lr
20003bda:	bf00      	nop

20003bdc <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003bdc:	4668      	mov	r0, sp
20003bde:	f020 0107 	bic.w	r1, r0, #7
20003be2:	468d      	mov	sp, r1
20003be4:	b589      	push	{r0, r3, r7, lr}
20003be6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20003be8:	f04f 0018 	mov.w	r0, #24
20003bec:	f7ff fe0c 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20003bf0:	f04f 008e 	mov.w	r0, #142	; 0x8e
20003bf4:	f7ff fdea 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003bf8:	46bd      	mov	sp, r7
20003bfa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bfe:	4685      	mov	sp, r0
20003c00:	4770      	bx	lr
20003c02:	bf00      	nop

20003c04 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003c04:	4668      	mov	r0, sp
20003c06:	f020 0107 	bic.w	r1, r0, #7
20003c0a:	468d      	mov	sp, r1
20003c0c:	b589      	push	{r0, r3, r7, lr}
20003c0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20003c10:	f04f 0019 	mov.w	r0, #25
20003c14:	f7ff fdf8 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20003c18:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003c1c:	f7ff fdd6 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003c20:	46bd      	mov	sp, r7
20003c22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c26:	4685      	mov	sp, r0
20003c28:	4770      	bx	lr
20003c2a:	bf00      	nop

20003c2c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003c2c:	4668      	mov	r0, sp
20003c2e:	f020 0107 	bic.w	r1, r0, #7
20003c32:	468d      	mov	sp, r1
20003c34:	b589      	push	{r0, r3, r7, lr}
20003c36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20003c38:	f04f 001a 	mov.w	r0, #26
20003c3c:	f7ff fde4 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003c40:	f04f 0090 	mov.w	r0, #144	; 0x90
20003c44:	f7ff fdc2 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003c48:	46bd      	mov	sp, r7
20003c4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c4e:	4685      	mov	sp, r0
20003c50:	4770      	bx	lr
20003c52:	bf00      	nop

20003c54 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003c54:	4668      	mov	r0, sp
20003c56:	f020 0107 	bic.w	r1, r0, #7
20003c5a:	468d      	mov	sp, r1
20003c5c:	b589      	push	{r0, r3, r7, lr}
20003c5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003c60:	f04f 001b 	mov.w	r0, #27
20003c64:	f7ff fdd0 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20003c68:	f04f 0091 	mov.w	r0, #145	; 0x91
20003c6c:	f7ff fdae 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003c70:	46bd      	mov	sp, r7
20003c72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c76:	4685      	mov	sp, r0
20003c78:	4770      	bx	lr
20003c7a:	bf00      	nop

20003c7c <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003c7c:	4668      	mov	r0, sp
20003c7e:	f020 0107 	bic.w	r1, r0, #7
20003c82:	468d      	mov	sp, r1
20003c84:	b589      	push	{r0, r3, r7, lr}
20003c86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20003c88:	f04f 001c 	mov.w	r0, #28
20003c8c:	f7ff fdbc 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003c90:	f04f 0092 	mov.w	r0, #146	; 0x92
20003c94:	f7ff fd9a 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003c98:	46bd      	mov	sp, r7
20003c9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c9e:	4685      	mov	sp, r0
20003ca0:	4770      	bx	lr
20003ca2:	bf00      	nop

20003ca4 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003ca4:	4668      	mov	r0, sp
20003ca6:	f020 0107 	bic.w	r1, r0, #7
20003caa:	468d      	mov	sp, r1
20003cac:	b589      	push	{r0, r3, r7, lr}
20003cae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003cb0:	f04f 001d 	mov.w	r0, #29
20003cb4:	f7ff fda8 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20003cb8:	f04f 0093 	mov.w	r0, #147	; 0x93
20003cbc:	f7ff fd86 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003cc0:	46bd      	mov	sp, r7
20003cc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cc6:	4685      	mov	sp, r0
20003cc8:	4770      	bx	lr
20003cca:	bf00      	nop

20003ccc <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003ccc:	4668      	mov	r0, sp
20003cce:	f020 0107 	bic.w	r1, r0, #7
20003cd2:	468d      	mov	sp, r1
20003cd4:	b589      	push	{r0, r3, r7, lr}
20003cd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20003cd8:	f04f 001e 	mov.w	r0, #30
20003cdc:	f7ff fd94 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20003ce0:	f04f 0094 	mov.w	r0, #148	; 0x94
20003ce4:	f7ff fd72 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003ce8:	46bd      	mov	sp, r7
20003cea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cee:	4685      	mov	sp, r0
20003cf0:	4770      	bx	lr
20003cf2:	bf00      	nop

20003cf4 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003cf4:	4668      	mov	r0, sp
20003cf6:	f020 0107 	bic.w	r1, r0, #7
20003cfa:	468d      	mov	sp, r1
20003cfc:	b589      	push	{r0, r3, r7, lr}
20003cfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20003d00:	f04f 001f 	mov.w	r0, #31
20003d04:	f7ff fd80 	bl	20003808 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20003d08:	f04f 0095 	mov.w	r0, #149	; 0x95
20003d0c:	f7ff fd5e 	bl	200037cc <NVIC_ClearPendingIRQ>
}
20003d10:	46bd      	mov	sp, r7
20003d12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003d16:	4685      	mov	sp, r0
20003d18:	4770      	bx	lr
20003d1a:	bf00      	nop

20003d1c <__aeabi_drsub>:
20003d1c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003d20:	e002      	b.n	20003d28 <__adddf3>
20003d22:	bf00      	nop

20003d24 <__aeabi_dsub>:
20003d24:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003d28 <__adddf3>:
20003d28:	b530      	push	{r4, r5, lr}
20003d2a:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003d2e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003d32:	ea94 0f05 	teq	r4, r5
20003d36:	bf08      	it	eq
20003d38:	ea90 0f02 	teqeq	r0, r2
20003d3c:	bf1f      	itttt	ne
20003d3e:	ea54 0c00 	orrsne.w	ip, r4, r0
20003d42:	ea55 0c02 	orrsne.w	ip, r5, r2
20003d46:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20003d4a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003d4e:	f000 80e2 	beq.w	20003f16 <__adddf3+0x1ee>
20003d52:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003d56:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20003d5a:	bfb8      	it	lt
20003d5c:	426d      	neglt	r5, r5
20003d5e:	dd0c      	ble.n	20003d7a <__adddf3+0x52>
20003d60:	442c      	add	r4, r5
20003d62:	ea80 0202 	eor.w	r2, r0, r2
20003d66:	ea81 0303 	eor.w	r3, r1, r3
20003d6a:	ea82 0000 	eor.w	r0, r2, r0
20003d6e:	ea83 0101 	eor.w	r1, r3, r1
20003d72:	ea80 0202 	eor.w	r2, r0, r2
20003d76:	ea81 0303 	eor.w	r3, r1, r3
20003d7a:	2d36      	cmp	r5, #54	; 0x36
20003d7c:	bf88      	it	hi
20003d7e:	bd30      	pophi	{r4, r5, pc}
20003d80:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003d84:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003d88:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20003d8c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003d90:	d002      	beq.n	20003d98 <__adddf3+0x70>
20003d92:	4240      	negs	r0, r0
20003d94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003d98:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20003d9c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003da0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003da4:	d002      	beq.n	20003dac <__adddf3+0x84>
20003da6:	4252      	negs	r2, r2
20003da8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20003dac:	ea94 0f05 	teq	r4, r5
20003db0:	f000 80a7 	beq.w	20003f02 <__adddf3+0x1da>
20003db4:	f1a4 0401 	sub.w	r4, r4, #1
20003db8:	f1d5 0e20 	rsbs	lr, r5, #32
20003dbc:	db0d      	blt.n	20003dda <__adddf3+0xb2>
20003dbe:	fa02 fc0e 	lsl.w	ip, r2, lr
20003dc2:	fa22 f205 	lsr.w	r2, r2, r5
20003dc6:	1880      	adds	r0, r0, r2
20003dc8:	f141 0100 	adc.w	r1, r1, #0
20003dcc:	fa03 f20e 	lsl.w	r2, r3, lr
20003dd0:	1880      	adds	r0, r0, r2
20003dd2:	fa43 f305 	asr.w	r3, r3, r5
20003dd6:	4159      	adcs	r1, r3
20003dd8:	e00e      	b.n	20003df8 <__adddf3+0xd0>
20003dda:	f1a5 0520 	sub.w	r5, r5, #32
20003dde:	f10e 0e20 	add.w	lr, lr, #32
20003de2:	2a01      	cmp	r2, #1
20003de4:	fa03 fc0e 	lsl.w	ip, r3, lr
20003de8:	bf28      	it	cs
20003dea:	f04c 0c02 	orrcs.w	ip, ip, #2
20003dee:	fa43 f305 	asr.w	r3, r3, r5
20003df2:	18c0      	adds	r0, r0, r3
20003df4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20003df8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003dfc:	d507      	bpl.n	20003e0e <__adddf3+0xe6>
20003dfe:	f04f 0e00 	mov.w	lr, #0
20003e02:	f1dc 0c00 	rsbs	ip, ip, #0
20003e06:	eb7e 0000 	sbcs.w	r0, lr, r0
20003e0a:	eb6e 0101 	sbc.w	r1, lr, r1
20003e0e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003e12:	d31b      	bcc.n	20003e4c <__adddf3+0x124>
20003e14:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20003e18:	d30c      	bcc.n	20003e34 <__adddf3+0x10c>
20003e1a:	0849      	lsrs	r1, r1, #1
20003e1c:	ea5f 0030 	movs.w	r0, r0, rrx
20003e20:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003e24:	f104 0401 	add.w	r4, r4, #1
20003e28:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003e2c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003e30:	f080 809a 	bcs.w	20003f68 <__adddf3+0x240>
20003e34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003e38:	bf08      	it	eq
20003e3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003e3e:	f150 0000 	adcs.w	r0, r0, #0
20003e42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003e46:	ea41 0105 	orr.w	r1, r1, r5
20003e4a:	bd30      	pop	{r4, r5, pc}
20003e4c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003e50:	4140      	adcs	r0, r0
20003e52:	eb41 0101 	adc.w	r1, r1, r1
20003e56:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003e5a:	f1a4 0401 	sub.w	r4, r4, #1
20003e5e:	d1e9      	bne.n	20003e34 <__adddf3+0x10c>
20003e60:	f091 0f00 	teq	r1, #0
20003e64:	bf04      	itt	eq
20003e66:	4601      	moveq	r1, r0
20003e68:	2000      	moveq	r0, #0
20003e6a:	fab1 f381 	clz	r3, r1
20003e6e:	bf08      	it	eq
20003e70:	3320      	addeq	r3, #32
20003e72:	f1a3 030b 	sub.w	r3, r3, #11
20003e76:	f1b3 0220 	subs.w	r2, r3, #32
20003e7a:	da0c      	bge.n	20003e96 <__adddf3+0x16e>
20003e7c:	320c      	adds	r2, #12
20003e7e:	dd08      	ble.n	20003e92 <__adddf3+0x16a>
20003e80:	f102 0c14 	add.w	ip, r2, #20
20003e84:	f1c2 020c 	rsb	r2, r2, #12
20003e88:	fa01 f00c 	lsl.w	r0, r1, ip
20003e8c:	fa21 f102 	lsr.w	r1, r1, r2
20003e90:	e00c      	b.n	20003eac <__adddf3+0x184>
20003e92:	f102 0214 	add.w	r2, r2, #20
20003e96:	bfd8      	it	le
20003e98:	f1c2 0c20 	rsble	ip, r2, #32
20003e9c:	fa01 f102 	lsl.w	r1, r1, r2
20003ea0:	fa20 fc0c 	lsr.w	ip, r0, ip
20003ea4:	bfdc      	itt	le
20003ea6:	ea41 010c 	orrle.w	r1, r1, ip
20003eaa:	4090      	lslle	r0, r2
20003eac:	1ae4      	subs	r4, r4, r3
20003eae:	bfa2      	ittt	ge
20003eb0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003eb4:	4329      	orrge	r1, r5
20003eb6:	bd30      	popge	{r4, r5, pc}
20003eb8:	ea6f 0404 	mvn.w	r4, r4
20003ebc:	3c1f      	subs	r4, #31
20003ebe:	da1c      	bge.n	20003efa <__adddf3+0x1d2>
20003ec0:	340c      	adds	r4, #12
20003ec2:	dc0e      	bgt.n	20003ee2 <__adddf3+0x1ba>
20003ec4:	f104 0414 	add.w	r4, r4, #20
20003ec8:	f1c4 0220 	rsb	r2, r4, #32
20003ecc:	fa20 f004 	lsr.w	r0, r0, r4
20003ed0:	fa01 f302 	lsl.w	r3, r1, r2
20003ed4:	ea40 0003 	orr.w	r0, r0, r3
20003ed8:	fa21 f304 	lsr.w	r3, r1, r4
20003edc:	ea45 0103 	orr.w	r1, r5, r3
20003ee0:	bd30      	pop	{r4, r5, pc}
20003ee2:	f1c4 040c 	rsb	r4, r4, #12
20003ee6:	f1c4 0220 	rsb	r2, r4, #32
20003eea:	fa20 f002 	lsr.w	r0, r0, r2
20003eee:	fa01 f304 	lsl.w	r3, r1, r4
20003ef2:	ea40 0003 	orr.w	r0, r0, r3
20003ef6:	4629      	mov	r1, r5
20003ef8:	bd30      	pop	{r4, r5, pc}
20003efa:	fa21 f004 	lsr.w	r0, r1, r4
20003efe:	4629      	mov	r1, r5
20003f00:	bd30      	pop	{r4, r5, pc}
20003f02:	f094 0f00 	teq	r4, #0
20003f06:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20003f0a:	bf06      	itte	eq
20003f0c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003f10:	3401      	addeq	r4, #1
20003f12:	3d01      	subne	r5, #1
20003f14:	e74e      	b.n	20003db4 <__adddf3+0x8c>
20003f16:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003f1a:	bf18      	it	ne
20003f1c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003f20:	d029      	beq.n	20003f76 <__adddf3+0x24e>
20003f22:	ea94 0f05 	teq	r4, r5
20003f26:	bf08      	it	eq
20003f28:	ea90 0f02 	teqeq	r0, r2
20003f2c:	d005      	beq.n	20003f3a <__adddf3+0x212>
20003f2e:	ea54 0c00 	orrs.w	ip, r4, r0
20003f32:	bf04      	itt	eq
20003f34:	4619      	moveq	r1, r3
20003f36:	4610      	moveq	r0, r2
20003f38:	bd30      	pop	{r4, r5, pc}
20003f3a:	ea91 0f03 	teq	r1, r3
20003f3e:	bf1e      	ittt	ne
20003f40:	2100      	movne	r1, #0
20003f42:	2000      	movne	r0, #0
20003f44:	bd30      	popne	{r4, r5, pc}
20003f46:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20003f4a:	d105      	bne.n	20003f58 <__adddf3+0x230>
20003f4c:	0040      	lsls	r0, r0, #1
20003f4e:	4149      	adcs	r1, r1
20003f50:	bf28      	it	cs
20003f52:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20003f56:	bd30      	pop	{r4, r5, pc}
20003f58:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003f5c:	bf3c      	itt	cc
20003f5e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003f62:	bd30      	popcc	{r4, r5, pc}
20003f64:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003f68:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003f6c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003f70:	f04f 0000 	mov.w	r0, #0
20003f74:	bd30      	pop	{r4, r5, pc}
20003f76:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003f7a:	bf1a      	itte	ne
20003f7c:	4619      	movne	r1, r3
20003f7e:	4610      	movne	r0, r2
20003f80:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003f84:	bf1c      	itt	ne
20003f86:	460b      	movne	r3, r1
20003f88:	4602      	movne	r2, r0
20003f8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003f8e:	bf06      	itte	eq
20003f90:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003f94:	ea91 0f03 	teqeq	r1, r3
20003f98:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20003f9c:	bd30      	pop	{r4, r5, pc}
20003f9e:	bf00      	nop

20003fa0 <__aeabi_ui2d>:
20003fa0:	f090 0f00 	teq	r0, #0
20003fa4:	bf04      	itt	eq
20003fa6:	2100      	moveq	r1, #0
20003fa8:	4770      	bxeq	lr
20003faa:	b530      	push	{r4, r5, lr}
20003fac:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003fb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003fb4:	f04f 0500 	mov.w	r5, #0
20003fb8:	f04f 0100 	mov.w	r1, #0
20003fbc:	e750      	b.n	20003e60 <__adddf3+0x138>
20003fbe:	bf00      	nop

20003fc0 <__aeabi_i2d>:
20003fc0:	f090 0f00 	teq	r0, #0
20003fc4:	bf04      	itt	eq
20003fc6:	2100      	moveq	r1, #0
20003fc8:	4770      	bxeq	lr
20003fca:	b530      	push	{r4, r5, lr}
20003fcc:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003fd0:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003fd4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20003fd8:	bf48      	it	mi
20003fda:	4240      	negmi	r0, r0
20003fdc:	f04f 0100 	mov.w	r1, #0
20003fe0:	e73e      	b.n	20003e60 <__adddf3+0x138>
20003fe2:	bf00      	nop

20003fe4 <__aeabi_f2d>:
20003fe4:	0042      	lsls	r2, r0, #1
20003fe6:	ea4f 01e2 	mov.w	r1, r2, asr #3
20003fea:	ea4f 0131 	mov.w	r1, r1, rrx
20003fee:	ea4f 7002 	mov.w	r0, r2, lsl #28
20003ff2:	bf1f      	itttt	ne
20003ff4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20003ff8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003ffc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20004000:	4770      	bxne	lr
20004002:	f092 0f00 	teq	r2, #0
20004006:	bf14      	ite	ne
20004008:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000400c:	4770      	bxeq	lr
2000400e:	b530      	push	{r4, r5, lr}
20004010:	f44f 7460 	mov.w	r4, #896	; 0x380
20004014:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20004018:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000401c:	e720      	b.n	20003e60 <__adddf3+0x138>
2000401e:	bf00      	nop

20004020 <__aeabi_ul2d>:
20004020:	ea50 0201 	orrs.w	r2, r0, r1
20004024:	bf08      	it	eq
20004026:	4770      	bxeq	lr
20004028:	b530      	push	{r4, r5, lr}
2000402a:	f04f 0500 	mov.w	r5, #0
2000402e:	e00a      	b.n	20004046 <__aeabi_l2d+0x16>

20004030 <__aeabi_l2d>:
20004030:	ea50 0201 	orrs.w	r2, r0, r1
20004034:	bf08      	it	eq
20004036:	4770      	bxeq	lr
20004038:	b530      	push	{r4, r5, lr}
2000403a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000403e:	d502      	bpl.n	20004046 <__aeabi_l2d+0x16>
20004040:	4240      	negs	r0, r0
20004042:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004046:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000404a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000404e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20004052:	f43f aedc 	beq.w	20003e0e <__adddf3+0xe6>
20004056:	f04f 0203 	mov.w	r2, #3
2000405a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000405e:	bf18      	it	ne
20004060:	3203      	addne	r2, #3
20004062:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20004066:	bf18      	it	ne
20004068:	3203      	addne	r2, #3
2000406a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000406e:	f1c2 0320 	rsb	r3, r2, #32
20004072:	fa00 fc03 	lsl.w	ip, r0, r3
20004076:	fa20 f002 	lsr.w	r0, r0, r2
2000407a:	fa01 fe03 	lsl.w	lr, r1, r3
2000407e:	ea40 000e 	orr.w	r0, r0, lr
20004082:	fa21 f102 	lsr.w	r1, r1, r2
20004086:	4414      	add	r4, r2
20004088:	e6c1      	b.n	20003e0e <__adddf3+0xe6>
2000408a:	bf00      	nop

2000408c <__aeabi_dmul>:
2000408c:	b570      	push	{r4, r5, r6, lr}
2000408e:	f04f 0cff 	mov.w	ip, #255	; 0xff
20004092:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20004096:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000409a:	bf1d      	ittte	ne
2000409c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200040a0:	ea94 0f0c 	teqne	r4, ip
200040a4:	ea95 0f0c 	teqne	r5, ip
200040a8:	f000 f8de 	bleq	20004268 <__aeabi_dmul+0x1dc>
200040ac:	442c      	add	r4, r5
200040ae:	ea81 0603 	eor.w	r6, r1, r3
200040b2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200040b6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200040ba:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200040be:	bf18      	it	ne
200040c0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200040c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200040c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200040cc:	d038      	beq.n	20004140 <__aeabi_dmul+0xb4>
200040ce:	fba0 ce02 	umull	ip, lr, r0, r2
200040d2:	f04f 0500 	mov.w	r5, #0
200040d6:	fbe1 e502 	umlal	lr, r5, r1, r2
200040da:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200040de:	fbe0 e503 	umlal	lr, r5, r0, r3
200040e2:	f04f 0600 	mov.w	r6, #0
200040e6:	fbe1 5603 	umlal	r5, r6, r1, r3
200040ea:	f09c 0f00 	teq	ip, #0
200040ee:	bf18      	it	ne
200040f0:	f04e 0e01 	orrne.w	lr, lr, #1
200040f4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200040f8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200040fc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20004100:	d204      	bcs.n	2000410c <__aeabi_dmul+0x80>
20004102:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20004106:	416d      	adcs	r5, r5
20004108:	eb46 0606 	adc.w	r6, r6, r6
2000410c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20004110:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20004114:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20004118:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
2000411c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20004120:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004124:	bf88      	it	hi
20004126:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000412a:	d81e      	bhi.n	2000416a <__aeabi_dmul+0xde>
2000412c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20004130:	bf08      	it	eq
20004132:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20004136:	f150 0000 	adcs.w	r0, r0, #0
2000413a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000413e:	bd70      	pop	{r4, r5, r6, pc}
20004140:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20004144:	ea46 0101 	orr.w	r1, r6, r1
20004148:	ea40 0002 	orr.w	r0, r0, r2
2000414c:	ea81 0103 	eor.w	r1, r1, r3
20004150:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20004154:	bfc2      	ittt	gt
20004156:	ebd4 050c 	rsbsgt	r5, r4, ip
2000415a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000415e:	bd70      	popgt	{r4, r5, r6, pc}
20004160:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004164:	f04f 0e00 	mov.w	lr, #0
20004168:	3c01      	subs	r4, #1
2000416a:	f300 80ab 	bgt.w	200042c4 <__aeabi_dmul+0x238>
2000416e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20004172:	bfde      	ittt	le
20004174:	2000      	movle	r0, #0
20004176:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000417a:	bd70      	pople	{r4, r5, r6, pc}
2000417c:	f1c4 0400 	rsb	r4, r4, #0
20004180:	3c20      	subs	r4, #32
20004182:	da35      	bge.n	200041f0 <__aeabi_dmul+0x164>
20004184:	340c      	adds	r4, #12
20004186:	dc1b      	bgt.n	200041c0 <__aeabi_dmul+0x134>
20004188:	f104 0414 	add.w	r4, r4, #20
2000418c:	f1c4 0520 	rsb	r5, r4, #32
20004190:	fa00 f305 	lsl.w	r3, r0, r5
20004194:	fa20 f004 	lsr.w	r0, r0, r4
20004198:	fa01 f205 	lsl.w	r2, r1, r5
2000419c:	ea40 0002 	orr.w	r0, r0, r2
200041a0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200041a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200041a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200041ac:	fa21 f604 	lsr.w	r6, r1, r4
200041b0:	eb42 0106 	adc.w	r1, r2, r6
200041b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200041b8:	bf08      	it	eq
200041ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200041be:	bd70      	pop	{r4, r5, r6, pc}
200041c0:	f1c4 040c 	rsb	r4, r4, #12
200041c4:	f1c4 0520 	rsb	r5, r4, #32
200041c8:	fa00 f304 	lsl.w	r3, r0, r4
200041cc:	fa20 f005 	lsr.w	r0, r0, r5
200041d0:	fa01 f204 	lsl.w	r2, r1, r4
200041d4:	ea40 0002 	orr.w	r0, r0, r2
200041d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200041dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200041e0:	f141 0100 	adc.w	r1, r1, #0
200041e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200041e8:	bf08      	it	eq
200041ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200041ee:	bd70      	pop	{r4, r5, r6, pc}
200041f0:	f1c4 0520 	rsb	r5, r4, #32
200041f4:	fa00 f205 	lsl.w	r2, r0, r5
200041f8:	ea4e 0e02 	orr.w	lr, lr, r2
200041fc:	fa20 f304 	lsr.w	r3, r0, r4
20004200:	fa01 f205 	lsl.w	r2, r1, r5
20004204:	ea43 0302 	orr.w	r3, r3, r2
20004208:	fa21 f004 	lsr.w	r0, r1, r4
2000420c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004210:	fa21 f204 	lsr.w	r2, r1, r4
20004214:	ea20 0002 	bic.w	r0, r0, r2
20004218:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
2000421c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004220:	bf08      	it	eq
20004222:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20004226:	bd70      	pop	{r4, r5, r6, pc}
20004228:	f094 0f00 	teq	r4, #0
2000422c:	d10f      	bne.n	2000424e <__aeabi_dmul+0x1c2>
2000422e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20004232:	0040      	lsls	r0, r0, #1
20004234:	eb41 0101 	adc.w	r1, r1, r1
20004238:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000423c:	bf08      	it	eq
2000423e:	3c01      	subeq	r4, #1
20004240:	d0f7      	beq.n	20004232 <__aeabi_dmul+0x1a6>
20004242:	ea41 0106 	orr.w	r1, r1, r6
20004246:	f095 0f00 	teq	r5, #0
2000424a:	bf18      	it	ne
2000424c:	4770      	bxne	lr
2000424e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20004252:	0052      	lsls	r2, r2, #1
20004254:	eb43 0303 	adc.w	r3, r3, r3
20004258:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
2000425c:	bf08      	it	eq
2000425e:	3d01      	subeq	r5, #1
20004260:	d0f7      	beq.n	20004252 <__aeabi_dmul+0x1c6>
20004262:	ea43 0306 	orr.w	r3, r3, r6
20004266:	4770      	bx	lr
20004268:	ea94 0f0c 	teq	r4, ip
2000426c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004270:	bf18      	it	ne
20004272:	ea95 0f0c 	teqne	r5, ip
20004276:	d00c      	beq.n	20004292 <__aeabi_dmul+0x206>
20004278:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000427c:	bf18      	it	ne
2000427e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004282:	d1d1      	bne.n	20004228 <__aeabi_dmul+0x19c>
20004284:	ea81 0103 	eor.w	r1, r1, r3
20004288:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000428c:	f04f 0000 	mov.w	r0, #0
20004290:	bd70      	pop	{r4, r5, r6, pc}
20004292:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004296:	bf06      	itte	eq
20004298:	4610      	moveq	r0, r2
2000429a:	4619      	moveq	r1, r3
2000429c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200042a0:	d019      	beq.n	200042d6 <__aeabi_dmul+0x24a>
200042a2:	ea94 0f0c 	teq	r4, ip
200042a6:	d102      	bne.n	200042ae <__aeabi_dmul+0x222>
200042a8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200042ac:	d113      	bne.n	200042d6 <__aeabi_dmul+0x24a>
200042ae:	ea95 0f0c 	teq	r5, ip
200042b2:	d105      	bne.n	200042c0 <__aeabi_dmul+0x234>
200042b4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200042b8:	bf1c      	itt	ne
200042ba:	4610      	movne	r0, r2
200042bc:	4619      	movne	r1, r3
200042be:	d10a      	bne.n	200042d6 <__aeabi_dmul+0x24a>
200042c0:	ea81 0103 	eor.w	r1, r1, r3
200042c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200042c8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200042cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200042d0:	f04f 0000 	mov.w	r0, #0
200042d4:	bd70      	pop	{r4, r5, r6, pc}
200042d6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200042da:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200042de:	bd70      	pop	{r4, r5, r6, pc}

200042e0 <__aeabi_ddiv>:
200042e0:	b570      	push	{r4, r5, r6, lr}
200042e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
200042e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200042ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200042ee:	bf1d      	ittte	ne
200042f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200042f4:	ea94 0f0c 	teqne	r4, ip
200042f8:	ea95 0f0c 	teqne	r5, ip
200042fc:	f000 f8a7 	bleq	2000444e <__aeabi_ddiv+0x16e>
20004300:	eba4 0405 	sub.w	r4, r4, r5
20004304:	ea81 0e03 	eor.w	lr, r1, r3
20004308:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000430c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20004310:	f000 8088 	beq.w	20004424 <__aeabi_ddiv+0x144>
20004314:	ea4f 3303 	mov.w	r3, r3, lsl #12
20004318:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
2000431c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20004320:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20004324:	ea4f 2202 	mov.w	r2, r2, lsl #8
20004328:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
2000432c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20004330:	ea4f 2600 	mov.w	r6, r0, lsl #8
20004334:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20004338:	429d      	cmp	r5, r3
2000433a:	bf08      	it	eq
2000433c:	4296      	cmpeq	r6, r2
2000433e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20004342:	f504 7440 	add.w	r4, r4, #768	; 0x300
20004346:	d202      	bcs.n	2000434e <__aeabi_ddiv+0x6e>
20004348:	085b      	lsrs	r3, r3, #1
2000434a:	ea4f 0232 	mov.w	r2, r2, rrx
2000434e:	1ab6      	subs	r6, r6, r2
20004350:	eb65 0503 	sbc.w	r5, r5, r3
20004354:	085b      	lsrs	r3, r3, #1
20004356:	ea4f 0232 	mov.w	r2, r2, rrx
2000435a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000435e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20004362:	ebb6 0e02 	subs.w	lr, r6, r2
20004366:	eb75 0e03 	sbcs.w	lr, r5, r3
2000436a:	bf22      	ittt	cs
2000436c:	1ab6      	subcs	r6, r6, r2
2000436e:	4675      	movcs	r5, lr
20004370:	ea40 000c 	orrcs.w	r0, r0, ip
20004374:	085b      	lsrs	r3, r3, #1
20004376:	ea4f 0232 	mov.w	r2, r2, rrx
2000437a:	ebb6 0e02 	subs.w	lr, r6, r2
2000437e:	eb75 0e03 	sbcs.w	lr, r5, r3
20004382:	bf22      	ittt	cs
20004384:	1ab6      	subcs	r6, r6, r2
20004386:	4675      	movcs	r5, lr
20004388:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
2000438c:	085b      	lsrs	r3, r3, #1
2000438e:	ea4f 0232 	mov.w	r2, r2, rrx
20004392:	ebb6 0e02 	subs.w	lr, r6, r2
20004396:	eb75 0e03 	sbcs.w	lr, r5, r3
2000439a:	bf22      	ittt	cs
2000439c:	1ab6      	subcs	r6, r6, r2
2000439e:	4675      	movcs	r5, lr
200043a0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200043a4:	085b      	lsrs	r3, r3, #1
200043a6:	ea4f 0232 	mov.w	r2, r2, rrx
200043aa:	ebb6 0e02 	subs.w	lr, r6, r2
200043ae:	eb75 0e03 	sbcs.w	lr, r5, r3
200043b2:	bf22      	ittt	cs
200043b4:	1ab6      	subcs	r6, r6, r2
200043b6:	4675      	movcs	r5, lr
200043b8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200043bc:	ea55 0e06 	orrs.w	lr, r5, r6
200043c0:	d018      	beq.n	200043f4 <__aeabi_ddiv+0x114>
200043c2:	ea4f 1505 	mov.w	r5, r5, lsl #4
200043c6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200043ca:	ea4f 1606 	mov.w	r6, r6, lsl #4
200043ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200043d2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200043d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200043da:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200043de:	d1c0      	bne.n	20004362 <__aeabi_ddiv+0x82>
200043e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200043e4:	d10b      	bne.n	200043fe <__aeabi_ddiv+0x11e>
200043e6:	ea41 0100 	orr.w	r1, r1, r0
200043ea:	f04f 0000 	mov.w	r0, #0
200043ee:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200043f2:	e7b6      	b.n	20004362 <__aeabi_ddiv+0x82>
200043f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200043f8:	bf04      	itt	eq
200043fa:	4301      	orreq	r1, r0
200043fc:	2000      	moveq	r0, #0
200043fe:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20004402:	bf88      	it	hi
20004404:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20004408:	f63f aeaf 	bhi.w	2000416a <__aeabi_dmul+0xde>
2000440c:	ebb5 0c03 	subs.w	ip, r5, r3
20004410:	bf04      	itt	eq
20004412:	ebb6 0c02 	subseq.w	ip, r6, r2
20004416:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000441a:	f150 0000 	adcs.w	r0, r0, #0
2000441e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20004422:	bd70      	pop	{r4, r5, r6, pc}
20004424:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20004428:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
2000442c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20004430:	bfc2      	ittt	gt
20004432:	ebd4 050c 	rsbsgt	r5, r4, ip
20004436:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000443a:	bd70      	popgt	{r4, r5, r6, pc}
2000443c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004440:	f04f 0e00 	mov.w	lr, #0
20004444:	3c01      	subs	r4, #1
20004446:	e690      	b.n	2000416a <__aeabi_dmul+0xde>
20004448:	ea45 0e06 	orr.w	lr, r5, r6
2000444c:	e68d      	b.n	2000416a <__aeabi_dmul+0xde>
2000444e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004452:	ea94 0f0c 	teq	r4, ip
20004456:	bf08      	it	eq
20004458:	ea95 0f0c 	teqeq	r5, ip
2000445c:	f43f af3b 	beq.w	200042d6 <__aeabi_dmul+0x24a>
20004460:	ea94 0f0c 	teq	r4, ip
20004464:	d10a      	bne.n	2000447c <__aeabi_ddiv+0x19c>
20004466:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000446a:	f47f af34 	bne.w	200042d6 <__aeabi_dmul+0x24a>
2000446e:	ea95 0f0c 	teq	r5, ip
20004472:	f47f af25 	bne.w	200042c0 <__aeabi_dmul+0x234>
20004476:	4610      	mov	r0, r2
20004478:	4619      	mov	r1, r3
2000447a:	e72c      	b.n	200042d6 <__aeabi_dmul+0x24a>
2000447c:	ea95 0f0c 	teq	r5, ip
20004480:	d106      	bne.n	20004490 <__aeabi_ddiv+0x1b0>
20004482:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20004486:	f43f aefd 	beq.w	20004284 <__aeabi_dmul+0x1f8>
2000448a:	4610      	mov	r0, r2
2000448c:	4619      	mov	r1, r3
2000448e:	e722      	b.n	200042d6 <__aeabi_dmul+0x24a>
20004490:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004494:	bf18      	it	ne
20004496:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000449a:	f47f aec5 	bne.w	20004228 <__aeabi_dmul+0x19c>
2000449e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200044a2:	f47f af0d 	bne.w	200042c0 <__aeabi_dmul+0x234>
200044a6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200044aa:	f47f aeeb 	bne.w	20004284 <__aeabi_dmul+0x1f8>
200044ae:	e712      	b.n	200042d6 <__aeabi_dmul+0x24a>

200044b0 <__aeabi_d2uiz>:
200044b0:	004a      	lsls	r2, r1, #1
200044b2:	d211      	bcs.n	200044d8 <__aeabi_d2uiz+0x28>
200044b4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200044b8:	d211      	bcs.n	200044de <__aeabi_d2uiz+0x2e>
200044ba:	d50d      	bpl.n	200044d8 <__aeabi_d2uiz+0x28>
200044bc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200044c0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200044c4:	d40e      	bmi.n	200044e4 <__aeabi_d2uiz+0x34>
200044c6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200044ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200044ce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200044d2:	fa23 f002 	lsr.w	r0, r3, r2
200044d6:	4770      	bx	lr
200044d8:	f04f 0000 	mov.w	r0, #0
200044dc:	4770      	bx	lr
200044de:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200044e2:	d102      	bne.n	200044ea <__aeabi_d2uiz+0x3a>
200044e4:	f04f 30ff 	mov.w	r0, #4294967295
200044e8:	4770      	bx	lr
200044ea:	f04f 0000 	mov.w	r0, #0
200044ee:	4770      	bx	lr

200044f0 <__libc_init_array>:
200044f0:	b570      	push	{r4, r5, r6, lr}
200044f2:	f64b 56b8 	movw	r6, #48568	; 0xbdb8
200044f6:	f64b 55b8 	movw	r5, #48568	; 0xbdb8
200044fa:	f2c2 0600 	movt	r6, #8192	; 0x2000
200044fe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004502:	1b76      	subs	r6, r6, r5
20004504:	10b6      	asrs	r6, r6, #2
20004506:	d006      	beq.n	20004516 <__libc_init_array+0x26>
20004508:	2400      	movs	r4, #0
2000450a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000450e:	3401      	adds	r4, #1
20004510:	4798      	blx	r3
20004512:	42a6      	cmp	r6, r4
20004514:	d8f9      	bhi.n	2000450a <__libc_init_array+0x1a>
20004516:	f64b 55b8 	movw	r5, #48568	; 0xbdb8
2000451a:	f64b 56bc 	movw	r6, #48572	; 0xbdbc
2000451e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004522:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004526:	1b76      	subs	r6, r6, r5
20004528:	f007 fc3a 	bl	2000bda0 <_init>
2000452c:	10b6      	asrs	r6, r6, #2
2000452e:	d006      	beq.n	2000453e <__libc_init_array+0x4e>
20004530:	2400      	movs	r4, #0
20004532:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004536:	3401      	adds	r4, #1
20004538:	4798      	blx	r3
2000453a:	42a6      	cmp	r6, r4
2000453c:	d8f9      	bhi.n	20004532 <__libc_init_array+0x42>
2000453e:	bd70      	pop	{r4, r5, r6, pc}

20004540 <free>:
20004540:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20004544:	4601      	mov	r1, r0
20004546:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000454a:	6818      	ldr	r0, [r3, #0]
2000454c:	f004 bedc 	b.w	20009308 <_free_r>

20004550 <malloc>:
20004550:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20004554:	4601      	mov	r1, r0
20004556:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000455a:	6818      	ldr	r0, [r3, #0]
2000455c:	f000 b800 	b.w	20004560 <_malloc_r>

20004560 <_malloc_r>:
20004560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004564:	f101 040b 	add.w	r4, r1, #11
20004568:	2c16      	cmp	r4, #22
2000456a:	b083      	sub	sp, #12
2000456c:	4606      	mov	r6, r0
2000456e:	d82f      	bhi.n	200045d0 <_malloc_r+0x70>
20004570:	2300      	movs	r3, #0
20004572:	2410      	movs	r4, #16
20004574:	428c      	cmp	r4, r1
20004576:	bf2c      	ite	cs
20004578:	4619      	movcs	r1, r3
2000457a:	f043 0101 	orrcc.w	r1, r3, #1
2000457e:	2900      	cmp	r1, #0
20004580:	d130      	bne.n	200045e4 <_malloc_r+0x84>
20004582:	4630      	mov	r0, r6
20004584:	f000 fbf0 	bl	20004d68 <__malloc_lock>
20004588:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
2000458c:	d22e      	bcs.n	200045ec <_malloc_r+0x8c>
2000458e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20004592:	f64b 65e0 	movw	r5, #48864	; 0xbee0
20004596:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000459a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000459e:	68d3      	ldr	r3, [r2, #12]
200045a0:	4293      	cmp	r3, r2
200045a2:	f000 8206 	beq.w	200049b2 <_malloc_r+0x452>
200045a6:	685a      	ldr	r2, [r3, #4]
200045a8:	f103 0508 	add.w	r5, r3, #8
200045ac:	68d9      	ldr	r1, [r3, #12]
200045ae:	4630      	mov	r0, r6
200045b0:	f022 0c03 	bic.w	ip, r2, #3
200045b4:	689a      	ldr	r2, [r3, #8]
200045b6:	4463      	add	r3, ip
200045b8:	685c      	ldr	r4, [r3, #4]
200045ba:	608a      	str	r2, [r1, #8]
200045bc:	f044 0401 	orr.w	r4, r4, #1
200045c0:	60d1      	str	r1, [r2, #12]
200045c2:	605c      	str	r4, [r3, #4]
200045c4:	f000 fbd2 	bl	20004d6c <__malloc_unlock>
200045c8:	4628      	mov	r0, r5
200045ca:	b003      	add	sp, #12
200045cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200045d0:	f024 0407 	bic.w	r4, r4, #7
200045d4:	0fe3      	lsrs	r3, r4, #31
200045d6:	428c      	cmp	r4, r1
200045d8:	bf2c      	ite	cs
200045da:	4619      	movcs	r1, r3
200045dc:	f043 0101 	orrcc.w	r1, r3, #1
200045e0:	2900      	cmp	r1, #0
200045e2:	d0ce      	beq.n	20004582 <_malloc_r+0x22>
200045e4:	230c      	movs	r3, #12
200045e6:	2500      	movs	r5, #0
200045e8:	6033      	str	r3, [r6, #0]
200045ea:	e7ed      	b.n	200045c8 <_malloc_r+0x68>
200045ec:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200045f0:	bf04      	itt	eq
200045f2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200045f6:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200045fa:	f040 8090 	bne.w	2000471e <_malloc_r+0x1be>
200045fe:	f64b 65e0 	movw	r5, #48864	; 0xbee0
20004602:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004606:	1828      	adds	r0, r5, r0
20004608:	68c3      	ldr	r3, [r0, #12]
2000460a:	4298      	cmp	r0, r3
2000460c:	d106      	bne.n	2000461c <_malloc_r+0xbc>
2000460e:	e00d      	b.n	2000462c <_malloc_r+0xcc>
20004610:	2a00      	cmp	r2, #0
20004612:	f280 816f 	bge.w	200048f4 <_malloc_r+0x394>
20004616:	68db      	ldr	r3, [r3, #12]
20004618:	4298      	cmp	r0, r3
2000461a:	d007      	beq.n	2000462c <_malloc_r+0xcc>
2000461c:	6859      	ldr	r1, [r3, #4]
2000461e:	f021 0103 	bic.w	r1, r1, #3
20004622:	1b0a      	subs	r2, r1, r4
20004624:	2a0f      	cmp	r2, #15
20004626:	ddf3      	ble.n	20004610 <_malloc_r+0xb0>
20004628:	f10e 3eff 	add.w	lr, lr, #4294967295
2000462c:	f10e 0e01 	add.w	lr, lr, #1
20004630:	f64b 67e0 	movw	r7, #48864	; 0xbee0
20004634:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004638:	f107 0108 	add.w	r1, r7, #8
2000463c:	688b      	ldr	r3, [r1, #8]
2000463e:	4299      	cmp	r1, r3
20004640:	bf08      	it	eq
20004642:	687a      	ldreq	r2, [r7, #4]
20004644:	d026      	beq.n	20004694 <_malloc_r+0x134>
20004646:	685a      	ldr	r2, [r3, #4]
20004648:	f022 0c03 	bic.w	ip, r2, #3
2000464c:	ebc4 020c 	rsb	r2, r4, ip
20004650:	2a0f      	cmp	r2, #15
20004652:	f300 8194 	bgt.w	2000497e <_malloc_r+0x41e>
20004656:	2a00      	cmp	r2, #0
20004658:	60c9      	str	r1, [r1, #12]
2000465a:	6089      	str	r1, [r1, #8]
2000465c:	f280 8099 	bge.w	20004792 <_malloc_r+0x232>
20004660:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004664:	f080 8165 	bcs.w	20004932 <_malloc_r+0x3d2>
20004668:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
2000466c:	f04f 0a01 	mov.w	sl, #1
20004670:	687a      	ldr	r2, [r7, #4]
20004672:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20004676:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000467a:	fa0a fc0c 	lsl.w	ip, sl, ip
2000467e:	60d8      	str	r0, [r3, #12]
20004680:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004684:	ea4c 0202 	orr.w	r2, ip, r2
20004688:	607a      	str	r2, [r7, #4]
2000468a:	f8c3 8008 	str.w	r8, [r3, #8]
2000468e:	f8c8 300c 	str.w	r3, [r8, #12]
20004692:	6083      	str	r3, [r0, #8]
20004694:	f04f 0c01 	mov.w	ip, #1
20004698:	ea4f 03ae 	mov.w	r3, lr, asr #2
2000469c:	fa0c fc03 	lsl.w	ip, ip, r3
200046a0:	4594      	cmp	ip, r2
200046a2:	f200 8082 	bhi.w	200047aa <_malloc_r+0x24a>
200046a6:	ea12 0f0c 	tst.w	r2, ip
200046aa:	d108      	bne.n	200046be <_malloc_r+0x15e>
200046ac:	f02e 0e03 	bic.w	lr, lr, #3
200046b0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200046b4:	f10e 0e04 	add.w	lr, lr, #4
200046b8:	ea12 0f0c 	tst.w	r2, ip
200046bc:	d0f8      	beq.n	200046b0 <_malloc_r+0x150>
200046be:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200046c2:	46f2      	mov	sl, lr
200046c4:	46c8      	mov	r8, r9
200046c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
200046ca:	4598      	cmp	r8, r3
200046cc:	d107      	bne.n	200046de <_malloc_r+0x17e>
200046ce:	e168      	b.n	200049a2 <_malloc_r+0x442>
200046d0:	2a00      	cmp	r2, #0
200046d2:	f280 8178 	bge.w	200049c6 <_malloc_r+0x466>
200046d6:	68db      	ldr	r3, [r3, #12]
200046d8:	4598      	cmp	r8, r3
200046da:	f000 8162 	beq.w	200049a2 <_malloc_r+0x442>
200046de:	6858      	ldr	r0, [r3, #4]
200046e0:	f020 0003 	bic.w	r0, r0, #3
200046e4:	1b02      	subs	r2, r0, r4
200046e6:	2a0f      	cmp	r2, #15
200046e8:	ddf2      	ble.n	200046d0 <_malloc_r+0x170>
200046ea:	461d      	mov	r5, r3
200046ec:	191f      	adds	r7, r3, r4
200046ee:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200046f2:	f044 0e01 	orr.w	lr, r4, #1
200046f6:	f855 4f08 	ldr.w	r4, [r5, #8]!
200046fa:	4630      	mov	r0, r6
200046fc:	50ba      	str	r2, [r7, r2]
200046fe:	f042 0201 	orr.w	r2, r2, #1
20004702:	f8c3 e004 	str.w	lr, [r3, #4]
20004706:	f8cc 4008 	str.w	r4, [ip, #8]
2000470a:	f8c4 c00c 	str.w	ip, [r4, #12]
2000470e:	608f      	str	r7, [r1, #8]
20004710:	60cf      	str	r7, [r1, #12]
20004712:	607a      	str	r2, [r7, #4]
20004714:	60b9      	str	r1, [r7, #8]
20004716:	60f9      	str	r1, [r7, #12]
20004718:	f000 fb28 	bl	20004d6c <__malloc_unlock>
2000471c:	e754      	b.n	200045c8 <_malloc_r+0x68>
2000471e:	f1be 0f04 	cmp.w	lr, #4
20004722:	bf9e      	ittt	ls
20004724:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20004728:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
2000472c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004730:	f67f af65 	bls.w	200045fe <_malloc_r+0x9e>
20004734:	f1be 0f14 	cmp.w	lr, #20
20004738:	bf9c      	itt	ls
2000473a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000473e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004742:	f67f af5c 	bls.w	200045fe <_malloc_r+0x9e>
20004746:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000474a:	bf9e      	ittt	ls
2000474c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004750:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004754:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004758:	f67f af51 	bls.w	200045fe <_malloc_r+0x9e>
2000475c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004760:	bf9e      	ittt	ls
20004762:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20004766:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000476a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000476e:	f67f af46 	bls.w	200045fe <_malloc_r+0x9e>
20004772:	f240 5354 	movw	r3, #1364	; 0x554
20004776:	459e      	cmp	lr, r3
20004778:	bf95      	itete	ls
2000477a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000477e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004782:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004786:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000478a:	bf98      	it	ls
2000478c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004790:	e735      	b.n	200045fe <_malloc_r+0x9e>
20004792:	eb03 020c 	add.w	r2, r3, ip
20004796:	f103 0508 	add.w	r5, r3, #8
2000479a:	4630      	mov	r0, r6
2000479c:	6853      	ldr	r3, [r2, #4]
2000479e:	f043 0301 	orr.w	r3, r3, #1
200047a2:	6053      	str	r3, [r2, #4]
200047a4:	f000 fae2 	bl	20004d6c <__malloc_unlock>
200047a8:	e70e      	b.n	200045c8 <_malloc_r+0x68>
200047aa:	f8d7 8008 	ldr.w	r8, [r7, #8]
200047ae:	f8d8 3004 	ldr.w	r3, [r8, #4]
200047b2:	f023 0903 	bic.w	r9, r3, #3
200047b6:	ebc4 0209 	rsb	r2, r4, r9
200047ba:	454c      	cmp	r4, r9
200047bc:	bf94      	ite	ls
200047be:	2300      	movls	r3, #0
200047c0:	2301      	movhi	r3, #1
200047c2:	2a0f      	cmp	r2, #15
200047c4:	bfd8      	it	le
200047c6:	f043 0301 	orrle.w	r3, r3, #1
200047ca:	2b00      	cmp	r3, #0
200047cc:	f000 80a1 	beq.w	20004912 <_malloc_r+0x3b2>
200047d0:	f24c 3b60 	movw	fp, #50016	; 0xc360
200047d4:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200047d8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200047dc:	f8db 3000 	ldr.w	r3, [fp]
200047e0:	3310      	adds	r3, #16
200047e2:	191b      	adds	r3, r3, r4
200047e4:	f1b2 3fff 	cmp.w	r2, #4294967295
200047e8:	d006      	beq.n	200047f8 <_malloc_r+0x298>
200047ea:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200047ee:	331f      	adds	r3, #31
200047f0:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200047f4:	f023 031f 	bic.w	r3, r3, #31
200047f8:	4619      	mov	r1, r3
200047fa:	4630      	mov	r0, r6
200047fc:	9301      	str	r3, [sp, #4]
200047fe:	f000 fb2d 	bl	20004e5c <_sbrk_r>
20004802:	9b01      	ldr	r3, [sp, #4]
20004804:	f1b0 3fff 	cmp.w	r0, #4294967295
20004808:	4682      	mov	sl, r0
2000480a:	f000 80f4 	beq.w	200049f6 <_malloc_r+0x496>
2000480e:	eb08 0109 	add.w	r1, r8, r9
20004812:	4281      	cmp	r1, r0
20004814:	f200 80ec 	bhi.w	200049f0 <_malloc_r+0x490>
20004818:	f8db 2004 	ldr.w	r2, [fp, #4]
2000481c:	189a      	adds	r2, r3, r2
2000481e:	4551      	cmp	r1, sl
20004820:	f8cb 2004 	str.w	r2, [fp, #4]
20004824:	f000 8145 	beq.w	20004ab2 <_malloc_r+0x552>
20004828:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
2000482c:	f64b 60e0 	movw	r0, #48864	; 0xbee0
20004830:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004834:	f1b5 3fff 	cmp.w	r5, #4294967295
20004838:	bf08      	it	eq
2000483a:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000483e:	d003      	beq.n	20004848 <_malloc_r+0x2e8>
20004840:	4452      	add	r2, sl
20004842:	1a51      	subs	r1, r2, r1
20004844:	f8cb 1004 	str.w	r1, [fp, #4]
20004848:	f01a 0507 	ands.w	r5, sl, #7
2000484c:	4630      	mov	r0, r6
2000484e:	bf17      	itett	ne
20004850:	f1c5 0508 	rsbne	r5, r5, #8
20004854:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20004858:	44aa      	addne	sl, r5
2000485a:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000485e:	4453      	add	r3, sl
20004860:	051b      	lsls	r3, r3, #20
20004862:	0d1b      	lsrs	r3, r3, #20
20004864:	1aed      	subs	r5, r5, r3
20004866:	4629      	mov	r1, r5
20004868:	f000 faf8 	bl	20004e5c <_sbrk_r>
2000486c:	f1b0 3fff 	cmp.w	r0, #4294967295
20004870:	f000 812c 	beq.w	20004acc <_malloc_r+0x56c>
20004874:	ebca 0100 	rsb	r1, sl, r0
20004878:	1949      	adds	r1, r1, r5
2000487a:	f041 0101 	orr.w	r1, r1, #1
2000487e:	f8db 2004 	ldr.w	r2, [fp, #4]
20004882:	f24c 3360 	movw	r3, #50016	; 0xc360
20004886:	f8c7 a008 	str.w	sl, [r7, #8]
2000488a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000488e:	18aa      	adds	r2, r5, r2
20004890:	45b8      	cmp	r8, r7
20004892:	f8cb 2004 	str.w	r2, [fp, #4]
20004896:	f8ca 1004 	str.w	r1, [sl, #4]
2000489a:	d017      	beq.n	200048cc <_malloc_r+0x36c>
2000489c:	f1b9 0f0f 	cmp.w	r9, #15
200048a0:	f240 80df 	bls.w	20004a62 <_malloc_r+0x502>
200048a4:	f1a9 010c 	sub.w	r1, r9, #12
200048a8:	2505      	movs	r5, #5
200048aa:	f021 0107 	bic.w	r1, r1, #7
200048ae:	eb08 0001 	add.w	r0, r8, r1
200048b2:	290f      	cmp	r1, #15
200048b4:	6085      	str	r5, [r0, #8]
200048b6:	6045      	str	r5, [r0, #4]
200048b8:	f8d8 0004 	ldr.w	r0, [r8, #4]
200048bc:	f000 0001 	and.w	r0, r0, #1
200048c0:	ea41 0000 	orr.w	r0, r1, r0
200048c4:	f8c8 0004 	str.w	r0, [r8, #4]
200048c8:	f200 80ac 	bhi.w	20004a24 <_malloc_r+0x4c4>
200048cc:	46d0      	mov	r8, sl
200048ce:	f24c 3360 	movw	r3, #50016	; 0xc360
200048d2:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200048d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048da:	428a      	cmp	r2, r1
200048dc:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200048e0:	bf88      	it	hi
200048e2:	62da      	strhi	r2, [r3, #44]	; 0x2c
200048e4:	f24c 3360 	movw	r3, #50016	; 0xc360
200048e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048ec:	428a      	cmp	r2, r1
200048ee:	bf88      	it	hi
200048f0:	631a      	strhi	r2, [r3, #48]	; 0x30
200048f2:	e082      	b.n	200049fa <_malloc_r+0x49a>
200048f4:	185c      	adds	r4, r3, r1
200048f6:	689a      	ldr	r2, [r3, #8]
200048f8:	68d9      	ldr	r1, [r3, #12]
200048fa:	4630      	mov	r0, r6
200048fc:	6866      	ldr	r6, [r4, #4]
200048fe:	f103 0508 	add.w	r5, r3, #8
20004902:	608a      	str	r2, [r1, #8]
20004904:	f046 0301 	orr.w	r3, r6, #1
20004908:	60d1      	str	r1, [r2, #12]
2000490a:	6063      	str	r3, [r4, #4]
2000490c:	f000 fa2e 	bl	20004d6c <__malloc_unlock>
20004910:	e65a      	b.n	200045c8 <_malloc_r+0x68>
20004912:	eb08 0304 	add.w	r3, r8, r4
20004916:	f042 0201 	orr.w	r2, r2, #1
2000491a:	f044 0401 	orr.w	r4, r4, #1
2000491e:	4630      	mov	r0, r6
20004920:	f8c8 4004 	str.w	r4, [r8, #4]
20004924:	f108 0508 	add.w	r5, r8, #8
20004928:	605a      	str	r2, [r3, #4]
2000492a:	60bb      	str	r3, [r7, #8]
2000492c:	f000 fa1e 	bl	20004d6c <__malloc_unlock>
20004930:	e64a      	b.n	200045c8 <_malloc_r+0x68>
20004932:	ea4f 225c 	mov.w	r2, ip, lsr #9
20004936:	2a04      	cmp	r2, #4
20004938:	d954      	bls.n	200049e4 <_malloc_r+0x484>
2000493a:	2a14      	cmp	r2, #20
2000493c:	f200 8089 	bhi.w	20004a52 <_malloc_r+0x4f2>
20004940:	325b      	adds	r2, #91	; 0x5b
20004942:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004946:	44a8      	add	r8, r5
20004948:	f64b 67e0 	movw	r7, #48864	; 0xbee0
2000494c:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004950:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004954:	4540      	cmp	r0, r8
20004956:	d103      	bne.n	20004960 <_malloc_r+0x400>
20004958:	e06f      	b.n	20004a3a <_malloc_r+0x4da>
2000495a:	6880      	ldr	r0, [r0, #8]
2000495c:	4580      	cmp	r8, r0
2000495e:	d004      	beq.n	2000496a <_malloc_r+0x40a>
20004960:	6842      	ldr	r2, [r0, #4]
20004962:	f022 0203 	bic.w	r2, r2, #3
20004966:	4594      	cmp	ip, r2
20004968:	d3f7      	bcc.n	2000495a <_malloc_r+0x3fa>
2000496a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000496e:	f8c3 c00c 	str.w	ip, [r3, #12]
20004972:	6098      	str	r0, [r3, #8]
20004974:	687a      	ldr	r2, [r7, #4]
20004976:	60c3      	str	r3, [r0, #12]
20004978:	f8cc 3008 	str.w	r3, [ip, #8]
2000497c:	e68a      	b.n	20004694 <_malloc_r+0x134>
2000497e:	191f      	adds	r7, r3, r4
20004980:	4630      	mov	r0, r6
20004982:	f044 0401 	orr.w	r4, r4, #1
20004986:	60cf      	str	r7, [r1, #12]
20004988:	605c      	str	r4, [r3, #4]
2000498a:	f103 0508 	add.w	r5, r3, #8
2000498e:	50ba      	str	r2, [r7, r2]
20004990:	f042 0201 	orr.w	r2, r2, #1
20004994:	608f      	str	r7, [r1, #8]
20004996:	607a      	str	r2, [r7, #4]
20004998:	60b9      	str	r1, [r7, #8]
2000499a:	60f9      	str	r1, [r7, #12]
2000499c:	f000 f9e6 	bl	20004d6c <__malloc_unlock>
200049a0:	e612      	b.n	200045c8 <_malloc_r+0x68>
200049a2:	f10a 0a01 	add.w	sl, sl, #1
200049a6:	f01a 0f03 	tst.w	sl, #3
200049aa:	d05f      	beq.n	20004a6c <_malloc_r+0x50c>
200049ac:	f103 0808 	add.w	r8, r3, #8
200049b0:	e689      	b.n	200046c6 <_malloc_r+0x166>
200049b2:	f103 0208 	add.w	r2, r3, #8
200049b6:	68d3      	ldr	r3, [r2, #12]
200049b8:	429a      	cmp	r2, r3
200049ba:	bf08      	it	eq
200049bc:	f10e 0e02 	addeq.w	lr, lr, #2
200049c0:	f43f ae36 	beq.w	20004630 <_malloc_r+0xd0>
200049c4:	e5ef      	b.n	200045a6 <_malloc_r+0x46>
200049c6:	461d      	mov	r5, r3
200049c8:	1819      	adds	r1, r3, r0
200049ca:	68da      	ldr	r2, [r3, #12]
200049cc:	4630      	mov	r0, r6
200049ce:	f855 3f08 	ldr.w	r3, [r5, #8]!
200049d2:	684c      	ldr	r4, [r1, #4]
200049d4:	6093      	str	r3, [r2, #8]
200049d6:	f044 0401 	orr.w	r4, r4, #1
200049da:	60da      	str	r2, [r3, #12]
200049dc:	604c      	str	r4, [r1, #4]
200049de:	f000 f9c5 	bl	20004d6c <__malloc_unlock>
200049e2:	e5f1      	b.n	200045c8 <_malloc_r+0x68>
200049e4:	ea4f 129c 	mov.w	r2, ip, lsr #6
200049e8:	3238      	adds	r2, #56	; 0x38
200049ea:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200049ee:	e7aa      	b.n	20004946 <_malloc_r+0x3e6>
200049f0:	45b8      	cmp	r8, r7
200049f2:	f43f af11 	beq.w	20004818 <_malloc_r+0x2b8>
200049f6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200049fa:	f8d8 2004 	ldr.w	r2, [r8, #4]
200049fe:	f022 0203 	bic.w	r2, r2, #3
20004a02:	4294      	cmp	r4, r2
20004a04:	bf94      	ite	ls
20004a06:	2300      	movls	r3, #0
20004a08:	2301      	movhi	r3, #1
20004a0a:	1b12      	subs	r2, r2, r4
20004a0c:	2a0f      	cmp	r2, #15
20004a0e:	bfd8      	it	le
20004a10:	f043 0301 	orrle.w	r3, r3, #1
20004a14:	2b00      	cmp	r3, #0
20004a16:	f43f af7c 	beq.w	20004912 <_malloc_r+0x3b2>
20004a1a:	4630      	mov	r0, r6
20004a1c:	2500      	movs	r5, #0
20004a1e:	f000 f9a5 	bl	20004d6c <__malloc_unlock>
20004a22:	e5d1      	b.n	200045c8 <_malloc_r+0x68>
20004a24:	f108 0108 	add.w	r1, r8, #8
20004a28:	4630      	mov	r0, r6
20004a2a:	9301      	str	r3, [sp, #4]
20004a2c:	f004 fc6c 	bl	20009308 <_free_r>
20004a30:	9b01      	ldr	r3, [sp, #4]
20004a32:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004a36:	685a      	ldr	r2, [r3, #4]
20004a38:	e749      	b.n	200048ce <_malloc_r+0x36e>
20004a3a:	f04f 0a01 	mov.w	sl, #1
20004a3e:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004a42:	1092      	asrs	r2, r2, #2
20004a44:	4684      	mov	ip, r0
20004a46:	fa0a f202 	lsl.w	r2, sl, r2
20004a4a:	ea48 0202 	orr.w	r2, r8, r2
20004a4e:	607a      	str	r2, [r7, #4]
20004a50:	e78d      	b.n	2000496e <_malloc_r+0x40e>
20004a52:	2a54      	cmp	r2, #84	; 0x54
20004a54:	d824      	bhi.n	20004aa0 <_malloc_r+0x540>
20004a56:	ea4f 321c 	mov.w	r2, ip, lsr #12
20004a5a:	326e      	adds	r2, #110	; 0x6e
20004a5c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004a60:	e771      	b.n	20004946 <_malloc_r+0x3e6>
20004a62:	2301      	movs	r3, #1
20004a64:	46d0      	mov	r8, sl
20004a66:	f8ca 3004 	str.w	r3, [sl, #4]
20004a6a:	e7c6      	b.n	200049fa <_malloc_r+0x49a>
20004a6c:	464a      	mov	r2, r9
20004a6e:	f01e 0f03 	tst.w	lr, #3
20004a72:	4613      	mov	r3, r2
20004a74:	f10e 3eff 	add.w	lr, lr, #4294967295
20004a78:	d033      	beq.n	20004ae2 <_malloc_r+0x582>
20004a7a:	f853 2908 	ldr.w	r2, [r3], #-8
20004a7e:	429a      	cmp	r2, r3
20004a80:	d0f5      	beq.n	20004a6e <_malloc_r+0x50e>
20004a82:	687b      	ldr	r3, [r7, #4]
20004a84:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004a88:	459c      	cmp	ip, r3
20004a8a:	f63f ae8e 	bhi.w	200047aa <_malloc_r+0x24a>
20004a8e:	f1bc 0f00 	cmp.w	ip, #0
20004a92:	f43f ae8a 	beq.w	200047aa <_malloc_r+0x24a>
20004a96:	ea1c 0f03 	tst.w	ip, r3
20004a9a:	d027      	beq.n	20004aec <_malloc_r+0x58c>
20004a9c:	46d6      	mov	lr, sl
20004a9e:	e60e      	b.n	200046be <_malloc_r+0x15e>
20004aa0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004aa4:	d815      	bhi.n	20004ad2 <_malloc_r+0x572>
20004aa6:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20004aaa:	3277      	adds	r2, #119	; 0x77
20004aac:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004ab0:	e749      	b.n	20004946 <_malloc_r+0x3e6>
20004ab2:	0508      	lsls	r0, r1, #20
20004ab4:	0d00      	lsrs	r0, r0, #20
20004ab6:	2800      	cmp	r0, #0
20004ab8:	f47f aeb6 	bne.w	20004828 <_malloc_r+0x2c8>
20004abc:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004ac0:	444b      	add	r3, r9
20004ac2:	f043 0301 	orr.w	r3, r3, #1
20004ac6:	f8c8 3004 	str.w	r3, [r8, #4]
20004aca:	e700      	b.n	200048ce <_malloc_r+0x36e>
20004acc:	2101      	movs	r1, #1
20004ace:	2500      	movs	r5, #0
20004ad0:	e6d5      	b.n	2000487e <_malloc_r+0x31e>
20004ad2:	f240 5054 	movw	r0, #1364	; 0x554
20004ad6:	4282      	cmp	r2, r0
20004ad8:	d90d      	bls.n	20004af6 <_malloc_r+0x596>
20004ada:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004ade:	227e      	movs	r2, #126	; 0x7e
20004ae0:	e731      	b.n	20004946 <_malloc_r+0x3e6>
20004ae2:	687b      	ldr	r3, [r7, #4]
20004ae4:	ea23 030c 	bic.w	r3, r3, ip
20004ae8:	607b      	str	r3, [r7, #4]
20004aea:	e7cb      	b.n	20004a84 <_malloc_r+0x524>
20004aec:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004af0:	f10a 0a04 	add.w	sl, sl, #4
20004af4:	e7cf      	b.n	20004a96 <_malloc_r+0x536>
20004af6:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004afa:	327c      	adds	r2, #124	; 0x7c
20004afc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004b00:	e721      	b.n	20004946 <_malloc_r+0x3e6>
20004b02:	bf00      	nop

20004b04 <memcpy>:
20004b04:	2a03      	cmp	r2, #3
20004b06:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004b0a:	d80b      	bhi.n	20004b24 <memcpy+0x20>
20004b0c:	b13a      	cbz	r2, 20004b1e <memcpy+0x1a>
20004b0e:	2300      	movs	r3, #0
20004b10:	f811 c003 	ldrb.w	ip, [r1, r3]
20004b14:	f800 c003 	strb.w	ip, [r0, r3]
20004b18:	3301      	adds	r3, #1
20004b1a:	4293      	cmp	r3, r2
20004b1c:	d1f8      	bne.n	20004b10 <memcpy+0xc>
20004b1e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004b22:	4770      	bx	lr
20004b24:	1882      	adds	r2, r0, r2
20004b26:	460c      	mov	r4, r1
20004b28:	4603      	mov	r3, r0
20004b2a:	e003      	b.n	20004b34 <memcpy+0x30>
20004b2c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004b30:	f803 1c01 	strb.w	r1, [r3, #-1]
20004b34:	f003 0603 	and.w	r6, r3, #3
20004b38:	4619      	mov	r1, r3
20004b3a:	46a4      	mov	ip, r4
20004b3c:	3301      	adds	r3, #1
20004b3e:	3401      	adds	r4, #1
20004b40:	2e00      	cmp	r6, #0
20004b42:	d1f3      	bne.n	20004b2c <memcpy+0x28>
20004b44:	f01c 0403 	ands.w	r4, ip, #3
20004b48:	4663      	mov	r3, ip
20004b4a:	bf08      	it	eq
20004b4c:	ebc1 0c02 	rsbeq	ip, r1, r2
20004b50:	d068      	beq.n	20004c24 <memcpy+0x120>
20004b52:	4265      	negs	r5, r4
20004b54:	f1c4 0a04 	rsb	sl, r4, #4
20004b58:	eb0c 0705 	add.w	r7, ip, r5
20004b5c:	4633      	mov	r3, r6
20004b5e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004b62:	f85c 6005 	ldr.w	r6, [ip, r5]
20004b66:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20004b6a:	1a55      	subs	r5, r2, r1
20004b6c:	e008      	b.n	20004b80 <memcpy+0x7c>
20004b6e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004b72:	4626      	mov	r6, r4
20004b74:	fa04 f40a 	lsl.w	r4, r4, sl
20004b78:	ea49 0404 	orr.w	r4, r9, r4
20004b7c:	50cc      	str	r4, [r1, r3]
20004b7e:	3304      	adds	r3, #4
20004b80:	185c      	adds	r4, r3, r1
20004b82:	2d03      	cmp	r5, #3
20004b84:	fa26 f908 	lsr.w	r9, r6, r8
20004b88:	f1a5 0504 	sub.w	r5, r5, #4
20004b8c:	eb0c 0603 	add.w	r6, ip, r3
20004b90:	dced      	bgt.n	20004b6e <memcpy+0x6a>
20004b92:	2300      	movs	r3, #0
20004b94:	e002      	b.n	20004b9c <memcpy+0x98>
20004b96:	5cf1      	ldrb	r1, [r6, r3]
20004b98:	54e1      	strb	r1, [r4, r3]
20004b9a:	3301      	adds	r3, #1
20004b9c:	1919      	adds	r1, r3, r4
20004b9e:	4291      	cmp	r1, r2
20004ba0:	d3f9      	bcc.n	20004b96 <memcpy+0x92>
20004ba2:	e7bc      	b.n	20004b1e <memcpy+0x1a>
20004ba4:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004ba8:	f841 4c40 	str.w	r4, [r1, #-64]
20004bac:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004bb0:	f841 4c3c 	str.w	r4, [r1, #-60]
20004bb4:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004bb8:	f841 4c38 	str.w	r4, [r1, #-56]
20004bbc:	f853 4c34 	ldr.w	r4, [r3, #-52]
20004bc0:	f841 4c34 	str.w	r4, [r1, #-52]
20004bc4:	f853 4c30 	ldr.w	r4, [r3, #-48]
20004bc8:	f841 4c30 	str.w	r4, [r1, #-48]
20004bcc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20004bd0:	f841 4c2c 	str.w	r4, [r1, #-44]
20004bd4:	f853 4c28 	ldr.w	r4, [r3, #-40]
20004bd8:	f841 4c28 	str.w	r4, [r1, #-40]
20004bdc:	f853 4c24 	ldr.w	r4, [r3, #-36]
20004be0:	f841 4c24 	str.w	r4, [r1, #-36]
20004be4:	f853 4c20 	ldr.w	r4, [r3, #-32]
20004be8:	f841 4c20 	str.w	r4, [r1, #-32]
20004bec:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004bf0:	f841 4c1c 	str.w	r4, [r1, #-28]
20004bf4:	f853 4c18 	ldr.w	r4, [r3, #-24]
20004bf8:	f841 4c18 	str.w	r4, [r1, #-24]
20004bfc:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004c00:	f841 4c14 	str.w	r4, [r1, #-20]
20004c04:	f853 4c10 	ldr.w	r4, [r3, #-16]
20004c08:	f841 4c10 	str.w	r4, [r1, #-16]
20004c0c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004c10:	f841 4c0c 	str.w	r4, [r1, #-12]
20004c14:	f853 4c08 	ldr.w	r4, [r3, #-8]
20004c18:	f841 4c08 	str.w	r4, [r1, #-8]
20004c1c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004c20:	f841 4c04 	str.w	r4, [r1, #-4]
20004c24:	461c      	mov	r4, r3
20004c26:	460d      	mov	r5, r1
20004c28:	3340      	adds	r3, #64	; 0x40
20004c2a:	3140      	adds	r1, #64	; 0x40
20004c2c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004c30:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004c34:	dcb6      	bgt.n	20004ba4 <memcpy+0xa0>
20004c36:	4621      	mov	r1, r4
20004c38:	462b      	mov	r3, r5
20004c3a:	1b54      	subs	r4, r2, r5
20004c3c:	e00f      	b.n	20004c5e <memcpy+0x15a>
20004c3e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004c42:	f843 5c10 	str.w	r5, [r3, #-16]
20004c46:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20004c4a:	f843 5c0c 	str.w	r5, [r3, #-12]
20004c4e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004c52:	f843 5c08 	str.w	r5, [r3, #-8]
20004c56:	f851 5c04 	ldr.w	r5, [r1, #-4]
20004c5a:	f843 5c04 	str.w	r5, [r3, #-4]
20004c5e:	2c0f      	cmp	r4, #15
20004c60:	460d      	mov	r5, r1
20004c62:	469c      	mov	ip, r3
20004c64:	f101 0110 	add.w	r1, r1, #16
20004c68:	f103 0310 	add.w	r3, r3, #16
20004c6c:	f1a4 0410 	sub.w	r4, r4, #16
20004c70:	dce5      	bgt.n	20004c3e <memcpy+0x13a>
20004c72:	ebcc 0102 	rsb	r1, ip, r2
20004c76:	2300      	movs	r3, #0
20004c78:	e003      	b.n	20004c82 <memcpy+0x17e>
20004c7a:	58ec      	ldr	r4, [r5, r3]
20004c7c:	f84c 4003 	str.w	r4, [ip, r3]
20004c80:	3304      	adds	r3, #4
20004c82:	195e      	adds	r6, r3, r5
20004c84:	2903      	cmp	r1, #3
20004c86:	eb03 040c 	add.w	r4, r3, ip
20004c8a:	f1a1 0104 	sub.w	r1, r1, #4
20004c8e:	dcf4      	bgt.n	20004c7a <memcpy+0x176>
20004c90:	e77f      	b.n	20004b92 <memcpy+0x8e>
20004c92:	bf00      	nop

20004c94 <memset>:
20004c94:	2a03      	cmp	r2, #3
20004c96:	b2c9      	uxtb	r1, r1
20004c98:	b430      	push	{r4, r5}
20004c9a:	d807      	bhi.n	20004cac <memset+0x18>
20004c9c:	b122      	cbz	r2, 20004ca8 <memset+0x14>
20004c9e:	2300      	movs	r3, #0
20004ca0:	54c1      	strb	r1, [r0, r3]
20004ca2:	3301      	adds	r3, #1
20004ca4:	4293      	cmp	r3, r2
20004ca6:	d1fb      	bne.n	20004ca0 <memset+0xc>
20004ca8:	bc30      	pop	{r4, r5}
20004caa:	4770      	bx	lr
20004cac:	eb00 0c02 	add.w	ip, r0, r2
20004cb0:	4603      	mov	r3, r0
20004cb2:	e001      	b.n	20004cb8 <memset+0x24>
20004cb4:	f803 1c01 	strb.w	r1, [r3, #-1]
20004cb8:	f003 0403 	and.w	r4, r3, #3
20004cbc:	461a      	mov	r2, r3
20004cbe:	3301      	adds	r3, #1
20004cc0:	2c00      	cmp	r4, #0
20004cc2:	d1f7      	bne.n	20004cb4 <memset+0x20>
20004cc4:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004cc8:	ebc2 040c 	rsb	r4, r2, ip
20004ccc:	fb03 f301 	mul.w	r3, r3, r1
20004cd0:	e01f      	b.n	20004d12 <memset+0x7e>
20004cd2:	f842 3c40 	str.w	r3, [r2, #-64]
20004cd6:	f842 3c3c 	str.w	r3, [r2, #-60]
20004cda:	f842 3c38 	str.w	r3, [r2, #-56]
20004cde:	f842 3c34 	str.w	r3, [r2, #-52]
20004ce2:	f842 3c30 	str.w	r3, [r2, #-48]
20004ce6:	f842 3c2c 	str.w	r3, [r2, #-44]
20004cea:	f842 3c28 	str.w	r3, [r2, #-40]
20004cee:	f842 3c24 	str.w	r3, [r2, #-36]
20004cf2:	f842 3c20 	str.w	r3, [r2, #-32]
20004cf6:	f842 3c1c 	str.w	r3, [r2, #-28]
20004cfa:	f842 3c18 	str.w	r3, [r2, #-24]
20004cfe:	f842 3c14 	str.w	r3, [r2, #-20]
20004d02:	f842 3c10 	str.w	r3, [r2, #-16]
20004d06:	f842 3c0c 	str.w	r3, [r2, #-12]
20004d0a:	f842 3c08 	str.w	r3, [r2, #-8]
20004d0e:	f842 3c04 	str.w	r3, [r2, #-4]
20004d12:	4615      	mov	r5, r2
20004d14:	3240      	adds	r2, #64	; 0x40
20004d16:	2c3f      	cmp	r4, #63	; 0x3f
20004d18:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004d1c:	dcd9      	bgt.n	20004cd2 <memset+0x3e>
20004d1e:	462a      	mov	r2, r5
20004d20:	ebc5 040c 	rsb	r4, r5, ip
20004d24:	e007      	b.n	20004d36 <memset+0xa2>
20004d26:	f842 3c10 	str.w	r3, [r2, #-16]
20004d2a:	f842 3c0c 	str.w	r3, [r2, #-12]
20004d2e:	f842 3c08 	str.w	r3, [r2, #-8]
20004d32:	f842 3c04 	str.w	r3, [r2, #-4]
20004d36:	4615      	mov	r5, r2
20004d38:	3210      	adds	r2, #16
20004d3a:	2c0f      	cmp	r4, #15
20004d3c:	f1a4 0410 	sub.w	r4, r4, #16
20004d40:	dcf1      	bgt.n	20004d26 <memset+0x92>
20004d42:	462a      	mov	r2, r5
20004d44:	ebc5 050c 	rsb	r5, r5, ip
20004d48:	e001      	b.n	20004d4e <memset+0xba>
20004d4a:	f842 3c04 	str.w	r3, [r2, #-4]
20004d4e:	4614      	mov	r4, r2
20004d50:	3204      	adds	r2, #4
20004d52:	2d03      	cmp	r5, #3
20004d54:	f1a5 0504 	sub.w	r5, r5, #4
20004d58:	dcf7      	bgt.n	20004d4a <memset+0xb6>
20004d5a:	e001      	b.n	20004d60 <memset+0xcc>
20004d5c:	f804 1b01 	strb.w	r1, [r4], #1
20004d60:	4564      	cmp	r4, ip
20004d62:	d3fb      	bcc.n	20004d5c <memset+0xc8>
20004d64:	e7a0      	b.n	20004ca8 <memset+0x14>
20004d66:	bf00      	nop

20004d68 <__malloc_lock>:
20004d68:	4770      	bx	lr
20004d6a:	bf00      	nop

20004d6c <__malloc_unlock>:
20004d6c:	4770      	bx	lr
20004d6e:	bf00      	nop

20004d70 <printf>:
20004d70:	b40f      	push	{r0, r1, r2, r3}
20004d72:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20004d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d7a:	b510      	push	{r4, lr}
20004d7c:	681c      	ldr	r4, [r3, #0]
20004d7e:	b082      	sub	sp, #8
20004d80:	b124      	cbz	r4, 20004d8c <printf+0x1c>
20004d82:	69a3      	ldr	r3, [r4, #24]
20004d84:	b913      	cbnz	r3, 20004d8c <printf+0x1c>
20004d86:	4620      	mov	r0, r4
20004d88:	f004 fa3a 	bl	20009200 <__sinit>
20004d8c:	4620      	mov	r0, r4
20004d8e:	ac05      	add	r4, sp, #20
20004d90:	9a04      	ldr	r2, [sp, #16]
20004d92:	4623      	mov	r3, r4
20004d94:	6881      	ldr	r1, [r0, #8]
20004d96:	9401      	str	r4, [sp, #4]
20004d98:	f001 fbd0 	bl	2000653c <_vfprintf_r>
20004d9c:	b002      	add	sp, #8
20004d9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004da2:	b004      	add	sp, #16
20004da4:	4770      	bx	lr
20004da6:	bf00      	nop

20004da8 <_printf_r>:
20004da8:	b40e      	push	{r1, r2, r3}
20004daa:	b510      	push	{r4, lr}
20004dac:	4604      	mov	r4, r0
20004dae:	b083      	sub	sp, #12
20004db0:	b118      	cbz	r0, 20004dba <_printf_r+0x12>
20004db2:	6983      	ldr	r3, [r0, #24]
20004db4:	b90b      	cbnz	r3, 20004dba <_printf_r+0x12>
20004db6:	f004 fa23 	bl	20009200 <__sinit>
20004dba:	4620      	mov	r0, r4
20004dbc:	ac06      	add	r4, sp, #24
20004dbe:	9a05      	ldr	r2, [sp, #20]
20004dc0:	4623      	mov	r3, r4
20004dc2:	6881      	ldr	r1, [r0, #8]
20004dc4:	9401      	str	r4, [sp, #4]
20004dc6:	f001 fbb9 	bl	2000653c <_vfprintf_r>
20004dca:	b003      	add	sp, #12
20004dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004dd0:	b003      	add	sp, #12
20004dd2:	4770      	bx	lr

20004dd4 <_puts_r>:
20004dd4:	b530      	push	{r4, r5, lr}
20004dd6:	4604      	mov	r4, r0
20004dd8:	b089      	sub	sp, #36	; 0x24
20004dda:	4608      	mov	r0, r1
20004ddc:	460d      	mov	r5, r1
20004dde:	f000 f89b 	bl	20004f18 <strlen>
20004de2:	f64b 3338 	movw	r3, #47928	; 0xbb38
20004de6:	9501      	str	r5, [sp, #4]
20004de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004dec:	9303      	str	r3, [sp, #12]
20004dee:	9002      	str	r0, [sp, #8]
20004df0:	1c43      	adds	r3, r0, #1
20004df2:	9307      	str	r3, [sp, #28]
20004df4:	2301      	movs	r3, #1
20004df6:	9304      	str	r3, [sp, #16]
20004df8:	ab01      	add	r3, sp, #4
20004dfa:	9305      	str	r3, [sp, #20]
20004dfc:	2302      	movs	r3, #2
20004dfe:	9306      	str	r3, [sp, #24]
20004e00:	b10c      	cbz	r4, 20004e06 <_puts_r+0x32>
20004e02:	69a3      	ldr	r3, [r4, #24]
20004e04:	b1eb      	cbz	r3, 20004e42 <_puts_r+0x6e>
20004e06:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20004e0a:	4620      	mov	r0, r4
20004e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e10:	681b      	ldr	r3, [r3, #0]
20004e12:	689b      	ldr	r3, [r3, #8]
20004e14:	899a      	ldrh	r2, [r3, #12]
20004e16:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20004e1a:	bf01      	itttt	eq
20004e1c:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20004e20:	819a      	strheq	r2, [r3, #12]
20004e22:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20004e24:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20004e28:	68a1      	ldr	r1, [r4, #8]
20004e2a:	bf08      	it	eq
20004e2c:	665a      	streq	r2, [r3, #100]	; 0x64
20004e2e:	aa05      	add	r2, sp, #20
20004e30:	f004 fb4a 	bl	200094c8 <__sfvwrite_r>
20004e34:	2800      	cmp	r0, #0
20004e36:	bf14      	ite	ne
20004e38:	f04f 30ff 	movne.w	r0, #4294967295
20004e3c:	200a      	moveq	r0, #10
20004e3e:	b009      	add	sp, #36	; 0x24
20004e40:	bd30      	pop	{r4, r5, pc}
20004e42:	4620      	mov	r0, r4
20004e44:	f004 f9dc 	bl	20009200 <__sinit>
20004e48:	e7dd      	b.n	20004e06 <_puts_r+0x32>
20004e4a:	bf00      	nop

20004e4c <puts>:
20004e4c:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20004e50:	4601      	mov	r1, r0
20004e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e56:	6818      	ldr	r0, [r3, #0]
20004e58:	e7bc      	b.n	20004dd4 <_puts_r>
20004e5a:	bf00      	nop

20004e5c <_sbrk_r>:
20004e5c:	b538      	push	{r3, r4, r5, lr}
20004e5e:	f24c 5400 	movw	r4, #50432	; 0xc500
20004e62:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004e66:	4605      	mov	r5, r0
20004e68:	4608      	mov	r0, r1
20004e6a:	2300      	movs	r3, #0
20004e6c:	6023      	str	r3, [r4, #0]
20004e6e:	f7fd f9b9 	bl	200021e4 <_sbrk>
20004e72:	f1b0 3fff 	cmp.w	r0, #4294967295
20004e76:	d000      	beq.n	20004e7a <_sbrk_r+0x1e>
20004e78:	bd38      	pop	{r3, r4, r5, pc}
20004e7a:	6823      	ldr	r3, [r4, #0]
20004e7c:	2b00      	cmp	r3, #0
20004e7e:	d0fb      	beq.n	20004e78 <_sbrk_r+0x1c>
20004e80:	602b      	str	r3, [r5, #0]
20004e82:	bd38      	pop	{r3, r4, r5, pc}

20004e84 <sprintf>:
20004e84:	b40e      	push	{r1, r2, r3}
20004e86:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20004e8a:	b530      	push	{r4, r5, lr}
20004e8c:	b09c      	sub	sp, #112	; 0x70
20004e8e:	ac1f      	add	r4, sp, #124	; 0x7c
20004e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e94:	4605      	mov	r5, r0
20004e96:	a901      	add	r1, sp, #4
20004e98:	f854 2b04 	ldr.w	r2, [r4], #4
20004e9c:	f04f 3cff 	mov.w	ip, #4294967295
20004ea0:	6818      	ldr	r0, [r3, #0]
20004ea2:	f44f 7302 	mov.w	r3, #520	; 0x208
20004ea6:	f8ad 3010 	strh.w	r3, [sp, #16]
20004eaa:	4623      	mov	r3, r4
20004eac:	9505      	str	r5, [sp, #20]
20004eae:	9501      	str	r5, [sp, #4]
20004eb0:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
20004eb4:	f8ad c012 	strh.w	ip, [sp, #18]
20004eb8:	9506      	str	r5, [sp, #24]
20004eba:	9503      	str	r5, [sp, #12]
20004ebc:	941b      	str	r4, [sp, #108]	; 0x6c
20004ebe:	f000 f8e9 	bl	20005094 <_svfprintf_r>
20004ec2:	9b01      	ldr	r3, [sp, #4]
20004ec4:	2200      	movs	r2, #0
20004ec6:	701a      	strb	r2, [r3, #0]
20004ec8:	b01c      	add	sp, #112	; 0x70
20004eca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
20004ece:	b003      	add	sp, #12
20004ed0:	4770      	bx	lr
20004ed2:	bf00      	nop

20004ed4 <_sprintf_r>:
20004ed4:	b40c      	push	{r2, r3}
20004ed6:	460b      	mov	r3, r1
20004ed8:	b510      	push	{r4, lr}
20004eda:	b09c      	sub	sp, #112	; 0x70
20004edc:	ac1e      	add	r4, sp, #120	; 0x78
20004ede:	a901      	add	r1, sp, #4
20004ee0:	9305      	str	r3, [sp, #20]
20004ee2:	f44f 7c02 	mov.w	ip, #520	; 0x208
20004ee6:	f854 2b04 	ldr.w	r2, [r4], #4
20004eea:	9301      	str	r3, [sp, #4]
20004eec:	f04f 33ff 	mov.w	r3, #4294967295
20004ef0:	f8ad 3012 	strh.w	r3, [sp, #18]
20004ef4:	4623      	mov	r3, r4
20004ef6:	941b      	str	r4, [sp, #108]	; 0x6c
20004ef8:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
20004efc:	f8ad c010 	strh.w	ip, [sp, #16]
20004f00:	9406      	str	r4, [sp, #24]
20004f02:	9403      	str	r4, [sp, #12]
20004f04:	f000 f8c6 	bl	20005094 <_svfprintf_r>
20004f08:	9b01      	ldr	r3, [sp, #4]
20004f0a:	2200      	movs	r2, #0
20004f0c:	701a      	strb	r2, [r3, #0]
20004f0e:	b01c      	add	sp, #112	; 0x70
20004f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004f14:	b002      	add	sp, #8
20004f16:	4770      	bx	lr

20004f18 <strlen>:
20004f18:	f020 0103 	bic.w	r1, r0, #3
20004f1c:	f010 0003 	ands.w	r0, r0, #3
20004f20:	f1c0 0000 	rsb	r0, r0, #0
20004f24:	f851 3b04 	ldr.w	r3, [r1], #4
20004f28:	f100 0c04 	add.w	ip, r0, #4
20004f2c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20004f30:	f06f 0200 	mvn.w	r2, #0
20004f34:	bf1c      	itt	ne
20004f36:	fa22 f20c 	lsrne.w	r2, r2, ip
20004f3a:	4313      	orrne	r3, r2
20004f3c:	f04f 0c01 	mov.w	ip, #1
20004f40:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20004f44:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20004f48:	eba3 020c 	sub.w	r2, r3, ip
20004f4c:	ea22 0203 	bic.w	r2, r2, r3
20004f50:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20004f54:	bf04      	itt	eq
20004f56:	f851 3b04 	ldreq.w	r3, [r1], #4
20004f5a:	3004      	addeq	r0, #4
20004f5c:	d0f4      	beq.n	20004f48 <strlen+0x30>
20004f5e:	f013 0fff 	tst.w	r3, #255	; 0xff
20004f62:	bf1f      	itttt	ne
20004f64:	3001      	addne	r0, #1
20004f66:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20004f6a:	3001      	addne	r0, #1
20004f6c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20004f70:	bf18      	it	ne
20004f72:	3001      	addne	r0, #1
20004f74:	4770      	bx	lr
20004f76:	bf00      	nop

20004f78 <__sprint_r>:
20004f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004f7c:	b085      	sub	sp, #20
20004f7e:	4692      	mov	sl, r2
20004f80:	460c      	mov	r4, r1
20004f82:	9003      	str	r0, [sp, #12]
20004f84:	6890      	ldr	r0, [r2, #8]
20004f86:	6817      	ldr	r7, [r2, #0]
20004f88:	2800      	cmp	r0, #0
20004f8a:	f000 8081 	beq.w	20005090 <__sprint_r+0x118>
20004f8e:	f04f 0900 	mov.w	r9, #0
20004f92:	680b      	ldr	r3, [r1, #0]
20004f94:	464d      	mov	r5, r9
20004f96:	2d00      	cmp	r5, #0
20004f98:	d054      	beq.n	20005044 <__sprint_r+0xcc>
20004f9a:	68a6      	ldr	r6, [r4, #8]
20004f9c:	42b5      	cmp	r5, r6
20004f9e:	46b0      	mov	r8, r6
20004fa0:	bf3e      	ittt	cc
20004fa2:	4618      	movcc	r0, r3
20004fa4:	462e      	movcc	r6, r5
20004fa6:	46a8      	movcc	r8, r5
20004fa8:	d33c      	bcc.n	20005024 <__sprint_r+0xac>
20004faa:	89a0      	ldrh	r0, [r4, #12]
20004fac:	f410 6f90 	tst.w	r0, #1152	; 0x480
20004fb0:	bf08      	it	eq
20004fb2:	4618      	moveq	r0, r3
20004fb4:	d036      	beq.n	20005024 <__sprint_r+0xac>
20004fb6:	6962      	ldr	r2, [r4, #20]
20004fb8:	6921      	ldr	r1, [r4, #16]
20004fba:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
20004fbe:	1a5b      	subs	r3, r3, r1
20004fc0:	f103 0c01 	add.w	ip, r3, #1
20004fc4:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
20004fc8:	44ac      	add	ip, r5
20004fca:	ea4f 0b6b 	mov.w	fp, fp, asr #1
20004fce:	45e3      	cmp	fp, ip
20004fd0:	465a      	mov	r2, fp
20004fd2:	bf3c      	itt	cc
20004fd4:	46e3      	movcc	fp, ip
20004fd6:	465a      	movcc	r2, fp
20004fd8:	f410 6f80 	tst.w	r0, #1024	; 0x400
20004fdc:	d037      	beq.n	2000504e <__sprint_r+0xd6>
20004fde:	4611      	mov	r1, r2
20004fe0:	9803      	ldr	r0, [sp, #12]
20004fe2:	9301      	str	r3, [sp, #4]
20004fe4:	f7ff fabc 	bl	20004560 <_malloc_r>
20004fe8:	9b01      	ldr	r3, [sp, #4]
20004fea:	2800      	cmp	r0, #0
20004fec:	d03b      	beq.n	20005066 <__sprint_r+0xee>
20004fee:	461a      	mov	r2, r3
20004ff0:	6921      	ldr	r1, [r4, #16]
20004ff2:	9301      	str	r3, [sp, #4]
20004ff4:	9002      	str	r0, [sp, #8]
20004ff6:	f7ff fd85 	bl	20004b04 <memcpy>
20004ffa:	89a2      	ldrh	r2, [r4, #12]
20004ffc:	9b01      	ldr	r3, [sp, #4]
20004ffe:	f8dd c008 	ldr.w	ip, [sp, #8]
20005002:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20005006:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000500a:	81a2      	strh	r2, [r4, #12]
2000500c:	462e      	mov	r6, r5
2000500e:	46a8      	mov	r8, r5
20005010:	ebc3 020b 	rsb	r2, r3, fp
20005014:	eb0c 0003 	add.w	r0, ip, r3
20005018:	60a2      	str	r2, [r4, #8]
2000501a:	f8c4 c010 	str.w	ip, [r4, #16]
2000501e:	6020      	str	r0, [r4, #0]
20005020:	f8c4 b014 	str.w	fp, [r4, #20]
20005024:	4642      	mov	r2, r8
20005026:	4649      	mov	r1, r9
20005028:	f004 fd1a 	bl	20009a60 <memmove>
2000502c:	68a2      	ldr	r2, [r4, #8]
2000502e:	6823      	ldr	r3, [r4, #0]
20005030:	1b96      	subs	r6, r2, r6
20005032:	60a6      	str	r6, [r4, #8]
20005034:	f8da 2008 	ldr.w	r2, [sl, #8]
20005038:	4443      	add	r3, r8
2000503a:	6023      	str	r3, [r4, #0]
2000503c:	1b55      	subs	r5, r2, r5
2000503e:	f8ca 5008 	str.w	r5, [sl, #8]
20005042:	b1fd      	cbz	r5, 20005084 <__sprint_r+0x10c>
20005044:	f8d7 9000 	ldr.w	r9, [r7]
20005048:	687d      	ldr	r5, [r7, #4]
2000504a:	3708      	adds	r7, #8
2000504c:	e7a3      	b.n	20004f96 <__sprint_r+0x1e>
2000504e:	9803      	ldr	r0, [sp, #12]
20005050:	9301      	str	r3, [sp, #4]
20005052:	f005 fa0d 	bl	2000a470 <_realloc_r>
20005056:	9b01      	ldr	r3, [sp, #4]
20005058:	4684      	mov	ip, r0
2000505a:	2800      	cmp	r0, #0
2000505c:	d1d6      	bne.n	2000500c <__sprint_r+0x94>
2000505e:	9803      	ldr	r0, [sp, #12]
20005060:	6921      	ldr	r1, [r4, #16]
20005062:	f004 f951 	bl	20009308 <_free_r>
20005066:	9a03      	ldr	r2, [sp, #12]
20005068:	230c      	movs	r3, #12
2000506a:	f04f 30ff 	mov.w	r0, #4294967295
2000506e:	6013      	str	r3, [r2, #0]
20005070:	2300      	movs	r3, #0
20005072:	89a2      	ldrh	r2, [r4, #12]
20005074:	f8ca 3004 	str.w	r3, [sl, #4]
20005078:	f042 0240 	orr.w	r2, r2, #64	; 0x40
2000507c:	f8ca 3008 	str.w	r3, [sl, #8]
20005080:	81a2      	strh	r2, [r4, #12]
20005082:	e002      	b.n	2000508a <__sprint_r+0x112>
20005084:	4628      	mov	r0, r5
20005086:	f8ca 5004 	str.w	r5, [sl, #4]
2000508a:	b005      	add	sp, #20
2000508c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005090:	6050      	str	r0, [r2, #4]
20005092:	e7fa      	b.n	2000508a <__sprint_r+0x112>

20005094 <_svfprintf_r>:
20005094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005098:	b0c5      	sub	sp, #276	; 0x114
2000509a:	460e      	mov	r6, r1
2000509c:	469a      	mov	sl, r3
2000509e:	4615      	mov	r5, r2
200050a0:	9009      	str	r0, [sp, #36]	; 0x24
200050a2:	f004 fc01 	bl	200098a8 <_localeconv_r>
200050a6:	89b3      	ldrh	r3, [r6, #12]
200050a8:	f013 0f80 	tst.w	r3, #128	; 0x80
200050ac:	6800      	ldr	r0, [r0, #0]
200050ae:	901b      	str	r0, [sp, #108]	; 0x6c
200050b0:	d003      	beq.n	200050ba <_svfprintf_r+0x26>
200050b2:	6933      	ldr	r3, [r6, #16]
200050b4:	2b00      	cmp	r3, #0
200050b6:	f001 808c 	beq.w	200061d2 <_svfprintf_r+0x113e>
200050ba:	f10d 0974 	add.w	r9, sp, #116	; 0x74
200050be:	46b3      	mov	fp, r6
200050c0:	464c      	mov	r4, r9
200050c2:	2200      	movs	r2, #0
200050c4:	9210      	str	r2, [sp, #64]	; 0x40
200050c6:	2300      	movs	r3, #0
200050c8:	9218      	str	r2, [sp, #96]	; 0x60
200050ca:	9217      	str	r2, [sp, #92]	; 0x5c
200050cc:	921a      	str	r2, [sp, #104]	; 0x68
200050ce:	920d      	str	r2, [sp, #52]	; 0x34
200050d0:	aa2d      	add	r2, sp, #180	; 0xb4
200050d2:	9319      	str	r3, [sp, #100]	; 0x64
200050d4:	3228      	adds	r2, #40	; 0x28
200050d6:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
200050da:	9216      	str	r2, [sp, #88]	; 0x58
200050dc:	9307      	str	r3, [sp, #28]
200050de:	2300      	movs	r3, #0
200050e0:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
200050e4:	9338      	str	r3, [sp, #224]	; 0xe0
200050e6:	9339      	str	r3, [sp, #228]	; 0xe4
200050e8:	782b      	ldrb	r3, [r5, #0]
200050ea:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
200050ee:	bf18      	it	ne
200050f0:	2201      	movne	r2, #1
200050f2:	2b00      	cmp	r3, #0
200050f4:	bf0c      	ite	eq
200050f6:	2200      	moveq	r2, #0
200050f8:	f002 0201 	andne.w	r2, r2, #1
200050fc:	b302      	cbz	r2, 20005140 <_svfprintf_r+0xac>
200050fe:	462e      	mov	r6, r5
20005100:	f816 3f01 	ldrb.w	r3, [r6, #1]!
20005104:	1e1a      	subs	r2, r3, #0
20005106:	bf18      	it	ne
20005108:	2201      	movne	r2, #1
2000510a:	2b25      	cmp	r3, #37	; 0x25
2000510c:	bf0c      	ite	eq
2000510e:	2200      	moveq	r2, #0
20005110:	f002 0201 	andne.w	r2, r2, #1
20005114:	2a00      	cmp	r2, #0
20005116:	d1f3      	bne.n	20005100 <_svfprintf_r+0x6c>
20005118:	1b77      	subs	r7, r6, r5
2000511a:	bf08      	it	eq
2000511c:	4635      	moveq	r5, r6
2000511e:	d00f      	beq.n	20005140 <_svfprintf_r+0xac>
20005120:	6067      	str	r7, [r4, #4]
20005122:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005124:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005126:	3301      	adds	r3, #1
20005128:	6025      	str	r5, [r4, #0]
2000512a:	19d2      	adds	r2, r2, r7
2000512c:	2b07      	cmp	r3, #7
2000512e:	9239      	str	r2, [sp, #228]	; 0xe4
20005130:	9338      	str	r3, [sp, #224]	; 0xe0
20005132:	dc79      	bgt.n	20005228 <_svfprintf_r+0x194>
20005134:	3408      	adds	r4, #8
20005136:	980d      	ldr	r0, [sp, #52]	; 0x34
20005138:	4635      	mov	r5, r6
2000513a:	19c0      	adds	r0, r0, r7
2000513c:	900d      	str	r0, [sp, #52]	; 0x34
2000513e:	7833      	ldrb	r3, [r6, #0]
20005140:	2b00      	cmp	r3, #0
20005142:	f000 8737 	beq.w	20005fb4 <_svfprintf_r+0xf20>
20005146:	2100      	movs	r1, #0
20005148:	f04f 0200 	mov.w	r2, #0
2000514c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
20005150:	1c6b      	adds	r3, r5, #1
20005152:	910c      	str	r1, [sp, #48]	; 0x30
20005154:	f04f 38ff 	mov.w	r8, #4294967295
20005158:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
2000515c:	468a      	mov	sl, r1
2000515e:	786a      	ldrb	r2, [r5, #1]
20005160:	202b      	movs	r0, #43	; 0x2b
20005162:	f04f 0c20 	mov.w	ip, #32
20005166:	1c5d      	adds	r5, r3, #1
20005168:	f1a2 0320 	sub.w	r3, r2, #32
2000516c:	2b58      	cmp	r3, #88	; 0x58
2000516e:	f200 8219 	bhi.w	200055a4 <_svfprintf_r+0x510>
20005172:	e8df f013 	tbh	[pc, r3, lsl #1]
20005176:	0229      	.short	0x0229
20005178:	02170217 	.word	0x02170217
2000517c:	02170235 	.word	0x02170235
20005180:	02170217 	.word	0x02170217
20005184:	02170217 	.word	0x02170217
20005188:	023c0217 	.word	0x023c0217
2000518c:	02170248 	.word	0x02170248
20005190:	02cf02c8 	.word	0x02cf02c8
20005194:	02ef0217 	.word	0x02ef0217
20005198:	02f602f6 	.word	0x02f602f6
2000519c:	02f602f6 	.word	0x02f602f6
200051a0:	02f602f6 	.word	0x02f602f6
200051a4:	02f602f6 	.word	0x02f602f6
200051a8:	021702f6 	.word	0x021702f6
200051ac:	02170217 	.word	0x02170217
200051b0:	02170217 	.word	0x02170217
200051b4:	02170217 	.word	0x02170217
200051b8:	02170217 	.word	0x02170217
200051bc:	024f0217 	.word	0x024f0217
200051c0:	02170288 	.word	0x02170288
200051c4:	02170288 	.word	0x02170288
200051c8:	02170217 	.word	0x02170217
200051cc:	02c10217 	.word	0x02c10217
200051d0:	02170217 	.word	0x02170217
200051d4:	021703ee 	.word	0x021703ee
200051d8:	02170217 	.word	0x02170217
200051dc:	02170217 	.word	0x02170217
200051e0:	02170393 	.word	0x02170393
200051e4:	03ad0217 	.word	0x03ad0217
200051e8:	02170217 	.word	0x02170217
200051ec:	02170217 	.word	0x02170217
200051f0:	02170217 	.word	0x02170217
200051f4:	02170217 	.word	0x02170217
200051f8:	02170217 	.word	0x02170217
200051fc:	03d803c7 	.word	0x03d803c7
20005200:	02880288 	.word	0x02880288
20005204:	030b0288 	.word	0x030b0288
20005208:	021703d8 	.word	0x021703d8
2000520c:	030f0217 	.word	0x030f0217
20005210:	03190217 	.word	0x03190217
20005214:	033e0329 	.word	0x033e0329
20005218:	0217038c 	.word	0x0217038c
2000521c:	02170359 	.word	0x02170359
20005220:	02170384 	.word	0x02170384
20005224:	00ea0217 	.word	0x00ea0217
20005228:	9809      	ldr	r0, [sp, #36]	; 0x24
2000522a:	4659      	mov	r1, fp
2000522c:	aa37      	add	r2, sp, #220	; 0xdc
2000522e:	f7ff fea3 	bl	20004f78 <__sprint_r>
20005232:	2800      	cmp	r0, #0
20005234:	d17c      	bne.n	20005330 <_svfprintf_r+0x29c>
20005236:	464c      	mov	r4, r9
20005238:	e77d      	b.n	20005136 <_svfprintf_r+0xa2>
2000523a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000523c:	2901      	cmp	r1, #1
2000523e:	f340 8452 	ble.w	20005ae6 <_svfprintf_r+0xa52>
20005242:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005244:	2301      	movs	r3, #1
20005246:	6063      	str	r3, [r4, #4]
20005248:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000524a:	6022      	str	r2, [r4, #0]
2000524c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000524e:	3301      	adds	r3, #1
20005250:	9338      	str	r3, [sp, #224]	; 0xe0
20005252:	3201      	adds	r2, #1
20005254:	2b07      	cmp	r3, #7
20005256:	9239      	str	r2, [sp, #228]	; 0xe4
20005258:	f300 8596 	bgt.w	20005d88 <_svfprintf_r+0xcf4>
2000525c:	3408      	adds	r4, #8
2000525e:	2301      	movs	r3, #1
20005260:	6063      	str	r3, [r4, #4]
20005262:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005264:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005266:	3301      	adds	r3, #1
20005268:	981b      	ldr	r0, [sp, #108]	; 0x6c
2000526a:	3201      	adds	r2, #1
2000526c:	2b07      	cmp	r3, #7
2000526e:	9239      	str	r2, [sp, #228]	; 0xe4
20005270:	6020      	str	r0, [r4, #0]
20005272:	9338      	str	r3, [sp, #224]	; 0xe0
20005274:	f300 857d 	bgt.w	20005d72 <_svfprintf_r+0xcde>
20005278:	3408      	adds	r4, #8
2000527a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000527c:	2200      	movs	r2, #0
2000527e:	2300      	movs	r3, #0
20005280:	9919      	ldr	r1, [sp, #100]	; 0x64
20005282:	f005 feb9 	bl	2000aff8 <__aeabi_dcmpeq>
20005286:	2800      	cmp	r0, #0
20005288:	f040 8503 	bne.w	20005c92 <_svfprintf_r+0xbfe>
2000528c:	9918      	ldr	r1, [sp, #96]	; 0x60
2000528e:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005290:	1e4a      	subs	r2, r1, #1
20005292:	6062      	str	r2, [r4, #4]
20005294:	1c59      	adds	r1, r3, #1
20005296:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005298:	6021      	str	r1, [r4, #0]
2000529a:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000529c:	3301      	adds	r3, #1
2000529e:	9338      	str	r3, [sp, #224]	; 0xe0
200052a0:	188a      	adds	r2, r1, r2
200052a2:	2b07      	cmp	r3, #7
200052a4:	9239      	str	r2, [sp, #228]	; 0xe4
200052a6:	f300 842f 	bgt.w	20005b08 <_svfprintf_r+0xa74>
200052aa:	3408      	adds	r4, #8
200052ac:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200052ae:	981a      	ldr	r0, [sp, #104]	; 0x68
200052b0:	6062      	str	r2, [r4, #4]
200052b2:	aa3e      	add	r2, sp, #248	; 0xf8
200052b4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200052b6:	6022      	str	r2, [r4, #0]
200052b8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200052ba:	3301      	adds	r3, #1
200052bc:	9338      	str	r3, [sp, #224]	; 0xe0
200052be:	1812      	adds	r2, r2, r0
200052c0:	2b07      	cmp	r3, #7
200052c2:	9239      	str	r2, [sp, #228]	; 0xe4
200052c4:	f300 814f 	bgt.w	20005566 <_svfprintf_r+0x4d2>
200052c8:	f104 0308 	add.w	r3, r4, #8
200052cc:	f01a 0f04 	tst.w	sl, #4
200052d0:	f000 8156 	beq.w	20005580 <_svfprintf_r+0x4ec>
200052d4:	990c      	ldr	r1, [sp, #48]	; 0x30
200052d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200052d8:	1a8e      	subs	r6, r1, r2
200052da:	2e00      	cmp	r6, #0
200052dc:	f340 8150 	ble.w	20005580 <_svfprintf_r+0x4ec>
200052e0:	2e10      	cmp	r6, #16
200052e2:	f64b 373c 	movw	r7, #47932	; 0xbb3c
200052e6:	bfd8      	it	le
200052e8:	f2c2 0700 	movtle	r7, #8192	; 0x2000
200052ec:	f340 83de 	ble.w	20005aac <_svfprintf_r+0xa18>
200052f0:	2410      	movs	r4, #16
200052f2:	f2c2 0700 	movt	r7, #8192	; 0x2000
200052f6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200052fa:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
200052fe:	e003      	b.n	20005308 <_svfprintf_r+0x274>
20005300:	3e10      	subs	r6, #16
20005302:	2e10      	cmp	r6, #16
20005304:	f340 83d2 	ble.w	20005aac <_svfprintf_r+0xa18>
20005308:	605c      	str	r4, [r3, #4]
2000530a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000530c:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000530e:	3201      	adds	r2, #1
20005310:	601f      	str	r7, [r3, #0]
20005312:	3110      	adds	r1, #16
20005314:	2a07      	cmp	r2, #7
20005316:	9139      	str	r1, [sp, #228]	; 0xe4
20005318:	f103 0308 	add.w	r3, r3, #8
2000531c:	9238      	str	r2, [sp, #224]	; 0xe0
2000531e:	ddef      	ble.n	20005300 <_svfprintf_r+0x26c>
20005320:	4650      	mov	r0, sl
20005322:	4659      	mov	r1, fp
20005324:	4642      	mov	r2, r8
20005326:	f7ff fe27 	bl	20004f78 <__sprint_r>
2000532a:	464b      	mov	r3, r9
2000532c:	2800      	cmp	r0, #0
2000532e:	d0e7      	beq.n	20005300 <_svfprintf_r+0x26c>
20005330:	465e      	mov	r6, fp
20005332:	89b3      	ldrh	r3, [r6, #12]
20005334:	980d      	ldr	r0, [sp, #52]	; 0x34
20005336:	f013 0f40 	tst.w	r3, #64	; 0x40
2000533a:	bf18      	it	ne
2000533c:	f04f 30ff 	movne.w	r0, #4294967295
20005340:	900d      	str	r0, [sp, #52]	; 0x34
20005342:	980d      	ldr	r0, [sp, #52]	; 0x34
20005344:	b045      	add	sp, #276	; 0x114
20005346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000534a:	f01a 0f20 	tst.w	sl, #32
2000534e:	f64b 3080 	movw	r0, #48000	; 0xbb80
20005352:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005356:	9214      	str	r2, [sp, #80]	; 0x50
20005358:	9017      	str	r0, [sp, #92]	; 0x5c
2000535a:	f000 82c3 	beq.w	200058e4 <_svfprintf_r+0x850>
2000535e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005360:	1dcb      	adds	r3, r1, #7
20005362:	f023 0307 	bic.w	r3, r3, #7
20005366:	f103 0208 	add.w	r2, r3, #8
2000536a:	920a      	str	r2, [sp, #40]	; 0x28
2000536c:	e9d3 6700 	ldrd	r6, r7, [r3]
20005370:	ea56 0107 	orrs.w	r1, r6, r7
20005374:	bf0c      	ite	eq
20005376:	2200      	moveq	r2, #0
20005378:	2201      	movne	r2, #1
2000537a:	ea1a 0f02 	tst.w	sl, r2
2000537e:	f040 84bc 	bne.w	20005cfa <_svfprintf_r+0xc66>
20005382:	2302      	movs	r3, #2
20005384:	f04f 0100 	mov.w	r1, #0
20005388:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
2000538c:	f1b8 0f00 	cmp.w	r8, #0
20005390:	bfa8      	it	ge
20005392:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20005396:	f1b8 0f00 	cmp.w	r8, #0
2000539a:	bf18      	it	ne
2000539c:	f042 0201 	orrne.w	r2, r2, #1
200053a0:	2a00      	cmp	r2, #0
200053a2:	f000 8160 	beq.w	20005666 <_svfprintf_r+0x5d2>
200053a6:	2b01      	cmp	r3, #1
200053a8:	f000 8434 	beq.w	20005c14 <_svfprintf_r+0xb80>
200053ac:	2b02      	cmp	r3, #2
200053ae:	f000 8417 	beq.w	20005be0 <_svfprintf_r+0xb4c>
200053b2:	9916      	ldr	r1, [sp, #88]	; 0x58
200053b4:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200053b8:	9111      	str	r1, [sp, #68]	; 0x44
200053ba:	ea4f 08d6 	mov.w	r8, r6, lsr #3
200053be:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
200053c2:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
200053c6:	f006 0007 	and.w	r0, r6, #7
200053ca:	4667      	mov	r7, ip
200053cc:	4646      	mov	r6, r8
200053ce:	3030      	adds	r0, #48	; 0x30
200053d0:	ea56 0207 	orrs.w	r2, r6, r7
200053d4:	f801 0d01 	strb.w	r0, [r1, #-1]!
200053d8:	d1ef      	bne.n	200053ba <_svfprintf_r+0x326>
200053da:	f01a 0f01 	tst.w	sl, #1
200053de:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
200053e2:	9111      	str	r1, [sp, #68]	; 0x44
200053e4:	f040 84db 	bne.w	20005d9e <_svfprintf_r+0xd0a>
200053e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
200053ea:	1a5b      	subs	r3, r3, r1
200053ec:	930e      	str	r3, [sp, #56]	; 0x38
200053ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200053f0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
200053f4:	4543      	cmp	r3, r8
200053f6:	bfb8      	it	lt
200053f8:	4643      	movlt	r3, r8
200053fa:	930b      	str	r3, [sp, #44]	; 0x2c
200053fc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005400:	b113      	cbz	r3, 20005408 <_svfprintf_r+0x374>
20005402:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005404:	3101      	adds	r1, #1
20005406:	910b      	str	r1, [sp, #44]	; 0x2c
20005408:	f01a 0202 	ands.w	r2, sl, #2
2000540c:	9213      	str	r2, [sp, #76]	; 0x4c
2000540e:	d002      	beq.n	20005416 <_svfprintf_r+0x382>
20005410:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005412:	3302      	adds	r3, #2
20005414:	930b      	str	r3, [sp, #44]	; 0x2c
20005416:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
2000541a:	9012      	str	r0, [sp, #72]	; 0x48
2000541c:	d138      	bne.n	20005490 <_svfprintf_r+0x3fc>
2000541e:	990c      	ldr	r1, [sp, #48]	; 0x30
20005420:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005422:	1a8e      	subs	r6, r1, r2
20005424:	2e00      	cmp	r6, #0
20005426:	dd33      	ble.n	20005490 <_svfprintf_r+0x3fc>
20005428:	2e10      	cmp	r6, #16
2000542a:	f64b 373c 	movw	r7, #47932	; 0xbb3c
2000542e:	bfd8      	it	le
20005430:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005434:	dd20      	ble.n	20005478 <_svfprintf_r+0x3e4>
20005436:	f04f 0810 	mov.w	r8, #16
2000543a:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000543e:	e002      	b.n	20005446 <_svfprintf_r+0x3b2>
20005440:	3e10      	subs	r6, #16
20005442:	2e10      	cmp	r6, #16
20005444:	dd18      	ble.n	20005478 <_svfprintf_r+0x3e4>
20005446:	f8c4 8004 	str.w	r8, [r4, #4]
2000544a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000544c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000544e:	3301      	adds	r3, #1
20005450:	6027      	str	r7, [r4, #0]
20005452:	3210      	adds	r2, #16
20005454:	2b07      	cmp	r3, #7
20005456:	9239      	str	r2, [sp, #228]	; 0xe4
20005458:	f104 0408 	add.w	r4, r4, #8
2000545c:	9338      	str	r3, [sp, #224]	; 0xe0
2000545e:	ddef      	ble.n	20005440 <_svfprintf_r+0x3ac>
20005460:	9809      	ldr	r0, [sp, #36]	; 0x24
20005462:	4659      	mov	r1, fp
20005464:	aa37      	add	r2, sp, #220	; 0xdc
20005466:	464c      	mov	r4, r9
20005468:	f7ff fd86 	bl	20004f78 <__sprint_r>
2000546c:	2800      	cmp	r0, #0
2000546e:	f47f af5f 	bne.w	20005330 <_svfprintf_r+0x29c>
20005472:	3e10      	subs	r6, #16
20005474:	2e10      	cmp	r6, #16
20005476:	dce6      	bgt.n	20005446 <_svfprintf_r+0x3b2>
20005478:	6066      	str	r6, [r4, #4]
2000547a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000547c:	6027      	str	r7, [r4, #0]
2000547e:	1c5a      	adds	r2, r3, #1
20005480:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005482:	9238      	str	r2, [sp, #224]	; 0xe0
20005484:	199b      	adds	r3, r3, r6
20005486:	2a07      	cmp	r2, #7
20005488:	9339      	str	r3, [sp, #228]	; 0xe4
2000548a:	f300 83f7 	bgt.w	20005c7c <_svfprintf_r+0xbe8>
2000548e:	3408      	adds	r4, #8
20005490:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005494:	b173      	cbz	r3, 200054b4 <_svfprintf_r+0x420>
20005496:	2301      	movs	r3, #1
20005498:	6063      	str	r3, [r4, #4]
2000549a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000549c:	aa43      	add	r2, sp, #268	; 0x10c
2000549e:	3203      	adds	r2, #3
200054a0:	6022      	str	r2, [r4, #0]
200054a2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200054a4:	3301      	adds	r3, #1
200054a6:	9338      	str	r3, [sp, #224]	; 0xe0
200054a8:	3201      	adds	r2, #1
200054aa:	2b07      	cmp	r3, #7
200054ac:	9239      	str	r2, [sp, #228]	; 0xe4
200054ae:	f300 8340 	bgt.w	20005b32 <_svfprintf_r+0xa9e>
200054b2:	3408      	adds	r4, #8
200054b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
200054b6:	b16b      	cbz	r3, 200054d4 <_svfprintf_r+0x440>
200054b8:	2302      	movs	r3, #2
200054ba:	6063      	str	r3, [r4, #4]
200054bc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200054be:	aa43      	add	r2, sp, #268	; 0x10c
200054c0:	6022      	str	r2, [r4, #0]
200054c2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200054c4:	3301      	adds	r3, #1
200054c6:	9338      	str	r3, [sp, #224]	; 0xe0
200054c8:	3202      	adds	r2, #2
200054ca:	2b07      	cmp	r3, #7
200054cc:	9239      	str	r2, [sp, #228]	; 0xe4
200054ce:	f300 833a 	bgt.w	20005b46 <_svfprintf_r+0xab2>
200054d2:	3408      	adds	r4, #8
200054d4:	9812      	ldr	r0, [sp, #72]	; 0x48
200054d6:	2880      	cmp	r0, #128	; 0x80
200054d8:	f000 82b2 	beq.w	20005a40 <_svfprintf_r+0x9ac>
200054dc:	9815      	ldr	r0, [sp, #84]	; 0x54
200054de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200054e0:	1ac6      	subs	r6, r0, r3
200054e2:	2e00      	cmp	r6, #0
200054e4:	dd2e      	ble.n	20005544 <_svfprintf_r+0x4b0>
200054e6:	2e10      	cmp	r6, #16
200054e8:	4fa7      	ldr	r7, [pc, #668]	; (20005788 <_svfprintf_r+0x6f4>)
200054ea:	bfc8      	it	gt
200054ec:	f04f 0810 	movgt.w	r8, #16
200054f0:	dc03      	bgt.n	200054fa <_svfprintf_r+0x466>
200054f2:	e01b      	b.n	2000552c <_svfprintf_r+0x498>
200054f4:	3e10      	subs	r6, #16
200054f6:	2e10      	cmp	r6, #16
200054f8:	dd18      	ble.n	2000552c <_svfprintf_r+0x498>
200054fa:	f8c4 8004 	str.w	r8, [r4, #4]
200054fe:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005500:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005502:	3301      	adds	r3, #1
20005504:	6027      	str	r7, [r4, #0]
20005506:	3210      	adds	r2, #16
20005508:	2b07      	cmp	r3, #7
2000550a:	9239      	str	r2, [sp, #228]	; 0xe4
2000550c:	f104 0408 	add.w	r4, r4, #8
20005510:	9338      	str	r3, [sp, #224]	; 0xe0
20005512:	ddef      	ble.n	200054f4 <_svfprintf_r+0x460>
20005514:	9809      	ldr	r0, [sp, #36]	; 0x24
20005516:	4659      	mov	r1, fp
20005518:	aa37      	add	r2, sp, #220	; 0xdc
2000551a:	464c      	mov	r4, r9
2000551c:	f7ff fd2c 	bl	20004f78 <__sprint_r>
20005520:	2800      	cmp	r0, #0
20005522:	f47f af05 	bne.w	20005330 <_svfprintf_r+0x29c>
20005526:	3e10      	subs	r6, #16
20005528:	2e10      	cmp	r6, #16
2000552a:	dce6      	bgt.n	200054fa <_svfprintf_r+0x466>
2000552c:	6066      	str	r6, [r4, #4]
2000552e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005530:	6027      	str	r7, [r4, #0]
20005532:	1c5a      	adds	r2, r3, #1
20005534:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005536:	9238      	str	r2, [sp, #224]	; 0xe0
20005538:	199b      	adds	r3, r3, r6
2000553a:	2a07      	cmp	r2, #7
2000553c:	9339      	str	r3, [sp, #228]	; 0xe4
2000553e:	f300 82ee 	bgt.w	20005b1e <_svfprintf_r+0xa8a>
20005542:	3408      	adds	r4, #8
20005544:	f41a 7f80 	tst.w	sl, #256	; 0x100
20005548:	f040 8219 	bne.w	2000597e <_svfprintf_r+0x8ea>
2000554c:	990e      	ldr	r1, [sp, #56]	; 0x38
2000554e:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005550:	6061      	str	r1, [r4, #4]
20005552:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005554:	6022      	str	r2, [r4, #0]
20005556:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005558:	3301      	adds	r3, #1
2000555a:	9338      	str	r3, [sp, #224]	; 0xe0
2000555c:	1852      	adds	r2, r2, r1
2000555e:	2b07      	cmp	r3, #7
20005560:	9239      	str	r2, [sp, #228]	; 0xe4
20005562:	f77f aeb1 	ble.w	200052c8 <_svfprintf_r+0x234>
20005566:	9809      	ldr	r0, [sp, #36]	; 0x24
20005568:	4659      	mov	r1, fp
2000556a:	aa37      	add	r2, sp, #220	; 0xdc
2000556c:	f7ff fd04 	bl	20004f78 <__sprint_r>
20005570:	2800      	cmp	r0, #0
20005572:	f47f aedd 	bne.w	20005330 <_svfprintf_r+0x29c>
20005576:	f01a 0f04 	tst.w	sl, #4
2000557a:	464b      	mov	r3, r9
2000557c:	f47f aeaa 	bne.w	200052d4 <_svfprintf_r+0x240>
20005580:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005582:	980d      	ldr	r0, [sp, #52]	; 0x34
20005584:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005586:	990c      	ldr	r1, [sp, #48]	; 0x30
20005588:	428a      	cmp	r2, r1
2000558a:	bfac      	ite	ge
2000558c:	1880      	addge	r0, r0, r2
2000558e:	1840      	addlt	r0, r0, r1
20005590:	900d      	str	r0, [sp, #52]	; 0x34
20005592:	2b00      	cmp	r3, #0
20005594:	f040 829e 	bne.w	20005ad4 <_svfprintf_r+0xa40>
20005598:	2300      	movs	r3, #0
2000559a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
2000559e:	9338      	str	r3, [sp, #224]	; 0xe0
200055a0:	464c      	mov	r4, r9
200055a2:	e5a1      	b.n	200050e8 <_svfprintf_r+0x54>
200055a4:	9214      	str	r2, [sp, #80]	; 0x50
200055a6:	2a00      	cmp	r2, #0
200055a8:	f000 8504 	beq.w	20005fb4 <_svfprintf_r+0xf20>
200055ac:	2001      	movs	r0, #1
200055ae:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
200055b2:	f04f 0100 	mov.w	r1, #0
200055b6:	aa2d      	add	r2, sp, #180	; 0xb4
200055b8:	900b      	str	r0, [sp, #44]	; 0x2c
200055ba:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
200055be:	9211      	str	r2, [sp, #68]	; 0x44
200055c0:	900e      	str	r0, [sp, #56]	; 0x38
200055c2:	2100      	movs	r1, #0
200055c4:	9115      	str	r1, [sp, #84]	; 0x54
200055c6:	e71f      	b.n	20005408 <_svfprintf_r+0x374>
200055c8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200055cc:	2b00      	cmp	r3, #0
200055ce:	f040 840c 	bne.w	20005dea <_svfprintf_r+0xd56>
200055d2:	990a      	ldr	r1, [sp, #40]	; 0x28
200055d4:	462b      	mov	r3, r5
200055d6:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
200055da:	782a      	ldrb	r2, [r5, #0]
200055dc:	910a      	str	r1, [sp, #40]	; 0x28
200055de:	e5c2      	b.n	20005166 <_svfprintf_r+0xd2>
200055e0:	990a      	ldr	r1, [sp, #40]	; 0x28
200055e2:	f04a 0a01 	orr.w	sl, sl, #1
200055e6:	782a      	ldrb	r2, [r5, #0]
200055e8:	462b      	mov	r3, r5
200055ea:	910a      	str	r1, [sp, #40]	; 0x28
200055ec:	e5bb      	b.n	20005166 <_svfprintf_r+0xd2>
200055ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200055f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200055f2:	681b      	ldr	r3, [r3, #0]
200055f4:	1d11      	adds	r1, r2, #4
200055f6:	2b00      	cmp	r3, #0
200055f8:	930c      	str	r3, [sp, #48]	; 0x30
200055fa:	f2c0 85b2 	blt.w	20006162 <_svfprintf_r+0x10ce>
200055fe:	782a      	ldrb	r2, [r5, #0]
20005600:	462b      	mov	r3, r5
20005602:	910a      	str	r1, [sp, #40]	; 0x28
20005604:	e5af      	b.n	20005166 <_svfprintf_r+0xd2>
20005606:	990a      	ldr	r1, [sp, #40]	; 0x28
20005608:	462b      	mov	r3, r5
2000560a:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
2000560e:	782a      	ldrb	r2, [r5, #0]
20005610:	910a      	str	r1, [sp, #40]	; 0x28
20005612:	e5a8      	b.n	20005166 <_svfprintf_r+0xd2>
20005614:	f04a 0a10 	orr.w	sl, sl, #16
20005618:	9214      	str	r2, [sp, #80]	; 0x50
2000561a:	f01a 0f20 	tst.w	sl, #32
2000561e:	f000 8187 	beq.w	20005930 <_svfprintf_r+0x89c>
20005622:	980a      	ldr	r0, [sp, #40]	; 0x28
20005624:	1dc3      	adds	r3, r0, #7
20005626:	f023 0307 	bic.w	r3, r3, #7
2000562a:	f103 0108 	add.w	r1, r3, #8
2000562e:	910a      	str	r1, [sp, #40]	; 0x28
20005630:	e9d3 6700 	ldrd	r6, r7, [r3]
20005634:	2e00      	cmp	r6, #0
20005636:	f177 0000 	sbcs.w	r0, r7, #0
2000563a:	f2c0 8376 	blt.w	20005d2a <_svfprintf_r+0xc96>
2000563e:	ea56 0107 	orrs.w	r1, r6, r7
20005642:	f04f 0301 	mov.w	r3, #1
20005646:	bf0c      	ite	eq
20005648:	2200      	moveq	r2, #0
2000564a:	2201      	movne	r2, #1
2000564c:	f1b8 0f00 	cmp.w	r8, #0
20005650:	bfa8      	it	ge
20005652:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20005656:	f1b8 0f00 	cmp.w	r8, #0
2000565a:	bf18      	it	ne
2000565c:	f042 0201 	orrne.w	r2, r2, #1
20005660:	2a00      	cmp	r2, #0
20005662:	f47f aea0 	bne.w	200053a6 <_svfprintf_r+0x312>
20005666:	2b00      	cmp	r3, #0
20005668:	f040 81e5 	bne.w	20005a36 <_svfprintf_r+0x9a2>
2000566c:	f01a 0f01 	tst.w	sl, #1
20005670:	f000 81e1 	beq.w	20005a36 <_svfprintf_r+0x9a2>
20005674:	2330      	movs	r3, #48	; 0x30
20005676:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
2000567a:	ab2d      	add	r3, sp, #180	; 0xb4
2000567c:	2001      	movs	r0, #1
2000567e:	3327      	adds	r3, #39	; 0x27
20005680:	900e      	str	r0, [sp, #56]	; 0x38
20005682:	9311      	str	r3, [sp, #68]	; 0x44
20005684:	e6b3      	b.n	200053ee <_svfprintf_r+0x35a>
20005686:	f01a 0f08 	tst.w	sl, #8
2000568a:	9214      	str	r2, [sp, #80]	; 0x50
2000568c:	f000 83bf 	beq.w	20005e0e <_svfprintf_r+0xd7a>
20005690:	980a      	ldr	r0, [sp, #40]	; 0x28
20005692:	1dc3      	adds	r3, r0, #7
20005694:	f023 0307 	bic.w	r3, r3, #7
20005698:	f103 0108 	add.w	r1, r3, #8
2000569c:	910a      	str	r1, [sp, #40]	; 0x28
2000569e:	685e      	ldr	r6, [r3, #4]
200056a0:	681f      	ldr	r7, [r3, #0]
200056a2:	9619      	str	r6, [sp, #100]	; 0x64
200056a4:	9710      	str	r7, [sp, #64]	; 0x40
200056a6:	4638      	mov	r0, r7
200056a8:	4631      	mov	r1, r6
200056aa:	f005 f8bb 	bl	2000a824 <__isinfd>
200056ae:	4603      	mov	r3, r0
200056b0:	2800      	cmp	r0, #0
200056b2:	f000 8493 	beq.w	20005fdc <_svfprintf_r+0xf48>
200056b6:	4638      	mov	r0, r7
200056b8:	2200      	movs	r2, #0
200056ba:	2300      	movs	r3, #0
200056bc:	4631      	mov	r1, r6
200056be:	f005 fca5 	bl	2000b00c <__aeabi_dcmplt>
200056c2:	2800      	cmp	r0, #0
200056c4:	f040 8415 	bne.w	20005ef2 <_svfprintf_r+0xe5e>
200056c8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200056cc:	2003      	movs	r0, #3
200056ce:	f64b 3274 	movw	r2, #47988	; 0xbb74
200056d2:	f64b 3170 	movw	r1, #47984	; 0xbb70
200056d6:	900b      	str	r0, [sp, #44]	; 0x2c
200056d8:	9814      	ldr	r0, [sp, #80]	; 0x50
200056da:	f2c2 0100 	movt	r1, #8192	; 0x2000
200056de:	f2c2 0200 	movt	r2, #8192	; 0x2000
200056e2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
200056e6:	2847      	cmp	r0, #71	; 0x47
200056e8:	bfd8      	it	le
200056ea:	460a      	movle	r2, r1
200056ec:	2103      	movs	r1, #3
200056ee:	9211      	str	r2, [sp, #68]	; 0x44
200056f0:	2200      	movs	r2, #0
200056f2:	910e      	str	r1, [sp, #56]	; 0x38
200056f4:	9215      	str	r2, [sp, #84]	; 0x54
200056f6:	e683      	b.n	20005400 <_svfprintf_r+0x36c>
200056f8:	990a      	ldr	r1, [sp, #40]	; 0x28
200056fa:	f04a 0a08 	orr.w	sl, sl, #8
200056fe:	782a      	ldrb	r2, [r5, #0]
20005700:	462b      	mov	r3, r5
20005702:	910a      	str	r1, [sp, #40]	; 0x28
20005704:	e52f      	b.n	20005166 <_svfprintf_r+0xd2>
20005706:	990a      	ldr	r1, [sp, #40]	; 0x28
20005708:	782a      	ldrb	r2, [r5, #0]
2000570a:	f04a 0a04 	orr.w	sl, sl, #4
2000570e:	462b      	mov	r3, r5
20005710:	910a      	str	r1, [sp, #40]	; 0x28
20005712:	e528      	b.n	20005166 <_svfprintf_r+0xd2>
20005714:	462b      	mov	r3, r5
20005716:	f813 2b01 	ldrb.w	r2, [r3], #1
2000571a:	2a2a      	cmp	r2, #42	; 0x2a
2000571c:	f000 86cf 	beq.w	200064be <_svfprintf_r+0x142a>
20005720:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005724:	2909      	cmp	r1, #9
20005726:	bf88      	it	hi
20005728:	f04f 0800 	movhi.w	r8, #0
2000572c:	d810      	bhi.n	20005750 <_svfprintf_r+0x6bc>
2000572e:	3502      	adds	r5, #2
20005730:	f04f 0800 	mov.w	r8, #0
20005734:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005738:	eb08 0888 	add.w	r8, r8, r8, lsl #2
2000573c:	462b      	mov	r3, r5
2000573e:	3501      	adds	r5, #1
20005740:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005744:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005748:	2909      	cmp	r1, #9
2000574a:	d9f3      	bls.n	20005734 <_svfprintf_r+0x6a0>
2000574c:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20005750:	461d      	mov	r5, r3
20005752:	e509      	b.n	20005168 <_svfprintf_r+0xd4>
20005754:	990a      	ldr	r1, [sp, #40]	; 0x28
20005756:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
2000575a:	782a      	ldrb	r2, [r5, #0]
2000575c:	462b      	mov	r3, r5
2000575e:	910a      	str	r1, [sp, #40]	; 0x28
20005760:	e501      	b.n	20005166 <_svfprintf_r+0xd2>
20005762:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005766:	2600      	movs	r6, #0
20005768:	462b      	mov	r3, r5
2000576a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
2000576e:	f813 2b01 	ldrb.w	r2, [r3], #1
20005772:	eb01 0646 	add.w	r6, r1, r6, lsl #1
20005776:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000577a:	461d      	mov	r5, r3
2000577c:	2909      	cmp	r1, #9
2000577e:	d9f3      	bls.n	20005768 <_svfprintf_r+0x6d4>
20005780:	960c      	str	r6, [sp, #48]	; 0x30
20005782:	461d      	mov	r5, r3
20005784:	e4f0      	b.n	20005168 <_svfprintf_r+0xd4>
20005786:	bf00      	nop
20005788:	2000bb4c 	.word	0x2000bb4c
2000578c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
20005790:	990a      	ldr	r1, [sp, #40]	; 0x28
20005792:	e734      	b.n	200055fe <_svfprintf_r+0x56a>
20005794:	782a      	ldrb	r2, [r5, #0]
20005796:	2a6c      	cmp	r2, #108	; 0x6c
20005798:	f000 8418 	beq.w	20005fcc <_svfprintf_r+0xf38>
2000579c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000579e:	f04a 0a10 	orr.w	sl, sl, #16
200057a2:	462b      	mov	r3, r5
200057a4:	910a      	str	r1, [sp, #40]	; 0x28
200057a6:	e4de      	b.n	20005166 <_svfprintf_r+0xd2>
200057a8:	f01a 0f20 	tst.w	sl, #32
200057ac:	f000 8323 	beq.w	20005df6 <_svfprintf_r+0xd62>
200057b0:	990a      	ldr	r1, [sp, #40]	; 0x28
200057b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
200057b4:	680b      	ldr	r3, [r1, #0]
200057b6:	4610      	mov	r0, r2
200057b8:	ea4f 71e0 	mov.w	r1, r0, asr #31
200057bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200057be:	e9c3 0100 	strd	r0, r1, [r3]
200057c2:	f102 0a04 	add.w	sl, r2, #4
200057c6:	e48f      	b.n	200050e8 <_svfprintf_r+0x54>
200057c8:	f01a 0320 	ands.w	r3, sl, #32
200057cc:	9214      	str	r2, [sp, #80]	; 0x50
200057ce:	f000 80c7 	beq.w	20005960 <_svfprintf_r+0x8cc>
200057d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200057d4:	1dda      	adds	r2, r3, #7
200057d6:	2300      	movs	r3, #0
200057d8:	f022 0207 	bic.w	r2, r2, #7
200057dc:	f102 0008 	add.w	r0, r2, #8
200057e0:	900a      	str	r0, [sp, #40]	; 0x28
200057e2:	e9d2 6700 	ldrd	r6, r7, [r2]
200057e6:	ea56 0107 	orrs.w	r1, r6, r7
200057ea:	bf0c      	ite	eq
200057ec:	2200      	moveq	r2, #0
200057ee:	2201      	movne	r2, #1
200057f0:	e5c8      	b.n	20005384 <_svfprintf_r+0x2f0>
200057f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200057f4:	f64b 3080 	movw	r0, #48000	; 0xbb80
200057f8:	990a      	ldr	r1, [sp, #40]	; 0x28
200057fa:	2378      	movs	r3, #120	; 0x78
200057fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005800:	9314      	str	r3, [sp, #80]	; 0x50
20005802:	6816      	ldr	r6, [r2, #0]
20005804:	3104      	adds	r1, #4
20005806:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
2000580a:	f04a 0a02 	orr.w	sl, sl, #2
2000580e:	2330      	movs	r3, #48	; 0x30
20005810:	1e32      	subs	r2, r6, #0
20005812:	bf18      	it	ne
20005814:	2201      	movne	r2, #1
20005816:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
2000581a:	4636      	mov	r6, r6
2000581c:	f04f 0700 	mov.w	r7, #0
20005820:	9017      	str	r0, [sp, #92]	; 0x5c
20005822:	2302      	movs	r3, #2
20005824:	910a      	str	r1, [sp, #40]	; 0x28
20005826:	e5ad      	b.n	20005384 <_svfprintf_r+0x2f0>
20005828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000582a:	9214      	str	r2, [sp, #80]	; 0x50
2000582c:	f04f 0200 	mov.w	r2, #0
20005830:	1d18      	adds	r0, r3, #4
20005832:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20005836:	681b      	ldr	r3, [r3, #0]
20005838:	900a      	str	r0, [sp, #40]	; 0x28
2000583a:	9311      	str	r3, [sp, #68]	; 0x44
2000583c:	2b00      	cmp	r3, #0
2000583e:	f000 854d 	beq.w	200062dc <_svfprintf_r+0x1248>
20005842:	f1b8 0f00 	cmp.w	r8, #0
20005846:	9811      	ldr	r0, [sp, #68]	; 0x44
20005848:	f2c0 852a 	blt.w	200062a0 <_svfprintf_r+0x120c>
2000584c:	2100      	movs	r1, #0
2000584e:	4642      	mov	r2, r8
20005850:	f004 f8cc 	bl	200099ec <memchr>
20005854:	4603      	mov	r3, r0
20005856:	2800      	cmp	r0, #0
20005858:	f000 856e 	beq.w	20006338 <_svfprintf_r+0x12a4>
2000585c:	9811      	ldr	r0, [sp, #68]	; 0x44
2000585e:	1a1b      	subs	r3, r3, r0
20005860:	930e      	str	r3, [sp, #56]	; 0x38
20005862:	4543      	cmp	r3, r8
20005864:	f340 8482 	ble.w	2000616c <_svfprintf_r+0x10d8>
20005868:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
2000586c:	2100      	movs	r1, #0
2000586e:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20005872:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005876:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
2000587a:	9115      	str	r1, [sp, #84]	; 0x54
2000587c:	e5c0      	b.n	20005400 <_svfprintf_r+0x36c>
2000587e:	f01a 0f20 	tst.w	sl, #32
20005882:	9214      	str	r2, [sp, #80]	; 0x50
20005884:	d010      	beq.n	200058a8 <_svfprintf_r+0x814>
20005886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005888:	1dda      	adds	r2, r3, #7
2000588a:	2301      	movs	r3, #1
2000588c:	e7a4      	b.n	200057d8 <_svfprintf_r+0x744>
2000588e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005890:	f04a 0a20 	orr.w	sl, sl, #32
20005894:	782a      	ldrb	r2, [r5, #0]
20005896:	462b      	mov	r3, r5
20005898:	910a      	str	r1, [sp, #40]	; 0x28
2000589a:	e464      	b.n	20005166 <_svfprintf_r+0xd2>
2000589c:	f04a 0a10 	orr.w	sl, sl, #16
200058a0:	9214      	str	r2, [sp, #80]	; 0x50
200058a2:	f01a 0f20 	tst.w	sl, #32
200058a6:	d1ee      	bne.n	20005886 <_svfprintf_r+0x7f2>
200058a8:	f01a 0f10 	tst.w	sl, #16
200058ac:	f040 8254 	bne.w	20005d58 <_svfprintf_r+0xcc4>
200058b0:	f01a 0f40 	tst.w	sl, #64	; 0x40
200058b4:	f000 8250 	beq.w	20005d58 <_svfprintf_r+0xcc4>
200058b8:	980a      	ldr	r0, [sp, #40]	; 0x28
200058ba:	2301      	movs	r3, #1
200058bc:	1d01      	adds	r1, r0, #4
200058be:	910a      	str	r1, [sp, #40]	; 0x28
200058c0:	8806      	ldrh	r6, [r0, #0]
200058c2:	1e32      	subs	r2, r6, #0
200058c4:	bf18      	it	ne
200058c6:	2201      	movne	r2, #1
200058c8:	4636      	mov	r6, r6
200058ca:	f04f 0700 	mov.w	r7, #0
200058ce:	e559      	b.n	20005384 <_svfprintf_r+0x2f0>
200058d0:	f01a 0f20 	tst.w	sl, #32
200058d4:	9214      	str	r2, [sp, #80]	; 0x50
200058d6:	f64b 325c 	movw	r2, #47964	; 0xbb5c
200058da:	f2c2 0200 	movt	r2, #8192	; 0x2000
200058de:	9217      	str	r2, [sp, #92]	; 0x5c
200058e0:	f47f ad3d 	bne.w	2000535e <_svfprintf_r+0x2ca>
200058e4:	f01a 0f10 	tst.w	sl, #16
200058e8:	f040 822d 	bne.w	20005d46 <_svfprintf_r+0xcb2>
200058ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
200058f0:	f000 8229 	beq.w	20005d46 <_svfprintf_r+0xcb2>
200058f4:	990a      	ldr	r1, [sp, #40]	; 0x28
200058f6:	1d0a      	adds	r2, r1, #4
200058f8:	920a      	str	r2, [sp, #40]	; 0x28
200058fa:	880e      	ldrh	r6, [r1, #0]
200058fc:	4636      	mov	r6, r6
200058fe:	f04f 0700 	mov.w	r7, #0
20005902:	e535      	b.n	20005370 <_svfprintf_r+0x2dc>
20005904:	9214      	str	r2, [sp, #80]	; 0x50
20005906:	2001      	movs	r0, #1
20005908:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000590a:	f04f 0100 	mov.w	r1, #0
2000590e:	900b      	str	r0, [sp, #44]	; 0x2c
20005910:	900e      	str	r0, [sp, #56]	; 0x38
20005912:	6813      	ldr	r3, [r2, #0]
20005914:	3204      	adds	r2, #4
20005916:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
2000591a:	920a      	str	r2, [sp, #40]	; 0x28
2000591c:	aa2d      	add	r2, sp, #180	; 0xb4
2000591e:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20005922:	9211      	str	r2, [sp, #68]	; 0x44
20005924:	e64d      	b.n	200055c2 <_svfprintf_r+0x52e>
20005926:	f01a 0f20 	tst.w	sl, #32
2000592a:	9214      	str	r2, [sp, #80]	; 0x50
2000592c:	f47f ae79 	bne.w	20005622 <_svfprintf_r+0x58e>
20005930:	f01a 0f10 	tst.w	sl, #16
20005934:	f040 81ed 	bne.w	20005d12 <_svfprintf_r+0xc7e>
20005938:	f01a 0f40 	tst.w	sl, #64	; 0x40
2000593c:	f000 81e9 	beq.w	20005d12 <_svfprintf_r+0xc7e>
20005940:	980a      	ldr	r0, [sp, #40]	; 0x28
20005942:	1d01      	adds	r1, r0, #4
20005944:	910a      	str	r1, [sp, #40]	; 0x28
20005946:	f9b0 6000 	ldrsh.w	r6, [r0]
2000594a:	4636      	mov	r6, r6
2000594c:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005950:	e670      	b.n	20005634 <_svfprintf_r+0x5a0>
20005952:	f04a 0a10 	orr.w	sl, sl, #16
20005956:	9214      	str	r2, [sp, #80]	; 0x50
20005958:	f01a 0320 	ands.w	r3, sl, #32
2000595c:	f47f af39 	bne.w	200057d2 <_svfprintf_r+0x73e>
20005960:	f01a 0210 	ands.w	r2, sl, #16
20005964:	f000 825f 	beq.w	20005e26 <_svfprintf_r+0xd92>
20005968:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000596a:	1d10      	adds	r0, r2, #4
2000596c:	900a      	str	r0, [sp, #40]	; 0x28
2000596e:	6816      	ldr	r6, [r2, #0]
20005970:	1e32      	subs	r2, r6, #0
20005972:	bf18      	it	ne
20005974:	2201      	movne	r2, #1
20005976:	4636      	mov	r6, r6
20005978:	f04f 0700 	mov.w	r7, #0
2000597c:	e502      	b.n	20005384 <_svfprintf_r+0x2f0>
2000597e:	9b14      	ldr	r3, [sp, #80]	; 0x50
20005980:	2b65      	cmp	r3, #101	; 0x65
20005982:	f77f ac5a 	ble.w	2000523a <_svfprintf_r+0x1a6>
20005986:	9810      	ldr	r0, [sp, #64]	; 0x40
20005988:	2200      	movs	r2, #0
2000598a:	2300      	movs	r3, #0
2000598c:	9919      	ldr	r1, [sp, #100]	; 0x64
2000598e:	f005 fb33 	bl	2000aff8 <__aeabi_dcmpeq>
20005992:	2800      	cmp	r0, #0
20005994:	f000 80e1 	beq.w	20005b5a <_svfprintf_r+0xac6>
20005998:	2301      	movs	r3, #1
2000599a:	6063      	str	r3, [r4, #4]
2000599c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000599e:	f64b 339c 	movw	r3, #48028	; 0xbb9c
200059a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059a6:	6023      	str	r3, [r4, #0]
200059a8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200059aa:	3201      	adds	r2, #1
200059ac:	9238      	str	r2, [sp, #224]	; 0xe0
200059ae:	3301      	adds	r3, #1
200059b0:	2a07      	cmp	r2, #7
200059b2:	9339      	str	r3, [sp, #228]	; 0xe4
200059b4:	bfd8      	it	le
200059b6:	f104 0308 	addle.w	r3, r4, #8
200059ba:	f300 829f 	bgt.w	20005efc <_svfprintf_r+0xe68>
200059be:	9a42      	ldr	r2, [sp, #264]	; 0x108
200059c0:	9818      	ldr	r0, [sp, #96]	; 0x60
200059c2:	4282      	cmp	r2, r0
200059c4:	db03      	blt.n	200059ce <_svfprintf_r+0x93a>
200059c6:	f01a 0f01 	tst.w	sl, #1
200059ca:	f43f ac7f 	beq.w	200052cc <_svfprintf_r+0x238>
200059ce:	991b      	ldr	r1, [sp, #108]	; 0x6c
200059d0:	2201      	movs	r2, #1
200059d2:	605a      	str	r2, [r3, #4]
200059d4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200059d6:	6019      	str	r1, [r3, #0]
200059d8:	9939      	ldr	r1, [sp, #228]	; 0xe4
200059da:	3201      	adds	r2, #1
200059dc:	9238      	str	r2, [sp, #224]	; 0xe0
200059de:	3101      	adds	r1, #1
200059e0:	2a07      	cmp	r2, #7
200059e2:	9139      	str	r1, [sp, #228]	; 0xe4
200059e4:	f300 83eb 	bgt.w	200061be <_svfprintf_r+0x112a>
200059e8:	3308      	adds	r3, #8
200059ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
200059ec:	1e56      	subs	r6, r2, #1
200059ee:	2e00      	cmp	r6, #0
200059f0:	f77f ac6c 	ble.w	200052cc <_svfprintf_r+0x238>
200059f4:	2e10      	cmp	r6, #16
200059f6:	4fa0      	ldr	r7, [pc, #640]	; (20005c78 <_svfprintf_r+0xbe4>)
200059f8:	f340 81e9 	ble.w	20005dce <_svfprintf_r+0xd3a>
200059fc:	2410      	movs	r4, #16
200059fe:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005a02:	e003      	b.n	20005a0c <_svfprintf_r+0x978>
20005a04:	3e10      	subs	r6, #16
20005a06:	2e10      	cmp	r6, #16
20005a08:	f340 81e1 	ble.w	20005dce <_svfprintf_r+0xd3a>
20005a0c:	605c      	str	r4, [r3, #4]
20005a0e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005a10:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005a12:	3201      	adds	r2, #1
20005a14:	601f      	str	r7, [r3, #0]
20005a16:	3110      	adds	r1, #16
20005a18:	2a07      	cmp	r2, #7
20005a1a:	9139      	str	r1, [sp, #228]	; 0xe4
20005a1c:	f103 0308 	add.w	r3, r3, #8
20005a20:	9238      	str	r2, [sp, #224]	; 0xe0
20005a22:	ddef      	ble.n	20005a04 <_svfprintf_r+0x970>
20005a24:	9809      	ldr	r0, [sp, #36]	; 0x24
20005a26:	4659      	mov	r1, fp
20005a28:	4642      	mov	r2, r8
20005a2a:	f7ff faa5 	bl	20004f78 <__sprint_r>
20005a2e:	464b      	mov	r3, r9
20005a30:	2800      	cmp	r0, #0
20005a32:	d0e7      	beq.n	20005a04 <_svfprintf_r+0x970>
20005a34:	e47c      	b.n	20005330 <_svfprintf_r+0x29c>
20005a36:	9916      	ldr	r1, [sp, #88]	; 0x58
20005a38:	2200      	movs	r2, #0
20005a3a:	920e      	str	r2, [sp, #56]	; 0x38
20005a3c:	9111      	str	r1, [sp, #68]	; 0x44
20005a3e:	e4d6      	b.n	200053ee <_svfprintf_r+0x35a>
20005a40:	990c      	ldr	r1, [sp, #48]	; 0x30
20005a42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005a44:	1a8e      	subs	r6, r1, r2
20005a46:	2e00      	cmp	r6, #0
20005a48:	f77f ad48 	ble.w	200054dc <_svfprintf_r+0x448>
20005a4c:	2e10      	cmp	r6, #16
20005a4e:	4f8a      	ldr	r7, [pc, #552]	; (20005c78 <_svfprintf_r+0xbe4>)
20005a50:	bfc8      	it	gt
20005a52:	f04f 0810 	movgt.w	r8, #16
20005a56:	dc03      	bgt.n	20005a60 <_svfprintf_r+0x9cc>
20005a58:	e01b      	b.n	20005a92 <_svfprintf_r+0x9fe>
20005a5a:	3e10      	subs	r6, #16
20005a5c:	2e10      	cmp	r6, #16
20005a5e:	dd18      	ble.n	20005a92 <_svfprintf_r+0x9fe>
20005a60:	f8c4 8004 	str.w	r8, [r4, #4]
20005a64:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a66:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005a68:	3301      	adds	r3, #1
20005a6a:	6027      	str	r7, [r4, #0]
20005a6c:	3210      	adds	r2, #16
20005a6e:	2b07      	cmp	r3, #7
20005a70:	9239      	str	r2, [sp, #228]	; 0xe4
20005a72:	f104 0408 	add.w	r4, r4, #8
20005a76:	9338      	str	r3, [sp, #224]	; 0xe0
20005a78:	ddef      	ble.n	20005a5a <_svfprintf_r+0x9c6>
20005a7a:	9809      	ldr	r0, [sp, #36]	; 0x24
20005a7c:	4659      	mov	r1, fp
20005a7e:	aa37      	add	r2, sp, #220	; 0xdc
20005a80:	464c      	mov	r4, r9
20005a82:	f7ff fa79 	bl	20004f78 <__sprint_r>
20005a86:	2800      	cmp	r0, #0
20005a88:	f47f ac52 	bne.w	20005330 <_svfprintf_r+0x29c>
20005a8c:	3e10      	subs	r6, #16
20005a8e:	2e10      	cmp	r6, #16
20005a90:	dce6      	bgt.n	20005a60 <_svfprintf_r+0x9cc>
20005a92:	6066      	str	r6, [r4, #4]
20005a94:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a96:	6027      	str	r7, [r4, #0]
20005a98:	1c5a      	adds	r2, r3, #1
20005a9a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005a9c:	9238      	str	r2, [sp, #224]	; 0xe0
20005a9e:	199b      	adds	r3, r3, r6
20005aa0:	2a07      	cmp	r2, #7
20005aa2:	9339      	str	r3, [sp, #228]	; 0xe4
20005aa4:	f300 8188 	bgt.w	20005db8 <_svfprintf_r+0xd24>
20005aa8:	3408      	adds	r4, #8
20005aaa:	e517      	b.n	200054dc <_svfprintf_r+0x448>
20005aac:	605e      	str	r6, [r3, #4]
20005aae:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005ab0:	601f      	str	r7, [r3, #0]
20005ab2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005ab4:	3201      	adds	r2, #1
20005ab6:	9238      	str	r2, [sp, #224]	; 0xe0
20005ab8:	18f3      	adds	r3, r6, r3
20005aba:	2a07      	cmp	r2, #7
20005abc:	9339      	str	r3, [sp, #228]	; 0xe4
20005abe:	f77f ad60 	ble.w	20005582 <_svfprintf_r+0x4ee>
20005ac2:	9809      	ldr	r0, [sp, #36]	; 0x24
20005ac4:	4659      	mov	r1, fp
20005ac6:	aa37      	add	r2, sp, #220	; 0xdc
20005ac8:	f7ff fa56 	bl	20004f78 <__sprint_r>
20005acc:	2800      	cmp	r0, #0
20005ace:	f43f ad57 	beq.w	20005580 <_svfprintf_r+0x4ec>
20005ad2:	e42d      	b.n	20005330 <_svfprintf_r+0x29c>
20005ad4:	9809      	ldr	r0, [sp, #36]	; 0x24
20005ad6:	4659      	mov	r1, fp
20005ad8:	aa37      	add	r2, sp, #220	; 0xdc
20005ada:	f7ff fa4d 	bl	20004f78 <__sprint_r>
20005ade:	2800      	cmp	r0, #0
20005ae0:	f43f ad5a 	beq.w	20005598 <_svfprintf_r+0x504>
20005ae4:	e424      	b.n	20005330 <_svfprintf_r+0x29c>
20005ae6:	f01a 0f01 	tst.w	sl, #1
20005aea:	f47f abaa 	bne.w	20005242 <_svfprintf_r+0x1ae>
20005aee:	2301      	movs	r3, #1
20005af0:	6063      	str	r3, [r4, #4]
20005af2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005af4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005af6:	3301      	adds	r3, #1
20005af8:	9911      	ldr	r1, [sp, #68]	; 0x44
20005afa:	3201      	adds	r2, #1
20005afc:	2b07      	cmp	r3, #7
20005afe:	9239      	str	r2, [sp, #228]	; 0xe4
20005b00:	6021      	str	r1, [r4, #0]
20005b02:	9338      	str	r3, [sp, #224]	; 0xe0
20005b04:	f77f abd1 	ble.w	200052aa <_svfprintf_r+0x216>
20005b08:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b0a:	4659      	mov	r1, fp
20005b0c:	aa37      	add	r2, sp, #220	; 0xdc
20005b0e:	f7ff fa33 	bl	20004f78 <__sprint_r>
20005b12:	2800      	cmp	r0, #0
20005b14:	f47f ac0c 	bne.w	20005330 <_svfprintf_r+0x29c>
20005b18:	464c      	mov	r4, r9
20005b1a:	f7ff bbc7 	b.w	200052ac <_svfprintf_r+0x218>
20005b1e:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b20:	4659      	mov	r1, fp
20005b22:	aa37      	add	r2, sp, #220	; 0xdc
20005b24:	f7ff fa28 	bl	20004f78 <__sprint_r>
20005b28:	2800      	cmp	r0, #0
20005b2a:	f47f ac01 	bne.w	20005330 <_svfprintf_r+0x29c>
20005b2e:	464c      	mov	r4, r9
20005b30:	e508      	b.n	20005544 <_svfprintf_r+0x4b0>
20005b32:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b34:	4659      	mov	r1, fp
20005b36:	aa37      	add	r2, sp, #220	; 0xdc
20005b38:	f7ff fa1e 	bl	20004f78 <__sprint_r>
20005b3c:	2800      	cmp	r0, #0
20005b3e:	f47f abf7 	bne.w	20005330 <_svfprintf_r+0x29c>
20005b42:	464c      	mov	r4, r9
20005b44:	e4b6      	b.n	200054b4 <_svfprintf_r+0x420>
20005b46:	9809      	ldr	r0, [sp, #36]	; 0x24
20005b48:	4659      	mov	r1, fp
20005b4a:	aa37      	add	r2, sp, #220	; 0xdc
20005b4c:	f7ff fa14 	bl	20004f78 <__sprint_r>
20005b50:	2800      	cmp	r0, #0
20005b52:	f47f abed 	bne.w	20005330 <_svfprintf_r+0x29c>
20005b56:	464c      	mov	r4, r9
20005b58:	e4bc      	b.n	200054d4 <_svfprintf_r+0x440>
20005b5a:	9b42      	ldr	r3, [sp, #264]	; 0x108
20005b5c:	2b00      	cmp	r3, #0
20005b5e:	f340 81d9 	ble.w	20005f14 <_svfprintf_r+0xe80>
20005b62:	9918      	ldr	r1, [sp, #96]	; 0x60
20005b64:	428b      	cmp	r3, r1
20005b66:	f2c0 816f 	blt.w	20005e48 <_svfprintf_r+0xdb4>
20005b6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005b6c:	6061      	str	r1, [r4, #4]
20005b6e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005b70:	6022      	str	r2, [r4, #0]
20005b72:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005b74:	3301      	adds	r3, #1
20005b76:	9338      	str	r3, [sp, #224]	; 0xe0
20005b78:	1852      	adds	r2, r2, r1
20005b7a:	2b07      	cmp	r3, #7
20005b7c:	9239      	str	r2, [sp, #228]	; 0xe4
20005b7e:	bfd8      	it	le
20005b80:	f104 0308 	addle.w	r3, r4, #8
20005b84:	f300 83ba 	bgt.w	200062fc <_svfprintf_r+0x1268>
20005b88:	9c42      	ldr	r4, [sp, #264]	; 0x108
20005b8a:	9818      	ldr	r0, [sp, #96]	; 0x60
20005b8c:	1a24      	subs	r4, r4, r0
20005b8e:	2c00      	cmp	r4, #0
20005b90:	f340 819b 	ble.w	20005eca <_svfprintf_r+0xe36>
20005b94:	2c10      	cmp	r4, #16
20005b96:	4f38      	ldr	r7, [pc, #224]	; (20005c78 <_svfprintf_r+0xbe4>)
20005b98:	f340 818b 	ble.w	20005eb2 <_svfprintf_r+0xe1e>
20005b9c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
20005ba0:	2610      	movs	r6, #16
20005ba2:	46aa      	mov	sl, r5
20005ba4:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005ba8:	9d09      	ldr	r5, [sp, #36]	; 0x24
20005baa:	e003      	b.n	20005bb4 <_svfprintf_r+0xb20>
20005bac:	3c10      	subs	r4, #16
20005bae:	2c10      	cmp	r4, #16
20005bb0:	f340 817c 	ble.w	20005eac <_svfprintf_r+0xe18>
20005bb4:	605e      	str	r6, [r3, #4]
20005bb6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005bb8:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005bba:	3201      	adds	r2, #1
20005bbc:	601f      	str	r7, [r3, #0]
20005bbe:	3110      	adds	r1, #16
20005bc0:	2a07      	cmp	r2, #7
20005bc2:	9139      	str	r1, [sp, #228]	; 0xe4
20005bc4:	f103 0308 	add.w	r3, r3, #8
20005bc8:	9238      	str	r2, [sp, #224]	; 0xe0
20005bca:	ddef      	ble.n	20005bac <_svfprintf_r+0xb18>
20005bcc:	4628      	mov	r0, r5
20005bce:	4659      	mov	r1, fp
20005bd0:	4642      	mov	r2, r8
20005bd2:	f7ff f9d1 	bl	20004f78 <__sprint_r>
20005bd6:	464b      	mov	r3, r9
20005bd8:	2800      	cmp	r0, #0
20005bda:	d0e7      	beq.n	20005bac <_svfprintf_r+0xb18>
20005bdc:	f7ff bba8 	b.w	20005330 <_svfprintf_r+0x29c>
20005be0:	9816      	ldr	r0, [sp, #88]	; 0x58
20005be2:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
20005be6:	4603      	mov	r3, r0
20005be8:	9011      	str	r0, [sp, #68]	; 0x44
20005bea:	0931      	lsrs	r1, r6, #4
20005bec:	f006 020f 	and.w	r2, r6, #15
20005bf0:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
20005bf4:	0938      	lsrs	r0, r7, #4
20005bf6:	f81c 2002 	ldrb.w	r2, [ip, r2]
20005bfa:	460e      	mov	r6, r1
20005bfc:	4607      	mov	r7, r0
20005bfe:	ea56 0107 	orrs.w	r1, r6, r7
20005c02:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005c06:	d1f0      	bne.n	20005bea <_svfprintf_r+0xb56>
20005c08:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005c0a:	9311      	str	r3, [sp, #68]	; 0x44
20005c0c:	1ad2      	subs	r2, r2, r3
20005c0e:	920e      	str	r2, [sp, #56]	; 0x38
20005c10:	f7ff bbed 	b.w	200053ee <_svfprintf_r+0x35a>
20005c14:	2300      	movs	r3, #0
20005c16:	2209      	movs	r2, #9
20005c18:	42b2      	cmp	r2, r6
20005c1a:	eb73 0007 	sbcs.w	r0, r3, r7
20005c1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005c20:	bf3e      	ittt	cc
20005c22:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
20005c26:	46a0      	movcc	r8, r4
20005c28:	461c      	movcc	r4, r3
20005c2a:	d21a      	bcs.n	20005c62 <_svfprintf_r+0xbce>
20005c2c:	4630      	mov	r0, r6
20005c2e:	4639      	mov	r1, r7
20005c30:	220a      	movs	r2, #10
20005c32:	2300      	movs	r3, #0
20005c34:	f005 fa3a 	bl	2000b0ac <__aeabi_uldivmod>
20005c38:	4630      	mov	r0, r6
20005c3a:	4639      	mov	r1, r7
20005c3c:	2300      	movs	r3, #0
20005c3e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005c42:	220a      	movs	r2, #10
20005c44:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005c48:	f005 fa30 	bl	2000b0ac <__aeabi_uldivmod>
20005c4c:	4606      	mov	r6, r0
20005c4e:	460f      	mov	r7, r1
20005c50:	2009      	movs	r0, #9
20005c52:	2100      	movs	r1, #0
20005c54:	42b0      	cmp	r0, r6
20005c56:	41b9      	sbcs	r1, r7
20005c58:	d3e8      	bcc.n	20005c2c <_svfprintf_r+0xb98>
20005c5a:	4623      	mov	r3, r4
20005c5c:	4644      	mov	r4, r8
20005c5e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20005c62:	1e5a      	subs	r2, r3, #1
20005c64:	3630      	adds	r6, #48	; 0x30
20005c66:	9211      	str	r2, [sp, #68]	; 0x44
20005c68:	f803 6c01 	strb.w	r6, [r3, #-1]
20005c6c:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005c6e:	1a9b      	subs	r3, r3, r2
20005c70:	930e      	str	r3, [sp, #56]	; 0x38
20005c72:	f7ff bbbc 	b.w	200053ee <_svfprintf_r+0x35a>
20005c76:	bf00      	nop
20005c78:	2000bb4c 	.word	0x2000bb4c
20005c7c:	9809      	ldr	r0, [sp, #36]	; 0x24
20005c7e:	4659      	mov	r1, fp
20005c80:	aa37      	add	r2, sp, #220	; 0xdc
20005c82:	f7ff f979 	bl	20004f78 <__sprint_r>
20005c86:	2800      	cmp	r0, #0
20005c88:	f47f ab52 	bne.w	20005330 <_svfprintf_r+0x29c>
20005c8c:	464c      	mov	r4, r9
20005c8e:	f7ff bbff 	b.w	20005490 <_svfprintf_r+0x3fc>
20005c92:	9818      	ldr	r0, [sp, #96]	; 0x60
20005c94:	1e46      	subs	r6, r0, #1
20005c96:	2e00      	cmp	r6, #0
20005c98:	f77f ab08 	ble.w	200052ac <_svfprintf_r+0x218>
20005c9c:	2e10      	cmp	r6, #16
20005c9e:	4f9c      	ldr	r7, [pc, #624]	; (20005f10 <_svfprintf_r+0xe7c>)
20005ca0:	bfc8      	it	gt
20005ca2:	f04f 0810 	movgt.w	r8, #16
20005ca6:	dc03      	bgt.n	20005cb0 <_svfprintf_r+0xc1c>
20005ca8:	e01b      	b.n	20005ce2 <_svfprintf_r+0xc4e>
20005caa:	3e10      	subs	r6, #16
20005cac:	2e10      	cmp	r6, #16
20005cae:	dd18      	ble.n	20005ce2 <_svfprintf_r+0xc4e>
20005cb0:	f8c4 8004 	str.w	r8, [r4, #4]
20005cb4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005cb6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005cb8:	3301      	adds	r3, #1
20005cba:	6027      	str	r7, [r4, #0]
20005cbc:	3210      	adds	r2, #16
20005cbe:	2b07      	cmp	r3, #7
20005cc0:	9239      	str	r2, [sp, #228]	; 0xe4
20005cc2:	f104 0408 	add.w	r4, r4, #8
20005cc6:	9338      	str	r3, [sp, #224]	; 0xe0
20005cc8:	ddef      	ble.n	20005caa <_svfprintf_r+0xc16>
20005cca:	9809      	ldr	r0, [sp, #36]	; 0x24
20005ccc:	4659      	mov	r1, fp
20005cce:	aa37      	add	r2, sp, #220	; 0xdc
20005cd0:	464c      	mov	r4, r9
20005cd2:	f7ff f951 	bl	20004f78 <__sprint_r>
20005cd6:	2800      	cmp	r0, #0
20005cd8:	f47f ab2a 	bne.w	20005330 <_svfprintf_r+0x29c>
20005cdc:	3e10      	subs	r6, #16
20005cde:	2e10      	cmp	r6, #16
20005ce0:	dce6      	bgt.n	20005cb0 <_svfprintf_r+0xc1c>
20005ce2:	6066      	str	r6, [r4, #4]
20005ce4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005ce6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005ce8:	3301      	adds	r3, #1
20005cea:	6027      	str	r7, [r4, #0]
20005cec:	1992      	adds	r2, r2, r6
20005cee:	2b07      	cmp	r3, #7
20005cf0:	9239      	str	r2, [sp, #228]	; 0xe4
20005cf2:	9338      	str	r3, [sp, #224]	; 0xe0
20005cf4:	f77f aad9 	ble.w	200052aa <_svfprintf_r+0x216>
20005cf8:	e706      	b.n	20005b08 <_svfprintf_r+0xa74>
20005cfa:	9814      	ldr	r0, [sp, #80]	; 0x50
20005cfc:	2130      	movs	r1, #48	; 0x30
20005cfe:	f04a 0a02 	orr.w	sl, sl, #2
20005d02:	2201      	movs	r2, #1
20005d04:	2302      	movs	r3, #2
20005d06:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
20005d0a:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
20005d0e:	f7ff bb39 	b.w	20005384 <_svfprintf_r+0x2f0>
20005d12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d14:	1d13      	adds	r3, r2, #4
20005d16:	6816      	ldr	r6, [r2, #0]
20005d18:	930a      	str	r3, [sp, #40]	; 0x28
20005d1a:	4636      	mov	r6, r6
20005d1c:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005d20:	2e00      	cmp	r6, #0
20005d22:	f177 0000 	sbcs.w	r0, r7, #0
20005d26:	f6bf ac8a 	bge.w	2000563e <_svfprintf_r+0x5aa>
20005d2a:	4276      	negs	r6, r6
20005d2c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
20005d30:	232d      	movs	r3, #45	; 0x2d
20005d32:	ea56 0207 	orrs.w	r2, r6, r7
20005d36:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20005d3a:	bf0c      	ite	eq
20005d3c:	2200      	moveq	r2, #0
20005d3e:	2201      	movne	r2, #1
20005d40:	2301      	movs	r3, #1
20005d42:	f7ff bb23 	b.w	2000538c <_svfprintf_r+0x2f8>
20005d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005d48:	1d18      	adds	r0, r3, #4
20005d4a:	681e      	ldr	r6, [r3, #0]
20005d4c:	900a      	str	r0, [sp, #40]	; 0x28
20005d4e:	4636      	mov	r6, r6
20005d50:	f04f 0700 	mov.w	r7, #0
20005d54:	f7ff bb0c 	b.w	20005370 <_svfprintf_r+0x2dc>
20005d58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d5a:	1d13      	adds	r3, r2, #4
20005d5c:	6816      	ldr	r6, [r2, #0]
20005d5e:	930a      	str	r3, [sp, #40]	; 0x28
20005d60:	2301      	movs	r3, #1
20005d62:	1e32      	subs	r2, r6, #0
20005d64:	bf18      	it	ne
20005d66:	2201      	movne	r2, #1
20005d68:	4636      	mov	r6, r6
20005d6a:	f04f 0700 	mov.w	r7, #0
20005d6e:	f7ff bb09 	b.w	20005384 <_svfprintf_r+0x2f0>
20005d72:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d74:	4659      	mov	r1, fp
20005d76:	aa37      	add	r2, sp, #220	; 0xdc
20005d78:	f7ff f8fe 	bl	20004f78 <__sprint_r>
20005d7c:	2800      	cmp	r0, #0
20005d7e:	f47f aad7 	bne.w	20005330 <_svfprintf_r+0x29c>
20005d82:	464c      	mov	r4, r9
20005d84:	f7ff ba79 	b.w	2000527a <_svfprintf_r+0x1e6>
20005d88:	9809      	ldr	r0, [sp, #36]	; 0x24
20005d8a:	4659      	mov	r1, fp
20005d8c:	aa37      	add	r2, sp, #220	; 0xdc
20005d8e:	f7ff f8f3 	bl	20004f78 <__sprint_r>
20005d92:	2800      	cmp	r0, #0
20005d94:	f47f aacc 	bne.w	20005330 <_svfprintf_r+0x29c>
20005d98:	464c      	mov	r4, r9
20005d9a:	f7ff ba60 	b.w	2000525e <_svfprintf_r+0x1ca>
20005d9e:	2830      	cmp	r0, #48	; 0x30
20005da0:	f000 8296 	beq.w	200062d0 <_svfprintf_r+0x123c>
20005da4:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005da6:	2330      	movs	r3, #48	; 0x30
20005da8:	f802 3d01 	strb.w	r3, [r2, #-1]!
20005dac:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005dae:	9211      	str	r2, [sp, #68]	; 0x44
20005db0:	1a9b      	subs	r3, r3, r2
20005db2:	930e      	str	r3, [sp, #56]	; 0x38
20005db4:	f7ff bb1b 	b.w	200053ee <_svfprintf_r+0x35a>
20005db8:	9809      	ldr	r0, [sp, #36]	; 0x24
20005dba:	4659      	mov	r1, fp
20005dbc:	aa37      	add	r2, sp, #220	; 0xdc
20005dbe:	f7ff f8db 	bl	20004f78 <__sprint_r>
20005dc2:	2800      	cmp	r0, #0
20005dc4:	f47f aab4 	bne.w	20005330 <_svfprintf_r+0x29c>
20005dc8:	464c      	mov	r4, r9
20005dca:	f7ff bb87 	b.w	200054dc <_svfprintf_r+0x448>
20005dce:	605e      	str	r6, [r3, #4]
20005dd0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005dd2:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005dd4:	3201      	adds	r2, #1
20005dd6:	601f      	str	r7, [r3, #0]
20005dd8:	1989      	adds	r1, r1, r6
20005dda:	2a07      	cmp	r2, #7
20005ddc:	9139      	str	r1, [sp, #228]	; 0xe4
20005dde:	9238      	str	r2, [sp, #224]	; 0xe0
20005de0:	f73f abc1 	bgt.w	20005566 <_svfprintf_r+0x4d2>
20005de4:	3308      	adds	r3, #8
20005de6:	f7ff ba71 	b.w	200052cc <_svfprintf_r+0x238>
20005dea:	990a      	ldr	r1, [sp, #40]	; 0x28
20005dec:	462b      	mov	r3, r5
20005dee:	782a      	ldrb	r2, [r5, #0]
20005df0:	910a      	str	r1, [sp, #40]	; 0x28
20005df2:	f7ff b9b8 	b.w	20005166 <_svfprintf_r+0xd2>
20005df6:	f01a 0f10 	tst.w	sl, #16
20005dfa:	f000 81cd 	beq.w	20006198 <_svfprintf_r+0x1104>
20005dfe:	980a      	ldr	r0, [sp, #40]	; 0x28
20005e00:	990d      	ldr	r1, [sp, #52]	; 0x34
20005e02:	f100 0a04 	add.w	sl, r0, #4
20005e06:	6803      	ldr	r3, [r0, #0]
20005e08:	6019      	str	r1, [r3, #0]
20005e0a:	f7ff b96d 	b.w	200050e8 <_svfprintf_r+0x54>
20005e0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005e10:	1dd3      	adds	r3, r2, #7
20005e12:	f023 0307 	bic.w	r3, r3, #7
20005e16:	f103 0008 	add.w	r0, r3, #8
20005e1a:	900a      	str	r0, [sp, #40]	; 0x28
20005e1c:	685e      	ldr	r6, [r3, #4]
20005e1e:	681f      	ldr	r7, [r3, #0]
20005e20:	9619      	str	r6, [sp, #100]	; 0x64
20005e22:	9710      	str	r7, [sp, #64]	; 0x40
20005e24:	e43f      	b.n	200056a6 <_svfprintf_r+0x612>
20005e26:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
20005e2a:	f000 81a9 	beq.w	20006180 <_svfprintf_r+0x10ec>
20005e2e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e30:	4613      	mov	r3, r2
20005e32:	1d0a      	adds	r2, r1, #4
20005e34:	920a      	str	r2, [sp, #40]	; 0x28
20005e36:	880e      	ldrh	r6, [r1, #0]
20005e38:	1e32      	subs	r2, r6, #0
20005e3a:	bf18      	it	ne
20005e3c:	2201      	movne	r2, #1
20005e3e:	4636      	mov	r6, r6
20005e40:	f04f 0700 	mov.w	r7, #0
20005e44:	f7ff ba9e 	b.w	20005384 <_svfprintf_r+0x2f0>
20005e48:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005e4a:	6063      	str	r3, [r4, #4]
20005e4c:	9938      	ldr	r1, [sp, #224]	; 0xe0
20005e4e:	6022      	str	r2, [r4, #0]
20005e50:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005e52:	3101      	adds	r1, #1
20005e54:	9138      	str	r1, [sp, #224]	; 0xe0
20005e56:	18d3      	adds	r3, r2, r3
20005e58:	2907      	cmp	r1, #7
20005e5a:	9339      	str	r3, [sp, #228]	; 0xe4
20005e5c:	f300 8262 	bgt.w	20006324 <_svfprintf_r+0x1290>
20005e60:	3408      	adds	r4, #8
20005e62:	2301      	movs	r3, #1
20005e64:	9e42      	ldr	r6, [sp, #264]	; 0x108
20005e66:	6063      	str	r3, [r4, #4]
20005e68:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005e6a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005e6c:	3301      	adds	r3, #1
20005e6e:	981b      	ldr	r0, [sp, #108]	; 0x6c
20005e70:	3201      	adds	r2, #1
20005e72:	2b07      	cmp	r3, #7
20005e74:	9338      	str	r3, [sp, #224]	; 0xe0
20005e76:	bfd8      	it	le
20005e78:	f104 0308 	addle.w	r3, r4, #8
20005e7c:	6020      	str	r0, [r4, #0]
20005e7e:	9239      	str	r2, [sp, #228]	; 0xe4
20005e80:	f300 8246 	bgt.w	20006310 <_svfprintf_r+0x127c>
20005e84:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005e86:	9911      	ldr	r1, [sp, #68]	; 0x44
20005e88:	9818      	ldr	r0, [sp, #96]	; 0x60
20005e8a:	198e      	adds	r6, r1, r6
20005e8c:	601e      	str	r6, [r3, #0]
20005e8e:	1a81      	subs	r1, r0, r2
20005e90:	6059      	str	r1, [r3, #4]
20005e92:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005e94:	1a8a      	subs	r2, r1, r2
20005e96:	9938      	ldr	r1, [sp, #224]	; 0xe0
20005e98:	1812      	adds	r2, r2, r0
20005e9a:	9239      	str	r2, [sp, #228]	; 0xe4
20005e9c:	3101      	adds	r1, #1
20005e9e:	9138      	str	r1, [sp, #224]	; 0xe0
20005ea0:	2907      	cmp	r1, #7
20005ea2:	f73f ab60 	bgt.w	20005566 <_svfprintf_r+0x4d2>
20005ea6:	3308      	adds	r3, #8
20005ea8:	f7ff ba10 	b.w	200052cc <_svfprintf_r+0x238>
20005eac:	4655      	mov	r5, sl
20005eae:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
20005eb2:	605c      	str	r4, [r3, #4]
20005eb4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005eb6:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005eb8:	3201      	adds	r2, #1
20005eba:	601f      	str	r7, [r3, #0]
20005ebc:	1909      	adds	r1, r1, r4
20005ebe:	2a07      	cmp	r2, #7
20005ec0:	9139      	str	r1, [sp, #228]	; 0xe4
20005ec2:	9238      	str	r2, [sp, #224]	; 0xe0
20005ec4:	f300 827f 	bgt.w	200063c6 <_svfprintf_r+0x1332>
20005ec8:	3308      	adds	r3, #8
20005eca:	f01a 0f01 	tst.w	sl, #1
20005ece:	f43f a9fd 	beq.w	200052cc <_svfprintf_r+0x238>
20005ed2:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005ed4:	2201      	movs	r2, #1
20005ed6:	605a      	str	r2, [r3, #4]
20005ed8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005eda:	6019      	str	r1, [r3, #0]
20005edc:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005ede:	3201      	adds	r2, #1
20005ee0:	9238      	str	r2, [sp, #224]	; 0xe0
20005ee2:	3101      	adds	r1, #1
20005ee4:	2a07      	cmp	r2, #7
20005ee6:	9139      	str	r1, [sp, #228]	; 0xe4
20005ee8:	f73f ab3d 	bgt.w	20005566 <_svfprintf_r+0x4d2>
20005eec:	3308      	adds	r3, #8
20005eee:	f7ff b9ed 	b.w	200052cc <_svfprintf_r+0x238>
20005ef2:	232d      	movs	r3, #45	; 0x2d
20005ef4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20005ef8:	f7ff bbe8 	b.w	200056cc <_svfprintf_r+0x638>
20005efc:	9809      	ldr	r0, [sp, #36]	; 0x24
20005efe:	4659      	mov	r1, fp
20005f00:	aa37      	add	r2, sp, #220	; 0xdc
20005f02:	f7ff f839 	bl	20004f78 <__sprint_r>
20005f06:	2800      	cmp	r0, #0
20005f08:	f47f aa12 	bne.w	20005330 <_svfprintf_r+0x29c>
20005f0c:	464b      	mov	r3, r9
20005f0e:	e556      	b.n	200059be <_svfprintf_r+0x92a>
20005f10:	2000bb4c 	.word	0x2000bb4c
20005f14:	2301      	movs	r3, #1
20005f16:	6063      	str	r3, [r4, #4]
20005f18:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f1a:	f64b 339c 	movw	r3, #48028	; 0xbb9c
20005f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f22:	6023      	str	r3, [r4, #0]
20005f24:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005f26:	3201      	adds	r2, #1
20005f28:	9238      	str	r2, [sp, #224]	; 0xe0
20005f2a:	3301      	adds	r3, #1
20005f2c:	2a07      	cmp	r2, #7
20005f2e:	9339      	str	r3, [sp, #228]	; 0xe4
20005f30:	bfd8      	it	le
20005f32:	f104 0308 	addle.w	r3, r4, #8
20005f36:	f300 8173 	bgt.w	20006220 <_svfprintf_r+0x118c>
20005f3a:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005f3c:	b92a      	cbnz	r2, 20005f4a <_svfprintf_r+0xeb6>
20005f3e:	9818      	ldr	r0, [sp, #96]	; 0x60
20005f40:	b918      	cbnz	r0, 20005f4a <_svfprintf_r+0xeb6>
20005f42:	f01a 0f01 	tst.w	sl, #1
20005f46:	f43f a9c1 	beq.w	200052cc <_svfprintf_r+0x238>
20005f4a:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005f4c:	2201      	movs	r2, #1
20005f4e:	605a      	str	r2, [r3, #4]
20005f50:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f52:	6019      	str	r1, [r3, #0]
20005f54:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005f56:	3201      	adds	r2, #1
20005f58:	9238      	str	r2, [sp, #224]	; 0xe0
20005f5a:	3101      	adds	r1, #1
20005f5c:	2a07      	cmp	r2, #7
20005f5e:	9139      	str	r1, [sp, #228]	; 0xe4
20005f60:	f300 8168 	bgt.w	20006234 <_svfprintf_r+0x11a0>
20005f64:	3308      	adds	r3, #8
20005f66:	9c42      	ldr	r4, [sp, #264]	; 0x108
20005f68:	4264      	negs	r4, r4
20005f6a:	2c00      	cmp	r4, #0
20005f6c:	f340 8187 	ble.w	2000627e <_svfprintf_r+0x11ea>
20005f70:	2c10      	cmp	r4, #16
20005f72:	4f9e      	ldr	r7, [pc, #632]	; (200061ec <_svfprintf_r+0x1158>)
20005f74:	f340 81a0 	ble.w	200062b8 <_svfprintf_r+0x1224>
20005f78:	2610      	movs	r6, #16
20005f7a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005f7e:	e003      	b.n	20005f88 <_svfprintf_r+0xef4>
20005f80:	3c10      	subs	r4, #16
20005f82:	2c10      	cmp	r4, #16
20005f84:	f340 8198 	ble.w	200062b8 <_svfprintf_r+0x1224>
20005f88:	605e      	str	r6, [r3, #4]
20005f8a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f8c:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005f8e:	3201      	adds	r2, #1
20005f90:	601f      	str	r7, [r3, #0]
20005f92:	3110      	adds	r1, #16
20005f94:	2a07      	cmp	r2, #7
20005f96:	9139      	str	r1, [sp, #228]	; 0xe4
20005f98:	f103 0308 	add.w	r3, r3, #8
20005f9c:	9238      	str	r2, [sp, #224]	; 0xe0
20005f9e:	ddef      	ble.n	20005f80 <_svfprintf_r+0xeec>
20005fa0:	9809      	ldr	r0, [sp, #36]	; 0x24
20005fa2:	4659      	mov	r1, fp
20005fa4:	4642      	mov	r2, r8
20005fa6:	f7fe ffe7 	bl	20004f78 <__sprint_r>
20005faa:	464b      	mov	r3, r9
20005fac:	2800      	cmp	r0, #0
20005fae:	d0e7      	beq.n	20005f80 <_svfprintf_r+0xeec>
20005fb0:	f7ff b9be 	b.w	20005330 <_svfprintf_r+0x29c>
20005fb4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005fb6:	465e      	mov	r6, fp
20005fb8:	2b00      	cmp	r3, #0
20005fba:	f43f a9ba 	beq.w	20005332 <_svfprintf_r+0x29e>
20005fbe:	9809      	ldr	r0, [sp, #36]	; 0x24
20005fc0:	4659      	mov	r1, fp
20005fc2:	aa37      	add	r2, sp, #220	; 0xdc
20005fc4:	f7fe ffd8 	bl	20004f78 <__sprint_r>
20005fc8:	f7ff b9b3 	b.w	20005332 <_svfprintf_r+0x29e>
20005fcc:	990a      	ldr	r1, [sp, #40]	; 0x28
20005fce:	f04a 0a20 	orr.w	sl, sl, #32
20005fd2:	786a      	ldrb	r2, [r5, #1]
20005fd4:	1c6b      	adds	r3, r5, #1
20005fd6:	910a      	str	r1, [sp, #40]	; 0x28
20005fd8:	f7ff b8c5 	b.w	20005166 <_svfprintf_r+0xd2>
20005fdc:	4638      	mov	r0, r7
20005fde:	4631      	mov	r1, r6
20005fe0:	9308      	str	r3, [sp, #32]
20005fe2:	f004 fc31 	bl	2000a848 <__isnand>
20005fe6:	9b08      	ldr	r3, [sp, #32]
20005fe8:	2800      	cmp	r0, #0
20005fea:	f040 8101 	bne.w	200061f0 <_svfprintf_r+0x115c>
20005fee:	f1b8 3fff 	cmp.w	r8, #4294967295
20005ff2:	bf08      	it	eq
20005ff4:	f108 0807 	addeq.w	r8, r8, #7
20005ff8:	d00e      	beq.n	20006018 <_svfprintf_r+0xf84>
20005ffa:	9a14      	ldr	r2, [sp, #80]	; 0x50
20005ffc:	2a67      	cmp	r2, #103	; 0x67
20005ffe:	bf14      	ite	ne
20006000:	2300      	movne	r3, #0
20006002:	2301      	moveq	r3, #1
20006004:	2a47      	cmp	r2, #71	; 0x47
20006006:	bf08      	it	eq
20006008:	f043 0301 	orreq.w	r3, r3, #1
2000600c:	b123      	cbz	r3, 20006018 <_svfprintf_r+0xf84>
2000600e:	f1b8 0f00 	cmp.w	r8, #0
20006012:	bf08      	it	eq
20006014:	f04f 0801 	moveq.w	r8, #1
20006018:	4633      	mov	r3, r6
2000601a:	463a      	mov	r2, r7
2000601c:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
20006020:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
20006024:	9b3b      	ldr	r3, [sp, #236]	; 0xec
20006026:	2b00      	cmp	r3, #0
20006028:	f2c0 820a 	blt.w	20006440 <_svfprintf_r+0x13ac>
2000602c:	2300      	movs	r3, #0
2000602e:	9315      	str	r3, [sp, #84]	; 0x54
20006030:	9914      	ldr	r1, [sp, #80]	; 0x50
20006032:	2966      	cmp	r1, #102	; 0x66
20006034:	bf14      	ite	ne
20006036:	2300      	movne	r3, #0
20006038:	2301      	moveq	r3, #1
2000603a:	2946      	cmp	r1, #70	; 0x46
2000603c:	bf08      	it	eq
2000603e:	f043 0301 	orreq.w	r3, r3, #1
20006042:	9312      	str	r3, [sp, #72]	; 0x48
20006044:	2b00      	cmp	r3, #0
20006046:	f000 818a 	beq.w	2000635e <_svfprintf_r+0x12ca>
2000604a:	2303      	movs	r3, #3
2000604c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006050:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006052:	970e      	str	r7, [sp, #56]	; 0x38
20006054:	960f      	str	r6, [sp, #60]	; 0x3c
20006056:	9300      	str	r3, [sp, #0]
20006058:	9809      	ldr	r0, [sp, #36]	; 0x24
2000605a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
2000605e:	9101      	str	r1, [sp, #4]
20006060:	a942      	add	r1, sp, #264	; 0x108
20006062:	9102      	str	r1, [sp, #8]
20006064:	a941      	add	r1, sp, #260	; 0x104
20006066:	9103      	str	r1, [sp, #12]
20006068:	a940      	add	r1, sp, #256	; 0x100
2000606a:	9104      	str	r1, [sp, #16]
2000606c:	f002 f80c 	bl	20008088 <_dtoa_r>
20006070:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006072:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20006076:	bf18      	it	ne
20006078:	2301      	movne	r3, #1
2000607a:	2a47      	cmp	r2, #71	; 0x47
2000607c:	bf0c      	ite	eq
2000607e:	2300      	moveq	r3, #0
20006080:	f003 0301 	andne.w	r3, r3, #1
20006084:	9011      	str	r0, [sp, #68]	; 0x44
20006086:	b92b      	cbnz	r3, 20006094 <_svfprintf_r+0x1000>
20006088:	f01a 0f01 	tst.w	sl, #1
2000608c:	bf08      	it	eq
2000608e:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
20006092:	d01a      	beq.n	200060ca <_svfprintf_r+0x1036>
20006094:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006096:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006098:	9912      	ldr	r1, [sp, #72]	; 0x48
2000609a:	eb03 0c00 	add.w	ip, r3, r0
2000609e:	b129      	cbz	r1, 200060ac <_svfprintf_r+0x1018>
200060a0:	781b      	ldrb	r3, [r3, #0]
200060a2:	2b30      	cmp	r3, #48	; 0x30
200060a4:	f000 80d0 	beq.w	20006248 <_svfprintf_r+0x11b4>
200060a8:	9b42      	ldr	r3, [sp, #264]	; 0x108
200060aa:	449c      	add	ip, r3
200060ac:	4638      	mov	r0, r7
200060ae:	2200      	movs	r2, #0
200060b0:	2300      	movs	r3, #0
200060b2:	4631      	mov	r1, r6
200060b4:	f8cd c020 	str.w	ip, [sp, #32]
200060b8:	f004 ff9e 	bl	2000aff8 <__aeabi_dcmpeq>
200060bc:	f8dd c020 	ldr.w	ip, [sp, #32]
200060c0:	2800      	cmp	r0, #0
200060c2:	f000 8173 	beq.w	200063ac <_svfprintf_r+0x1318>
200060c6:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
200060ca:	9814      	ldr	r0, [sp, #80]	; 0x50
200060cc:	9911      	ldr	r1, [sp, #68]	; 0x44
200060ce:	2867      	cmp	r0, #103	; 0x67
200060d0:	bf14      	ite	ne
200060d2:	2300      	movne	r3, #0
200060d4:	2301      	moveq	r3, #1
200060d6:	2847      	cmp	r0, #71	; 0x47
200060d8:	bf08      	it	eq
200060da:	f043 0301 	orreq.w	r3, r3, #1
200060de:	ebc1 010c 	rsb	r1, r1, ip
200060e2:	9118      	str	r1, [sp, #96]	; 0x60
200060e4:	2b00      	cmp	r3, #0
200060e6:	f000 814a 	beq.w	2000637e <_svfprintf_r+0x12ea>
200060ea:	9a42      	ldr	r2, [sp, #264]	; 0x108
200060ec:	f112 0f03 	cmn.w	r2, #3
200060f0:	920e      	str	r2, [sp, #56]	; 0x38
200060f2:	db02      	blt.n	200060fa <_svfprintf_r+0x1066>
200060f4:	4590      	cmp	r8, r2
200060f6:	f280 814b 	bge.w	20006390 <_svfprintf_r+0x12fc>
200060fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
200060fc:	3b02      	subs	r3, #2
200060fe:	9314      	str	r3, [sp, #80]	; 0x50
20006100:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006102:	9814      	ldr	r0, [sp, #80]	; 0x50
20006104:	1e53      	subs	r3, r2, #1
20006106:	9342      	str	r3, [sp, #264]	; 0x108
20006108:	2b00      	cmp	r3, #0
2000610a:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
2000610e:	f2c0 81d1 	blt.w	200064b4 <_svfprintf_r+0x1420>
20006112:	222b      	movs	r2, #43	; 0x2b
20006114:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20006118:	2b09      	cmp	r3, #9
2000611a:	f300 8162 	bgt.w	200063e2 <_svfprintf_r+0x134e>
2000611e:	a93f      	add	r1, sp, #252	; 0xfc
20006120:	3330      	adds	r3, #48	; 0x30
20006122:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
20006126:	2330      	movs	r3, #48	; 0x30
20006128:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
2000612c:	ab3e      	add	r3, sp, #248	; 0xf8
2000612e:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006130:	1acb      	subs	r3, r1, r3
20006132:	9918      	ldr	r1, [sp, #96]	; 0x60
20006134:	931a      	str	r3, [sp, #104]	; 0x68
20006136:	1859      	adds	r1, r3, r1
20006138:	2a01      	cmp	r2, #1
2000613a:	910e      	str	r1, [sp, #56]	; 0x38
2000613c:	f340 81cc 	ble.w	200064d8 <_svfprintf_r+0x1444>
20006140:	980e      	ldr	r0, [sp, #56]	; 0x38
20006142:	3001      	adds	r0, #1
20006144:	900e      	str	r0, [sp, #56]	; 0x38
20006146:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000614a:	910b      	str	r1, [sp, #44]	; 0x2c
2000614c:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000614e:	2b00      	cmp	r3, #0
20006150:	f000 80fd 	beq.w	2000634e <_svfprintf_r+0x12ba>
20006154:	232d      	movs	r3, #45	; 0x2d
20006156:	2000      	movs	r0, #0
20006158:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
2000615c:	9015      	str	r0, [sp, #84]	; 0x54
2000615e:	f7ff b950 	b.w	20005402 <_svfprintf_r+0x36e>
20006162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006164:	425b      	negs	r3, r3
20006166:	930c      	str	r3, [sp, #48]	; 0x30
20006168:	f7ff bace 	b.w	20005708 <_svfprintf_r+0x674>
2000616c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
2000616e:	2000      	movs	r0, #0
20006170:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006174:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20006178:	9015      	str	r0, [sp, #84]	; 0x54
2000617a:	920b      	str	r2, [sp, #44]	; 0x2c
2000617c:	f7ff b940 	b.w	20005400 <_svfprintf_r+0x36c>
20006180:	980a      	ldr	r0, [sp, #40]	; 0x28
20006182:	1d01      	adds	r1, r0, #4
20006184:	910a      	str	r1, [sp, #40]	; 0x28
20006186:	6806      	ldr	r6, [r0, #0]
20006188:	1e32      	subs	r2, r6, #0
2000618a:	bf18      	it	ne
2000618c:	2201      	movne	r2, #1
2000618e:	4636      	mov	r6, r6
20006190:	f04f 0700 	mov.w	r7, #0
20006194:	f7ff b8f6 	b.w	20005384 <_svfprintf_r+0x2f0>
20006198:	f01a 0f40 	tst.w	sl, #64	; 0x40
2000619c:	bf17      	itett	ne
2000619e:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
200061a0:	990a      	ldreq	r1, [sp, #40]	; 0x28
200061a2:	980d      	ldrne	r0, [sp, #52]	; 0x34
200061a4:	f102 0a04 	addne.w	sl, r2, #4
200061a8:	bf11      	iteee	ne
200061aa:	6813      	ldrne	r3, [r2, #0]
200061ac:	f101 0a04 	addeq.w	sl, r1, #4
200061b0:	680b      	ldreq	r3, [r1, #0]
200061b2:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
200061b4:	bf14      	ite	ne
200061b6:	8018      	strhne	r0, [r3, #0]
200061b8:	601a      	streq	r2, [r3, #0]
200061ba:	f7fe bf95 	b.w	200050e8 <_svfprintf_r+0x54>
200061be:	9809      	ldr	r0, [sp, #36]	; 0x24
200061c0:	4659      	mov	r1, fp
200061c2:	aa37      	add	r2, sp, #220	; 0xdc
200061c4:	f7fe fed8 	bl	20004f78 <__sprint_r>
200061c8:	2800      	cmp	r0, #0
200061ca:	f47f a8b1 	bne.w	20005330 <_svfprintf_r+0x29c>
200061ce:	464b      	mov	r3, r9
200061d0:	e40b      	b.n	200059ea <_svfprintf_r+0x956>
200061d2:	9809      	ldr	r0, [sp, #36]	; 0x24
200061d4:	2140      	movs	r1, #64	; 0x40
200061d6:	f7fe f9c3 	bl	20004560 <_malloc_r>
200061da:	6030      	str	r0, [r6, #0]
200061dc:	6130      	str	r0, [r6, #16]
200061de:	2800      	cmp	r0, #0
200061e0:	f000 818d 	beq.w	200064fe <_svfprintf_r+0x146a>
200061e4:	2340      	movs	r3, #64	; 0x40
200061e6:	6173      	str	r3, [r6, #20]
200061e8:	f7fe bf67 	b.w	200050ba <_svfprintf_r+0x26>
200061ec:	2000bb4c 	.word	0x2000bb4c
200061f0:	2003      	movs	r0, #3
200061f2:	f64b 327c 	movw	r2, #47996	; 0xbb7c
200061f6:	f64b 3178 	movw	r1, #47992	; 0xbb78
200061fa:	900b      	str	r0, [sp, #44]	; 0x2c
200061fc:	9814      	ldr	r0, [sp, #80]	; 0x50
200061fe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006202:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006206:	9315      	str	r3, [sp, #84]	; 0x54
20006208:	2847      	cmp	r0, #71	; 0x47
2000620a:	bfd8      	it	le
2000620c:	460a      	movle	r2, r1
2000620e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
20006212:	2103      	movs	r1, #3
20006214:	9211      	str	r2, [sp, #68]	; 0x44
20006216:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000621a:	910e      	str	r1, [sp, #56]	; 0x38
2000621c:	f7ff b8f0 	b.w	20005400 <_svfprintf_r+0x36c>
20006220:	9809      	ldr	r0, [sp, #36]	; 0x24
20006222:	4659      	mov	r1, fp
20006224:	aa37      	add	r2, sp, #220	; 0xdc
20006226:	f7fe fea7 	bl	20004f78 <__sprint_r>
2000622a:	2800      	cmp	r0, #0
2000622c:	f47f a880 	bne.w	20005330 <_svfprintf_r+0x29c>
20006230:	464b      	mov	r3, r9
20006232:	e682      	b.n	20005f3a <_svfprintf_r+0xea6>
20006234:	9809      	ldr	r0, [sp, #36]	; 0x24
20006236:	4659      	mov	r1, fp
20006238:	aa37      	add	r2, sp, #220	; 0xdc
2000623a:	f7fe fe9d 	bl	20004f78 <__sprint_r>
2000623e:	2800      	cmp	r0, #0
20006240:	f47f a876 	bne.w	20005330 <_svfprintf_r+0x29c>
20006244:	464b      	mov	r3, r9
20006246:	e68e      	b.n	20005f66 <_svfprintf_r+0xed2>
20006248:	4638      	mov	r0, r7
2000624a:	2200      	movs	r2, #0
2000624c:	2300      	movs	r3, #0
2000624e:	4631      	mov	r1, r6
20006250:	f8cd c020 	str.w	ip, [sp, #32]
20006254:	f004 fed0 	bl	2000aff8 <__aeabi_dcmpeq>
20006258:	f8dd c020 	ldr.w	ip, [sp, #32]
2000625c:	2800      	cmp	r0, #0
2000625e:	f47f af23 	bne.w	200060a8 <_svfprintf_r+0x1014>
20006262:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006264:	f1c2 0301 	rsb	r3, r2, #1
20006268:	9342      	str	r3, [sp, #264]	; 0x108
2000626a:	e71e      	b.n	200060aa <_svfprintf_r+0x1016>
2000626c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000626e:	4659      	mov	r1, fp
20006270:	aa37      	add	r2, sp, #220	; 0xdc
20006272:	f7fe fe81 	bl	20004f78 <__sprint_r>
20006276:	2800      	cmp	r0, #0
20006278:	f47f a85a 	bne.w	20005330 <_svfprintf_r+0x29c>
2000627c:	464b      	mov	r3, r9
2000627e:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006280:	9811      	ldr	r0, [sp, #68]	; 0x44
20006282:	605a      	str	r2, [r3, #4]
20006284:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006286:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006288:	6018      	str	r0, [r3, #0]
2000628a:	3201      	adds	r2, #1
2000628c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000628e:	9238      	str	r2, [sp, #224]	; 0xe0
20006290:	1809      	adds	r1, r1, r0
20006292:	2a07      	cmp	r2, #7
20006294:	9139      	str	r1, [sp, #228]	; 0xe4
20006296:	f73f a966 	bgt.w	20005566 <_svfprintf_r+0x4d2>
2000629a:	3308      	adds	r3, #8
2000629c:	f7ff b816 	b.w	200052cc <_svfprintf_r+0x238>
200062a0:	2100      	movs	r1, #0
200062a2:	9115      	str	r1, [sp, #84]	; 0x54
200062a4:	f7fe fe38 	bl	20004f18 <strlen>
200062a8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200062ac:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200062b0:	900e      	str	r0, [sp, #56]	; 0x38
200062b2:	920b      	str	r2, [sp, #44]	; 0x2c
200062b4:	f7ff b8a4 	b.w	20005400 <_svfprintf_r+0x36c>
200062b8:	605c      	str	r4, [r3, #4]
200062ba:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200062bc:	601f      	str	r7, [r3, #0]
200062be:	1c51      	adds	r1, r2, #1
200062c0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200062c2:	9138      	str	r1, [sp, #224]	; 0xe0
200062c4:	1912      	adds	r2, r2, r4
200062c6:	2907      	cmp	r1, #7
200062c8:	9239      	str	r2, [sp, #228]	; 0xe4
200062ca:	dccf      	bgt.n	2000626c <_svfprintf_r+0x11d8>
200062cc:	3308      	adds	r3, #8
200062ce:	e7d6      	b.n	2000627e <_svfprintf_r+0x11ea>
200062d0:	9916      	ldr	r1, [sp, #88]	; 0x58
200062d2:	9811      	ldr	r0, [sp, #68]	; 0x44
200062d4:	1a08      	subs	r0, r1, r0
200062d6:	900e      	str	r0, [sp, #56]	; 0x38
200062d8:	f7ff b889 	b.w	200053ee <_svfprintf_r+0x35a>
200062dc:	f1b8 0f06 	cmp.w	r8, #6
200062e0:	bf34      	ite	cc
200062e2:	4641      	movcc	r1, r8
200062e4:	2106      	movcs	r1, #6
200062e6:	f64b 3294 	movw	r2, #48020	; 0xbb94
200062ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200062ee:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
200062f2:	910e      	str	r1, [sp, #56]	; 0x38
200062f4:	9211      	str	r2, [sp, #68]	; 0x44
200062f6:	930b      	str	r3, [sp, #44]	; 0x2c
200062f8:	f7ff b963 	b.w	200055c2 <_svfprintf_r+0x52e>
200062fc:	9809      	ldr	r0, [sp, #36]	; 0x24
200062fe:	4659      	mov	r1, fp
20006300:	aa37      	add	r2, sp, #220	; 0xdc
20006302:	f7fe fe39 	bl	20004f78 <__sprint_r>
20006306:	2800      	cmp	r0, #0
20006308:	f47f a812 	bne.w	20005330 <_svfprintf_r+0x29c>
2000630c:	464b      	mov	r3, r9
2000630e:	e43b      	b.n	20005b88 <_svfprintf_r+0xaf4>
20006310:	9809      	ldr	r0, [sp, #36]	; 0x24
20006312:	4659      	mov	r1, fp
20006314:	aa37      	add	r2, sp, #220	; 0xdc
20006316:	f7fe fe2f 	bl	20004f78 <__sprint_r>
2000631a:	2800      	cmp	r0, #0
2000631c:	f47f a808 	bne.w	20005330 <_svfprintf_r+0x29c>
20006320:	464b      	mov	r3, r9
20006322:	e5af      	b.n	20005e84 <_svfprintf_r+0xdf0>
20006324:	9809      	ldr	r0, [sp, #36]	; 0x24
20006326:	4659      	mov	r1, fp
20006328:	aa37      	add	r2, sp, #220	; 0xdc
2000632a:	f7fe fe25 	bl	20004f78 <__sprint_r>
2000632e:	2800      	cmp	r0, #0
20006330:	f47e affe 	bne.w	20005330 <_svfprintf_r+0x29c>
20006334:	464c      	mov	r4, r9
20006336:	e594      	b.n	20005e62 <_svfprintf_r+0xdce>
20006338:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
2000633c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20006340:	9015      	str	r0, [sp, #84]	; 0x54
20006342:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006346:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000634a:	f7ff b859 	b.w	20005400 <_svfprintf_r+0x36c>
2000634e:	980e      	ldr	r0, [sp, #56]	; 0x38
20006350:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006354:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
20006358:	900b      	str	r0, [sp, #44]	; 0x2c
2000635a:	f7ff b851 	b.w	20005400 <_svfprintf_r+0x36c>
2000635e:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006360:	2a65      	cmp	r2, #101	; 0x65
20006362:	bf14      	ite	ne
20006364:	2300      	movne	r3, #0
20006366:	2301      	moveq	r3, #1
20006368:	2a45      	cmp	r2, #69	; 0x45
2000636a:	bf08      	it	eq
2000636c:	f043 0301 	orreq.w	r3, r3, #1
20006370:	2b00      	cmp	r3, #0
20006372:	d032      	beq.n	200063da <_svfprintf_r+0x1346>
20006374:	f108 0301 	add.w	r3, r8, #1
20006378:	930b      	str	r3, [sp, #44]	; 0x2c
2000637a:	2302      	movs	r3, #2
2000637c:	e668      	b.n	20006050 <_svfprintf_r+0xfbc>
2000637e:	9814      	ldr	r0, [sp, #80]	; 0x50
20006380:	2865      	cmp	r0, #101	; 0x65
20006382:	dd62      	ble.n	2000644a <_svfprintf_r+0x13b6>
20006384:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006386:	2a66      	cmp	r2, #102	; 0x66
20006388:	bf1c      	itt	ne
2000638a:	9b42      	ldrne	r3, [sp, #264]	; 0x108
2000638c:	930e      	strne	r3, [sp, #56]	; 0x38
2000638e:	d06f      	beq.n	20006470 <_svfprintf_r+0x13dc>
20006390:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006392:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20006394:	429a      	cmp	r2, r3
20006396:	dc5b      	bgt.n	20006450 <_svfprintf_r+0x13bc>
20006398:	f01a 0f01 	tst.w	sl, #1
2000639c:	f040 8081 	bne.w	200064a2 <_svfprintf_r+0x140e>
200063a0:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
200063a4:	2167      	movs	r1, #103	; 0x67
200063a6:	900b      	str	r0, [sp, #44]	; 0x2c
200063a8:	9114      	str	r1, [sp, #80]	; 0x50
200063aa:	e6cf      	b.n	2000614c <_svfprintf_r+0x10b8>
200063ac:	9b40      	ldr	r3, [sp, #256]	; 0x100
200063ae:	459c      	cmp	ip, r3
200063b0:	bf98      	it	ls
200063b2:	469c      	movls	ip, r3
200063b4:	f67f ae89 	bls.w	200060ca <_svfprintf_r+0x1036>
200063b8:	2230      	movs	r2, #48	; 0x30
200063ba:	f803 2b01 	strb.w	r2, [r3], #1
200063be:	459c      	cmp	ip, r3
200063c0:	9340      	str	r3, [sp, #256]	; 0x100
200063c2:	d8fa      	bhi.n	200063ba <_svfprintf_r+0x1326>
200063c4:	e681      	b.n	200060ca <_svfprintf_r+0x1036>
200063c6:	9809      	ldr	r0, [sp, #36]	; 0x24
200063c8:	4659      	mov	r1, fp
200063ca:	aa37      	add	r2, sp, #220	; 0xdc
200063cc:	f7fe fdd4 	bl	20004f78 <__sprint_r>
200063d0:	2800      	cmp	r0, #0
200063d2:	f47e afad 	bne.w	20005330 <_svfprintf_r+0x29c>
200063d6:	464b      	mov	r3, r9
200063d8:	e577      	b.n	20005eca <_svfprintf_r+0xe36>
200063da:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200063de:	3302      	adds	r3, #2
200063e0:	e636      	b.n	20006050 <_svfprintf_r+0xfbc>
200063e2:	f246 6c67 	movw	ip, #26215	; 0x6667
200063e6:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
200063ea:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200063ee:	fb8c 2103 	smull	r2, r1, ip, r3
200063f2:	17da      	asrs	r2, r3, #31
200063f4:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
200063f8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
200063fc:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
20006400:	4613      	mov	r3, r2
20006402:	3130      	adds	r1, #48	; 0x30
20006404:	2a09      	cmp	r2, #9
20006406:	f800 1d01 	strb.w	r1, [r0, #-1]!
2000640a:	dcf0      	bgt.n	200063ee <_svfprintf_r+0x135a>
2000640c:	3330      	adds	r3, #48	; 0x30
2000640e:	1e42      	subs	r2, r0, #1
20006410:	b2d9      	uxtb	r1, r3
20006412:	f800 1c01 	strb.w	r1, [r0, #-1]
20006416:	9b07      	ldr	r3, [sp, #28]
20006418:	4293      	cmp	r3, r2
2000641a:	bf98      	it	ls
2000641c:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
20006420:	f67f ae84 	bls.w	2000612c <_svfprintf_r+0x1098>
20006424:	4602      	mov	r2, r0
20006426:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
2000642a:	e001      	b.n	20006430 <_svfprintf_r+0x139c>
2000642c:	f812 1b01 	ldrb.w	r1, [r2], #1
20006430:	f803 1c01 	strb.w	r1, [r3, #-1]
20006434:	4619      	mov	r1, r3
20006436:	9807      	ldr	r0, [sp, #28]
20006438:	3301      	adds	r3, #1
2000643a:	4290      	cmp	r0, r2
2000643c:	d8f6      	bhi.n	2000642c <_svfprintf_r+0x1398>
2000643e:	e675      	b.n	2000612c <_svfprintf_r+0x1098>
20006440:	202d      	movs	r0, #45	; 0x2d
20006442:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
20006446:	9015      	str	r0, [sp, #84]	; 0x54
20006448:	e5f2      	b.n	20006030 <_svfprintf_r+0xf9c>
2000644a:	9942      	ldr	r1, [sp, #264]	; 0x108
2000644c:	910e      	str	r1, [sp, #56]	; 0x38
2000644e:	e657      	b.n	20006100 <_svfprintf_r+0x106c>
20006450:	990e      	ldr	r1, [sp, #56]	; 0x38
20006452:	9818      	ldr	r0, [sp, #96]	; 0x60
20006454:	2900      	cmp	r1, #0
20006456:	bfda      	itte	le
20006458:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
2000645a:	f1c2 0302 	rsble	r3, r2, #2
2000645e:	2301      	movgt	r3, #1
20006460:	181b      	adds	r3, r3, r0
20006462:	2167      	movs	r1, #103	; 0x67
20006464:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20006468:	930e      	str	r3, [sp, #56]	; 0x38
2000646a:	9114      	str	r1, [sp, #80]	; 0x50
2000646c:	920b      	str	r2, [sp, #44]	; 0x2c
2000646e:	e66d      	b.n	2000614c <_svfprintf_r+0x10b8>
20006470:	9842      	ldr	r0, [sp, #264]	; 0x108
20006472:	2800      	cmp	r0, #0
20006474:	900e      	str	r0, [sp, #56]	; 0x38
20006476:	dd38      	ble.n	200064ea <_svfprintf_r+0x1456>
20006478:	f1b8 0f00 	cmp.w	r8, #0
2000647c:	d107      	bne.n	2000648e <_svfprintf_r+0x13fa>
2000647e:	f01a 0f01 	tst.w	sl, #1
20006482:	bf04      	itt	eq
20006484:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
20006488:	910b      	streq	r1, [sp, #44]	; 0x2c
2000648a:	f43f ae5f 	beq.w	2000614c <_svfprintf_r+0x10b8>
2000648e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006490:	2066      	movs	r0, #102	; 0x66
20006492:	9014      	str	r0, [sp, #80]	; 0x50
20006494:	1c53      	adds	r3, r2, #1
20006496:	4443      	add	r3, r8
20006498:	930e      	str	r3, [sp, #56]	; 0x38
2000649a:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
2000649e:	910b      	str	r1, [sp, #44]	; 0x2c
200064a0:	e654      	b.n	2000614c <_svfprintf_r+0x10b8>
200064a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200064a4:	2367      	movs	r3, #103	; 0x67
200064a6:	9314      	str	r3, [sp, #80]	; 0x50
200064a8:	3201      	adds	r2, #1
200064aa:	920e      	str	r2, [sp, #56]	; 0x38
200064ac:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
200064b0:	900b      	str	r0, [sp, #44]	; 0x2c
200064b2:	e64b      	b.n	2000614c <_svfprintf_r+0x10b8>
200064b4:	222d      	movs	r2, #45	; 0x2d
200064b6:	425b      	negs	r3, r3
200064b8:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
200064bc:	e62c      	b.n	20006118 <_svfprintf_r+0x1084>
200064be:	990a      	ldr	r1, [sp, #40]	; 0x28
200064c0:	781a      	ldrb	r2, [r3, #0]
200064c2:	f8d1 8000 	ldr.w	r8, [r1]
200064c6:	3104      	adds	r1, #4
200064c8:	910a      	str	r1, [sp, #40]	; 0x28
200064ca:	f1b8 0f00 	cmp.w	r8, #0
200064ce:	bfb8      	it	lt
200064d0:	f04f 38ff 	movlt.w	r8, #4294967295
200064d4:	f7fe be47 	b.w	20005166 <_svfprintf_r+0xd2>
200064d8:	f01a 0f01 	tst.w	sl, #1
200064dc:	bf04      	itt	eq
200064de:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
200064e2:	930b      	streq	r3, [sp, #44]	; 0x2c
200064e4:	f43f ae32 	beq.w	2000614c <_svfprintf_r+0x10b8>
200064e8:	e62a      	b.n	20006140 <_svfprintf_r+0x10ac>
200064ea:	f1b8 0f00 	cmp.w	r8, #0
200064ee:	d10e      	bne.n	2000650e <_svfprintf_r+0x147a>
200064f0:	f01a 0f01 	tst.w	sl, #1
200064f4:	d10b      	bne.n	2000650e <_svfprintf_r+0x147a>
200064f6:	2201      	movs	r2, #1
200064f8:	920b      	str	r2, [sp, #44]	; 0x2c
200064fa:	920e      	str	r2, [sp, #56]	; 0x38
200064fc:	e626      	b.n	2000614c <_svfprintf_r+0x10b8>
200064fe:	9809      	ldr	r0, [sp, #36]	; 0x24
20006500:	230c      	movs	r3, #12
20006502:	f04f 31ff 	mov.w	r1, #4294967295
20006506:	910d      	str	r1, [sp, #52]	; 0x34
20006508:	6003      	str	r3, [r0, #0]
2000650a:	f7fe bf1a 	b.w	20005342 <_svfprintf_r+0x2ae>
2000650e:	f108 0302 	add.w	r3, r8, #2
20006512:	2066      	movs	r0, #102	; 0x66
20006514:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20006518:	930e      	str	r3, [sp, #56]	; 0x38
2000651a:	9014      	str	r0, [sp, #80]	; 0x50
2000651c:	910b      	str	r1, [sp, #44]	; 0x2c
2000651e:	e615      	b.n	2000614c <_svfprintf_r+0x10b8>

20006520 <__sprint_r>:
20006520:	6893      	ldr	r3, [r2, #8]
20006522:	b510      	push	{r4, lr}
20006524:	4614      	mov	r4, r2
20006526:	b913      	cbnz	r3, 2000652e <__sprint_r+0xe>
20006528:	6053      	str	r3, [r2, #4]
2000652a:	4618      	mov	r0, r3
2000652c:	bd10      	pop	{r4, pc}
2000652e:	f002 ffcb 	bl	200094c8 <__sfvwrite_r>
20006532:	2300      	movs	r3, #0
20006534:	6063      	str	r3, [r4, #4]
20006536:	60a3      	str	r3, [r4, #8]
20006538:	bd10      	pop	{r4, pc}
2000653a:	bf00      	nop

2000653c <_vfprintf_r>:
2000653c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006540:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20006544:	b083      	sub	sp, #12
20006546:	460e      	mov	r6, r1
20006548:	4615      	mov	r5, r2
2000654a:	469a      	mov	sl, r3
2000654c:	4681      	mov	r9, r0
2000654e:	f003 f9ab 	bl	200098a8 <_localeconv_r>
20006552:	6800      	ldr	r0, [r0, #0]
20006554:	901d      	str	r0, [sp, #116]	; 0x74
20006556:	f1b9 0f00 	cmp.w	r9, #0
2000655a:	d004      	beq.n	20006566 <_vfprintf_r+0x2a>
2000655c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20006560:	2b00      	cmp	r3, #0
20006562:	f000 815a 	beq.w	2000681a <_vfprintf_r+0x2de>
20006566:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
2000656a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000656e:	429e      	cmp	r6, r3
20006570:	bf08      	it	eq
20006572:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20006576:	d010      	beq.n	2000659a <_vfprintf_r+0x5e>
20006578:	f64b 33f0 	movw	r3, #48112	; 0xbbf0
2000657c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006580:	429e      	cmp	r6, r3
20006582:	bf08      	it	eq
20006584:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20006588:	d007      	beq.n	2000659a <_vfprintf_r+0x5e>
2000658a:	f64b 4310 	movw	r3, #48144	; 0xbc10
2000658e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006592:	429e      	cmp	r6, r3
20006594:	bf08      	it	eq
20006596:	f8d9 600c 	ldreq.w	r6, [r9, #12]
2000659a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
2000659e:	fa1f f38c 	uxth.w	r3, ip
200065a2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
200065a6:	d109      	bne.n	200065bc <_vfprintf_r+0x80>
200065a8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
200065ac:	6e72      	ldr	r2, [r6, #100]	; 0x64
200065ae:	f8a6 c00c 	strh.w	ip, [r6, #12]
200065b2:	fa1f f38c 	uxth.w	r3, ip
200065b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
200065ba:	6672      	str	r2, [r6, #100]	; 0x64
200065bc:	f013 0f08 	tst.w	r3, #8
200065c0:	f001 8301 	beq.w	20007bc6 <_vfprintf_r+0x168a>
200065c4:	6932      	ldr	r2, [r6, #16]
200065c6:	2a00      	cmp	r2, #0
200065c8:	f001 82fd 	beq.w	20007bc6 <_vfprintf_r+0x168a>
200065cc:	f003 031a 	and.w	r3, r3, #26
200065d0:	2b0a      	cmp	r3, #10
200065d2:	f000 80e0 	beq.w	20006796 <_vfprintf_r+0x25a>
200065d6:	2200      	movs	r2, #0
200065d8:	9212      	str	r2, [sp, #72]	; 0x48
200065da:	921a      	str	r2, [sp, #104]	; 0x68
200065dc:	2300      	movs	r3, #0
200065de:	921c      	str	r2, [sp, #112]	; 0x70
200065e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200065e4:	9211      	str	r2, [sp, #68]	; 0x44
200065e6:	3404      	adds	r4, #4
200065e8:	9219      	str	r2, [sp, #100]	; 0x64
200065ea:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200065ee:	931b      	str	r3, [sp, #108]	; 0x6c
200065f0:	3204      	adds	r2, #4
200065f2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
200065f6:	3228      	adds	r2, #40	; 0x28
200065f8:	3303      	adds	r3, #3
200065fa:	9218      	str	r2, [sp, #96]	; 0x60
200065fc:	9307      	str	r3, [sp, #28]
200065fe:	2300      	movs	r3, #0
20006600:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20006604:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006608:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000660c:	782b      	ldrb	r3, [r5, #0]
2000660e:	1e1a      	subs	r2, r3, #0
20006610:	bf18      	it	ne
20006612:	2201      	movne	r2, #1
20006614:	2b25      	cmp	r3, #37	; 0x25
20006616:	bf0c      	ite	eq
20006618:	2200      	moveq	r2, #0
2000661a:	f002 0201 	andne.w	r2, r2, #1
2000661e:	b332      	cbz	r2, 2000666e <_vfprintf_r+0x132>
20006620:	462f      	mov	r7, r5
20006622:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20006626:	1e1a      	subs	r2, r3, #0
20006628:	bf18      	it	ne
2000662a:	2201      	movne	r2, #1
2000662c:	2b25      	cmp	r3, #37	; 0x25
2000662e:	bf0c      	ite	eq
20006630:	2200      	moveq	r2, #0
20006632:	f002 0201 	andne.w	r2, r2, #1
20006636:	2a00      	cmp	r2, #0
20006638:	d1f3      	bne.n	20006622 <_vfprintf_r+0xe6>
2000663a:	ebb7 0805 	subs.w	r8, r7, r5
2000663e:	bf08      	it	eq
20006640:	463d      	moveq	r5, r7
20006642:	d014      	beq.n	2000666e <_vfprintf_r+0x132>
20006644:	f8c4 8004 	str.w	r8, [r4, #4]
20006648:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000664c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006650:	3301      	adds	r3, #1
20006652:	6025      	str	r5, [r4, #0]
20006654:	2b07      	cmp	r3, #7
20006656:	4442      	add	r2, r8
20006658:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000665c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006660:	dc78      	bgt.n	20006754 <_vfprintf_r+0x218>
20006662:	3408      	adds	r4, #8
20006664:	9811      	ldr	r0, [sp, #68]	; 0x44
20006666:	463d      	mov	r5, r7
20006668:	4440      	add	r0, r8
2000666a:	9011      	str	r0, [sp, #68]	; 0x44
2000666c:	783b      	ldrb	r3, [r7, #0]
2000666e:	2b00      	cmp	r3, #0
20006670:	d07c      	beq.n	2000676c <_vfprintf_r+0x230>
20006672:	1c6b      	adds	r3, r5, #1
20006674:	f04f 37ff 	mov.w	r7, #4294967295
20006678:	202b      	movs	r0, #43	; 0x2b
2000667a:	f04f 0c20 	mov.w	ip, #32
2000667e:	2100      	movs	r1, #0
20006680:	f04f 0200 	mov.w	r2, #0
20006684:	910f      	str	r1, [sp, #60]	; 0x3c
20006686:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
2000668a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
2000668e:	786a      	ldrb	r2, [r5, #1]
20006690:	910a      	str	r1, [sp, #40]	; 0x28
20006692:	1c5d      	adds	r5, r3, #1
20006694:	f1a2 0320 	sub.w	r3, r2, #32
20006698:	2b58      	cmp	r3, #88	; 0x58
2000669a:	f200 8286 	bhi.w	20006baa <_vfprintf_r+0x66e>
2000669e:	e8df f013 	tbh	[pc, r3, lsl #1]
200066a2:	0298      	.short	0x0298
200066a4:	02840284 	.word	0x02840284
200066a8:	028402a4 	.word	0x028402a4
200066ac:	02840284 	.word	0x02840284
200066b0:	02840284 	.word	0x02840284
200066b4:	02ad0284 	.word	0x02ad0284
200066b8:	028402ba 	.word	0x028402ba
200066bc:	02ca02c1 	.word	0x02ca02c1
200066c0:	02e70284 	.word	0x02e70284
200066c4:	02f002f0 	.word	0x02f002f0
200066c8:	02f002f0 	.word	0x02f002f0
200066cc:	02f002f0 	.word	0x02f002f0
200066d0:	02f002f0 	.word	0x02f002f0
200066d4:	028402f0 	.word	0x028402f0
200066d8:	02840284 	.word	0x02840284
200066dc:	02840284 	.word	0x02840284
200066e0:	02840284 	.word	0x02840284
200066e4:	02840284 	.word	0x02840284
200066e8:	03040284 	.word	0x03040284
200066ec:	02840326 	.word	0x02840326
200066f0:	02840326 	.word	0x02840326
200066f4:	02840284 	.word	0x02840284
200066f8:	036a0284 	.word	0x036a0284
200066fc:	02840284 	.word	0x02840284
20006700:	02840481 	.word	0x02840481
20006704:	02840284 	.word	0x02840284
20006708:	02840284 	.word	0x02840284
2000670c:	02840414 	.word	0x02840414
20006710:	042f0284 	.word	0x042f0284
20006714:	02840284 	.word	0x02840284
20006718:	02840284 	.word	0x02840284
2000671c:	02840284 	.word	0x02840284
20006720:	02840284 	.word	0x02840284
20006724:	02840284 	.word	0x02840284
20006728:	0465044f 	.word	0x0465044f
2000672c:	03260326 	.word	0x03260326
20006730:	03730326 	.word	0x03730326
20006734:	02840465 	.word	0x02840465
20006738:	03790284 	.word	0x03790284
2000673c:	03850284 	.word	0x03850284
20006740:	03ad0396 	.word	0x03ad0396
20006744:	0284040a 	.word	0x0284040a
20006748:	028403cc 	.word	0x028403cc
2000674c:	028403f4 	.word	0x028403f4
20006750:	00c00284 	.word	0x00c00284
20006754:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006758:	4648      	mov	r0, r9
2000675a:	4631      	mov	r1, r6
2000675c:	320c      	adds	r2, #12
2000675e:	f7ff fedf 	bl	20006520 <__sprint_r>
20006762:	b958      	cbnz	r0, 2000677c <_vfprintf_r+0x240>
20006764:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006768:	3404      	adds	r4, #4
2000676a:	e77b      	b.n	20006664 <_vfprintf_r+0x128>
2000676c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006770:	2b00      	cmp	r3, #0
20006772:	f041 8192 	bne.w	20007a9a <_vfprintf_r+0x155e>
20006776:	2300      	movs	r3, #0
20006778:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000677c:	89b3      	ldrh	r3, [r6, #12]
2000677e:	f013 0f40 	tst.w	r3, #64	; 0x40
20006782:	d002      	beq.n	2000678a <_vfprintf_r+0x24e>
20006784:	f04f 30ff 	mov.w	r0, #4294967295
20006788:	9011      	str	r0, [sp, #68]	; 0x44
2000678a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000678c:	b05f      	add	sp, #380	; 0x17c
2000678e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20006792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006796:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
2000679a:	2b00      	cmp	r3, #0
2000679c:	f6ff af1b 	blt.w	200065d6 <_vfprintf_r+0x9a>
200067a0:	6a37      	ldr	r7, [r6, #32]
200067a2:	f02c 0c02 	bic.w	ip, ip, #2
200067a6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
200067aa:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
200067ae:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
200067b2:	340c      	adds	r4, #12
200067b4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200067b8:	462a      	mov	r2, r5
200067ba:	4653      	mov	r3, sl
200067bc:	4648      	mov	r0, r9
200067be:	4621      	mov	r1, r4
200067c0:	ad1f      	add	r5, sp, #124	; 0x7c
200067c2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200067c6:	2700      	movs	r7, #0
200067c8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200067cc:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200067d0:	f44f 6580 	mov.w	r5, #1024	; 0x400
200067d4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200067d8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200067dc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200067e0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200067e4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200067e8:	f7ff fea8 	bl	2000653c <_vfprintf_r>
200067ec:	2800      	cmp	r0, #0
200067ee:	9011      	str	r0, [sp, #68]	; 0x44
200067f0:	db09      	blt.n	20006806 <_vfprintf_r+0x2ca>
200067f2:	4621      	mov	r1, r4
200067f4:	4648      	mov	r0, r9
200067f6:	f002 fb93 	bl	20008f20 <_fflush_r>
200067fa:	9911      	ldr	r1, [sp, #68]	; 0x44
200067fc:	42b8      	cmp	r0, r7
200067fe:	bf18      	it	ne
20006800:	f04f 31ff 	movne.w	r1, #4294967295
20006804:	9111      	str	r1, [sp, #68]	; 0x44
20006806:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
2000680a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000680e:	d0bc      	beq.n	2000678a <_vfprintf_r+0x24e>
20006810:	89b3      	ldrh	r3, [r6, #12]
20006812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006816:	81b3      	strh	r3, [r6, #12]
20006818:	e7b7      	b.n	2000678a <_vfprintf_r+0x24e>
2000681a:	4648      	mov	r0, r9
2000681c:	f002 fcf0 	bl	20009200 <__sinit>
20006820:	e6a1      	b.n	20006566 <_vfprintf_r+0x2a>
20006822:	980a      	ldr	r0, [sp, #40]	; 0x28
20006824:	f64b 3c80 	movw	ip, #48000	; 0xbb80
20006828:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000682c:	9216      	str	r2, [sp, #88]	; 0x58
2000682e:	f010 0f20 	tst.w	r0, #32
20006832:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20006836:	f000 836e 	beq.w	20006f16 <_vfprintf_r+0x9da>
2000683a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000683c:	1dcb      	adds	r3, r1, #7
2000683e:	f023 0307 	bic.w	r3, r3, #7
20006842:	f103 0208 	add.w	r2, r3, #8
20006846:	920b      	str	r2, [sp, #44]	; 0x2c
20006848:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000684c:	ea5a 020b 	orrs.w	r2, sl, fp
20006850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006852:	bf0c      	ite	eq
20006854:	2200      	moveq	r2, #0
20006856:	2201      	movne	r2, #1
20006858:	4213      	tst	r3, r2
2000685a:	f040 866b 	bne.w	20007534 <_vfprintf_r+0xff8>
2000685e:	2302      	movs	r3, #2
20006860:	f04f 0100 	mov.w	r1, #0
20006864:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20006868:	2f00      	cmp	r7, #0
2000686a:	bfa2      	ittt	ge
2000686c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20006870:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20006874:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20006878:	2f00      	cmp	r7, #0
2000687a:	bf18      	it	ne
2000687c:	f042 0201 	orrne.w	r2, r2, #1
20006880:	2a00      	cmp	r2, #0
20006882:	f000 841e 	beq.w	200070c2 <_vfprintf_r+0xb86>
20006886:	2b01      	cmp	r3, #1
20006888:	f000 85de 	beq.w	20007448 <_vfprintf_r+0xf0c>
2000688c:	2b02      	cmp	r3, #2
2000688e:	f000 85c1 	beq.w	20007414 <_vfprintf_r+0xed8>
20006892:	9918      	ldr	r1, [sp, #96]	; 0x60
20006894:	9113      	str	r1, [sp, #76]	; 0x4c
20006896:	ea4f 08da 	mov.w	r8, sl, lsr #3
2000689a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
2000689e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
200068a2:	f00a 0007 	and.w	r0, sl, #7
200068a6:	46e3      	mov	fp, ip
200068a8:	46c2      	mov	sl, r8
200068aa:	3030      	adds	r0, #48	; 0x30
200068ac:	ea5a 020b 	orrs.w	r2, sl, fp
200068b0:	f801 0d01 	strb.w	r0, [r1, #-1]!
200068b4:	d1ef      	bne.n	20006896 <_vfprintf_r+0x35a>
200068b6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200068ba:	9113      	str	r1, [sp, #76]	; 0x4c
200068bc:	f01c 0f01 	tst.w	ip, #1
200068c0:	f040 868c 	bne.w	200075dc <_vfprintf_r+0x10a0>
200068c4:	9818      	ldr	r0, [sp, #96]	; 0x60
200068c6:	1a40      	subs	r0, r0, r1
200068c8:	9010      	str	r0, [sp, #64]	; 0x40
200068ca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200068ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
200068d0:	9717      	str	r7, [sp, #92]	; 0x5c
200068d2:	42ba      	cmp	r2, r7
200068d4:	bfb8      	it	lt
200068d6:	463a      	movlt	r2, r7
200068d8:	920c      	str	r2, [sp, #48]	; 0x30
200068da:	b113      	cbz	r3, 200068e2 <_vfprintf_r+0x3a6>
200068dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200068de:	3201      	adds	r2, #1
200068e0:	920c      	str	r2, [sp, #48]	; 0x30
200068e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200068e4:	980a      	ldr	r0, [sp, #40]	; 0x28
200068e6:	f013 0302 	ands.w	r3, r3, #2
200068ea:	9315      	str	r3, [sp, #84]	; 0x54
200068ec:	bf1e      	ittt	ne
200068ee:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200068f2:	f10c 0c02 	addne.w	ip, ip, #2
200068f6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200068fa:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200068fe:	9014      	str	r0, [sp, #80]	; 0x50
20006900:	d14d      	bne.n	2000699e <_vfprintf_r+0x462>
20006902:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006904:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006906:	1a8f      	subs	r7, r1, r2
20006908:	2f00      	cmp	r7, #0
2000690a:	dd48      	ble.n	2000699e <_vfprintf_r+0x462>
2000690c:	2f10      	cmp	r7, #16
2000690e:	f64b 38a0 	movw	r8, #48032	; 0xbba0
20006912:	bfd8      	it	le
20006914:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006918:	dd30      	ble.n	2000697c <_vfprintf_r+0x440>
2000691a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000691e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006922:	4643      	mov	r3, r8
20006924:	f04f 0a10 	mov.w	sl, #16
20006928:	46a8      	mov	r8, r5
2000692a:	f10b 0b0c 	add.w	fp, fp, #12
2000692e:	461d      	mov	r5, r3
20006930:	e002      	b.n	20006938 <_vfprintf_r+0x3fc>
20006932:	3f10      	subs	r7, #16
20006934:	2f10      	cmp	r7, #16
20006936:	dd1e      	ble.n	20006976 <_vfprintf_r+0x43a>
20006938:	f8c4 a004 	str.w	sl, [r4, #4]
2000693c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006940:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006944:	3301      	adds	r3, #1
20006946:	6025      	str	r5, [r4, #0]
20006948:	3210      	adds	r2, #16
2000694a:	2b07      	cmp	r3, #7
2000694c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006950:	f104 0408 	add.w	r4, r4, #8
20006954:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006958:	ddeb      	ble.n	20006932 <_vfprintf_r+0x3f6>
2000695a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000695e:	4648      	mov	r0, r9
20006960:	4631      	mov	r1, r6
20006962:	465a      	mov	r2, fp
20006964:	3404      	adds	r4, #4
20006966:	f7ff fddb 	bl	20006520 <__sprint_r>
2000696a:	2800      	cmp	r0, #0
2000696c:	f47f af06 	bne.w	2000677c <_vfprintf_r+0x240>
20006970:	3f10      	subs	r7, #16
20006972:	2f10      	cmp	r7, #16
20006974:	dce0      	bgt.n	20006938 <_vfprintf_r+0x3fc>
20006976:	462b      	mov	r3, r5
20006978:	4645      	mov	r5, r8
2000697a:	4698      	mov	r8, r3
2000697c:	6067      	str	r7, [r4, #4]
2000697e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006982:	f8c4 8000 	str.w	r8, [r4]
20006986:	1c5a      	adds	r2, r3, #1
20006988:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000698c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006990:	19db      	adds	r3, r3, r7
20006992:	2a07      	cmp	r2, #7
20006994:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006998:	f300 858a 	bgt.w	200074b0 <_vfprintf_r+0xf74>
2000699c:	3408      	adds	r4, #8
2000699e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200069a2:	b19b      	cbz	r3, 200069cc <_vfprintf_r+0x490>
200069a4:	2301      	movs	r3, #1
200069a6:	6063      	str	r3, [r4, #4]
200069a8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200069ac:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200069b0:	3207      	adds	r2, #7
200069b2:	6022      	str	r2, [r4, #0]
200069b4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200069b8:	3301      	adds	r3, #1
200069ba:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200069be:	3201      	adds	r2, #1
200069c0:	2b07      	cmp	r3, #7
200069c2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200069c6:	f300 84b6 	bgt.w	20007336 <_vfprintf_r+0xdfa>
200069ca:	3408      	adds	r4, #8
200069cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
200069ce:	b19b      	cbz	r3, 200069f8 <_vfprintf_r+0x4bc>
200069d0:	2302      	movs	r3, #2
200069d2:	6063      	str	r3, [r4, #4]
200069d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200069d8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200069dc:	3204      	adds	r2, #4
200069de:	6022      	str	r2, [r4, #0]
200069e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200069e4:	3301      	adds	r3, #1
200069e6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200069ea:	3202      	adds	r2, #2
200069ec:	2b07      	cmp	r3, #7
200069ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200069f2:	f300 84af 	bgt.w	20007354 <_vfprintf_r+0xe18>
200069f6:	3408      	adds	r4, #8
200069f8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200069fc:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20006a00:	f000 8376 	beq.w	200070f0 <_vfprintf_r+0xbb4>
20006a04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006a06:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006a08:	1a9f      	subs	r7, r3, r2
20006a0a:	2f00      	cmp	r7, #0
20006a0c:	dd43      	ble.n	20006a96 <_vfprintf_r+0x55a>
20006a0e:	2f10      	cmp	r7, #16
20006a10:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 200075a0 <_vfprintf_r+0x1064>
20006a14:	dd2e      	ble.n	20006a74 <_vfprintf_r+0x538>
20006a16:	4643      	mov	r3, r8
20006a18:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006a1c:	46a8      	mov	r8, r5
20006a1e:	f04f 0a10 	mov.w	sl, #16
20006a22:	f10b 0b0c 	add.w	fp, fp, #12
20006a26:	461d      	mov	r5, r3
20006a28:	e002      	b.n	20006a30 <_vfprintf_r+0x4f4>
20006a2a:	3f10      	subs	r7, #16
20006a2c:	2f10      	cmp	r7, #16
20006a2e:	dd1e      	ble.n	20006a6e <_vfprintf_r+0x532>
20006a30:	f8c4 a004 	str.w	sl, [r4, #4]
20006a34:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006a38:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006a3c:	3301      	adds	r3, #1
20006a3e:	6025      	str	r5, [r4, #0]
20006a40:	3210      	adds	r2, #16
20006a42:	2b07      	cmp	r3, #7
20006a44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006a48:	f104 0408 	add.w	r4, r4, #8
20006a4c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006a50:	ddeb      	ble.n	20006a2a <_vfprintf_r+0x4ee>
20006a52:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006a56:	4648      	mov	r0, r9
20006a58:	4631      	mov	r1, r6
20006a5a:	465a      	mov	r2, fp
20006a5c:	3404      	adds	r4, #4
20006a5e:	f7ff fd5f 	bl	20006520 <__sprint_r>
20006a62:	2800      	cmp	r0, #0
20006a64:	f47f ae8a 	bne.w	2000677c <_vfprintf_r+0x240>
20006a68:	3f10      	subs	r7, #16
20006a6a:	2f10      	cmp	r7, #16
20006a6c:	dce0      	bgt.n	20006a30 <_vfprintf_r+0x4f4>
20006a6e:	462b      	mov	r3, r5
20006a70:	4645      	mov	r5, r8
20006a72:	4698      	mov	r8, r3
20006a74:	6067      	str	r7, [r4, #4]
20006a76:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006a7a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006a7e:	3301      	adds	r3, #1
20006a80:	f8c4 8000 	str.w	r8, [r4]
20006a84:	19d2      	adds	r2, r2, r7
20006a86:	2b07      	cmp	r3, #7
20006a88:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006a8c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006a90:	f300 8442 	bgt.w	20007318 <_vfprintf_r+0xddc>
20006a94:	3408      	adds	r4, #8
20006a96:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006a9a:	f41c 7f80 	tst.w	ip, #256	; 0x100
20006a9e:	f040 829d 	bne.w	20006fdc <_vfprintf_r+0xaa0>
20006aa2:	9810      	ldr	r0, [sp, #64]	; 0x40
20006aa4:	9913      	ldr	r1, [sp, #76]	; 0x4c
20006aa6:	6060      	str	r0, [r4, #4]
20006aa8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006aac:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006ab0:	3301      	adds	r3, #1
20006ab2:	6021      	str	r1, [r4, #0]
20006ab4:	1812      	adds	r2, r2, r0
20006ab6:	2b07      	cmp	r3, #7
20006ab8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006abc:	bfd8      	it	le
20006abe:	f104 0308 	addle.w	r3, r4, #8
20006ac2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006ac6:	f300 839b 	bgt.w	20007200 <_vfprintf_r+0xcc4>
20006aca:	990a      	ldr	r1, [sp, #40]	; 0x28
20006acc:	f011 0f04 	tst.w	r1, #4
20006ad0:	d055      	beq.n	20006b7e <_vfprintf_r+0x642>
20006ad2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006ad4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20006ad8:	ebcc 0702 	rsb	r7, ip, r2
20006adc:	2f00      	cmp	r7, #0
20006ade:	dd4e      	ble.n	20006b7e <_vfprintf_r+0x642>
20006ae0:	2f10      	cmp	r7, #16
20006ae2:	f64b 38a0 	movw	r8, #48032	; 0xbba0
20006ae6:	bfd8      	it	le
20006ae8:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006aec:	dd2e      	ble.n	20006b4c <_vfprintf_r+0x610>
20006aee:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006af2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20006af6:	4642      	mov	r2, r8
20006af8:	2410      	movs	r4, #16
20006afa:	46a8      	mov	r8, r5
20006afc:	f10a 0a0c 	add.w	sl, sl, #12
20006b00:	4615      	mov	r5, r2
20006b02:	e002      	b.n	20006b0a <_vfprintf_r+0x5ce>
20006b04:	3f10      	subs	r7, #16
20006b06:	2f10      	cmp	r7, #16
20006b08:	dd1d      	ble.n	20006b46 <_vfprintf_r+0x60a>
20006b0a:	605c      	str	r4, [r3, #4]
20006b0c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006b10:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20006b14:	3201      	adds	r2, #1
20006b16:	601d      	str	r5, [r3, #0]
20006b18:	3110      	adds	r1, #16
20006b1a:	2a07      	cmp	r2, #7
20006b1c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20006b20:	f103 0308 	add.w	r3, r3, #8
20006b24:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006b28:	ddec      	ble.n	20006b04 <_vfprintf_r+0x5c8>
20006b2a:	4648      	mov	r0, r9
20006b2c:	4631      	mov	r1, r6
20006b2e:	4652      	mov	r2, sl
20006b30:	f7ff fcf6 	bl	20006520 <__sprint_r>
20006b34:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006b38:	3304      	adds	r3, #4
20006b3a:	2800      	cmp	r0, #0
20006b3c:	f47f ae1e 	bne.w	2000677c <_vfprintf_r+0x240>
20006b40:	3f10      	subs	r7, #16
20006b42:	2f10      	cmp	r7, #16
20006b44:	dce1      	bgt.n	20006b0a <_vfprintf_r+0x5ce>
20006b46:	462a      	mov	r2, r5
20006b48:	4645      	mov	r5, r8
20006b4a:	4690      	mov	r8, r2
20006b4c:	605f      	str	r7, [r3, #4]
20006b4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006b52:	f8c3 8000 	str.w	r8, [r3]
20006b56:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006b5a:	3201      	adds	r2, #1
20006b5c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006b60:	18fb      	adds	r3, r7, r3
20006b62:	2a07      	cmp	r2, #7
20006b64:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006b68:	dd0b      	ble.n	20006b82 <_vfprintf_r+0x646>
20006b6a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006b6e:	4648      	mov	r0, r9
20006b70:	4631      	mov	r1, r6
20006b72:	320c      	adds	r2, #12
20006b74:	f7ff fcd4 	bl	20006520 <__sprint_r>
20006b78:	2800      	cmp	r0, #0
20006b7a:	f47f adff 	bne.w	2000677c <_vfprintf_r+0x240>
20006b7e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006b82:	9811      	ldr	r0, [sp, #68]	; 0x44
20006b84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006b86:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006b88:	428a      	cmp	r2, r1
20006b8a:	bfac      	ite	ge
20006b8c:	1880      	addge	r0, r0, r2
20006b8e:	1840      	addlt	r0, r0, r1
20006b90:	9011      	str	r0, [sp, #68]	; 0x44
20006b92:	2b00      	cmp	r3, #0
20006b94:	f040 8342 	bne.w	2000721c <_vfprintf_r+0xce0>
20006b98:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006b9c:	2300      	movs	r3, #0
20006b9e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20006ba2:	3404      	adds	r4, #4
20006ba4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006ba8:	e530      	b.n	2000660c <_vfprintf_r+0xd0>
20006baa:	9216      	str	r2, [sp, #88]	; 0x58
20006bac:	2a00      	cmp	r2, #0
20006bae:	f43f addd 	beq.w	2000676c <_vfprintf_r+0x230>
20006bb2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20006bb6:	2301      	movs	r3, #1
20006bb8:	f04f 0c00 	mov.w	ip, #0
20006bbc:	3004      	adds	r0, #4
20006bbe:	930c      	str	r3, [sp, #48]	; 0x30
20006bc0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20006bc4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20006bc8:	9013      	str	r0, [sp, #76]	; 0x4c
20006bca:	9310      	str	r3, [sp, #64]	; 0x40
20006bcc:	2100      	movs	r1, #0
20006bce:	9117      	str	r1, [sp, #92]	; 0x5c
20006bd0:	e687      	b.n	200068e2 <_vfprintf_r+0x3a6>
20006bd2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006bd6:	2b00      	cmp	r3, #0
20006bd8:	f040 852b 	bne.w	20007632 <_vfprintf_r+0x10f6>
20006bdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006bde:	462b      	mov	r3, r5
20006be0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20006be4:	782a      	ldrb	r2, [r5, #0]
20006be6:	910b      	str	r1, [sp, #44]	; 0x2c
20006be8:	e553      	b.n	20006692 <_vfprintf_r+0x156>
20006bea:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006bec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006bee:	f043 0301 	orr.w	r3, r3, #1
20006bf2:	930a      	str	r3, [sp, #40]	; 0x28
20006bf4:	462b      	mov	r3, r5
20006bf6:	782a      	ldrb	r2, [r5, #0]
20006bf8:	910b      	str	r1, [sp, #44]	; 0x2c
20006bfa:	e54a      	b.n	20006692 <_vfprintf_r+0x156>
20006bfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006bfe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006c00:	6809      	ldr	r1, [r1, #0]
20006c02:	910f      	str	r1, [sp, #60]	; 0x3c
20006c04:	1d11      	adds	r1, r2, #4
20006c06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006c08:	2b00      	cmp	r3, #0
20006c0a:	f2c0 8780 	blt.w	20007b0e <_vfprintf_r+0x15d2>
20006c0e:	782a      	ldrb	r2, [r5, #0]
20006c10:	462b      	mov	r3, r5
20006c12:	910b      	str	r1, [sp, #44]	; 0x2c
20006c14:	e53d      	b.n	20006692 <_vfprintf_r+0x156>
20006c16:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006c18:	462b      	mov	r3, r5
20006c1a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20006c1e:	782a      	ldrb	r2, [r5, #0]
20006c20:	910b      	str	r1, [sp, #44]	; 0x2c
20006c22:	e536      	b.n	20006692 <_vfprintf_r+0x156>
20006c24:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006c26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006c28:	f043 0304 	orr.w	r3, r3, #4
20006c2c:	930a      	str	r3, [sp, #40]	; 0x28
20006c2e:	462b      	mov	r3, r5
20006c30:	782a      	ldrb	r2, [r5, #0]
20006c32:	910b      	str	r1, [sp, #44]	; 0x2c
20006c34:	e52d      	b.n	20006692 <_vfprintf_r+0x156>
20006c36:	462b      	mov	r3, r5
20006c38:	f813 2b01 	ldrb.w	r2, [r3], #1
20006c3c:	2a2a      	cmp	r2, #42	; 0x2a
20006c3e:	f001 80cd 	beq.w	20007ddc <_vfprintf_r+0x18a0>
20006c42:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006c46:	2909      	cmp	r1, #9
20006c48:	f201 8037 	bhi.w	20007cba <_vfprintf_r+0x177e>
20006c4c:	3502      	adds	r5, #2
20006c4e:	2700      	movs	r7, #0
20006c50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006c54:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20006c58:	462b      	mov	r3, r5
20006c5a:	3501      	adds	r5, #1
20006c5c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20006c60:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006c64:	2909      	cmp	r1, #9
20006c66:	d9f3      	bls.n	20006c50 <_vfprintf_r+0x714>
20006c68:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20006c6c:	461d      	mov	r5, r3
20006c6e:	e511      	b.n	20006694 <_vfprintf_r+0x158>
20006c70:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006c72:	462b      	mov	r3, r5
20006c74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006c76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20006c7a:	920a      	str	r2, [sp, #40]	; 0x28
20006c7c:	782a      	ldrb	r2, [r5, #0]
20006c7e:	910b      	str	r1, [sp, #44]	; 0x2c
20006c80:	e507      	b.n	20006692 <_vfprintf_r+0x156>
20006c82:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006c86:	f04f 0800 	mov.w	r8, #0
20006c8a:	462b      	mov	r3, r5
20006c8c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20006c90:	f813 2b01 	ldrb.w	r2, [r3], #1
20006c94:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20006c98:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006c9c:	461d      	mov	r5, r3
20006c9e:	2909      	cmp	r1, #9
20006ca0:	d9f3      	bls.n	20006c8a <_vfprintf_r+0x74e>
20006ca2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20006ca6:	461d      	mov	r5, r3
20006ca8:	e4f4      	b.n	20006694 <_vfprintf_r+0x158>
20006caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006cac:	9216      	str	r2, [sp, #88]	; 0x58
20006cae:	f043 0310 	orr.w	r3, r3, #16
20006cb2:	930a      	str	r3, [sp, #40]	; 0x28
20006cb4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006cb8:	f01c 0f20 	tst.w	ip, #32
20006cbc:	f000 815d 	beq.w	20006f7a <_vfprintf_r+0xa3e>
20006cc0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006cc2:	1dc3      	adds	r3, r0, #7
20006cc4:	f023 0307 	bic.w	r3, r3, #7
20006cc8:	f103 0108 	add.w	r1, r3, #8
20006ccc:	910b      	str	r1, [sp, #44]	; 0x2c
20006cce:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006cd2:	f1ba 0f00 	cmp.w	sl, #0
20006cd6:	f17b 0200 	sbcs.w	r2, fp, #0
20006cda:	f2c0 849b 	blt.w	20007614 <_vfprintf_r+0x10d8>
20006cde:	ea5a 030b 	orrs.w	r3, sl, fp
20006ce2:	f04f 0301 	mov.w	r3, #1
20006ce6:	bf0c      	ite	eq
20006ce8:	2200      	moveq	r2, #0
20006cea:	2201      	movne	r2, #1
20006cec:	e5bc      	b.n	20006868 <_vfprintf_r+0x32c>
20006cee:	980a      	ldr	r0, [sp, #40]	; 0x28
20006cf0:	9216      	str	r2, [sp, #88]	; 0x58
20006cf2:	f010 0f08 	tst.w	r0, #8
20006cf6:	f000 84ed 	beq.w	200076d4 <_vfprintf_r+0x1198>
20006cfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006cfc:	1dcb      	adds	r3, r1, #7
20006cfe:	f023 0307 	bic.w	r3, r3, #7
20006d02:	f103 0208 	add.w	r2, r3, #8
20006d06:	920b      	str	r2, [sp, #44]	; 0x2c
20006d08:	f8d3 8004 	ldr.w	r8, [r3, #4]
20006d0c:	f8d3 a000 	ldr.w	sl, [r3]
20006d10:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20006d14:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20006d18:	4650      	mov	r0, sl
20006d1a:	4641      	mov	r1, r8
20006d1c:	f003 fd82 	bl	2000a824 <__isinfd>
20006d20:	4683      	mov	fp, r0
20006d22:	2800      	cmp	r0, #0
20006d24:	f000 8599 	beq.w	2000785a <_vfprintf_r+0x131e>
20006d28:	4650      	mov	r0, sl
20006d2a:	2200      	movs	r2, #0
20006d2c:	2300      	movs	r3, #0
20006d2e:	4641      	mov	r1, r8
20006d30:	f004 f96c 	bl	2000b00c <__aeabi_dcmplt>
20006d34:	2800      	cmp	r0, #0
20006d36:	f040 850b 	bne.w	20007750 <_vfprintf_r+0x1214>
20006d3a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006d3e:	f64b 3174 	movw	r1, #47988	; 0xbb74
20006d42:	f64b 3270 	movw	r2, #47984	; 0xbb70
20006d46:	9816      	ldr	r0, [sp, #88]	; 0x58
20006d48:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d4c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006d50:	f04f 0c03 	mov.w	ip, #3
20006d54:	2847      	cmp	r0, #71	; 0x47
20006d56:	bfd8      	it	le
20006d58:	4611      	movle	r1, r2
20006d5a:	9113      	str	r1, [sp, #76]	; 0x4c
20006d5c:	990a      	ldr	r1, [sp, #40]	; 0x28
20006d5e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006d62:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20006d66:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006d6a:	910a      	str	r1, [sp, #40]	; 0x28
20006d6c:	f04f 0c00 	mov.w	ip, #0
20006d70:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20006d74:	e5b1      	b.n	200068da <_vfprintf_r+0x39e>
20006d76:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006d7a:	f043 0308 	orr.w	r3, r3, #8
20006d7e:	930a      	str	r3, [sp, #40]	; 0x28
20006d80:	462b      	mov	r3, r5
20006d82:	782a      	ldrb	r2, [r5, #0]
20006d84:	910b      	str	r1, [sp, #44]	; 0x2c
20006d86:	e484      	b.n	20006692 <_vfprintf_r+0x156>
20006d88:	990a      	ldr	r1, [sp, #40]	; 0x28
20006d8a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20006d8e:	910a      	str	r1, [sp, #40]	; 0x28
20006d90:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006d92:	e73c      	b.n	20006c0e <_vfprintf_r+0x6d2>
20006d94:	782a      	ldrb	r2, [r5, #0]
20006d96:	2a6c      	cmp	r2, #108	; 0x6c
20006d98:	f000 8555 	beq.w	20007846 <_vfprintf_r+0x130a>
20006d9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006da0:	910b      	str	r1, [sp, #44]	; 0x2c
20006da2:	f043 0310 	orr.w	r3, r3, #16
20006da6:	930a      	str	r3, [sp, #40]	; 0x28
20006da8:	462b      	mov	r3, r5
20006daa:	e472      	b.n	20006692 <_vfprintf_r+0x156>
20006dac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006dae:	f012 0f20 	tst.w	r2, #32
20006db2:	f000 8482 	beq.w	200076ba <_vfprintf_r+0x117e>
20006db6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006db8:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006dba:	6803      	ldr	r3, [r0, #0]
20006dbc:	4610      	mov	r0, r2
20006dbe:	ea4f 71e0 	mov.w	r1, r0, asr #31
20006dc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006dc4:	e9c3 0100 	strd	r0, r1, [r3]
20006dc8:	f102 0a04 	add.w	sl, r2, #4
20006dcc:	e41e      	b.n	2000660c <_vfprintf_r+0xd0>
20006dce:	9216      	str	r2, [sp, #88]	; 0x58
20006dd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006dd2:	f012 0320 	ands.w	r3, r2, #32
20006dd6:	f000 80ef 	beq.w	20006fb8 <_vfprintf_r+0xa7c>
20006dda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006ddc:	1dda      	adds	r2, r3, #7
20006dde:	2300      	movs	r3, #0
20006de0:	f022 0207 	bic.w	r2, r2, #7
20006de4:	f102 0c08 	add.w	ip, r2, #8
20006de8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006dec:	e9d2 ab00 	ldrd	sl, fp, [r2]
20006df0:	ea5a 000b 	orrs.w	r0, sl, fp
20006df4:	bf0c      	ite	eq
20006df6:	2200      	moveq	r2, #0
20006df8:	2201      	movne	r2, #1
20006dfa:	e531      	b.n	20006860 <_vfprintf_r+0x324>
20006dfc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006dfe:	2178      	movs	r1, #120	; 0x78
20006e00:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006e04:	9116      	str	r1, [sp, #88]	; 0x58
20006e06:	6803      	ldr	r3, [r0, #0]
20006e08:	f64b 3080 	movw	r0, #48000	; 0xbb80
20006e0c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20006e10:	2130      	movs	r1, #48	; 0x30
20006e12:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20006e16:	f04c 0c02 	orr.w	ip, ip, #2
20006e1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006e1c:	1e1a      	subs	r2, r3, #0
20006e1e:	bf18      	it	ne
20006e20:	2201      	movne	r2, #1
20006e22:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006e26:	469a      	mov	sl, r3
20006e28:	f04f 0b00 	mov.w	fp, #0
20006e2c:	3104      	adds	r1, #4
20006e2e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20006e32:	9019      	str	r0, [sp, #100]	; 0x64
20006e34:	2302      	movs	r3, #2
20006e36:	910b      	str	r1, [sp, #44]	; 0x2c
20006e38:	e512      	b.n	20006860 <_vfprintf_r+0x324>
20006e3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006e3c:	9216      	str	r2, [sp, #88]	; 0x58
20006e3e:	f04f 0200 	mov.w	r2, #0
20006e42:	1d18      	adds	r0, r3, #4
20006e44:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20006e48:	681b      	ldr	r3, [r3, #0]
20006e4a:	900b      	str	r0, [sp, #44]	; 0x2c
20006e4c:	9313      	str	r3, [sp, #76]	; 0x4c
20006e4e:	2b00      	cmp	r3, #0
20006e50:	f000 86c6 	beq.w	20007be0 <_vfprintf_r+0x16a4>
20006e54:	2f00      	cmp	r7, #0
20006e56:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006e58:	f2c0 868f 	blt.w	20007b7a <_vfprintf_r+0x163e>
20006e5c:	2100      	movs	r1, #0
20006e5e:	463a      	mov	r2, r7
20006e60:	f002 fdc4 	bl	200099ec <memchr>
20006e64:	4603      	mov	r3, r0
20006e66:	2800      	cmp	r0, #0
20006e68:	f000 86f5 	beq.w	20007c56 <_vfprintf_r+0x171a>
20006e6c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006e6e:	1a1b      	subs	r3, r3, r0
20006e70:	9310      	str	r3, [sp, #64]	; 0x40
20006e72:	42bb      	cmp	r3, r7
20006e74:	f340 85be 	ble.w	200079f4 <_vfprintf_r+0x14b8>
20006e78:	9710      	str	r7, [sp, #64]	; 0x40
20006e7a:	2100      	movs	r1, #0
20006e7c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20006e80:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006e84:	970c      	str	r7, [sp, #48]	; 0x30
20006e86:	9117      	str	r1, [sp, #92]	; 0x5c
20006e88:	e527      	b.n	200068da <_vfprintf_r+0x39e>
20006e8a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006e8e:	9216      	str	r2, [sp, #88]	; 0x58
20006e90:	f01c 0f20 	tst.w	ip, #32
20006e94:	d023      	beq.n	20006ede <_vfprintf_r+0x9a2>
20006e96:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006e98:	2301      	movs	r3, #1
20006e9a:	1dc2      	adds	r2, r0, #7
20006e9c:	f022 0207 	bic.w	r2, r2, #7
20006ea0:	f102 0108 	add.w	r1, r2, #8
20006ea4:	910b      	str	r1, [sp, #44]	; 0x2c
20006ea6:	e9d2 ab00 	ldrd	sl, fp, [r2]
20006eaa:	ea5a 020b 	orrs.w	r2, sl, fp
20006eae:	bf0c      	ite	eq
20006eb0:	2200      	moveq	r2, #0
20006eb2:	2201      	movne	r2, #1
20006eb4:	e4d4      	b.n	20006860 <_vfprintf_r+0x324>
20006eb6:	990a      	ldr	r1, [sp, #40]	; 0x28
20006eb8:	462b      	mov	r3, r5
20006eba:	f041 0120 	orr.w	r1, r1, #32
20006ebe:	910a      	str	r1, [sp, #40]	; 0x28
20006ec0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006ec2:	782a      	ldrb	r2, [r5, #0]
20006ec4:	910b      	str	r1, [sp, #44]	; 0x2c
20006ec6:	f7ff bbe4 	b.w	20006692 <_vfprintf_r+0x156>
20006eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006ecc:	9216      	str	r2, [sp, #88]	; 0x58
20006ece:	f043 0310 	orr.w	r3, r3, #16
20006ed2:	930a      	str	r3, [sp, #40]	; 0x28
20006ed4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006ed8:	f01c 0f20 	tst.w	ip, #32
20006edc:	d1db      	bne.n	20006e96 <_vfprintf_r+0x95a>
20006ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006ee0:	f013 0f10 	tst.w	r3, #16
20006ee4:	f000 83d5 	beq.w	20007692 <_vfprintf_r+0x1156>
20006ee8:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006eea:	2301      	movs	r3, #1
20006eec:	1d02      	adds	r2, r0, #4
20006eee:	920b      	str	r2, [sp, #44]	; 0x2c
20006ef0:	6801      	ldr	r1, [r0, #0]
20006ef2:	1e0a      	subs	r2, r1, #0
20006ef4:	bf18      	it	ne
20006ef6:	2201      	movne	r2, #1
20006ef8:	468a      	mov	sl, r1
20006efa:	f04f 0b00 	mov.w	fp, #0
20006efe:	e4af      	b.n	20006860 <_vfprintf_r+0x324>
20006f00:	980a      	ldr	r0, [sp, #40]	; 0x28
20006f02:	9216      	str	r2, [sp, #88]	; 0x58
20006f04:	f64b 325c 	movw	r2, #47964	; 0xbb5c
20006f08:	f010 0f20 	tst.w	r0, #32
20006f0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006f10:	9219      	str	r2, [sp, #100]	; 0x64
20006f12:	f47f ac92 	bne.w	2000683a <_vfprintf_r+0x2fe>
20006f16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006f18:	f013 0f10 	tst.w	r3, #16
20006f1c:	f040 831a 	bne.w	20007554 <_vfprintf_r+0x1018>
20006f20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006f22:	f012 0f40 	tst.w	r2, #64	; 0x40
20006f26:	f000 8315 	beq.w	20007554 <_vfprintf_r+0x1018>
20006f2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006f2c:	f103 0c04 	add.w	ip, r3, #4
20006f30:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006f34:	f8b3 a000 	ldrh.w	sl, [r3]
20006f38:	46d2      	mov	sl, sl
20006f3a:	f04f 0b00 	mov.w	fp, #0
20006f3e:	e485      	b.n	2000684c <_vfprintf_r+0x310>
20006f40:	9216      	str	r2, [sp, #88]	; 0x58
20006f42:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20006f46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006f48:	f04f 0c01 	mov.w	ip, #1
20006f4c:	f04f 0000 	mov.w	r0, #0
20006f50:	3104      	adds	r1, #4
20006f52:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006f56:	6813      	ldr	r3, [r2, #0]
20006f58:	3204      	adds	r2, #4
20006f5a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20006f5e:	920b      	str	r2, [sp, #44]	; 0x2c
20006f60:	9113      	str	r1, [sp, #76]	; 0x4c
20006f62:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20006f66:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20006f6a:	e62f      	b.n	20006bcc <_vfprintf_r+0x690>
20006f6c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006f70:	9216      	str	r2, [sp, #88]	; 0x58
20006f72:	f01c 0f20 	tst.w	ip, #32
20006f76:	f47f aea3 	bne.w	20006cc0 <_vfprintf_r+0x784>
20006f7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006f7c:	f012 0f10 	tst.w	r2, #16
20006f80:	f040 82f1 	bne.w	20007566 <_vfprintf_r+0x102a>
20006f84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006f86:	f012 0f40 	tst.w	r2, #64	; 0x40
20006f8a:	f000 82ec 	beq.w	20007566 <_vfprintf_r+0x102a>
20006f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006f90:	f103 0c04 	add.w	ip, r3, #4
20006f94:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006f98:	f9b3 a000 	ldrsh.w	sl, [r3]
20006f9c:	46d2      	mov	sl, sl
20006f9e:	ea4f 7bea 	mov.w	fp, sl, asr #31
20006fa2:	e696      	b.n	20006cd2 <_vfprintf_r+0x796>
20006fa4:	990a      	ldr	r1, [sp, #40]	; 0x28
20006fa6:	9216      	str	r2, [sp, #88]	; 0x58
20006fa8:	f041 0110 	orr.w	r1, r1, #16
20006fac:	910a      	str	r1, [sp, #40]	; 0x28
20006fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006fb0:	f012 0320 	ands.w	r3, r2, #32
20006fb4:	f47f af11 	bne.w	20006dda <_vfprintf_r+0x89e>
20006fb8:	990a      	ldr	r1, [sp, #40]	; 0x28
20006fba:	f011 0210 	ands.w	r2, r1, #16
20006fbe:	f000 8354 	beq.w	2000766a <_vfprintf_r+0x112e>
20006fc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006fc4:	f102 0c04 	add.w	ip, r2, #4
20006fc8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006fcc:	6811      	ldr	r1, [r2, #0]
20006fce:	1e0a      	subs	r2, r1, #0
20006fd0:	bf18      	it	ne
20006fd2:	2201      	movne	r2, #1
20006fd4:	468a      	mov	sl, r1
20006fd6:	f04f 0b00 	mov.w	fp, #0
20006fda:	e441      	b.n	20006860 <_vfprintf_r+0x324>
20006fdc:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006fde:	2a65      	cmp	r2, #101	; 0x65
20006fe0:	f340 8128 	ble.w	20007234 <_vfprintf_r+0xcf8>
20006fe4:	9812      	ldr	r0, [sp, #72]	; 0x48
20006fe6:	2200      	movs	r2, #0
20006fe8:	2300      	movs	r3, #0
20006fea:	991b      	ldr	r1, [sp, #108]	; 0x6c
20006fec:	f004 f804 	bl	2000aff8 <__aeabi_dcmpeq>
20006ff0:	2800      	cmp	r0, #0
20006ff2:	f000 81be 	beq.w	20007372 <_vfprintf_r+0xe36>
20006ff6:	2301      	movs	r3, #1
20006ff8:	6063      	str	r3, [r4, #4]
20006ffa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20006ffe:	f64b 339c 	movw	r3, #48028	; 0xbb9c
20007002:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007006:	6023      	str	r3, [r4, #0]
20007008:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000700c:	3201      	adds	r2, #1
2000700e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007012:	3301      	adds	r3, #1
20007014:	2a07      	cmp	r2, #7
20007016:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000701a:	bfd8      	it	le
2000701c:	f104 0308 	addle.w	r3, r4, #8
20007020:	f300 839b 	bgt.w	2000775a <_vfprintf_r+0x121e>
20007024:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007028:	981a      	ldr	r0, [sp, #104]	; 0x68
2000702a:	4282      	cmp	r2, r0
2000702c:	db04      	blt.n	20007038 <_vfprintf_r+0xafc>
2000702e:	990a      	ldr	r1, [sp, #40]	; 0x28
20007030:	f011 0f01 	tst.w	r1, #1
20007034:	f43f ad49 	beq.w	20006aca <_vfprintf_r+0x58e>
20007038:	2201      	movs	r2, #1
2000703a:	605a      	str	r2, [r3, #4]
2000703c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007040:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007044:	3201      	adds	r2, #1
20007046:	981d      	ldr	r0, [sp, #116]	; 0x74
20007048:	3101      	adds	r1, #1
2000704a:	2a07      	cmp	r2, #7
2000704c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007050:	6018      	str	r0, [r3, #0]
20007052:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007056:	f300 855f 	bgt.w	20007b18 <_vfprintf_r+0x15dc>
2000705a:	3308      	adds	r3, #8
2000705c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000705e:	1e4f      	subs	r7, r1, #1
20007060:	2f00      	cmp	r7, #0
20007062:	f77f ad32 	ble.w	20006aca <_vfprintf_r+0x58e>
20007066:	2f10      	cmp	r7, #16
20007068:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 200075a0 <_vfprintf_r+0x1064>
2000706c:	f340 82ea 	ble.w	20007644 <_vfprintf_r+0x1108>
20007070:	4642      	mov	r2, r8
20007072:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20007076:	46a8      	mov	r8, r5
20007078:	2410      	movs	r4, #16
2000707a:	f10a 0a0c 	add.w	sl, sl, #12
2000707e:	4615      	mov	r5, r2
20007080:	e003      	b.n	2000708a <_vfprintf_r+0xb4e>
20007082:	3f10      	subs	r7, #16
20007084:	2f10      	cmp	r7, #16
20007086:	f340 82da 	ble.w	2000763e <_vfprintf_r+0x1102>
2000708a:	605c      	str	r4, [r3, #4]
2000708c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007090:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007094:	3201      	adds	r2, #1
20007096:	601d      	str	r5, [r3, #0]
20007098:	3110      	adds	r1, #16
2000709a:	2a07      	cmp	r2, #7
2000709c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200070a0:	f103 0308 	add.w	r3, r3, #8
200070a4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200070a8:	ddeb      	ble.n	20007082 <_vfprintf_r+0xb46>
200070aa:	4648      	mov	r0, r9
200070ac:	4631      	mov	r1, r6
200070ae:	4652      	mov	r2, sl
200070b0:	f7ff fa36 	bl	20006520 <__sprint_r>
200070b4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200070b8:	3304      	adds	r3, #4
200070ba:	2800      	cmp	r0, #0
200070bc:	d0e1      	beq.n	20007082 <_vfprintf_r+0xb46>
200070be:	f7ff bb5d 	b.w	2000677c <_vfprintf_r+0x240>
200070c2:	b97b      	cbnz	r3, 200070e4 <_vfprintf_r+0xba8>
200070c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200070c6:	f011 0f01 	tst.w	r1, #1
200070ca:	d00b      	beq.n	200070e4 <_vfprintf_r+0xba8>
200070cc:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200070d0:	2330      	movs	r3, #48	; 0x30
200070d2:	3204      	adds	r2, #4
200070d4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200070d8:	3227      	adds	r2, #39	; 0x27
200070da:	2301      	movs	r3, #1
200070dc:	9213      	str	r2, [sp, #76]	; 0x4c
200070de:	9310      	str	r3, [sp, #64]	; 0x40
200070e0:	f7ff bbf3 	b.w	200068ca <_vfprintf_r+0x38e>
200070e4:	9818      	ldr	r0, [sp, #96]	; 0x60
200070e6:	2100      	movs	r1, #0
200070e8:	9110      	str	r1, [sp, #64]	; 0x40
200070ea:	9013      	str	r0, [sp, #76]	; 0x4c
200070ec:	f7ff bbed 	b.w	200068ca <_vfprintf_r+0x38e>
200070f0:	980f      	ldr	r0, [sp, #60]	; 0x3c
200070f2:	990c      	ldr	r1, [sp, #48]	; 0x30
200070f4:	1a47      	subs	r7, r0, r1
200070f6:	2f00      	cmp	r7, #0
200070f8:	f77f ac84 	ble.w	20006a04 <_vfprintf_r+0x4c8>
200070fc:	2f10      	cmp	r7, #16
200070fe:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 200075a0 <_vfprintf_r+0x1064>
20007102:	dd2e      	ble.n	20007162 <_vfprintf_r+0xc26>
20007104:	4643      	mov	r3, r8
20007106:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000710a:	46a8      	mov	r8, r5
2000710c:	f04f 0a10 	mov.w	sl, #16
20007110:	f10b 0b0c 	add.w	fp, fp, #12
20007114:	461d      	mov	r5, r3
20007116:	e002      	b.n	2000711e <_vfprintf_r+0xbe2>
20007118:	3f10      	subs	r7, #16
2000711a:	2f10      	cmp	r7, #16
2000711c:	dd1e      	ble.n	2000715c <_vfprintf_r+0xc20>
2000711e:	f8c4 a004 	str.w	sl, [r4, #4]
20007122:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007126:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000712a:	3301      	adds	r3, #1
2000712c:	6025      	str	r5, [r4, #0]
2000712e:	3210      	adds	r2, #16
20007130:	2b07      	cmp	r3, #7
20007132:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007136:	f104 0408 	add.w	r4, r4, #8
2000713a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000713e:	ddeb      	ble.n	20007118 <_vfprintf_r+0xbdc>
20007140:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007144:	4648      	mov	r0, r9
20007146:	4631      	mov	r1, r6
20007148:	465a      	mov	r2, fp
2000714a:	3404      	adds	r4, #4
2000714c:	f7ff f9e8 	bl	20006520 <__sprint_r>
20007150:	2800      	cmp	r0, #0
20007152:	f47f ab13 	bne.w	2000677c <_vfprintf_r+0x240>
20007156:	3f10      	subs	r7, #16
20007158:	2f10      	cmp	r7, #16
2000715a:	dce0      	bgt.n	2000711e <_vfprintf_r+0xbe2>
2000715c:	462b      	mov	r3, r5
2000715e:	4645      	mov	r5, r8
20007160:	4698      	mov	r8, r3
20007162:	6067      	str	r7, [r4, #4]
20007164:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007168:	f8c4 8000 	str.w	r8, [r4]
2000716c:	1c5a      	adds	r2, r3, #1
2000716e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007172:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007176:	19db      	adds	r3, r3, r7
20007178:	2a07      	cmp	r2, #7
2000717a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000717e:	f300 823a 	bgt.w	200075f6 <_vfprintf_r+0x10ba>
20007182:	3408      	adds	r4, #8
20007184:	e43e      	b.n	20006a04 <_vfprintf_r+0x4c8>
20007186:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007188:	6063      	str	r3, [r4, #4]
2000718a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000718e:	6021      	str	r1, [r4, #0]
20007190:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007194:	3201      	adds	r2, #1
20007196:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000719a:	18cb      	adds	r3, r1, r3
2000719c:	2a07      	cmp	r2, #7
2000719e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200071a2:	f300 8549 	bgt.w	20007c38 <_vfprintf_r+0x16fc>
200071a6:	3408      	adds	r4, #8
200071a8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200071aa:	2301      	movs	r3, #1
200071ac:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200071b0:	6063      	str	r3, [r4, #4]
200071b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200071b6:	6022      	str	r2, [r4, #0]
200071b8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200071bc:	3301      	adds	r3, #1
200071be:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200071c2:	3201      	adds	r2, #1
200071c4:	2b07      	cmp	r3, #7
200071c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200071ca:	bfd8      	it	le
200071cc:	f104 0308 	addle.w	r3, r4, #8
200071d0:	f300 8523 	bgt.w	20007c1a <_vfprintf_r+0x16de>
200071d4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200071d6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200071da:	19c7      	adds	r7, r0, r7
200071dc:	981a      	ldr	r0, [sp, #104]	; 0x68
200071de:	601f      	str	r7, [r3, #0]
200071e0:	1a81      	subs	r1, r0, r2
200071e2:	6059      	str	r1, [r3, #4]
200071e4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200071e8:	1a8a      	subs	r2, r1, r2
200071ea:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200071ee:	1812      	adds	r2, r2, r0
200071f0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200071f4:	3101      	adds	r1, #1
200071f6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200071fa:	2907      	cmp	r1, #7
200071fc:	f340 8232 	ble.w	20007664 <_vfprintf_r+0x1128>
20007200:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007204:	4648      	mov	r0, r9
20007206:	4631      	mov	r1, r6
20007208:	320c      	adds	r2, #12
2000720a:	f7ff f989 	bl	20006520 <__sprint_r>
2000720e:	2800      	cmp	r0, #0
20007210:	f47f aab4 	bne.w	2000677c <_vfprintf_r+0x240>
20007214:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007218:	3304      	adds	r3, #4
2000721a:	e456      	b.n	20006aca <_vfprintf_r+0x58e>
2000721c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007220:	4648      	mov	r0, r9
20007222:	4631      	mov	r1, r6
20007224:	320c      	adds	r2, #12
20007226:	f7ff f97b 	bl	20006520 <__sprint_r>
2000722a:	2800      	cmp	r0, #0
2000722c:	f43f acb4 	beq.w	20006b98 <_vfprintf_r+0x65c>
20007230:	f7ff baa4 	b.w	2000677c <_vfprintf_r+0x240>
20007234:	991a      	ldr	r1, [sp, #104]	; 0x68
20007236:	2901      	cmp	r1, #1
20007238:	dd4c      	ble.n	200072d4 <_vfprintf_r+0xd98>
2000723a:	2301      	movs	r3, #1
2000723c:	6063      	str	r3, [r4, #4]
2000723e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007242:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007246:	3301      	adds	r3, #1
20007248:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000724a:	3201      	adds	r2, #1
2000724c:	2b07      	cmp	r3, #7
2000724e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007252:	6020      	str	r0, [r4, #0]
20007254:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007258:	f300 81b2 	bgt.w	200075c0 <_vfprintf_r+0x1084>
2000725c:	3408      	adds	r4, #8
2000725e:	2301      	movs	r3, #1
20007260:	6063      	str	r3, [r4, #4]
20007262:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007266:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000726a:	3301      	adds	r3, #1
2000726c:	991d      	ldr	r1, [sp, #116]	; 0x74
2000726e:	3201      	adds	r2, #1
20007270:	2b07      	cmp	r3, #7
20007272:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007276:	6021      	str	r1, [r4, #0]
20007278:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000727c:	f300 8192 	bgt.w	200075a4 <_vfprintf_r+0x1068>
20007280:	3408      	adds	r4, #8
20007282:	9812      	ldr	r0, [sp, #72]	; 0x48
20007284:	2200      	movs	r2, #0
20007286:	2300      	movs	r3, #0
20007288:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000728a:	f003 feb5 	bl	2000aff8 <__aeabi_dcmpeq>
2000728e:	2800      	cmp	r0, #0
20007290:	f040 811d 	bne.w	200074ce <_vfprintf_r+0xf92>
20007294:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20007296:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007298:	1e5a      	subs	r2, r3, #1
2000729a:	6062      	str	r2, [r4, #4]
2000729c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200072a0:	1c41      	adds	r1, r0, #1
200072a2:	6021      	str	r1, [r4, #0]
200072a4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200072a8:	3301      	adds	r3, #1
200072aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200072ae:	188a      	adds	r2, r1, r2
200072b0:	2b07      	cmp	r3, #7
200072b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200072b6:	dc21      	bgt.n	200072fc <_vfprintf_r+0xdc0>
200072b8:	3408      	adds	r4, #8
200072ba:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200072bc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200072c0:	981c      	ldr	r0, [sp, #112]	; 0x70
200072c2:	6022      	str	r2, [r4, #0]
200072c4:	6063      	str	r3, [r4, #4]
200072c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200072ca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200072ce:	3301      	adds	r3, #1
200072d0:	f7ff bbf0 	b.w	20006ab4 <_vfprintf_r+0x578>
200072d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200072d6:	f012 0f01 	tst.w	r2, #1
200072da:	d1ae      	bne.n	2000723a <_vfprintf_r+0xcfe>
200072dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200072de:	2301      	movs	r3, #1
200072e0:	6063      	str	r3, [r4, #4]
200072e2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200072e6:	6022      	str	r2, [r4, #0]
200072e8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200072ec:	3301      	adds	r3, #1
200072ee:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200072f2:	3201      	adds	r2, #1
200072f4:	2b07      	cmp	r3, #7
200072f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200072fa:	dddd      	ble.n	200072b8 <_vfprintf_r+0xd7c>
200072fc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007300:	4648      	mov	r0, r9
20007302:	4631      	mov	r1, r6
20007304:	320c      	adds	r2, #12
20007306:	f7ff f90b 	bl	20006520 <__sprint_r>
2000730a:	2800      	cmp	r0, #0
2000730c:	f47f aa36 	bne.w	2000677c <_vfprintf_r+0x240>
20007310:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007314:	3404      	adds	r4, #4
20007316:	e7d0      	b.n	200072ba <_vfprintf_r+0xd7e>
20007318:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000731c:	4648      	mov	r0, r9
2000731e:	4631      	mov	r1, r6
20007320:	320c      	adds	r2, #12
20007322:	f7ff f8fd 	bl	20006520 <__sprint_r>
20007326:	2800      	cmp	r0, #0
20007328:	f47f aa28 	bne.w	2000677c <_vfprintf_r+0x240>
2000732c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007330:	3404      	adds	r4, #4
20007332:	f7ff bbb0 	b.w	20006a96 <_vfprintf_r+0x55a>
20007336:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000733a:	4648      	mov	r0, r9
2000733c:	4631      	mov	r1, r6
2000733e:	320c      	adds	r2, #12
20007340:	f7ff f8ee 	bl	20006520 <__sprint_r>
20007344:	2800      	cmp	r0, #0
20007346:	f47f aa19 	bne.w	2000677c <_vfprintf_r+0x240>
2000734a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000734e:	3404      	adds	r4, #4
20007350:	f7ff bb3c 	b.w	200069cc <_vfprintf_r+0x490>
20007354:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007358:	4648      	mov	r0, r9
2000735a:	4631      	mov	r1, r6
2000735c:	320c      	adds	r2, #12
2000735e:	f7ff f8df 	bl	20006520 <__sprint_r>
20007362:	2800      	cmp	r0, #0
20007364:	f47f aa0a 	bne.w	2000677c <_vfprintf_r+0x240>
20007368:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000736c:	3404      	adds	r4, #4
2000736e:	f7ff bb43 	b.w	200069f8 <_vfprintf_r+0x4bc>
20007372:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20007376:	2b00      	cmp	r3, #0
20007378:	f340 81fd 	ble.w	20007776 <_vfprintf_r+0x123a>
2000737c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000737e:	428b      	cmp	r3, r1
20007380:	f6ff af01 	blt.w	20007186 <_vfprintf_r+0xc4a>
20007384:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20007386:	6061      	str	r1, [r4, #4]
20007388:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000738c:	6022      	str	r2, [r4, #0]
2000738e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007392:	3301      	adds	r3, #1
20007394:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007398:	1852      	adds	r2, r2, r1
2000739a:	2b07      	cmp	r3, #7
2000739c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200073a0:	bfd8      	it	le
200073a2:	f104 0308 	addle.w	r3, r4, #8
200073a6:	f300 8429 	bgt.w	20007bfc <_vfprintf_r+0x16c0>
200073aa:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
200073ae:	981a      	ldr	r0, [sp, #104]	; 0x68
200073b0:	1a24      	subs	r4, r4, r0
200073b2:	2c00      	cmp	r4, #0
200073b4:	f340 81b3 	ble.w	2000771e <_vfprintf_r+0x11e2>
200073b8:	2c10      	cmp	r4, #16
200073ba:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 200075a0 <_vfprintf_r+0x1064>
200073be:	f340 819d 	ble.w	200076fc <_vfprintf_r+0x11c0>
200073c2:	4642      	mov	r2, r8
200073c4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200073c8:	46a8      	mov	r8, r5
200073ca:	2710      	movs	r7, #16
200073cc:	f10a 0a0c 	add.w	sl, sl, #12
200073d0:	4615      	mov	r5, r2
200073d2:	e003      	b.n	200073dc <_vfprintf_r+0xea0>
200073d4:	3c10      	subs	r4, #16
200073d6:	2c10      	cmp	r4, #16
200073d8:	f340 818d 	ble.w	200076f6 <_vfprintf_r+0x11ba>
200073dc:	605f      	str	r7, [r3, #4]
200073de:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200073e2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200073e6:	3201      	adds	r2, #1
200073e8:	601d      	str	r5, [r3, #0]
200073ea:	3110      	adds	r1, #16
200073ec:	2a07      	cmp	r2, #7
200073ee:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200073f2:	f103 0308 	add.w	r3, r3, #8
200073f6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200073fa:	ddeb      	ble.n	200073d4 <_vfprintf_r+0xe98>
200073fc:	4648      	mov	r0, r9
200073fe:	4631      	mov	r1, r6
20007400:	4652      	mov	r2, sl
20007402:	f7ff f88d 	bl	20006520 <__sprint_r>
20007406:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000740a:	3304      	adds	r3, #4
2000740c:	2800      	cmp	r0, #0
2000740e:	d0e1      	beq.n	200073d4 <_vfprintf_r+0xe98>
20007410:	f7ff b9b4 	b.w	2000677c <_vfprintf_r+0x240>
20007414:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007416:	9819      	ldr	r0, [sp, #100]	; 0x64
20007418:	4613      	mov	r3, r2
2000741a:	9213      	str	r2, [sp, #76]	; 0x4c
2000741c:	f00a 020f 	and.w	r2, sl, #15
20007420:	ea4f 111a 	mov.w	r1, sl, lsr #4
20007424:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20007428:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
2000742c:	5c82      	ldrb	r2, [r0, r2]
2000742e:	468a      	mov	sl, r1
20007430:	46e3      	mov	fp, ip
20007432:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007436:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000743a:	d1ef      	bne.n	2000741c <_vfprintf_r+0xee0>
2000743c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000743e:	9313      	str	r3, [sp, #76]	; 0x4c
20007440:	1ac0      	subs	r0, r0, r3
20007442:	9010      	str	r0, [sp, #64]	; 0x40
20007444:	f7ff ba41 	b.w	200068ca <_vfprintf_r+0x38e>
20007448:	2209      	movs	r2, #9
2000744a:	2300      	movs	r3, #0
2000744c:	4552      	cmp	r2, sl
2000744e:	eb73 000b 	sbcs.w	r0, r3, fp
20007452:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20007456:	d21f      	bcs.n	20007498 <_vfprintf_r+0xf5c>
20007458:	4623      	mov	r3, r4
2000745a:	4644      	mov	r4, r8
2000745c:	46b8      	mov	r8, r7
2000745e:	461f      	mov	r7, r3
20007460:	4650      	mov	r0, sl
20007462:	4659      	mov	r1, fp
20007464:	220a      	movs	r2, #10
20007466:	2300      	movs	r3, #0
20007468:	f003 fe20 	bl	2000b0ac <__aeabi_uldivmod>
2000746c:	2300      	movs	r3, #0
2000746e:	4650      	mov	r0, sl
20007470:	4659      	mov	r1, fp
20007472:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20007476:	220a      	movs	r2, #10
20007478:	f804 cd01 	strb.w	ip, [r4, #-1]!
2000747c:	f003 fe16 	bl	2000b0ac <__aeabi_uldivmod>
20007480:	2209      	movs	r2, #9
20007482:	2300      	movs	r3, #0
20007484:	4682      	mov	sl, r0
20007486:	468b      	mov	fp, r1
20007488:	4552      	cmp	r2, sl
2000748a:	eb73 030b 	sbcs.w	r3, r3, fp
2000748e:	d3e7      	bcc.n	20007460 <_vfprintf_r+0xf24>
20007490:	463b      	mov	r3, r7
20007492:	4647      	mov	r7, r8
20007494:	46a0      	mov	r8, r4
20007496:	461c      	mov	r4, r3
20007498:	f108 30ff 	add.w	r0, r8, #4294967295
2000749c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
200074a0:	9013      	str	r0, [sp, #76]	; 0x4c
200074a2:	f808 ac01 	strb.w	sl, [r8, #-1]
200074a6:	9918      	ldr	r1, [sp, #96]	; 0x60
200074a8:	1a09      	subs	r1, r1, r0
200074aa:	9110      	str	r1, [sp, #64]	; 0x40
200074ac:	f7ff ba0d 	b.w	200068ca <_vfprintf_r+0x38e>
200074b0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200074b4:	4648      	mov	r0, r9
200074b6:	4631      	mov	r1, r6
200074b8:	320c      	adds	r2, #12
200074ba:	f7ff f831 	bl	20006520 <__sprint_r>
200074be:	2800      	cmp	r0, #0
200074c0:	f47f a95c 	bne.w	2000677c <_vfprintf_r+0x240>
200074c4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200074c8:	3404      	adds	r4, #4
200074ca:	f7ff ba68 	b.w	2000699e <_vfprintf_r+0x462>
200074ce:	991a      	ldr	r1, [sp, #104]	; 0x68
200074d0:	1e4f      	subs	r7, r1, #1
200074d2:	2f00      	cmp	r7, #0
200074d4:	f77f aef1 	ble.w	200072ba <_vfprintf_r+0xd7e>
200074d8:	2f10      	cmp	r7, #16
200074da:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 200075a0 <_vfprintf_r+0x1064>
200074de:	dd4e      	ble.n	2000757e <_vfprintf_r+0x1042>
200074e0:	4643      	mov	r3, r8
200074e2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200074e6:	46a8      	mov	r8, r5
200074e8:	f04f 0a10 	mov.w	sl, #16
200074ec:	f10b 0b0c 	add.w	fp, fp, #12
200074f0:	461d      	mov	r5, r3
200074f2:	e002      	b.n	200074fa <_vfprintf_r+0xfbe>
200074f4:	3f10      	subs	r7, #16
200074f6:	2f10      	cmp	r7, #16
200074f8:	dd3e      	ble.n	20007578 <_vfprintf_r+0x103c>
200074fa:	f8c4 a004 	str.w	sl, [r4, #4]
200074fe:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007502:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007506:	3301      	adds	r3, #1
20007508:	6025      	str	r5, [r4, #0]
2000750a:	3210      	adds	r2, #16
2000750c:	2b07      	cmp	r3, #7
2000750e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007512:	f104 0408 	add.w	r4, r4, #8
20007516:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000751a:	ddeb      	ble.n	200074f4 <_vfprintf_r+0xfb8>
2000751c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007520:	4648      	mov	r0, r9
20007522:	4631      	mov	r1, r6
20007524:	465a      	mov	r2, fp
20007526:	3404      	adds	r4, #4
20007528:	f7fe fffa 	bl	20006520 <__sprint_r>
2000752c:	2800      	cmp	r0, #0
2000752e:	d0e1      	beq.n	200074f4 <_vfprintf_r+0xfb8>
20007530:	f7ff b924 	b.w	2000677c <_vfprintf_r+0x240>
20007534:	9816      	ldr	r0, [sp, #88]	; 0x58
20007536:	2130      	movs	r1, #48	; 0x30
20007538:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000753c:	2201      	movs	r2, #1
2000753e:	2302      	movs	r3, #2
20007540:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20007544:	f04c 0c02 	orr.w	ip, ip, #2
20007548:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
2000754c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007550:	f7ff b986 	b.w	20006860 <_vfprintf_r+0x324>
20007554:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007556:	1d01      	adds	r1, r0, #4
20007558:	6803      	ldr	r3, [r0, #0]
2000755a:	910b      	str	r1, [sp, #44]	; 0x2c
2000755c:	469a      	mov	sl, r3
2000755e:	f04f 0b00 	mov.w	fp, #0
20007562:	f7ff b973 	b.w	2000684c <_vfprintf_r+0x310>
20007566:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007568:	1d01      	adds	r1, r0, #4
2000756a:	6803      	ldr	r3, [r0, #0]
2000756c:	910b      	str	r1, [sp, #44]	; 0x2c
2000756e:	469a      	mov	sl, r3
20007570:	ea4f 7bea 	mov.w	fp, sl, asr #31
20007574:	f7ff bbad 	b.w	20006cd2 <_vfprintf_r+0x796>
20007578:	462b      	mov	r3, r5
2000757a:	4645      	mov	r5, r8
2000757c:	4698      	mov	r8, r3
2000757e:	6067      	str	r7, [r4, #4]
20007580:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007584:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007588:	3301      	adds	r3, #1
2000758a:	f8c4 8000 	str.w	r8, [r4]
2000758e:	19d2      	adds	r2, r2, r7
20007590:	2b07      	cmp	r3, #7
20007592:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007596:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000759a:	f77f ae8d 	ble.w	200072b8 <_vfprintf_r+0xd7c>
2000759e:	e6ad      	b.n	200072fc <_vfprintf_r+0xdc0>
200075a0:	2000bbb0 	.word	0x2000bbb0
200075a4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200075a8:	4648      	mov	r0, r9
200075aa:	4631      	mov	r1, r6
200075ac:	320c      	adds	r2, #12
200075ae:	f7fe ffb7 	bl	20006520 <__sprint_r>
200075b2:	2800      	cmp	r0, #0
200075b4:	f47f a8e2 	bne.w	2000677c <_vfprintf_r+0x240>
200075b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200075bc:	3404      	adds	r4, #4
200075be:	e660      	b.n	20007282 <_vfprintf_r+0xd46>
200075c0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200075c4:	4648      	mov	r0, r9
200075c6:	4631      	mov	r1, r6
200075c8:	320c      	adds	r2, #12
200075ca:	f7fe ffa9 	bl	20006520 <__sprint_r>
200075ce:	2800      	cmp	r0, #0
200075d0:	f47f a8d4 	bne.w	2000677c <_vfprintf_r+0x240>
200075d4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200075d8:	3404      	adds	r4, #4
200075da:	e640      	b.n	2000725e <_vfprintf_r+0xd22>
200075dc:	2830      	cmp	r0, #48	; 0x30
200075de:	f000 82ec 	beq.w	20007bba <_vfprintf_r+0x167e>
200075e2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200075e4:	2330      	movs	r3, #48	; 0x30
200075e6:	f800 3d01 	strb.w	r3, [r0, #-1]!
200075ea:	9918      	ldr	r1, [sp, #96]	; 0x60
200075ec:	9013      	str	r0, [sp, #76]	; 0x4c
200075ee:	1a09      	subs	r1, r1, r0
200075f0:	9110      	str	r1, [sp, #64]	; 0x40
200075f2:	f7ff b96a 	b.w	200068ca <_vfprintf_r+0x38e>
200075f6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200075fa:	4648      	mov	r0, r9
200075fc:	4631      	mov	r1, r6
200075fe:	320c      	adds	r2, #12
20007600:	f7fe ff8e 	bl	20006520 <__sprint_r>
20007604:	2800      	cmp	r0, #0
20007606:	f47f a8b9 	bne.w	2000677c <_vfprintf_r+0x240>
2000760a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000760e:	3404      	adds	r4, #4
20007610:	f7ff b9f8 	b.w	20006a04 <_vfprintf_r+0x4c8>
20007614:	f1da 0a00 	rsbs	sl, sl, #0
20007618:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
2000761c:	232d      	movs	r3, #45	; 0x2d
2000761e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007622:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007626:	bf0c      	ite	eq
20007628:	2200      	moveq	r2, #0
2000762a:	2201      	movne	r2, #1
2000762c:	2301      	movs	r3, #1
2000762e:	f7ff b91b 	b.w	20006868 <_vfprintf_r+0x32c>
20007632:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007634:	462b      	mov	r3, r5
20007636:	782a      	ldrb	r2, [r5, #0]
20007638:	910b      	str	r1, [sp, #44]	; 0x2c
2000763a:	f7ff b82a 	b.w	20006692 <_vfprintf_r+0x156>
2000763e:	462a      	mov	r2, r5
20007640:	4645      	mov	r5, r8
20007642:	4690      	mov	r8, r2
20007644:	605f      	str	r7, [r3, #4]
20007646:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000764a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000764e:	3201      	adds	r2, #1
20007650:	f8c3 8000 	str.w	r8, [r3]
20007654:	19c9      	adds	r1, r1, r7
20007656:	2a07      	cmp	r2, #7
20007658:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000765c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007660:	f73f adce 	bgt.w	20007200 <_vfprintf_r+0xcc4>
20007664:	3308      	adds	r3, #8
20007666:	f7ff ba30 	b.w	20006aca <_vfprintf_r+0x58e>
2000766a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000766c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20007670:	f000 81ed 	beq.w	20007a4e <_vfprintf_r+0x1512>
20007674:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007676:	4613      	mov	r3, r2
20007678:	1d0a      	adds	r2, r1, #4
2000767a:	920b      	str	r2, [sp, #44]	; 0x2c
2000767c:	f8b1 a000 	ldrh.w	sl, [r1]
20007680:	f1ba 0200 	subs.w	r2, sl, #0
20007684:	bf18      	it	ne
20007686:	2201      	movne	r2, #1
20007688:	46d2      	mov	sl, sl
2000768a:	f04f 0b00 	mov.w	fp, #0
2000768e:	f7ff b8e7 	b.w	20006860 <_vfprintf_r+0x324>
20007692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007694:	f013 0f40 	tst.w	r3, #64	; 0x40
20007698:	f000 81cc 	beq.w	20007a34 <_vfprintf_r+0x14f8>
2000769c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000769e:	2301      	movs	r3, #1
200076a0:	1d01      	adds	r1, r0, #4
200076a2:	910b      	str	r1, [sp, #44]	; 0x2c
200076a4:	f8b0 a000 	ldrh.w	sl, [r0]
200076a8:	f1ba 0200 	subs.w	r2, sl, #0
200076ac:	bf18      	it	ne
200076ae:	2201      	movne	r2, #1
200076b0:	46d2      	mov	sl, sl
200076b2:	f04f 0b00 	mov.w	fp, #0
200076b6:	f7ff b8d3 	b.w	20006860 <_vfprintf_r+0x324>
200076ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200076bc:	f013 0f10 	tst.w	r3, #16
200076c0:	f000 81a4 	beq.w	20007a0c <_vfprintf_r+0x14d0>
200076c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200076c6:	9911      	ldr	r1, [sp, #68]	; 0x44
200076c8:	f100 0a04 	add.w	sl, r0, #4
200076cc:	6803      	ldr	r3, [r0, #0]
200076ce:	6019      	str	r1, [r3, #0]
200076d0:	f7fe bf9c 	b.w	2000660c <_vfprintf_r+0xd0>
200076d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200076d6:	1dc3      	adds	r3, r0, #7
200076d8:	f023 0307 	bic.w	r3, r3, #7
200076dc:	f103 0108 	add.w	r1, r3, #8
200076e0:	910b      	str	r1, [sp, #44]	; 0x2c
200076e2:	f8d3 8004 	ldr.w	r8, [r3, #4]
200076e6:	f8d3 a000 	ldr.w	sl, [r3]
200076ea:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200076ee:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200076f2:	f7ff bb11 	b.w	20006d18 <_vfprintf_r+0x7dc>
200076f6:	462a      	mov	r2, r5
200076f8:	4645      	mov	r5, r8
200076fa:	4690      	mov	r8, r2
200076fc:	605c      	str	r4, [r3, #4]
200076fe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007702:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007706:	3201      	adds	r2, #1
20007708:	f8c3 8000 	str.w	r8, [r3]
2000770c:	1909      	adds	r1, r1, r4
2000770e:	2a07      	cmp	r2, #7
20007710:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007714:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007718:	f300 82ea 	bgt.w	20007cf0 <_vfprintf_r+0x17b4>
2000771c:	3308      	adds	r3, #8
2000771e:	990a      	ldr	r1, [sp, #40]	; 0x28
20007720:	f011 0f01 	tst.w	r1, #1
20007724:	f43f a9d1 	beq.w	20006aca <_vfprintf_r+0x58e>
20007728:	2201      	movs	r2, #1
2000772a:	605a      	str	r2, [r3, #4]
2000772c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007730:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007734:	3201      	adds	r2, #1
20007736:	981d      	ldr	r0, [sp, #116]	; 0x74
20007738:	3101      	adds	r1, #1
2000773a:	2a07      	cmp	r2, #7
2000773c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007740:	6018      	str	r0, [r3, #0]
20007742:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007746:	f73f ad5b 	bgt.w	20007200 <_vfprintf_r+0xcc4>
2000774a:	3308      	adds	r3, #8
2000774c:	f7ff b9bd 	b.w	20006aca <_vfprintf_r+0x58e>
20007750:	232d      	movs	r3, #45	; 0x2d
20007752:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007756:	f7ff baf2 	b.w	20006d3e <_vfprintf_r+0x802>
2000775a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000775e:	4648      	mov	r0, r9
20007760:	4631      	mov	r1, r6
20007762:	320c      	adds	r2, #12
20007764:	f7fe fedc 	bl	20006520 <__sprint_r>
20007768:	2800      	cmp	r0, #0
2000776a:	f47f a807 	bne.w	2000677c <_vfprintf_r+0x240>
2000776e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007772:	3304      	adds	r3, #4
20007774:	e456      	b.n	20007024 <_vfprintf_r+0xae8>
20007776:	2301      	movs	r3, #1
20007778:	6063      	str	r3, [r4, #4]
2000777a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000777e:	f64b 339c 	movw	r3, #48028	; 0xbb9c
20007782:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007786:	6023      	str	r3, [r4, #0]
20007788:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000778c:	3201      	adds	r2, #1
2000778e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007792:	3301      	adds	r3, #1
20007794:	2a07      	cmp	r2, #7
20007796:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000779a:	bfd8      	it	le
2000779c:	f104 0308 	addle.w	r3, r4, #8
200077a0:	f300 8187 	bgt.w	20007ab2 <_vfprintf_r+0x1576>
200077a4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200077a8:	b93a      	cbnz	r2, 200077ba <_vfprintf_r+0x127e>
200077aa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200077ac:	b92a      	cbnz	r2, 200077ba <_vfprintf_r+0x127e>
200077ae:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200077b2:	f01c 0f01 	tst.w	ip, #1
200077b6:	f43f a988 	beq.w	20006aca <_vfprintf_r+0x58e>
200077ba:	2201      	movs	r2, #1
200077bc:	605a      	str	r2, [r3, #4]
200077be:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200077c2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200077c6:	3201      	adds	r2, #1
200077c8:	981d      	ldr	r0, [sp, #116]	; 0x74
200077ca:	3101      	adds	r1, #1
200077cc:	2a07      	cmp	r2, #7
200077ce:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200077d2:	6018      	str	r0, [r3, #0]
200077d4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200077d8:	f300 8179 	bgt.w	20007ace <_vfprintf_r+0x1592>
200077dc:	3308      	adds	r3, #8
200077de:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200077e2:	427f      	negs	r7, r7
200077e4:	2f00      	cmp	r7, #0
200077e6:	f340 81b3 	ble.w	20007b50 <_vfprintf_r+0x1614>
200077ea:	2f10      	cmp	r7, #16
200077ec:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20007e40 <_vfprintf_r+0x1904>
200077f0:	f340 81d2 	ble.w	20007b98 <_vfprintf_r+0x165c>
200077f4:	4642      	mov	r2, r8
200077f6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200077fa:	46a8      	mov	r8, r5
200077fc:	2410      	movs	r4, #16
200077fe:	f10a 0a0c 	add.w	sl, sl, #12
20007802:	4615      	mov	r5, r2
20007804:	e003      	b.n	2000780e <_vfprintf_r+0x12d2>
20007806:	3f10      	subs	r7, #16
20007808:	2f10      	cmp	r7, #16
2000780a:	f340 81c2 	ble.w	20007b92 <_vfprintf_r+0x1656>
2000780e:	605c      	str	r4, [r3, #4]
20007810:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007814:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007818:	3201      	adds	r2, #1
2000781a:	601d      	str	r5, [r3, #0]
2000781c:	3110      	adds	r1, #16
2000781e:	2a07      	cmp	r2, #7
20007820:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007824:	f103 0308 	add.w	r3, r3, #8
20007828:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000782c:	ddeb      	ble.n	20007806 <_vfprintf_r+0x12ca>
2000782e:	4648      	mov	r0, r9
20007830:	4631      	mov	r1, r6
20007832:	4652      	mov	r2, sl
20007834:	f7fe fe74 	bl	20006520 <__sprint_r>
20007838:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000783c:	3304      	adds	r3, #4
2000783e:	2800      	cmp	r0, #0
20007840:	d0e1      	beq.n	20007806 <_vfprintf_r+0x12ca>
20007842:	f7fe bf9b 	b.w	2000677c <_vfprintf_r+0x240>
20007846:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007848:	1c6b      	adds	r3, r5, #1
2000784a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000784c:	f042 0220 	orr.w	r2, r2, #32
20007850:	920a      	str	r2, [sp, #40]	; 0x28
20007852:	786a      	ldrb	r2, [r5, #1]
20007854:	910b      	str	r1, [sp, #44]	; 0x2c
20007856:	f7fe bf1c 	b.w	20006692 <_vfprintf_r+0x156>
2000785a:	4650      	mov	r0, sl
2000785c:	4641      	mov	r1, r8
2000785e:	f002 fff3 	bl	2000a848 <__isnand>
20007862:	2800      	cmp	r0, #0
20007864:	f040 80ff 	bne.w	20007a66 <_vfprintf_r+0x152a>
20007868:	f1b7 3fff 	cmp.w	r7, #4294967295
2000786c:	f000 8251 	beq.w	20007d12 <_vfprintf_r+0x17d6>
20007870:	9816      	ldr	r0, [sp, #88]	; 0x58
20007872:	2867      	cmp	r0, #103	; 0x67
20007874:	bf14      	ite	ne
20007876:	2300      	movne	r3, #0
20007878:	2301      	moveq	r3, #1
2000787a:	2847      	cmp	r0, #71	; 0x47
2000787c:	bf08      	it	eq
2000787e:	f043 0301 	orreq.w	r3, r3, #1
20007882:	b113      	cbz	r3, 2000788a <_vfprintf_r+0x134e>
20007884:	2f00      	cmp	r7, #0
20007886:	bf08      	it	eq
20007888:	2701      	moveq	r7, #1
2000788a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
2000788e:	4643      	mov	r3, r8
20007890:	4652      	mov	r2, sl
20007892:	990a      	ldr	r1, [sp, #40]	; 0x28
20007894:	e9c0 2300 	strd	r2, r3, [r0]
20007898:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
2000789c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
200078a0:	910a      	str	r1, [sp, #40]	; 0x28
200078a2:	2b00      	cmp	r3, #0
200078a4:	f2c0 8264 	blt.w	20007d70 <_vfprintf_r+0x1834>
200078a8:	2100      	movs	r1, #0
200078aa:	9117      	str	r1, [sp, #92]	; 0x5c
200078ac:	9816      	ldr	r0, [sp, #88]	; 0x58
200078ae:	2866      	cmp	r0, #102	; 0x66
200078b0:	bf14      	ite	ne
200078b2:	2300      	movne	r3, #0
200078b4:	2301      	moveq	r3, #1
200078b6:	2846      	cmp	r0, #70	; 0x46
200078b8:	bf08      	it	eq
200078ba:	f043 0301 	orreq.w	r3, r3, #1
200078be:	9310      	str	r3, [sp, #64]	; 0x40
200078c0:	2b00      	cmp	r3, #0
200078c2:	f000 81d1 	beq.w	20007c68 <_vfprintf_r+0x172c>
200078c6:	46bc      	mov	ip, r7
200078c8:	2303      	movs	r3, #3
200078ca:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200078ce:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200078d2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200078d6:	4648      	mov	r0, r9
200078d8:	9300      	str	r3, [sp, #0]
200078da:	9102      	str	r1, [sp, #8]
200078dc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200078e0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200078e4:	310c      	adds	r1, #12
200078e6:	f8cd c004 	str.w	ip, [sp, #4]
200078ea:	9103      	str	r1, [sp, #12]
200078ec:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200078f0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200078f4:	9104      	str	r1, [sp, #16]
200078f6:	f000 fbc7 	bl	20008088 <_dtoa_r>
200078fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
200078fc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007900:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20007904:	bf18      	it	ne
20007906:	2301      	movne	r3, #1
20007908:	2a47      	cmp	r2, #71	; 0x47
2000790a:	bf0c      	ite	eq
2000790c:	2300      	moveq	r3, #0
2000790e:	f003 0301 	andne.w	r3, r3, #1
20007912:	9013      	str	r0, [sp, #76]	; 0x4c
20007914:	b933      	cbnz	r3, 20007924 <_vfprintf_r+0x13e8>
20007916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007918:	f013 0f01 	tst.w	r3, #1
2000791c:	bf08      	it	eq
2000791e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20007922:	d016      	beq.n	20007952 <_vfprintf_r+0x1416>
20007924:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007926:	9910      	ldr	r1, [sp, #64]	; 0x40
20007928:	eb00 0b0c 	add.w	fp, r0, ip
2000792c:	b131      	cbz	r1, 2000793c <_vfprintf_r+0x1400>
2000792e:	7803      	ldrb	r3, [r0, #0]
20007930:	2b30      	cmp	r3, #48	; 0x30
20007932:	f000 80da 	beq.w	20007aea <_vfprintf_r+0x15ae>
20007936:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000793a:	449b      	add	fp, r3
2000793c:	4650      	mov	r0, sl
2000793e:	2200      	movs	r2, #0
20007940:	2300      	movs	r3, #0
20007942:	4641      	mov	r1, r8
20007944:	f003 fb58 	bl	2000aff8 <__aeabi_dcmpeq>
20007948:	2800      	cmp	r0, #0
2000794a:	f000 81c2 	beq.w	20007cd2 <_vfprintf_r+0x1796>
2000794e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20007952:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007954:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007956:	2a67      	cmp	r2, #103	; 0x67
20007958:	bf14      	ite	ne
2000795a:	2300      	movne	r3, #0
2000795c:	2301      	moveq	r3, #1
2000795e:	2a47      	cmp	r2, #71	; 0x47
20007960:	bf08      	it	eq
20007962:	f043 0301 	orreq.w	r3, r3, #1
20007966:	ebc0 000b 	rsb	r0, r0, fp
2000796a:	901a      	str	r0, [sp, #104]	; 0x68
2000796c:	2b00      	cmp	r3, #0
2000796e:	f000 818a 	beq.w	20007c86 <_vfprintf_r+0x174a>
20007972:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20007976:	f111 0f03 	cmn.w	r1, #3
2000797a:	9110      	str	r1, [sp, #64]	; 0x40
2000797c:	db02      	blt.n	20007984 <_vfprintf_r+0x1448>
2000797e:	428f      	cmp	r7, r1
20007980:	f280 818c 	bge.w	20007c9c <_vfprintf_r+0x1760>
20007984:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007986:	3a02      	subs	r2, #2
20007988:	9216      	str	r2, [sp, #88]	; 0x58
2000798a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000798c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000798e:	1e4b      	subs	r3, r1, #1
20007990:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007994:	2b00      	cmp	r3, #0
20007996:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
2000799a:	f2c0 8234 	blt.w	20007e06 <_vfprintf_r+0x18ca>
2000799e:	222b      	movs	r2, #43	; 0x2b
200079a0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200079a4:	2b09      	cmp	r3, #9
200079a6:	f300 81b6 	bgt.w	20007d16 <_vfprintf_r+0x17da>
200079aa:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200079ae:	3330      	adds	r3, #48	; 0x30
200079b0:	3204      	adds	r2, #4
200079b2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200079b6:	2330      	movs	r3, #48	; 0x30
200079b8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200079bc:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200079c0:	981a      	ldr	r0, [sp, #104]	; 0x68
200079c2:	991a      	ldr	r1, [sp, #104]	; 0x68
200079c4:	1ad3      	subs	r3, r2, r3
200079c6:	1818      	adds	r0, r3, r0
200079c8:	931c      	str	r3, [sp, #112]	; 0x70
200079ca:	2901      	cmp	r1, #1
200079cc:	9010      	str	r0, [sp, #64]	; 0x40
200079ce:	f340 8210 	ble.w	20007df2 <_vfprintf_r+0x18b6>
200079d2:	9810      	ldr	r0, [sp, #64]	; 0x40
200079d4:	3001      	adds	r0, #1
200079d6:	9010      	str	r0, [sp, #64]	; 0x40
200079d8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200079dc:	910c      	str	r1, [sp, #48]	; 0x30
200079de:	9817      	ldr	r0, [sp, #92]	; 0x5c
200079e0:	2800      	cmp	r0, #0
200079e2:	f000 816e 	beq.w	20007cc2 <_vfprintf_r+0x1786>
200079e6:	232d      	movs	r3, #45	; 0x2d
200079e8:	2100      	movs	r1, #0
200079ea:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200079ee:	9117      	str	r1, [sp, #92]	; 0x5c
200079f0:	f7fe bf74 	b.w	200068dc <_vfprintf_r+0x3a0>
200079f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
200079f6:	f04f 0c00 	mov.w	ip, #0
200079fa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200079fe:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20007a02:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20007a06:	920c      	str	r2, [sp, #48]	; 0x30
20007a08:	f7fe bf67 	b.w	200068da <_vfprintf_r+0x39e>
20007a0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007a0e:	f012 0f40 	tst.w	r2, #64	; 0x40
20007a12:	bf17      	itett	ne
20007a14:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20007a16:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20007a18:	9911      	ldrne	r1, [sp, #68]	; 0x44
20007a1a:	f100 0a04 	addne.w	sl, r0, #4
20007a1e:	bf11      	iteee	ne
20007a20:	6803      	ldrne	r3, [r0, #0]
20007a22:	f102 0a04 	addeq.w	sl, r2, #4
20007a26:	6813      	ldreq	r3, [r2, #0]
20007a28:	9811      	ldreq	r0, [sp, #68]	; 0x44
20007a2a:	bf14      	ite	ne
20007a2c:	8019      	strhne	r1, [r3, #0]
20007a2e:	6018      	streq	r0, [r3, #0]
20007a30:	f7fe bdec 	b.w	2000660c <_vfprintf_r+0xd0>
20007a34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007a36:	1d13      	adds	r3, r2, #4
20007a38:	930b      	str	r3, [sp, #44]	; 0x2c
20007a3a:	6811      	ldr	r1, [r2, #0]
20007a3c:	2301      	movs	r3, #1
20007a3e:	1e0a      	subs	r2, r1, #0
20007a40:	bf18      	it	ne
20007a42:	2201      	movne	r2, #1
20007a44:	468a      	mov	sl, r1
20007a46:	f04f 0b00 	mov.w	fp, #0
20007a4a:	f7fe bf09 	b.w	20006860 <_vfprintf_r+0x324>
20007a4e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007a50:	1d02      	adds	r2, r0, #4
20007a52:	920b      	str	r2, [sp, #44]	; 0x2c
20007a54:	6801      	ldr	r1, [r0, #0]
20007a56:	1e0a      	subs	r2, r1, #0
20007a58:	bf18      	it	ne
20007a5a:	2201      	movne	r2, #1
20007a5c:	468a      	mov	sl, r1
20007a5e:	f04f 0b00 	mov.w	fp, #0
20007a62:	f7fe befd 	b.w	20006860 <_vfprintf_r+0x324>
20007a66:	f64b 327c 	movw	r2, #47996	; 0xbb7c
20007a6a:	f64b 3378 	movw	r3, #47992	; 0xbb78
20007a6e:	9916      	ldr	r1, [sp, #88]	; 0x58
20007a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a74:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007a78:	2003      	movs	r0, #3
20007a7a:	2947      	cmp	r1, #71	; 0x47
20007a7c:	bfd8      	it	le
20007a7e:	461a      	movle	r2, r3
20007a80:	9213      	str	r2, [sp, #76]	; 0x4c
20007a82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007a84:	900c      	str	r0, [sp, #48]	; 0x30
20007a86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20007a8a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20007a8e:	920a      	str	r2, [sp, #40]	; 0x28
20007a90:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007a94:	9010      	str	r0, [sp, #64]	; 0x40
20007a96:	f7fe bf20 	b.w	200068da <_vfprintf_r+0x39e>
20007a9a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007a9e:	4648      	mov	r0, r9
20007aa0:	4631      	mov	r1, r6
20007aa2:	320c      	adds	r2, #12
20007aa4:	f7fe fd3c 	bl	20006520 <__sprint_r>
20007aa8:	2800      	cmp	r0, #0
20007aaa:	f47e ae67 	bne.w	2000677c <_vfprintf_r+0x240>
20007aae:	f7fe be62 	b.w	20006776 <_vfprintf_r+0x23a>
20007ab2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ab6:	4648      	mov	r0, r9
20007ab8:	4631      	mov	r1, r6
20007aba:	320c      	adds	r2, #12
20007abc:	f7fe fd30 	bl	20006520 <__sprint_r>
20007ac0:	2800      	cmp	r0, #0
20007ac2:	f47e ae5b 	bne.w	2000677c <_vfprintf_r+0x240>
20007ac6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007aca:	3304      	adds	r3, #4
20007acc:	e66a      	b.n	200077a4 <_vfprintf_r+0x1268>
20007ace:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ad2:	4648      	mov	r0, r9
20007ad4:	4631      	mov	r1, r6
20007ad6:	320c      	adds	r2, #12
20007ad8:	f7fe fd22 	bl	20006520 <__sprint_r>
20007adc:	2800      	cmp	r0, #0
20007ade:	f47e ae4d 	bne.w	2000677c <_vfprintf_r+0x240>
20007ae2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007ae6:	3304      	adds	r3, #4
20007ae8:	e679      	b.n	200077de <_vfprintf_r+0x12a2>
20007aea:	4650      	mov	r0, sl
20007aec:	2200      	movs	r2, #0
20007aee:	2300      	movs	r3, #0
20007af0:	4641      	mov	r1, r8
20007af2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20007af6:	f003 fa7f 	bl	2000aff8 <__aeabi_dcmpeq>
20007afa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007afe:	2800      	cmp	r0, #0
20007b00:	f47f af19 	bne.w	20007936 <_vfprintf_r+0x13fa>
20007b04:	f1cc 0301 	rsb	r3, ip, #1
20007b08:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007b0c:	e715      	b.n	2000793a <_vfprintf_r+0x13fe>
20007b0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007b10:	4252      	negs	r2, r2
20007b12:	920f      	str	r2, [sp, #60]	; 0x3c
20007b14:	f7ff b887 	b.w	20006c26 <_vfprintf_r+0x6ea>
20007b18:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b1c:	4648      	mov	r0, r9
20007b1e:	4631      	mov	r1, r6
20007b20:	320c      	adds	r2, #12
20007b22:	f7fe fcfd 	bl	20006520 <__sprint_r>
20007b26:	2800      	cmp	r0, #0
20007b28:	f47e ae28 	bne.w	2000677c <_vfprintf_r+0x240>
20007b2c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007b30:	3304      	adds	r3, #4
20007b32:	f7ff ba93 	b.w	2000705c <_vfprintf_r+0xb20>
20007b36:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b3a:	4648      	mov	r0, r9
20007b3c:	4631      	mov	r1, r6
20007b3e:	320c      	adds	r2, #12
20007b40:	f7fe fcee 	bl	20006520 <__sprint_r>
20007b44:	2800      	cmp	r0, #0
20007b46:	f47e ae19 	bne.w	2000677c <_vfprintf_r+0x240>
20007b4a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007b4e:	3304      	adds	r3, #4
20007b50:	991a      	ldr	r1, [sp, #104]	; 0x68
20007b52:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007b54:	6059      	str	r1, [r3, #4]
20007b56:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007b5a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007b5e:	6018      	str	r0, [r3, #0]
20007b60:	3201      	adds	r2, #1
20007b62:	981a      	ldr	r0, [sp, #104]	; 0x68
20007b64:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007b68:	1809      	adds	r1, r1, r0
20007b6a:	2a07      	cmp	r2, #7
20007b6c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007b70:	f73f ab46 	bgt.w	20007200 <_vfprintf_r+0xcc4>
20007b74:	3308      	adds	r3, #8
20007b76:	f7fe bfa8 	b.w	20006aca <_vfprintf_r+0x58e>
20007b7a:	2100      	movs	r1, #0
20007b7c:	9117      	str	r1, [sp, #92]	; 0x5c
20007b7e:	f7fd f9cb 	bl	20004f18 <strlen>
20007b82:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007b86:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007b8a:	9010      	str	r0, [sp, #64]	; 0x40
20007b8c:	920c      	str	r2, [sp, #48]	; 0x30
20007b8e:	f7fe bea4 	b.w	200068da <_vfprintf_r+0x39e>
20007b92:	462a      	mov	r2, r5
20007b94:	4645      	mov	r5, r8
20007b96:	4690      	mov	r8, r2
20007b98:	605f      	str	r7, [r3, #4]
20007b9a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007b9e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007ba2:	3201      	adds	r2, #1
20007ba4:	f8c3 8000 	str.w	r8, [r3]
20007ba8:	19c9      	adds	r1, r1, r7
20007baa:	2a07      	cmp	r2, #7
20007bac:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007bb0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007bb4:	dcbf      	bgt.n	20007b36 <_vfprintf_r+0x15fa>
20007bb6:	3308      	adds	r3, #8
20007bb8:	e7ca      	b.n	20007b50 <_vfprintf_r+0x1614>
20007bba:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007bbc:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007bbe:	1a51      	subs	r1, r2, r1
20007bc0:	9110      	str	r1, [sp, #64]	; 0x40
20007bc2:	f7fe be82 	b.w	200068ca <_vfprintf_r+0x38e>
20007bc6:	4648      	mov	r0, r9
20007bc8:	4631      	mov	r1, r6
20007bca:	f000 f949 	bl	20007e60 <__swsetup_r>
20007bce:	2800      	cmp	r0, #0
20007bd0:	f47e add8 	bne.w	20006784 <_vfprintf_r+0x248>
20007bd4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20007bd8:	fa1f f38c 	uxth.w	r3, ip
20007bdc:	f7fe bcf6 	b.w	200065cc <_vfprintf_r+0x90>
20007be0:	2f06      	cmp	r7, #6
20007be2:	bf28      	it	cs
20007be4:	2706      	movcs	r7, #6
20007be6:	f64b 3194 	movw	r1, #48020	; 0xbb94
20007bea:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007bee:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20007bf2:	9710      	str	r7, [sp, #64]	; 0x40
20007bf4:	9113      	str	r1, [sp, #76]	; 0x4c
20007bf6:	920c      	str	r2, [sp, #48]	; 0x30
20007bf8:	f7fe bfe8 	b.w	20006bcc <_vfprintf_r+0x690>
20007bfc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c00:	4648      	mov	r0, r9
20007c02:	4631      	mov	r1, r6
20007c04:	320c      	adds	r2, #12
20007c06:	f7fe fc8b 	bl	20006520 <__sprint_r>
20007c0a:	2800      	cmp	r0, #0
20007c0c:	f47e adb6 	bne.w	2000677c <_vfprintf_r+0x240>
20007c10:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007c14:	3304      	adds	r3, #4
20007c16:	f7ff bbc8 	b.w	200073aa <_vfprintf_r+0xe6e>
20007c1a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c1e:	4648      	mov	r0, r9
20007c20:	4631      	mov	r1, r6
20007c22:	320c      	adds	r2, #12
20007c24:	f7fe fc7c 	bl	20006520 <__sprint_r>
20007c28:	2800      	cmp	r0, #0
20007c2a:	f47e ada7 	bne.w	2000677c <_vfprintf_r+0x240>
20007c2e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007c32:	3304      	adds	r3, #4
20007c34:	f7ff bace 	b.w	200071d4 <_vfprintf_r+0xc98>
20007c38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007c3c:	4648      	mov	r0, r9
20007c3e:	4631      	mov	r1, r6
20007c40:	320c      	adds	r2, #12
20007c42:	f7fe fc6d 	bl	20006520 <__sprint_r>
20007c46:	2800      	cmp	r0, #0
20007c48:	f47e ad98 	bne.w	2000677c <_vfprintf_r+0x240>
20007c4c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007c50:	3404      	adds	r4, #4
20007c52:	f7ff baa9 	b.w	200071a8 <_vfprintf_r+0xc6c>
20007c56:	9710      	str	r7, [sp, #64]	; 0x40
20007c58:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20007c5c:	9017      	str	r0, [sp, #92]	; 0x5c
20007c5e:	970c      	str	r7, [sp, #48]	; 0x30
20007c60:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007c64:	f7fe be39 	b.w	200068da <_vfprintf_r+0x39e>
20007c68:	9916      	ldr	r1, [sp, #88]	; 0x58
20007c6a:	2965      	cmp	r1, #101	; 0x65
20007c6c:	bf14      	ite	ne
20007c6e:	2300      	movne	r3, #0
20007c70:	2301      	moveq	r3, #1
20007c72:	2945      	cmp	r1, #69	; 0x45
20007c74:	bf08      	it	eq
20007c76:	f043 0301 	orreq.w	r3, r3, #1
20007c7a:	2b00      	cmp	r3, #0
20007c7c:	d046      	beq.n	20007d0c <_vfprintf_r+0x17d0>
20007c7e:	f107 0c01 	add.w	ip, r7, #1
20007c82:	2302      	movs	r3, #2
20007c84:	e621      	b.n	200078ca <_vfprintf_r+0x138e>
20007c86:	9b16      	ldr	r3, [sp, #88]	; 0x58
20007c88:	2b65      	cmp	r3, #101	; 0x65
20007c8a:	dd76      	ble.n	20007d7a <_vfprintf_r+0x183e>
20007c8c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007c8e:	2a66      	cmp	r2, #102	; 0x66
20007c90:	bf1c      	itt	ne
20007c92:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20007c96:	9310      	strne	r3, [sp, #64]	; 0x40
20007c98:	f000 8083 	beq.w	20007da2 <_vfprintf_r+0x1866>
20007c9c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20007c9e:	9810      	ldr	r0, [sp, #64]	; 0x40
20007ca0:	4283      	cmp	r3, r0
20007ca2:	dc6e      	bgt.n	20007d82 <_vfprintf_r+0x1846>
20007ca4:	990a      	ldr	r1, [sp, #40]	; 0x28
20007ca6:	f011 0f01 	tst.w	r1, #1
20007caa:	f040 808e 	bne.w	20007dca <_vfprintf_r+0x188e>
20007cae:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007cb2:	2367      	movs	r3, #103	; 0x67
20007cb4:	920c      	str	r2, [sp, #48]	; 0x30
20007cb6:	9316      	str	r3, [sp, #88]	; 0x58
20007cb8:	e691      	b.n	200079de <_vfprintf_r+0x14a2>
20007cba:	2700      	movs	r7, #0
20007cbc:	461d      	mov	r5, r3
20007cbe:	f7fe bce9 	b.w	20006694 <_vfprintf_r+0x158>
20007cc2:	9910      	ldr	r1, [sp, #64]	; 0x40
20007cc4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007cc8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20007ccc:	910c      	str	r1, [sp, #48]	; 0x30
20007cce:	f7fe be04 	b.w	200068da <_vfprintf_r+0x39e>
20007cd2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20007cd6:	459b      	cmp	fp, r3
20007cd8:	bf98      	it	ls
20007cda:	469b      	movls	fp, r3
20007cdc:	f67f ae39 	bls.w	20007952 <_vfprintf_r+0x1416>
20007ce0:	2230      	movs	r2, #48	; 0x30
20007ce2:	f803 2b01 	strb.w	r2, [r3], #1
20007ce6:	459b      	cmp	fp, r3
20007ce8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20007cec:	d8f9      	bhi.n	20007ce2 <_vfprintf_r+0x17a6>
20007cee:	e630      	b.n	20007952 <_vfprintf_r+0x1416>
20007cf0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007cf4:	4648      	mov	r0, r9
20007cf6:	4631      	mov	r1, r6
20007cf8:	320c      	adds	r2, #12
20007cfa:	f7fe fc11 	bl	20006520 <__sprint_r>
20007cfe:	2800      	cmp	r0, #0
20007d00:	f47e ad3c 	bne.w	2000677c <_vfprintf_r+0x240>
20007d04:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007d08:	3304      	adds	r3, #4
20007d0a:	e508      	b.n	2000771e <_vfprintf_r+0x11e2>
20007d0c:	46bc      	mov	ip, r7
20007d0e:	3302      	adds	r3, #2
20007d10:	e5db      	b.n	200078ca <_vfprintf_r+0x138e>
20007d12:	3707      	adds	r7, #7
20007d14:	e5b9      	b.n	2000788a <_vfprintf_r+0x134e>
20007d16:	f246 6c67 	movw	ip, #26215	; 0x6667
20007d1a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20007d1e:	3103      	adds	r1, #3
20007d20:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20007d24:	fb8c 2003 	smull	r2, r0, ip, r3
20007d28:	17da      	asrs	r2, r3, #31
20007d2a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20007d2e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20007d32:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20007d36:	4613      	mov	r3, r2
20007d38:	3030      	adds	r0, #48	; 0x30
20007d3a:	2a09      	cmp	r2, #9
20007d3c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20007d40:	dcf0      	bgt.n	20007d24 <_vfprintf_r+0x17e8>
20007d42:	3330      	adds	r3, #48	; 0x30
20007d44:	1e48      	subs	r0, r1, #1
20007d46:	b2da      	uxtb	r2, r3
20007d48:	f801 2c01 	strb.w	r2, [r1, #-1]
20007d4c:	9b07      	ldr	r3, [sp, #28]
20007d4e:	4283      	cmp	r3, r0
20007d50:	d96a      	bls.n	20007e28 <_vfprintf_r+0x18ec>
20007d52:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20007d56:	3303      	adds	r3, #3
20007d58:	e001      	b.n	20007d5e <_vfprintf_r+0x1822>
20007d5a:	f811 2b01 	ldrb.w	r2, [r1], #1
20007d5e:	f803 2c01 	strb.w	r2, [r3, #-1]
20007d62:	461a      	mov	r2, r3
20007d64:	f8dd c01c 	ldr.w	ip, [sp, #28]
20007d68:	3301      	adds	r3, #1
20007d6a:	458c      	cmp	ip, r1
20007d6c:	d8f5      	bhi.n	20007d5a <_vfprintf_r+0x181e>
20007d6e:	e625      	b.n	200079bc <_vfprintf_r+0x1480>
20007d70:	222d      	movs	r2, #45	; 0x2d
20007d72:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20007d76:	9217      	str	r2, [sp, #92]	; 0x5c
20007d78:	e598      	b.n	200078ac <_vfprintf_r+0x1370>
20007d7a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20007d7e:	9010      	str	r0, [sp, #64]	; 0x40
20007d80:	e603      	b.n	2000798a <_vfprintf_r+0x144e>
20007d82:	9b10      	ldr	r3, [sp, #64]	; 0x40
20007d84:	991a      	ldr	r1, [sp, #104]	; 0x68
20007d86:	2b00      	cmp	r3, #0
20007d88:	bfda      	itte	le
20007d8a:	9810      	ldrle	r0, [sp, #64]	; 0x40
20007d8c:	f1c0 0302 	rsble	r3, r0, #2
20007d90:	2301      	movgt	r3, #1
20007d92:	185b      	adds	r3, r3, r1
20007d94:	2267      	movs	r2, #103	; 0x67
20007d96:	9310      	str	r3, [sp, #64]	; 0x40
20007d98:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20007d9c:	9216      	str	r2, [sp, #88]	; 0x58
20007d9e:	930c      	str	r3, [sp, #48]	; 0x30
20007da0:	e61d      	b.n	200079de <_vfprintf_r+0x14a2>
20007da2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20007da6:	2800      	cmp	r0, #0
20007da8:	9010      	str	r0, [sp, #64]	; 0x40
20007daa:	dd31      	ble.n	20007e10 <_vfprintf_r+0x18d4>
20007dac:	b91f      	cbnz	r7, 20007db6 <_vfprintf_r+0x187a>
20007dae:	990a      	ldr	r1, [sp, #40]	; 0x28
20007db0:	f011 0f01 	tst.w	r1, #1
20007db4:	d00e      	beq.n	20007dd4 <_vfprintf_r+0x1898>
20007db6:	9810      	ldr	r0, [sp, #64]	; 0x40
20007db8:	2166      	movs	r1, #102	; 0x66
20007dba:	9116      	str	r1, [sp, #88]	; 0x58
20007dbc:	1c43      	adds	r3, r0, #1
20007dbe:	19db      	adds	r3, r3, r7
20007dc0:	9310      	str	r3, [sp, #64]	; 0x40
20007dc2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20007dc6:	920c      	str	r2, [sp, #48]	; 0x30
20007dc8:	e609      	b.n	200079de <_vfprintf_r+0x14a2>
20007dca:	9810      	ldr	r0, [sp, #64]	; 0x40
20007dcc:	2167      	movs	r1, #103	; 0x67
20007dce:	9116      	str	r1, [sp, #88]	; 0x58
20007dd0:	3001      	adds	r0, #1
20007dd2:	9010      	str	r0, [sp, #64]	; 0x40
20007dd4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007dd8:	920c      	str	r2, [sp, #48]	; 0x30
20007dda:	e600      	b.n	200079de <_vfprintf_r+0x14a2>
20007ddc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007dde:	781a      	ldrb	r2, [r3, #0]
20007de0:	680f      	ldr	r7, [r1, #0]
20007de2:	3104      	adds	r1, #4
20007de4:	910b      	str	r1, [sp, #44]	; 0x2c
20007de6:	2f00      	cmp	r7, #0
20007de8:	bfb8      	it	lt
20007dea:	f04f 37ff 	movlt.w	r7, #4294967295
20007dee:	f7fe bc50 	b.w	20006692 <_vfprintf_r+0x156>
20007df2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007df4:	f012 0f01 	tst.w	r2, #1
20007df8:	bf04      	itt	eq
20007dfa:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20007dfe:	930c      	streq	r3, [sp, #48]	; 0x30
20007e00:	f43f aded 	beq.w	200079de <_vfprintf_r+0x14a2>
20007e04:	e5e5      	b.n	200079d2 <_vfprintf_r+0x1496>
20007e06:	222d      	movs	r2, #45	; 0x2d
20007e08:	425b      	negs	r3, r3
20007e0a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20007e0e:	e5c9      	b.n	200079a4 <_vfprintf_r+0x1468>
20007e10:	b977      	cbnz	r7, 20007e30 <_vfprintf_r+0x18f4>
20007e12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007e14:	f013 0f01 	tst.w	r3, #1
20007e18:	d10a      	bne.n	20007e30 <_vfprintf_r+0x18f4>
20007e1a:	f04f 0c01 	mov.w	ip, #1
20007e1e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20007e22:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20007e26:	e5da      	b.n	200079de <_vfprintf_r+0x14a2>
20007e28:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20007e2c:	3202      	adds	r2, #2
20007e2e:	e5c5      	b.n	200079bc <_vfprintf_r+0x1480>
20007e30:	3702      	adds	r7, #2
20007e32:	2166      	movs	r1, #102	; 0x66
20007e34:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20007e38:	9710      	str	r7, [sp, #64]	; 0x40
20007e3a:	9116      	str	r1, [sp, #88]	; 0x58
20007e3c:	920c      	str	r2, [sp, #48]	; 0x30
20007e3e:	e5ce      	b.n	200079de <_vfprintf_r+0x14a2>
20007e40:	2000bbb0 	.word	0x2000bbb0

20007e44 <vfprintf>:
20007e44:	b410      	push	{r4}
20007e46:	f64b 54ec 	movw	r4, #48620	; 0xbdec
20007e4a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007e4e:	468c      	mov	ip, r1
20007e50:	4613      	mov	r3, r2
20007e52:	4601      	mov	r1, r0
20007e54:	4662      	mov	r2, ip
20007e56:	6820      	ldr	r0, [r4, #0]
20007e58:	bc10      	pop	{r4}
20007e5a:	f7fe bb6f 	b.w	2000653c <_vfprintf_r>
20007e5e:	bf00      	nop

20007e60 <__swsetup_r>:
20007e60:	b570      	push	{r4, r5, r6, lr}
20007e62:	f64b 55ec 	movw	r5, #48620	; 0xbdec
20007e66:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007e6a:	4606      	mov	r6, r0
20007e6c:	460c      	mov	r4, r1
20007e6e:	6828      	ldr	r0, [r5, #0]
20007e70:	b110      	cbz	r0, 20007e78 <__swsetup_r+0x18>
20007e72:	6983      	ldr	r3, [r0, #24]
20007e74:	2b00      	cmp	r3, #0
20007e76:	d036      	beq.n	20007ee6 <__swsetup_r+0x86>
20007e78:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20007e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007e80:	429c      	cmp	r4, r3
20007e82:	d038      	beq.n	20007ef6 <__swsetup_r+0x96>
20007e84:	f64b 33f0 	movw	r3, #48112	; 0xbbf0
20007e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007e8c:	429c      	cmp	r4, r3
20007e8e:	d041      	beq.n	20007f14 <__swsetup_r+0xb4>
20007e90:	f64b 4310 	movw	r3, #48144	; 0xbc10
20007e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007e98:	429c      	cmp	r4, r3
20007e9a:	bf04      	itt	eq
20007e9c:	682b      	ldreq	r3, [r5, #0]
20007e9e:	68dc      	ldreq	r4, [r3, #12]
20007ea0:	89a2      	ldrh	r2, [r4, #12]
20007ea2:	4611      	mov	r1, r2
20007ea4:	b293      	uxth	r3, r2
20007ea6:	f013 0f08 	tst.w	r3, #8
20007eaa:	4618      	mov	r0, r3
20007eac:	bf18      	it	ne
20007eae:	6922      	ldrne	r2, [r4, #16]
20007eb0:	d033      	beq.n	20007f1a <__swsetup_r+0xba>
20007eb2:	b31a      	cbz	r2, 20007efc <__swsetup_r+0x9c>
20007eb4:	f013 0101 	ands.w	r1, r3, #1
20007eb8:	d007      	beq.n	20007eca <__swsetup_r+0x6a>
20007eba:	6963      	ldr	r3, [r4, #20]
20007ebc:	2100      	movs	r1, #0
20007ebe:	60a1      	str	r1, [r4, #8]
20007ec0:	425b      	negs	r3, r3
20007ec2:	61a3      	str	r3, [r4, #24]
20007ec4:	b142      	cbz	r2, 20007ed8 <__swsetup_r+0x78>
20007ec6:	2000      	movs	r0, #0
20007ec8:	bd70      	pop	{r4, r5, r6, pc}
20007eca:	f013 0f02 	tst.w	r3, #2
20007ece:	bf08      	it	eq
20007ed0:	6961      	ldreq	r1, [r4, #20]
20007ed2:	60a1      	str	r1, [r4, #8]
20007ed4:	2a00      	cmp	r2, #0
20007ed6:	d1f6      	bne.n	20007ec6 <__swsetup_r+0x66>
20007ed8:	89a3      	ldrh	r3, [r4, #12]
20007eda:	f013 0f80 	tst.w	r3, #128	; 0x80
20007ede:	d0f2      	beq.n	20007ec6 <__swsetup_r+0x66>
20007ee0:	f04f 30ff 	mov.w	r0, #4294967295
20007ee4:	bd70      	pop	{r4, r5, r6, pc}
20007ee6:	f001 f98b 	bl	20009200 <__sinit>
20007eea:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20007eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ef2:	429c      	cmp	r4, r3
20007ef4:	d1c6      	bne.n	20007e84 <__swsetup_r+0x24>
20007ef6:	682b      	ldr	r3, [r5, #0]
20007ef8:	685c      	ldr	r4, [r3, #4]
20007efa:	e7d1      	b.n	20007ea0 <__swsetup_r+0x40>
20007efc:	f403 7120 	and.w	r1, r3, #640	; 0x280
20007f00:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20007f04:	d0d6      	beq.n	20007eb4 <__swsetup_r+0x54>
20007f06:	4630      	mov	r0, r6
20007f08:	4621      	mov	r1, r4
20007f0a:	f001 fd01 	bl	20009910 <__smakebuf_r>
20007f0e:	89a3      	ldrh	r3, [r4, #12]
20007f10:	6922      	ldr	r2, [r4, #16]
20007f12:	e7cf      	b.n	20007eb4 <__swsetup_r+0x54>
20007f14:	682b      	ldr	r3, [r5, #0]
20007f16:	689c      	ldr	r4, [r3, #8]
20007f18:	e7c2      	b.n	20007ea0 <__swsetup_r+0x40>
20007f1a:	f013 0f10 	tst.w	r3, #16
20007f1e:	d0df      	beq.n	20007ee0 <__swsetup_r+0x80>
20007f20:	f013 0f04 	tst.w	r3, #4
20007f24:	bf08      	it	eq
20007f26:	6922      	ldreq	r2, [r4, #16]
20007f28:	d017      	beq.n	20007f5a <__swsetup_r+0xfa>
20007f2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007f2c:	b151      	cbz	r1, 20007f44 <__swsetup_r+0xe4>
20007f2e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007f32:	4299      	cmp	r1, r3
20007f34:	d003      	beq.n	20007f3e <__swsetup_r+0xde>
20007f36:	4630      	mov	r0, r6
20007f38:	f001 f9e6 	bl	20009308 <_free_r>
20007f3c:	89a2      	ldrh	r2, [r4, #12]
20007f3e:	b290      	uxth	r0, r2
20007f40:	2300      	movs	r3, #0
20007f42:	6363      	str	r3, [r4, #52]	; 0x34
20007f44:	6922      	ldr	r2, [r4, #16]
20007f46:	f64f 71db 	movw	r1, #65499	; 0xffdb
20007f4a:	f2c0 0100 	movt	r1, #0
20007f4e:	2300      	movs	r3, #0
20007f50:	ea00 0101 	and.w	r1, r0, r1
20007f54:	6063      	str	r3, [r4, #4]
20007f56:	81a1      	strh	r1, [r4, #12]
20007f58:	6022      	str	r2, [r4, #0]
20007f5a:	f041 0308 	orr.w	r3, r1, #8
20007f5e:	81a3      	strh	r3, [r4, #12]
20007f60:	b29b      	uxth	r3, r3
20007f62:	e7a6      	b.n	20007eb2 <__swsetup_r+0x52>
20007f64:	0000      	lsls	r0, r0, #0
	...

20007f68 <quorem>:
20007f68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007f6c:	6903      	ldr	r3, [r0, #16]
20007f6e:	690e      	ldr	r6, [r1, #16]
20007f70:	4682      	mov	sl, r0
20007f72:	4689      	mov	r9, r1
20007f74:	429e      	cmp	r6, r3
20007f76:	f300 8083 	bgt.w	20008080 <quorem+0x118>
20007f7a:	1cf2      	adds	r2, r6, #3
20007f7c:	f101 0514 	add.w	r5, r1, #20
20007f80:	f100 0414 	add.w	r4, r0, #20
20007f84:	3e01      	subs	r6, #1
20007f86:	0092      	lsls	r2, r2, #2
20007f88:	188b      	adds	r3, r1, r2
20007f8a:	1812      	adds	r2, r2, r0
20007f8c:	f103 0804 	add.w	r8, r3, #4
20007f90:	6859      	ldr	r1, [r3, #4]
20007f92:	6850      	ldr	r0, [r2, #4]
20007f94:	3101      	adds	r1, #1
20007f96:	f002 fe9b 	bl	2000acd0 <__aeabi_uidiv>
20007f9a:	4607      	mov	r7, r0
20007f9c:	2800      	cmp	r0, #0
20007f9e:	d039      	beq.n	20008014 <quorem+0xac>
20007fa0:	2300      	movs	r3, #0
20007fa2:	469c      	mov	ip, r3
20007fa4:	461a      	mov	r2, r3
20007fa6:	58e9      	ldr	r1, [r5, r3]
20007fa8:	58e0      	ldr	r0, [r4, r3]
20007faa:	fa1f fe81 	uxth.w	lr, r1
20007fae:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20007fb2:	b281      	uxth	r1, r0
20007fb4:	fb0e ce07 	mla	lr, lr, r7, ip
20007fb8:	1851      	adds	r1, r2, r1
20007fba:	fb0b fc07 	mul.w	ip, fp, r7
20007fbe:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20007fc2:	fa1f fe8e 	uxth.w	lr, lr
20007fc6:	ebce 0101 	rsb	r1, lr, r1
20007fca:	fa1f f28c 	uxth.w	r2, ip
20007fce:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20007fd2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20007fd6:	fa1f fe81 	uxth.w	lr, r1
20007fda:	eb02 4221 	add.w	r2, r2, r1, asr #16
20007fde:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20007fe2:	50e1      	str	r1, [r4, r3]
20007fe4:	3304      	adds	r3, #4
20007fe6:	1412      	asrs	r2, r2, #16
20007fe8:	1959      	adds	r1, r3, r5
20007fea:	4588      	cmp	r8, r1
20007fec:	d2db      	bcs.n	20007fa6 <quorem+0x3e>
20007fee:	1d32      	adds	r2, r6, #4
20007ff0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20007ff4:	6859      	ldr	r1, [r3, #4]
20007ff6:	b969      	cbnz	r1, 20008014 <quorem+0xac>
20007ff8:	429c      	cmp	r4, r3
20007ffa:	d209      	bcs.n	20008010 <quorem+0xa8>
20007ffc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008000:	b112      	cbz	r2, 20008008 <quorem+0xa0>
20008002:	e005      	b.n	20008010 <quorem+0xa8>
20008004:	681a      	ldr	r2, [r3, #0]
20008006:	b91a      	cbnz	r2, 20008010 <quorem+0xa8>
20008008:	3b04      	subs	r3, #4
2000800a:	3e01      	subs	r6, #1
2000800c:	429c      	cmp	r4, r3
2000800e:	d3f9      	bcc.n	20008004 <quorem+0x9c>
20008010:	f8ca 6010 	str.w	r6, [sl, #16]
20008014:	4649      	mov	r1, r9
20008016:	4650      	mov	r0, sl
20008018:	f001 fdd0 	bl	20009bbc <__mcmp>
2000801c:	2800      	cmp	r0, #0
2000801e:	db2c      	blt.n	2000807a <quorem+0x112>
20008020:	2300      	movs	r3, #0
20008022:	3701      	adds	r7, #1
20008024:	469c      	mov	ip, r3
20008026:	58ea      	ldr	r2, [r5, r3]
20008028:	58e0      	ldr	r0, [r4, r3]
2000802a:	b291      	uxth	r1, r2
2000802c:	0c12      	lsrs	r2, r2, #16
2000802e:	fa1f f980 	uxth.w	r9, r0
20008032:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20008036:	ebc1 0109 	rsb	r1, r1, r9
2000803a:	4461      	add	r1, ip
2000803c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20008040:	b289      	uxth	r1, r1
20008042:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20008046:	50e1      	str	r1, [r4, r3]
20008048:	3304      	adds	r3, #4
2000804a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000804e:	195a      	adds	r2, r3, r5
20008050:	4590      	cmp	r8, r2
20008052:	d2e8      	bcs.n	20008026 <quorem+0xbe>
20008054:	1d32      	adds	r2, r6, #4
20008056:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000805a:	6859      	ldr	r1, [r3, #4]
2000805c:	b969      	cbnz	r1, 2000807a <quorem+0x112>
2000805e:	429c      	cmp	r4, r3
20008060:	d209      	bcs.n	20008076 <quorem+0x10e>
20008062:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008066:	b112      	cbz	r2, 2000806e <quorem+0x106>
20008068:	e005      	b.n	20008076 <quorem+0x10e>
2000806a:	681a      	ldr	r2, [r3, #0]
2000806c:	b91a      	cbnz	r2, 20008076 <quorem+0x10e>
2000806e:	3b04      	subs	r3, #4
20008070:	3e01      	subs	r6, #1
20008072:	429c      	cmp	r4, r3
20008074:	d3f9      	bcc.n	2000806a <quorem+0x102>
20008076:	f8ca 6010 	str.w	r6, [sl, #16]
2000807a:	4638      	mov	r0, r7
2000807c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008080:	2000      	movs	r0, #0
20008082:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008086:	bf00      	nop

20008088 <_dtoa_r>:
20008088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000808c:	6a46      	ldr	r6, [r0, #36]	; 0x24
2000808e:	b0a1      	sub	sp, #132	; 0x84
20008090:	4604      	mov	r4, r0
20008092:	4690      	mov	r8, r2
20008094:	4699      	mov	r9, r3
20008096:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20008098:	2e00      	cmp	r6, #0
2000809a:	f000 8423 	beq.w	200088e4 <_dtoa_r+0x85c>
2000809e:	6832      	ldr	r2, [r6, #0]
200080a0:	b182      	cbz	r2, 200080c4 <_dtoa_r+0x3c>
200080a2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200080a4:	f04f 0c01 	mov.w	ip, #1
200080a8:	6876      	ldr	r6, [r6, #4]
200080aa:	4620      	mov	r0, r4
200080ac:	680b      	ldr	r3, [r1, #0]
200080ae:	6056      	str	r6, [r2, #4]
200080b0:	684a      	ldr	r2, [r1, #4]
200080b2:	4619      	mov	r1, r3
200080b4:	fa0c f202 	lsl.w	r2, ip, r2
200080b8:	609a      	str	r2, [r3, #8]
200080ba:	f001 feb9 	bl	20009e30 <_Bfree>
200080be:	6a63      	ldr	r3, [r4, #36]	; 0x24
200080c0:	2200      	movs	r2, #0
200080c2:	601a      	str	r2, [r3, #0]
200080c4:	f1b9 0600 	subs.w	r6, r9, #0
200080c8:	db38      	blt.n	2000813c <_dtoa_r+0xb4>
200080ca:	2300      	movs	r3, #0
200080cc:	602b      	str	r3, [r5, #0]
200080ce:	f240 0300 	movw	r3, #0
200080d2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200080d6:	461a      	mov	r2, r3
200080d8:	ea06 0303 	and.w	r3, r6, r3
200080dc:	4293      	cmp	r3, r2
200080de:	d017      	beq.n	20008110 <_dtoa_r+0x88>
200080e0:	2200      	movs	r2, #0
200080e2:	2300      	movs	r3, #0
200080e4:	4640      	mov	r0, r8
200080e6:	4649      	mov	r1, r9
200080e8:	e9cd 8906 	strd	r8, r9, [sp, #24]
200080ec:	f002 ff84 	bl	2000aff8 <__aeabi_dcmpeq>
200080f0:	2800      	cmp	r0, #0
200080f2:	d029      	beq.n	20008148 <_dtoa_r+0xc0>
200080f4:	982c      	ldr	r0, [sp, #176]	; 0xb0
200080f6:	2301      	movs	r3, #1
200080f8:	992e      	ldr	r1, [sp, #184]	; 0xb8
200080fa:	6003      	str	r3, [r0, #0]
200080fc:	2900      	cmp	r1, #0
200080fe:	f000 80d0 	beq.w	200082a2 <_dtoa_r+0x21a>
20008102:	4b79      	ldr	r3, [pc, #484]	; (200082e8 <_dtoa_r+0x260>)
20008104:	1e58      	subs	r0, r3, #1
20008106:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20008108:	6013      	str	r3, [r2, #0]
2000810a:	b021      	add	sp, #132	; 0x84
2000810c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008110:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008112:	f242 730f 	movw	r3, #9999	; 0x270f
20008116:	6003      	str	r3, [r0, #0]
20008118:	f1b8 0f00 	cmp.w	r8, #0
2000811c:	f000 8095 	beq.w	2000824a <_dtoa_r+0x1c2>
20008120:	f64b 30cc 	movw	r0, #48076	; 0xbbcc
20008124:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008128:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000812a:	2900      	cmp	r1, #0
2000812c:	d0ed      	beq.n	2000810a <_dtoa_r+0x82>
2000812e:	78c2      	ldrb	r2, [r0, #3]
20008130:	1cc3      	adds	r3, r0, #3
20008132:	2a00      	cmp	r2, #0
20008134:	d0e7      	beq.n	20008106 <_dtoa_r+0x7e>
20008136:	f100 0308 	add.w	r3, r0, #8
2000813a:	e7e4      	b.n	20008106 <_dtoa_r+0x7e>
2000813c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20008140:	2301      	movs	r3, #1
20008142:	46b1      	mov	r9, r6
20008144:	602b      	str	r3, [r5, #0]
20008146:	e7c2      	b.n	200080ce <_dtoa_r+0x46>
20008148:	4620      	mov	r0, r4
2000814a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000814e:	a91e      	add	r1, sp, #120	; 0x78
20008150:	9100      	str	r1, [sp, #0]
20008152:	a91f      	add	r1, sp, #124	; 0x7c
20008154:	9101      	str	r1, [sp, #4]
20008156:	f001 febd 	bl	20009ed4 <__d2b>
2000815a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000815e:	4683      	mov	fp, r0
20008160:	2d00      	cmp	r5, #0
20008162:	d07e      	beq.n	20008262 <_dtoa_r+0x1da>
20008164:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008168:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000816c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000816e:	3d07      	subs	r5, #7
20008170:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20008174:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008178:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000817c:	2300      	movs	r3, #0
2000817e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20008182:	9319      	str	r3, [sp, #100]	; 0x64
20008184:	f240 0300 	movw	r3, #0
20008188:	2200      	movs	r2, #0
2000818a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
2000818e:	f7fb fdc9 	bl	20003d24 <__aeabi_dsub>
20008192:	a34f      	add	r3, pc, #316	; (adr r3, 200082d0 <_dtoa_r+0x248>)
20008194:	e9d3 2300 	ldrd	r2, r3, [r3]
20008198:	f7fb ff78 	bl	2000408c <__aeabi_dmul>
2000819c:	a34e      	add	r3, pc, #312	; (adr r3, 200082d8 <_dtoa_r+0x250>)
2000819e:	e9d3 2300 	ldrd	r2, r3, [r3]
200081a2:	f7fb fdc1 	bl	20003d28 <__adddf3>
200081a6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200081aa:	4628      	mov	r0, r5
200081ac:	f7fb ff08 	bl	20003fc0 <__aeabi_i2d>
200081b0:	a34b      	add	r3, pc, #300	; (adr r3, 200082e0 <_dtoa_r+0x258>)
200081b2:	e9d3 2300 	ldrd	r2, r3, [r3]
200081b6:	f7fb ff69 	bl	2000408c <__aeabi_dmul>
200081ba:	4602      	mov	r2, r0
200081bc:	460b      	mov	r3, r1
200081be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200081c2:	f7fb fdb1 	bl	20003d28 <__adddf3>
200081c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200081ca:	f002 ff47 	bl	2000b05c <__aeabi_d2iz>
200081ce:	2200      	movs	r2, #0
200081d0:	2300      	movs	r3, #0
200081d2:	4606      	mov	r6, r0
200081d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200081d8:	f002 ff18 	bl	2000b00c <__aeabi_dcmplt>
200081dc:	b140      	cbz	r0, 200081f0 <_dtoa_r+0x168>
200081de:	4630      	mov	r0, r6
200081e0:	f7fb feee 	bl	20003fc0 <__aeabi_i2d>
200081e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200081e8:	f002 ff06 	bl	2000aff8 <__aeabi_dcmpeq>
200081ec:	b900      	cbnz	r0, 200081f0 <_dtoa_r+0x168>
200081ee:	3e01      	subs	r6, #1
200081f0:	2e16      	cmp	r6, #22
200081f2:	d95b      	bls.n	200082ac <_dtoa_r+0x224>
200081f4:	2301      	movs	r3, #1
200081f6:	9318      	str	r3, [sp, #96]	; 0x60
200081f8:	3f01      	subs	r7, #1
200081fa:	ebb7 0a05 	subs.w	sl, r7, r5
200081fe:	bf42      	ittt	mi
20008200:	f1ca 0a00 	rsbmi	sl, sl, #0
20008204:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20008208:	f04f 0a00 	movmi.w	sl, #0
2000820c:	d401      	bmi.n	20008212 <_dtoa_r+0x18a>
2000820e:	2200      	movs	r2, #0
20008210:	920f      	str	r2, [sp, #60]	; 0x3c
20008212:	2e00      	cmp	r6, #0
20008214:	f2c0 8371 	blt.w	200088fa <_dtoa_r+0x872>
20008218:	44b2      	add	sl, r6
2000821a:	2300      	movs	r3, #0
2000821c:	9617      	str	r6, [sp, #92]	; 0x5c
2000821e:	9315      	str	r3, [sp, #84]	; 0x54
20008220:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20008222:	2b09      	cmp	r3, #9
20008224:	d862      	bhi.n	200082ec <_dtoa_r+0x264>
20008226:	2b05      	cmp	r3, #5
20008228:	f340 8677 	ble.w	20008f1a <_dtoa_r+0xe92>
2000822c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000822e:	2700      	movs	r7, #0
20008230:	3804      	subs	r0, #4
20008232:	902a      	str	r0, [sp, #168]	; 0xa8
20008234:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008236:	1e8b      	subs	r3, r1, #2
20008238:	2b03      	cmp	r3, #3
2000823a:	f200 83dd 	bhi.w	200089f8 <_dtoa_r+0x970>
2000823e:	e8df f013 	tbh	[pc, r3, lsl #1]
20008242:	03a5      	.short	0x03a5
20008244:	03d503d8 	.word	0x03d503d8
20008248:	03c4      	.short	0x03c4
2000824a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000824e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20008252:	2e00      	cmp	r6, #0
20008254:	f47f af64 	bne.w	20008120 <_dtoa_r+0x98>
20008258:	f64b 30c0 	movw	r0, #48064	; 0xbbc0
2000825c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008260:	e762      	b.n	20008128 <_dtoa_r+0xa0>
20008262:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20008264:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20008266:	18fb      	adds	r3, r7, r3
20008268:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000826c:	1c9d      	adds	r5, r3, #2
2000826e:	2d20      	cmp	r5, #32
20008270:	bfdc      	itt	le
20008272:	f1c5 0020 	rsble	r0, r5, #32
20008276:	fa08 f000 	lslle.w	r0, r8, r0
2000827a:	dd08      	ble.n	2000828e <_dtoa_r+0x206>
2000827c:	3b1e      	subs	r3, #30
2000827e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20008282:	fa16 f202 	lsls.w	r2, r6, r2
20008286:	fa28 f303 	lsr.w	r3, r8, r3
2000828a:	ea42 0003 	orr.w	r0, r2, r3
2000828e:	f7fb fe87 	bl	20003fa0 <__aeabi_ui2d>
20008292:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20008296:	2201      	movs	r2, #1
20008298:	3d03      	subs	r5, #3
2000829a:	9219      	str	r2, [sp, #100]	; 0x64
2000829c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200082a0:	e770      	b.n	20008184 <_dtoa_r+0xfc>
200082a2:	f64b 309c 	movw	r0, #48028	; 0xbb9c
200082a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200082aa:	e72e      	b.n	2000810a <_dtoa_r+0x82>
200082ac:	f64b 4378 	movw	r3, #48248	; 0xbc78
200082b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200082b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200082b8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200082bc:	e9d3 2300 	ldrd	r2, r3, [r3]
200082c0:	f002 fea4 	bl	2000b00c <__aeabi_dcmplt>
200082c4:	2800      	cmp	r0, #0
200082c6:	f040 8320 	bne.w	2000890a <_dtoa_r+0x882>
200082ca:	9018      	str	r0, [sp, #96]	; 0x60
200082cc:	e794      	b.n	200081f8 <_dtoa_r+0x170>
200082ce:	bf00      	nop
200082d0:	636f4361 	.word	0x636f4361
200082d4:	3fd287a7 	.word	0x3fd287a7
200082d8:	8b60c8b3 	.word	0x8b60c8b3
200082dc:	3fc68a28 	.word	0x3fc68a28
200082e0:	509f79fb 	.word	0x509f79fb
200082e4:	3fd34413 	.word	0x3fd34413
200082e8:	2000bb9d 	.word	0x2000bb9d
200082ec:	2300      	movs	r3, #0
200082ee:	f04f 30ff 	mov.w	r0, #4294967295
200082f2:	461f      	mov	r7, r3
200082f4:	2101      	movs	r1, #1
200082f6:	932a      	str	r3, [sp, #168]	; 0xa8
200082f8:	9011      	str	r0, [sp, #68]	; 0x44
200082fa:	9116      	str	r1, [sp, #88]	; 0x58
200082fc:	9008      	str	r0, [sp, #32]
200082fe:	932b      	str	r3, [sp, #172]	; 0xac
20008300:	6a65      	ldr	r5, [r4, #36]	; 0x24
20008302:	2300      	movs	r3, #0
20008304:	606b      	str	r3, [r5, #4]
20008306:	4620      	mov	r0, r4
20008308:	6869      	ldr	r1, [r5, #4]
2000830a:	f001 fdad 	bl	20009e68 <_Balloc>
2000830e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008310:	6028      	str	r0, [r5, #0]
20008312:	681b      	ldr	r3, [r3, #0]
20008314:	9310      	str	r3, [sp, #64]	; 0x40
20008316:	2f00      	cmp	r7, #0
20008318:	f000 815b 	beq.w	200085d2 <_dtoa_r+0x54a>
2000831c:	2e00      	cmp	r6, #0
2000831e:	f340 842a 	ble.w	20008b76 <_dtoa_r+0xaee>
20008322:	f64b 4378 	movw	r3, #48248	; 0xbc78
20008326:	f006 020f 	and.w	r2, r6, #15
2000832a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000832e:	1135      	asrs	r5, r6, #4
20008330:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20008334:	f015 0f10 	tst.w	r5, #16
20008338:	e9d3 0100 	ldrd	r0, r1, [r3]
2000833c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008340:	f000 82e7 	beq.w	20008912 <_dtoa_r+0x88a>
20008344:	f64b 5350 	movw	r3, #48464	; 0xbd50
20008348:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000834c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008350:	f005 050f 	and.w	r5, r5, #15
20008354:	f04f 0803 	mov.w	r8, #3
20008358:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
2000835c:	f7fb ffc0 	bl	200042e0 <__aeabi_ddiv>
20008360:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20008364:	b1bd      	cbz	r5, 20008396 <_dtoa_r+0x30e>
20008366:	f64b 5750 	movw	r7, #48464	; 0xbd50
2000836a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000836e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008372:	f015 0f01 	tst.w	r5, #1
20008376:	4610      	mov	r0, r2
20008378:	4619      	mov	r1, r3
2000837a:	d007      	beq.n	2000838c <_dtoa_r+0x304>
2000837c:	e9d7 2300 	ldrd	r2, r3, [r7]
20008380:	f108 0801 	add.w	r8, r8, #1
20008384:	f7fb fe82 	bl	2000408c <__aeabi_dmul>
20008388:	4602      	mov	r2, r0
2000838a:	460b      	mov	r3, r1
2000838c:	3708      	adds	r7, #8
2000838e:	106d      	asrs	r5, r5, #1
20008390:	d1ef      	bne.n	20008372 <_dtoa_r+0x2ea>
20008392:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20008396:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000839a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
2000839e:	f7fb ff9f 	bl	200042e0 <__aeabi_ddiv>
200083a2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200083a6:	9918      	ldr	r1, [sp, #96]	; 0x60
200083a8:	2900      	cmp	r1, #0
200083aa:	f000 80de 	beq.w	2000856a <_dtoa_r+0x4e2>
200083ae:	f240 0300 	movw	r3, #0
200083b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200083b6:	2200      	movs	r2, #0
200083b8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200083bc:	f04f 0500 	mov.w	r5, #0
200083c0:	f002 fe24 	bl	2000b00c <__aeabi_dcmplt>
200083c4:	b108      	cbz	r0, 200083ca <_dtoa_r+0x342>
200083c6:	f04f 0501 	mov.w	r5, #1
200083ca:	9a08      	ldr	r2, [sp, #32]
200083cc:	2a00      	cmp	r2, #0
200083ce:	bfd4      	ite	le
200083d0:	2500      	movle	r5, #0
200083d2:	f005 0501 	andgt.w	r5, r5, #1
200083d6:	2d00      	cmp	r5, #0
200083d8:	f000 80c7 	beq.w	2000856a <_dtoa_r+0x4e2>
200083dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
200083de:	2b00      	cmp	r3, #0
200083e0:	f340 80f5 	ble.w	200085ce <_dtoa_r+0x546>
200083e4:	f240 0300 	movw	r3, #0
200083e8:	2200      	movs	r2, #0
200083ea:	f2c4 0324 	movt	r3, #16420	; 0x4024
200083ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200083f2:	f7fb fe4b 	bl	2000408c <__aeabi_dmul>
200083f6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200083fa:	f108 0001 	add.w	r0, r8, #1
200083fe:	1e71      	subs	r1, r6, #1
20008400:	9112      	str	r1, [sp, #72]	; 0x48
20008402:	f7fb fddd 	bl	20003fc0 <__aeabi_i2d>
20008406:	4602      	mov	r2, r0
20008408:	460b      	mov	r3, r1
2000840a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000840e:	f7fb fe3d 	bl	2000408c <__aeabi_dmul>
20008412:	f240 0300 	movw	r3, #0
20008416:	2200      	movs	r2, #0
20008418:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000841c:	f7fb fc84 	bl	20003d28 <__adddf3>
20008420:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20008424:	4680      	mov	r8, r0
20008426:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
2000842a:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000842c:	2b00      	cmp	r3, #0
2000842e:	f000 83ad 	beq.w	20008b8c <_dtoa_r+0xb04>
20008432:	f64b 4378 	movw	r3, #48248	; 0xbc78
20008436:	f240 0100 	movw	r1, #0
2000843a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000843e:	2000      	movs	r0, #0
20008440:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20008444:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008448:	f8cd c00c 	str.w	ip, [sp, #12]
2000844c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20008450:	f7fb ff46 	bl	200042e0 <__aeabi_ddiv>
20008454:	4642      	mov	r2, r8
20008456:	464b      	mov	r3, r9
20008458:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000845a:	f7fb fc63 	bl	20003d24 <__aeabi_dsub>
2000845e:	4680      	mov	r8, r0
20008460:	4689      	mov	r9, r1
20008462:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008466:	f002 fdf9 	bl	2000b05c <__aeabi_d2iz>
2000846a:	4607      	mov	r7, r0
2000846c:	f7fb fda8 	bl	20003fc0 <__aeabi_i2d>
20008470:	4602      	mov	r2, r0
20008472:	460b      	mov	r3, r1
20008474:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008478:	f7fb fc54 	bl	20003d24 <__aeabi_dsub>
2000847c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008480:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008484:	4640      	mov	r0, r8
20008486:	f805 3b01 	strb.w	r3, [r5], #1
2000848a:	4649      	mov	r1, r9
2000848c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008490:	f002 fdda 	bl	2000b048 <__aeabi_dcmpgt>
20008494:	2800      	cmp	r0, #0
20008496:	f040 8213 	bne.w	200088c0 <_dtoa_r+0x838>
2000849a:	f240 0100 	movw	r1, #0
2000849e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200084a2:	2000      	movs	r0, #0
200084a4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200084a8:	f7fb fc3c 	bl	20003d24 <__aeabi_dsub>
200084ac:	4602      	mov	r2, r0
200084ae:	460b      	mov	r3, r1
200084b0:	4640      	mov	r0, r8
200084b2:	4649      	mov	r1, r9
200084b4:	f002 fdc8 	bl	2000b048 <__aeabi_dcmpgt>
200084b8:	f8dd c00c 	ldr.w	ip, [sp, #12]
200084bc:	2800      	cmp	r0, #0
200084be:	f040 83e7 	bne.w	20008c90 <_dtoa_r+0xc08>
200084c2:	f1bc 0f01 	cmp.w	ip, #1
200084c6:	f340 8082 	ble.w	200085ce <_dtoa_r+0x546>
200084ca:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200084ce:	2701      	movs	r7, #1
200084d0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
200084d4:	961d      	str	r6, [sp, #116]	; 0x74
200084d6:	4666      	mov	r6, ip
200084d8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
200084dc:	940c      	str	r4, [sp, #48]	; 0x30
200084de:	e010      	b.n	20008502 <_dtoa_r+0x47a>
200084e0:	f240 0100 	movw	r1, #0
200084e4:	2000      	movs	r0, #0
200084e6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200084ea:	f7fb fc1b 	bl	20003d24 <__aeabi_dsub>
200084ee:	4642      	mov	r2, r8
200084f0:	464b      	mov	r3, r9
200084f2:	f002 fd8b 	bl	2000b00c <__aeabi_dcmplt>
200084f6:	2800      	cmp	r0, #0
200084f8:	f040 83c7 	bne.w	20008c8a <_dtoa_r+0xc02>
200084fc:	42b7      	cmp	r7, r6
200084fe:	f280 848b 	bge.w	20008e18 <_dtoa_r+0xd90>
20008502:	f240 0300 	movw	r3, #0
20008506:	4640      	mov	r0, r8
20008508:	4649      	mov	r1, r9
2000850a:	2200      	movs	r2, #0
2000850c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008510:	3501      	adds	r5, #1
20008512:	f7fb fdbb 	bl	2000408c <__aeabi_dmul>
20008516:	f240 0300 	movw	r3, #0
2000851a:	2200      	movs	r2, #0
2000851c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008520:	4680      	mov	r8, r0
20008522:	4689      	mov	r9, r1
20008524:	4650      	mov	r0, sl
20008526:	4659      	mov	r1, fp
20008528:	f7fb fdb0 	bl	2000408c <__aeabi_dmul>
2000852c:	468b      	mov	fp, r1
2000852e:	4682      	mov	sl, r0
20008530:	f002 fd94 	bl	2000b05c <__aeabi_d2iz>
20008534:	4604      	mov	r4, r0
20008536:	f7fb fd43 	bl	20003fc0 <__aeabi_i2d>
2000853a:	3430      	adds	r4, #48	; 0x30
2000853c:	4602      	mov	r2, r0
2000853e:	460b      	mov	r3, r1
20008540:	4650      	mov	r0, sl
20008542:	4659      	mov	r1, fp
20008544:	f7fb fbee 	bl	20003d24 <__aeabi_dsub>
20008548:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000854a:	464b      	mov	r3, r9
2000854c:	55d4      	strb	r4, [r2, r7]
2000854e:	4642      	mov	r2, r8
20008550:	3701      	adds	r7, #1
20008552:	4682      	mov	sl, r0
20008554:	468b      	mov	fp, r1
20008556:	f002 fd59 	bl	2000b00c <__aeabi_dcmplt>
2000855a:	4652      	mov	r2, sl
2000855c:	465b      	mov	r3, fp
2000855e:	2800      	cmp	r0, #0
20008560:	d0be      	beq.n	200084e0 <_dtoa_r+0x458>
20008562:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008566:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008568:	e1aa      	b.n	200088c0 <_dtoa_r+0x838>
2000856a:	4640      	mov	r0, r8
2000856c:	f7fb fd28 	bl	20003fc0 <__aeabi_i2d>
20008570:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008574:	f7fb fd8a 	bl	2000408c <__aeabi_dmul>
20008578:	f240 0300 	movw	r3, #0
2000857c:	2200      	movs	r2, #0
2000857e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008582:	f7fb fbd1 	bl	20003d28 <__adddf3>
20008586:	9a08      	ldr	r2, [sp, #32]
20008588:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
2000858c:	4680      	mov	r8, r0
2000858e:	46a9      	mov	r9, r5
20008590:	2a00      	cmp	r2, #0
20008592:	f040 82ec 	bne.w	20008b6e <_dtoa_r+0xae6>
20008596:	f240 0300 	movw	r3, #0
2000859a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000859e:	2200      	movs	r2, #0
200085a0:	f2c4 0314 	movt	r3, #16404	; 0x4014
200085a4:	f7fb fbbe 	bl	20003d24 <__aeabi_dsub>
200085a8:	4642      	mov	r2, r8
200085aa:	462b      	mov	r3, r5
200085ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200085b0:	f002 fd4a 	bl	2000b048 <__aeabi_dcmpgt>
200085b4:	2800      	cmp	r0, #0
200085b6:	f040 824a 	bne.w	20008a4e <_dtoa_r+0x9c6>
200085ba:	4642      	mov	r2, r8
200085bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200085c0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
200085c4:	f002 fd22 	bl	2000b00c <__aeabi_dcmplt>
200085c8:	2800      	cmp	r0, #0
200085ca:	f040 81d5 	bne.w	20008978 <_dtoa_r+0x8f0>
200085ce:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
200085d2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200085d4:	ea6f 0703 	mvn.w	r7, r3
200085d8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
200085dc:	2e0e      	cmp	r6, #14
200085de:	bfcc      	ite	gt
200085e0:	2700      	movgt	r7, #0
200085e2:	f007 0701 	andle.w	r7, r7, #1
200085e6:	2f00      	cmp	r7, #0
200085e8:	f000 80b7 	beq.w	2000875a <_dtoa_r+0x6d2>
200085ec:	982b      	ldr	r0, [sp, #172]	; 0xac
200085ee:	f64b 4378 	movw	r3, #48248	; 0xbc78
200085f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200085f6:	9908      	ldr	r1, [sp, #32]
200085f8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200085fc:	0fc2      	lsrs	r2, r0, #31
200085fe:	2900      	cmp	r1, #0
20008600:	bfcc      	ite	gt
20008602:	2200      	movgt	r2, #0
20008604:	f002 0201 	andle.w	r2, r2, #1
20008608:	e9d3 0100 	ldrd	r0, r1, [r3]
2000860c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20008610:	2a00      	cmp	r2, #0
20008612:	f040 81a0 	bne.w	20008956 <_dtoa_r+0x8ce>
20008616:	4602      	mov	r2, r0
20008618:	460b      	mov	r3, r1
2000861a:	4640      	mov	r0, r8
2000861c:	4649      	mov	r1, r9
2000861e:	f7fb fe5f 	bl	200042e0 <__aeabi_ddiv>
20008622:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008624:	f002 fd1a 	bl	2000b05c <__aeabi_d2iz>
20008628:	4682      	mov	sl, r0
2000862a:	f7fb fcc9 	bl	20003fc0 <__aeabi_i2d>
2000862e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008632:	f7fb fd2b 	bl	2000408c <__aeabi_dmul>
20008636:	4602      	mov	r2, r0
20008638:	460b      	mov	r3, r1
2000863a:	4640      	mov	r0, r8
2000863c:	4649      	mov	r1, r9
2000863e:	f7fb fb71 	bl	20003d24 <__aeabi_dsub>
20008642:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20008646:	f805 3b01 	strb.w	r3, [r5], #1
2000864a:	9a08      	ldr	r2, [sp, #32]
2000864c:	2a01      	cmp	r2, #1
2000864e:	4680      	mov	r8, r0
20008650:	4689      	mov	r9, r1
20008652:	d052      	beq.n	200086fa <_dtoa_r+0x672>
20008654:	f240 0300 	movw	r3, #0
20008658:	2200      	movs	r2, #0
2000865a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000865e:	f7fb fd15 	bl	2000408c <__aeabi_dmul>
20008662:	2200      	movs	r2, #0
20008664:	2300      	movs	r3, #0
20008666:	e9cd 0106 	strd	r0, r1, [sp, #24]
2000866a:	f002 fcc5 	bl	2000aff8 <__aeabi_dcmpeq>
2000866e:	2800      	cmp	r0, #0
20008670:	f040 81eb 	bne.w	20008a4a <_dtoa_r+0x9c2>
20008674:	9810      	ldr	r0, [sp, #64]	; 0x40
20008676:	f04f 0801 	mov.w	r8, #1
2000867a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
2000867e:	46a3      	mov	fp, r4
20008680:	1c87      	adds	r7, r0, #2
20008682:	960f      	str	r6, [sp, #60]	; 0x3c
20008684:	f8dd 9020 	ldr.w	r9, [sp, #32]
20008688:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
2000868c:	e00a      	b.n	200086a4 <_dtoa_r+0x61c>
2000868e:	f7fb fcfd 	bl	2000408c <__aeabi_dmul>
20008692:	2200      	movs	r2, #0
20008694:	2300      	movs	r3, #0
20008696:	4604      	mov	r4, r0
20008698:	460d      	mov	r5, r1
2000869a:	f002 fcad 	bl	2000aff8 <__aeabi_dcmpeq>
2000869e:	2800      	cmp	r0, #0
200086a0:	f040 81ce 	bne.w	20008a40 <_dtoa_r+0x9b8>
200086a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200086a8:	4620      	mov	r0, r4
200086aa:	4629      	mov	r1, r5
200086ac:	f108 0801 	add.w	r8, r8, #1
200086b0:	f7fb fe16 	bl	200042e0 <__aeabi_ddiv>
200086b4:	463e      	mov	r6, r7
200086b6:	f002 fcd1 	bl	2000b05c <__aeabi_d2iz>
200086ba:	4682      	mov	sl, r0
200086bc:	f7fb fc80 	bl	20003fc0 <__aeabi_i2d>
200086c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200086c4:	f7fb fce2 	bl	2000408c <__aeabi_dmul>
200086c8:	4602      	mov	r2, r0
200086ca:	460b      	mov	r3, r1
200086cc:	4620      	mov	r0, r4
200086ce:	4629      	mov	r1, r5
200086d0:	f7fb fb28 	bl	20003d24 <__aeabi_dsub>
200086d4:	2200      	movs	r2, #0
200086d6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
200086da:	f807 cc01 	strb.w	ip, [r7, #-1]
200086de:	3701      	adds	r7, #1
200086e0:	45c1      	cmp	r9, r8
200086e2:	f240 0300 	movw	r3, #0
200086e6:	f2c4 0324 	movt	r3, #16420	; 0x4024
200086ea:	d1d0      	bne.n	2000868e <_dtoa_r+0x606>
200086ec:	4635      	mov	r5, r6
200086ee:	465c      	mov	r4, fp
200086f0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200086f2:	4680      	mov	r8, r0
200086f4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200086f8:	4689      	mov	r9, r1
200086fa:	4642      	mov	r2, r8
200086fc:	464b      	mov	r3, r9
200086fe:	4640      	mov	r0, r8
20008700:	4649      	mov	r1, r9
20008702:	f7fb fb11 	bl	20003d28 <__adddf3>
20008706:	4680      	mov	r8, r0
20008708:	4689      	mov	r9, r1
2000870a:	4642      	mov	r2, r8
2000870c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008710:	464b      	mov	r3, r9
20008712:	f002 fc7b 	bl	2000b00c <__aeabi_dcmplt>
20008716:	b960      	cbnz	r0, 20008732 <_dtoa_r+0x6aa>
20008718:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
2000871c:	4642      	mov	r2, r8
2000871e:	464b      	mov	r3, r9
20008720:	f002 fc6a 	bl	2000aff8 <__aeabi_dcmpeq>
20008724:	2800      	cmp	r0, #0
20008726:	f000 8190 	beq.w	20008a4a <_dtoa_r+0x9c2>
2000872a:	f01a 0f01 	tst.w	sl, #1
2000872e:	f000 818c 	beq.w	20008a4a <_dtoa_r+0x9c2>
20008732:	9910      	ldr	r1, [sp, #64]	; 0x40
20008734:	e000      	b.n	20008738 <_dtoa_r+0x6b0>
20008736:	461d      	mov	r5, r3
20008738:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000873c:	1e6b      	subs	r3, r5, #1
2000873e:	2a39      	cmp	r2, #57	; 0x39
20008740:	f040 8367 	bne.w	20008e12 <_dtoa_r+0xd8a>
20008744:	428b      	cmp	r3, r1
20008746:	d1f6      	bne.n	20008736 <_dtoa_r+0x6ae>
20008748:	9910      	ldr	r1, [sp, #64]	; 0x40
2000874a:	2330      	movs	r3, #48	; 0x30
2000874c:	3601      	adds	r6, #1
2000874e:	2231      	movs	r2, #49	; 0x31
20008750:	700b      	strb	r3, [r1, #0]
20008752:	9b10      	ldr	r3, [sp, #64]	; 0x40
20008754:	701a      	strb	r2, [r3, #0]
20008756:	9612      	str	r6, [sp, #72]	; 0x48
20008758:	e0b2      	b.n	200088c0 <_dtoa_r+0x838>
2000875a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000875c:	2a00      	cmp	r2, #0
2000875e:	f040 80df 	bne.w	20008920 <_dtoa_r+0x898>
20008762:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008764:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008766:	920c      	str	r2, [sp, #48]	; 0x30
20008768:	2d00      	cmp	r5, #0
2000876a:	bfd4      	ite	le
2000876c:	2300      	movle	r3, #0
2000876e:	2301      	movgt	r3, #1
20008770:	f1ba 0f00 	cmp.w	sl, #0
20008774:	bfd4      	ite	le
20008776:	2300      	movle	r3, #0
20008778:	f003 0301 	andgt.w	r3, r3, #1
2000877c:	b14b      	cbz	r3, 20008792 <_dtoa_r+0x70a>
2000877e:	45aa      	cmp	sl, r5
20008780:	bfb4      	ite	lt
20008782:	4653      	movlt	r3, sl
20008784:	462b      	movge	r3, r5
20008786:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008788:	ebc3 0a0a 	rsb	sl, r3, sl
2000878c:	1aed      	subs	r5, r5, r3
2000878e:	1ac0      	subs	r0, r0, r3
20008790:	900f      	str	r0, [sp, #60]	; 0x3c
20008792:	9915      	ldr	r1, [sp, #84]	; 0x54
20008794:	2900      	cmp	r1, #0
20008796:	dd1c      	ble.n	200087d2 <_dtoa_r+0x74a>
20008798:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000879a:	2a00      	cmp	r2, #0
2000879c:	f000 82e9 	beq.w	20008d72 <_dtoa_r+0xcea>
200087a0:	2f00      	cmp	r7, #0
200087a2:	dd12      	ble.n	200087ca <_dtoa_r+0x742>
200087a4:	990c      	ldr	r1, [sp, #48]	; 0x30
200087a6:	463a      	mov	r2, r7
200087a8:	4620      	mov	r0, r4
200087aa:	f001 fdbd 	bl	2000a328 <__pow5mult>
200087ae:	465a      	mov	r2, fp
200087b0:	900c      	str	r0, [sp, #48]	; 0x30
200087b2:	4620      	mov	r0, r4
200087b4:	990c      	ldr	r1, [sp, #48]	; 0x30
200087b6:	f001 fccf 	bl	2000a158 <__multiply>
200087ba:	4659      	mov	r1, fp
200087bc:	4603      	mov	r3, r0
200087be:	4620      	mov	r0, r4
200087c0:	9303      	str	r3, [sp, #12]
200087c2:	f001 fb35 	bl	20009e30 <_Bfree>
200087c6:	9b03      	ldr	r3, [sp, #12]
200087c8:	469b      	mov	fp, r3
200087ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
200087cc:	1bda      	subs	r2, r3, r7
200087ce:	f040 8311 	bne.w	20008df4 <_dtoa_r+0xd6c>
200087d2:	2101      	movs	r1, #1
200087d4:	4620      	mov	r0, r4
200087d6:	f001 fd59 	bl	2000a28c <__i2b>
200087da:	9006      	str	r0, [sp, #24]
200087dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
200087de:	2800      	cmp	r0, #0
200087e0:	dd05      	ble.n	200087ee <_dtoa_r+0x766>
200087e2:	9906      	ldr	r1, [sp, #24]
200087e4:	4620      	mov	r0, r4
200087e6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200087e8:	f001 fd9e 	bl	2000a328 <__pow5mult>
200087ec:	9006      	str	r0, [sp, #24]
200087ee:	992a      	ldr	r1, [sp, #168]	; 0xa8
200087f0:	2901      	cmp	r1, #1
200087f2:	f340 810a 	ble.w	20008a0a <_dtoa_r+0x982>
200087f6:	2700      	movs	r7, #0
200087f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200087fa:	2b00      	cmp	r3, #0
200087fc:	f040 8261 	bne.w	20008cc2 <_dtoa_r+0xc3a>
20008800:	2301      	movs	r3, #1
20008802:	4453      	add	r3, sl
20008804:	f013 031f 	ands.w	r3, r3, #31
20008808:	f040 812a 	bne.w	20008a60 <_dtoa_r+0x9d8>
2000880c:	231c      	movs	r3, #28
2000880e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008810:	449a      	add	sl, r3
20008812:	18ed      	adds	r5, r5, r3
20008814:	18d2      	adds	r2, r2, r3
20008816:	920f      	str	r2, [sp, #60]	; 0x3c
20008818:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000881a:	2b00      	cmp	r3, #0
2000881c:	dd05      	ble.n	2000882a <_dtoa_r+0x7a2>
2000881e:	4659      	mov	r1, fp
20008820:	461a      	mov	r2, r3
20008822:	4620      	mov	r0, r4
20008824:	f001 fc3a 	bl	2000a09c <__lshift>
20008828:	4683      	mov	fp, r0
2000882a:	f1ba 0f00 	cmp.w	sl, #0
2000882e:	dd05      	ble.n	2000883c <_dtoa_r+0x7b4>
20008830:	9906      	ldr	r1, [sp, #24]
20008832:	4652      	mov	r2, sl
20008834:	4620      	mov	r0, r4
20008836:	f001 fc31 	bl	2000a09c <__lshift>
2000883a:	9006      	str	r0, [sp, #24]
2000883c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000883e:	2800      	cmp	r0, #0
20008840:	f040 8229 	bne.w	20008c96 <_dtoa_r+0xc0e>
20008844:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008846:	9908      	ldr	r1, [sp, #32]
20008848:	2802      	cmp	r0, #2
2000884a:	bfd4      	ite	le
2000884c:	2300      	movle	r3, #0
2000884e:	2301      	movgt	r3, #1
20008850:	2900      	cmp	r1, #0
20008852:	bfcc      	ite	gt
20008854:	2300      	movgt	r3, #0
20008856:	f003 0301 	andle.w	r3, r3, #1
2000885a:	2b00      	cmp	r3, #0
2000885c:	f000 810c 	beq.w	20008a78 <_dtoa_r+0x9f0>
20008860:	2900      	cmp	r1, #0
20008862:	f040 808c 	bne.w	2000897e <_dtoa_r+0x8f6>
20008866:	2205      	movs	r2, #5
20008868:	9906      	ldr	r1, [sp, #24]
2000886a:	9b08      	ldr	r3, [sp, #32]
2000886c:	4620      	mov	r0, r4
2000886e:	f001 fd17 	bl	2000a2a0 <__multadd>
20008872:	9006      	str	r0, [sp, #24]
20008874:	4658      	mov	r0, fp
20008876:	9906      	ldr	r1, [sp, #24]
20008878:	f001 f9a0 	bl	20009bbc <__mcmp>
2000887c:	2800      	cmp	r0, #0
2000887e:	dd7e      	ble.n	2000897e <_dtoa_r+0x8f6>
20008880:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008882:	3601      	adds	r6, #1
20008884:	2700      	movs	r7, #0
20008886:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000888a:	2331      	movs	r3, #49	; 0x31
2000888c:	f805 3b01 	strb.w	r3, [r5], #1
20008890:	9906      	ldr	r1, [sp, #24]
20008892:	4620      	mov	r0, r4
20008894:	f001 facc 	bl	20009e30 <_Bfree>
20008898:	f1ba 0f00 	cmp.w	sl, #0
2000889c:	f000 80d5 	beq.w	20008a4a <_dtoa_r+0x9c2>
200088a0:	1e3b      	subs	r3, r7, #0
200088a2:	bf18      	it	ne
200088a4:	2301      	movne	r3, #1
200088a6:	4557      	cmp	r7, sl
200088a8:	bf0c      	ite	eq
200088aa:	2300      	moveq	r3, #0
200088ac:	f003 0301 	andne.w	r3, r3, #1
200088b0:	2b00      	cmp	r3, #0
200088b2:	f040 80d0 	bne.w	20008a56 <_dtoa_r+0x9ce>
200088b6:	4651      	mov	r1, sl
200088b8:	4620      	mov	r0, r4
200088ba:	f001 fab9 	bl	20009e30 <_Bfree>
200088be:	9612      	str	r6, [sp, #72]	; 0x48
200088c0:	4620      	mov	r0, r4
200088c2:	4659      	mov	r1, fp
200088c4:	f001 fab4 	bl	20009e30 <_Bfree>
200088c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200088ca:	1c53      	adds	r3, r2, #1
200088cc:	2200      	movs	r2, #0
200088ce:	702a      	strb	r2, [r5, #0]
200088d0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200088d2:	992e      	ldr	r1, [sp, #184]	; 0xb8
200088d4:	6003      	str	r3, [r0, #0]
200088d6:	2900      	cmp	r1, #0
200088d8:	f000 81d4 	beq.w	20008c84 <_dtoa_r+0xbfc>
200088dc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200088de:	9810      	ldr	r0, [sp, #64]	; 0x40
200088e0:	6015      	str	r5, [r2, #0]
200088e2:	e412      	b.n	2000810a <_dtoa_r+0x82>
200088e4:	2010      	movs	r0, #16
200088e6:	f7fb fe33 	bl	20004550 <malloc>
200088ea:	60c6      	str	r6, [r0, #12]
200088ec:	6046      	str	r6, [r0, #4]
200088ee:	6086      	str	r6, [r0, #8]
200088f0:	6006      	str	r6, [r0, #0]
200088f2:	4606      	mov	r6, r0
200088f4:	6260      	str	r0, [r4, #36]	; 0x24
200088f6:	f7ff bbd2 	b.w	2000809e <_dtoa_r+0x16>
200088fa:	980f      	ldr	r0, [sp, #60]	; 0x3c
200088fc:	4271      	negs	r1, r6
200088fe:	2200      	movs	r2, #0
20008900:	9115      	str	r1, [sp, #84]	; 0x54
20008902:	1b80      	subs	r0, r0, r6
20008904:	9217      	str	r2, [sp, #92]	; 0x5c
20008906:	900f      	str	r0, [sp, #60]	; 0x3c
20008908:	e48a      	b.n	20008220 <_dtoa_r+0x198>
2000890a:	2100      	movs	r1, #0
2000890c:	3e01      	subs	r6, #1
2000890e:	9118      	str	r1, [sp, #96]	; 0x60
20008910:	e472      	b.n	200081f8 <_dtoa_r+0x170>
20008912:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20008916:	f04f 0802 	mov.w	r8, #2
2000891a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000891e:	e521      	b.n	20008364 <_dtoa_r+0x2dc>
20008920:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008922:	2801      	cmp	r0, #1
20008924:	f340 826c 	ble.w	20008e00 <_dtoa_r+0xd78>
20008928:	9a08      	ldr	r2, [sp, #32]
2000892a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000892c:	1e53      	subs	r3, r2, #1
2000892e:	4298      	cmp	r0, r3
20008930:	f2c0 8258 	blt.w	20008de4 <_dtoa_r+0xd5c>
20008934:	1ac7      	subs	r7, r0, r3
20008936:	9b08      	ldr	r3, [sp, #32]
20008938:	2b00      	cmp	r3, #0
2000893a:	bfa8      	it	ge
2000893c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000893e:	f2c0 8273 	blt.w	20008e28 <_dtoa_r+0xda0>
20008942:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008944:	4620      	mov	r0, r4
20008946:	2101      	movs	r1, #1
20008948:	449a      	add	sl, r3
2000894a:	18d2      	adds	r2, r2, r3
2000894c:	920f      	str	r2, [sp, #60]	; 0x3c
2000894e:	f001 fc9d 	bl	2000a28c <__i2b>
20008952:	900c      	str	r0, [sp, #48]	; 0x30
20008954:	e708      	b.n	20008768 <_dtoa_r+0x6e0>
20008956:	9b08      	ldr	r3, [sp, #32]
20008958:	b973      	cbnz	r3, 20008978 <_dtoa_r+0x8f0>
2000895a:	f240 0300 	movw	r3, #0
2000895e:	2200      	movs	r2, #0
20008960:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008964:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008968:	f7fb fb90 	bl	2000408c <__aeabi_dmul>
2000896c:	4642      	mov	r2, r8
2000896e:	464b      	mov	r3, r9
20008970:	f002 fb60 	bl	2000b034 <__aeabi_dcmpge>
20008974:	2800      	cmp	r0, #0
20008976:	d06a      	beq.n	20008a4e <_dtoa_r+0x9c6>
20008978:	2200      	movs	r2, #0
2000897a:	9206      	str	r2, [sp, #24]
2000897c:	920c      	str	r2, [sp, #48]	; 0x30
2000897e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008980:	2700      	movs	r7, #0
20008982:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008986:	43de      	mvns	r6, r3
20008988:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000898a:	e781      	b.n	20008890 <_dtoa_r+0x808>
2000898c:	2100      	movs	r1, #0
2000898e:	9116      	str	r1, [sp, #88]	; 0x58
20008990:	982b      	ldr	r0, [sp, #172]	; 0xac
20008992:	2800      	cmp	r0, #0
20008994:	f340 819f 	ble.w	20008cd6 <_dtoa_r+0xc4e>
20008998:	982b      	ldr	r0, [sp, #172]	; 0xac
2000899a:	4601      	mov	r1, r0
2000899c:	9011      	str	r0, [sp, #68]	; 0x44
2000899e:	9008      	str	r0, [sp, #32]
200089a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200089a2:	2200      	movs	r2, #0
200089a4:	2917      	cmp	r1, #23
200089a6:	606a      	str	r2, [r5, #4]
200089a8:	f240 82ab 	bls.w	20008f02 <_dtoa_r+0xe7a>
200089ac:	2304      	movs	r3, #4
200089ae:	005b      	lsls	r3, r3, #1
200089b0:	3201      	adds	r2, #1
200089b2:	f103 0014 	add.w	r0, r3, #20
200089b6:	4288      	cmp	r0, r1
200089b8:	d9f9      	bls.n	200089ae <_dtoa_r+0x926>
200089ba:	9b08      	ldr	r3, [sp, #32]
200089bc:	606a      	str	r2, [r5, #4]
200089be:	2b0e      	cmp	r3, #14
200089c0:	bf8c      	ite	hi
200089c2:	2700      	movhi	r7, #0
200089c4:	f007 0701 	andls.w	r7, r7, #1
200089c8:	e49d      	b.n	20008306 <_dtoa_r+0x27e>
200089ca:	2201      	movs	r2, #1
200089cc:	9216      	str	r2, [sp, #88]	; 0x58
200089ce:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200089d0:	18f3      	adds	r3, r6, r3
200089d2:	9311      	str	r3, [sp, #68]	; 0x44
200089d4:	1c59      	adds	r1, r3, #1
200089d6:	2900      	cmp	r1, #0
200089d8:	bfc8      	it	gt
200089da:	9108      	strgt	r1, [sp, #32]
200089dc:	dce0      	bgt.n	200089a0 <_dtoa_r+0x918>
200089de:	290e      	cmp	r1, #14
200089e0:	bf8c      	ite	hi
200089e2:	2700      	movhi	r7, #0
200089e4:	f007 0701 	andls.w	r7, r7, #1
200089e8:	9108      	str	r1, [sp, #32]
200089ea:	e489      	b.n	20008300 <_dtoa_r+0x278>
200089ec:	2301      	movs	r3, #1
200089ee:	9316      	str	r3, [sp, #88]	; 0x58
200089f0:	e7ce      	b.n	20008990 <_dtoa_r+0x908>
200089f2:	2200      	movs	r2, #0
200089f4:	9216      	str	r2, [sp, #88]	; 0x58
200089f6:	e7ea      	b.n	200089ce <_dtoa_r+0x946>
200089f8:	f04f 33ff 	mov.w	r3, #4294967295
200089fc:	2700      	movs	r7, #0
200089fe:	2001      	movs	r0, #1
20008a00:	9311      	str	r3, [sp, #68]	; 0x44
20008a02:	9016      	str	r0, [sp, #88]	; 0x58
20008a04:	9308      	str	r3, [sp, #32]
20008a06:	972b      	str	r7, [sp, #172]	; 0xac
20008a08:	e47a      	b.n	20008300 <_dtoa_r+0x278>
20008a0a:	f1b8 0f00 	cmp.w	r8, #0
20008a0e:	f47f aef2 	bne.w	200087f6 <_dtoa_r+0x76e>
20008a12:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20008a16:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008a1a:	2b00      	cmp	r3, #0
20008a1c:	f47f aeeb 	bne.w	200087f6 <_dtoa_r+0x76e>
20008a20:	f240 0300 	movw	r3, #0
20008a24:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008a28:	ea09 0303 	and.w	r3, r9, r3
20008a2c:	2b00      	cmp	r3, #0
20008a2e:	f43f aee2 	beq.w	200087f6 <_dtoa_r+0x76e>
20008a32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008a34:	f10a 0a01 	add.w	sl, sl, #1
20008a38:	2701      	movs	r7, #1
20008a3a:	3201      	adds	r2, #1
20008a3c:	920f      	str	r2, [sp, #60]	; 0x3c
20008a3e:	e6db      	b.n	200087f8 <_dtoa_r+0x770>
20008a40:	4635      	mov	r5, r6
20008a42:	465c      	mov	r4, fp
20008a44:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008a46:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008a4a:	9612      	str	r6, [sp, #72]	; 0x48
20008a4c:	e738      	b.n	200088c0 <_dtoa_r+0x838>
20008a4e:	2000      	movs	r0, #0
20008a50:	9006      	str	r0, [sp, #24]
20008a52:	900c      	str	r0, [sp, #48]	; 0x30
20008a54:	e714      	b.n	20008880 <_dtoa_r+0x7f8>
20008a56:	4639      	mov	r1, r7
20008a58:	4620      	mov	r0, r4
20008a5a:	f001 f9e9 	bl	20009e30 <_Bfree>
20008a5e:	e72a      	b.n	200088b6 <_dtoa_r+0x82e>
20008a60:	f1c3 0320 	rsb	r3, r3, #32
20008a64:	2b04      	cmp	r3, #4
20008a66:	f340 8254 	ble.w	20008f12 <_dtoa_r+0xe8a>
20008a6a:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008a6c:	3b04      	subs	r3, #4
20008a6e:	449a      	add	sl, r3
20008a70:	18ed      	adds	r5, r5, r3
20008a72:	18c9      	adds	r1, r1, r3
20008a74:	910f      	str	r1, [sp, #60]	; 0x3c
20008a76:	e6cf      	b.n	20008818 <_dtoa_r+0x790>
20008a78:	9916      	ldr	r1, [sp, #88]	; 0x58
20008a7a:	2900      	cmp	r1, #0
20008a7c:	f000 8131 	beq.w	20008ce2 <_dtoa_r+0xc5a>
20008a80:	2d00      	cmp	r5, #0
20008a82:	dd05      	ble.n	20008a90 <_dtoa_r+0xa08>
20008a84:	990c      	ldr	r1, [sp, #48]	; 0x30
20008a86:	462a      	mov	r2, r5
20008a88:	4620      	mov	r0, r4
20008a8a:	f001 fb07 	bl	2000a09c <__lshift>
20008a8e:	900c      	str	r0, [sp, #48]	; 0x30
20008a90:	2f00      	cmp	r7, #0
20008a92:	f040 81ea 	bne.w	20008e6a <_dtoa_r+0xde2>
20008a96:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008a9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008a9c:	2301      	movs	r3, #1
20008a9e:	f008 0001 	and.w	r0, r8, #1
20008aa2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20008aa4:	9011      	str	r0, [sp, #68]	; 0x44
20008aa6:	950f      	str	r5, [sp, #60]	; 0x3c
20008aa8:	461d      	mov	r5, r3
20008aaa:	960c      	str	r6, [sp, #48]	; 0x30
20008aac:	9906      	ldr	r1, [sp, #24]
20008aae:	4658      	mov	r0, fp
20008ab0:	f7ff fa5a 	bl	20007f68 <quorem>
20008ab4:	4639      	mov	r1, r7
20008ab6:	3030      	adds	r0, #48	; 0x30
20008ab8:	900b      	str	r0, [sp, #44]	; 0x2c
20008aba:	4658      	mov	r0, fp
20008abc:	f001 f87e 	bl	20009bbc <__mcmp>
20008ac0:	9906      	ldr	r1, [sp, #24]
20008ac2:	4652      	mov	r2, sl
20008ac4:	4606      	mov	r6, r0
20008ac6:	4620      	mov	r0, r4
20008ac8:	f001 fa6c 	bl	20009fa4 <__mdiff>
20008acc:	68c3      	ldr	r3, [r0, #12]
20008ace:	4680      	mov	r8, r0
20008ad0:	2b00      	cmp	r3, #0
20008ad2:	d03d      	beq.n	20008b50 <_dtoa_r+0xac8>
20008ad4:	f04f 0901 	mov.w	r9, #1
20008ad8:	4641      	mov	r1, r8
20008ada:	4620      	mov	r0, r4
20008adc:	f001 f9a8 	bl	20009e30 <_Bfree>
20008ae0:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008ae2:	ea59 0101 	orrs.w	r1, r9, r1
20008ae6:	d103      	bne.n	20008af0 <_dtoa_r+0xa68>
20008ae8:	9a11      	ldr	r2, [sp, #68]	; 0x44
20008aea:	2a00      	cmp	r2, #0
20008aec:	f000 81eb 	beq.w	20008ec6 <_dtoa_r+0xe3e>
20008af0:	2e00      	cmp	r6, #0
20008af2:	f2c0 819e 	blt.w	20008e32 <_dtoa_r+0xdaa>
20008af6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20008af8:	4332      	orrs	r2, r6
20008afa:	d103      	bne.n	20008b04 <_dtoa_r+0xa7c>
20008afc:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008afe:	2b00      	cmp	r3, #0
20008b00:	f000 8197 	beq.w	20008e32 <_dtoa_r+0xdaa>
20008b04:	f1b9 0f00 	cmp.w	r9, #0
20008b08:	f300 81ce 	bgt.w	20008ea8 <_dtoa_r+0xe20>
20008b0c:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008b0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20008b10:	f801 2b01 	strb.w	r2, [r1], #1
20008b14:	9b08      	ldr	r3, [sp, #32]
20008b16:	910f      	str	r1, [sp, #60]	; 0x3c
20008b18:	429d      	cmp	r5, r3
20008b1a:	f000 81c2 	beq.w	20008ea2 <_dtoa_r+0xe1a>
20008b1e:	4659      	mov	r1, fp
20008b20:	220a      	movs	r2, #10
20008b22:	2300      	movs	r3, #0
20008b24:	4620      	mov	r0, r4
20008b26:	f001 fbbb 	bl	2000a2a0 <__multadd>
20008b2a:	4557      	cmp	r7, sl
20008b2c:	4639      	mov	r1, r7
20008b2e:	4683      	mov	fp, r0
20008b30:	d014      	beq.n	20008b5c <_dtoa_r+0xad4>
20008b32:	220a      	movs	r2, #10
20008b34:	2300      	movs	r3, #0
20008b36:	4620      	mov	r0, r4
20008b38:	3501      	adds	r5, #1
20008b3a:	f001 fbb1 	bl	2000a2a0 <__multadd>
20008b3e:	4651      	mov	r1, sl
20008b40:	220a      	movs	r2, #10
20008b42:	2300      	movs	r3, #0
20008b44:	4607      	mov	r7, r0
20008b46:	4620      	mov	r0, r4
20008b48:	f001 fbaa 	bl	2000a2a0 <__multadd>
20008b4c:	4682      	mov	sl, r0
20008b4e:	e7ad      	b.n	20008aac <_dtoa_r+0xa24>
20008b50:	4658      	mov	r0, fp
20008b52:	4641      	mov	r1, r8
20008b54:	f001 f832 	bl	20009bbc <__mcmp>
20008b58:	4681      	mov	r9, r0
20008b5a:	e7bd      	b.n	20008ad8 <_dtoa_r+0xa50>
20008b5c:	4620      	mov	r0, r4
20008b5e:	220a      	movs	r2, #10
20008b60:	2300      	movs	r3, #0
20008b62:	3501      	adds	r5, #1
20008b64:	f001 fb9c 	bl	2000a2a0 <__multadd>
20008b68:	4607      	mov	r7, r0
20008b6a:	4682      	mov	sl, r0
20008b6c:	e79e      	b.n	20008aac <_dtoa_r+0xa24>
20008b6e:	9612      	str	r6, [sp, #72]	; 0x48
20008b70:	f8dd c020 	ldr.w	ip, [sp, #32]
20008b74:	e459      	b.n	2000842a <_dtoa_r+0x3a2>
20008b76:	4275      	negs	r5, r6
20008b78:	2d00      	cmp	r5, #0
20008b7a:	f040 8101 	bne.w	20008d80 <_dtoa_r+0xcf8>
20008b7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008b82:	f04f 0802 	mov.w	r8, #2
20008b86:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008b8a:	e40c      	b.n	200083a6 <_dtoa_r+0x31e>
20008b8c:	f64b 4178 	movw	r1, #48248	; 0xbc78
20008b90:	4642      	mov	r2, r8
20008b92:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008b96:	464b      	mov	r3, r9
20008b98:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20008b9c:	f8cd c00c 	str.w	ip, [sp, #12]
20008ba0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008ba2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20008ba6:	f7fb fa71 	bl	2000408c <__aeabi_dmul>
20008baa:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20008bae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008bb2:	f002 fa53 	bl	2000b05c <__aeabi_d2iz>
20008bb6:	4607      	mov	r7, r0
20008bb8:	f7fb fa02 	bl	20003fc0 <__aeabi_i2d>
20008bbc:	460b      	mov	r3, r1
20008bbe:	4602      	mov	r2, r0
20008bc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008bc4:	f7fb f8ae 	bl	20003d24 <__aeabi_dsub>
20008bc8:	f107 0330 	add.w	r3, r7, #48	; 0x30
20008bcc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008bd0:	f805 3b01 	strb.w	r3, [r5], #1
20008bd4:	f8dd c00c 	ldr.w	ip, [sp, #12]
20008bd8:	f1bc 0f01 	cmp.w	ip, #1
20008bdc:	d029      	beq.n	20008c32 <_dtoa_r+0xbaa>
20008bde:	46d1      	mov	r9, sl
20008be0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008be4:	46b2      	mov	sl, r6
20008be6:	9e10      	ldr	r6, [sp, #64]	; 0x40
20008be8:	951c      	str	r5, [sp, #112]	; 0x70
20008bea:	2701      	movs	r7, #1
20008bec:	4665      	mov	r5, ip
20008bee:	46a0      	mov	r8, r4
20008bf0:	f240 0300 	movw	r3, #0
20008bf4:	2200      	movs	r2, #0
20008bf6:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008bfa:	f7fb fa47 	bl	2000408c <__aeabi_dmul>
20008bfe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008c02:	f002 fa2b 	bl	2000b05c <__aeabi_d2iz>
20008c06:	4604      	mov	r4, r0
20008c08:	f7fb f9da 	bl	20003fc0 <__aeabi_i2d>
20008c0c:	3430      	adds	r4, #48	; 0x30
20008c0e:	4602      	mov	r2, r0
20008c10:	460b      	mov	r3, r1
20008c12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c16:	f7fb f885 	bl	20003d24 <__aeabi_dsub>
20008c1a:	55f4      	strb	r4, [r6, r7]
20008c1c:	3701      	adds	r7, #1
20008c1e:	42af      	cmp	r7, r5
20008c20:	d1e6      	bne.n	20008bf0 <_dtoa_r+0xb68>
20008c22:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20008c24:	3f01      	subs	r7, #1
20008c26:	4656      	mov	r6, sl
20008c28:	4644      	mov	r4, r8
20008c2a:	46ca      	mov	sl, r9
20008c2c:	19ed      	adds	r5, r5, r7
20008c2e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008c32:	f240 0300 	movw	r3, #0
20008c36:	2200      	movs	r2, #0
20008c38:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20008c3c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20008c40:	f7fb f872 	bl	20003d28 <__adddf3>
20008c44:	4602      	mov	r2, r0
20008c46:	460b      	mov	r3, r1
20008c48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c4c:	f002 f9fc 	bl	2000b048 <__aeabi_dcmpgt>
20008c50:	b9f0      	cbnz	r0, 20008c90 <_dtoa_r+0xc08>
20008c52:	f240 0100 	movw	r1, #0
20008c56:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20008c5a:	2000      	movs	r0, #0
20008c5c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008c60:	f7fb f860 	bl	20003d24 <__aeabi_dsub>
20008c64:	4602      	mov	r2, r0
20008c66:	460b      	mov	r3, r1
20008c68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008c6c:	f002 f9ce 	bl	2000b00c <__aeabi_dcmplt>
20008c70:	2800      	cmp	r0, #0
20008c72:	f43f acac 	beq.w	200085ce <_dtoa_r+0x546>
20008c76:	462b      	mov	r3, r5
20008c78:	461d      	mov	r5, r3
20008c7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20008c7e:	2a30      	cmp	r2, #48	; 0x30
20008c80:	d0fa      	beq.n	20008c78 <_dtoa_r+0xbf0>
20008c82:	e61d      	b.n	200088c0 <_dtoa_r+0x838>
20008c84:	9810      	ldr	r0, [sp, #64]	; 0x40
20008c86:	f7ff ba40 	b.w	2000810a <_dtoa_r+0x82>
20008c8a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008c8e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008c90:	9e12      	ldr	r6, [sp, #72]	; 0x48
20008c92:	9910      	ldr	r1, [sp, #64]	; 0x40
20008c94:	e550      	b.n	20008738 <_dtoa_r+0x6b0>
20008c96:	4658      	mov	r0, fp
20008c98:	9906      	ldr	r1, [sp, #24]
20008c9a:	f000 ff8f 	bl	20009bbc <__mcmp>
20008c9e:	2800      	cmp	r0, #0
20008ca0:	f6bf add0 	bge.w	20008844 <_dtoa_r+0x7bc>
20008ca4:	4659      	mov	r1, fp
20008ca6:	4620      	mov	r0, r4
20008ca8:	220a      	movs	r2, #10
20008caa:	2300      	movs	r3, #0
20008cac:	f001 faf8 	bl	2000a2a0 <__multadd>
20008cb0:	9916      	ldr	r1, [sp, #88]	; 0x58
20008cb2:	3e01      	subs	r6, #1
20008cb4:	4683      	mov	fp, r0
20008cb6:	2900      	cmp	r1, #0
20008cb8:	f040 8119 	bne.w	20008eee <_dtoa_r+0xe66>
20008cbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
20008cbe:	9208      	str	r2, [sp, #32]
20008cc0:	e5c0      	b.n	20008844 <_dtoa_r+0x7bc>
20008cc2:	9806      	ldr	r0, [sp, #24]
20008cc4:	6903      	ldr	r3, [r0, #16]
20008cc6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008cca:	6918      	ldr	r0, [r3, #16]
20008ccc:	f000 ff24 	bl	20009b18 <__hi0bits>
20008cd0:	f1c0 0320 	rsb	r3, r0, #32
20008cd4:	e595      	b.n	20008802 <_dtoa_r+0x77a>
20008cd6:	2101      	movs	r1, #1
20008cd8:	9111      	str	r1, [sp, #68]	; 0x44
20008cda:	9108      	str	r1, [sp, #32]
20008cdc:	912b      	str	r1, [sp, #172]	; 0xac
20008cde:	f7ff bb0f 	b.w	20008300 <_dtoa_r+0x278>
20008ce2:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008ce4:	46b1      	mov	r9, r6
20008ce6:	9f16      	ldr	r7, [sp, #88]	; 0x58
20008ce8:	46aa      	mov	sl, r5
20008cea:	f8dd 8018 	ldr.w	r8, [sp, #24]
20008cee:	9e08      	ldr	r6, [sp, #32]
20008cf0:	e002      	b.n	20008cf8 <_dtoa_r+0xc70>
20008cf2:	f001 fad5 	bl	2000a2a0 <__multadd>
20008cf6:	4683      	mov	fp, r0
20008cf8:	4641      	mov	r1, r8
20008cfa:	4658      	mov	r0, fp
20008cfc:	f7ff f934 	bl	20007f68 <quorem>
20008d00:	3501      	adds	r5, #1
20008d02:	220a      	movs	r2, #10
20008d04:	2300      	movs	r3, #0
20008d06:	4659      	mov	r1, fp
20008d08:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20008d0c:	f80a c007 	strb.w	ip, [sl, r7]
20008d10:	3701      	adds	r7, #1
20008d12:	4620      	mov	r0, r4
20008d14:	42be      	cmp	r6, r7
20008d16:	dcec      	bgt.n	20008cf2 <_dtoa_r+0xc6a>
20008d18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008d1c:	464e      	mov	r6, r9
20008d1e:	2700      	movs	r7, #0
20008d20:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20008d24:	4659      	mov	r1, fp
20008d26:	2201      	movs	r2, #1
20008d28:	4620      	mov	r0, r4
20008d2a:	f001 f9b7 	bl	2000a09c <__lshift>
20008d2e:	9906      	ldr	r1, [sp, #24]
20008d30:	4683      	mov	fp, r0
20008d32:	f000 ff43 	bl	20009bbc <__mcmp>
20008d36:	2800      	cmp	r0, #0
20008d38:	dd0f      	ble.n	20008d5a <_dtoa_r+0xcd2>
20008d3a:	9910      	ldr	r1, [sp, #64]	; 0x40
20008d3c:	e000      	b.n	20008d40 <_dtoa_r+0xcb8>
20008d3e:	461d      	mov	r5, r3
20008d40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20008d44:	1e6b      	subs	r3, r5, #1
20008d46:	2a39      	cmp	r2, #57	; 0x39
20008d48:	f040 808c 	bne.w	20008e64 <_dtoa_r+0xddc>
20008d4c:	428b      	cmp	r3, r1
20008d4e:	d1f6      	bne.n	20008d3e <_dtoa_r+0xcb6>
20008d50:	9910      	ldr	r1, [sp, #64]	; 0x40
20008d52:	2331      	movs	r3, #49	; 0x31
20008d54:	3601      	adds	r6, #1
20008d56:	700b      	strb	r3, [r1, #0]
20008d58:	e59a      	b.n	20008890 <_dtoa_r+0x808>
20008d5a:	d103      	bne.n	20008d64 <_dtoa_r+0xcdc>
20008d5c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008d5e:	f010 0f01 	tst.w	r0, #1
20008d62:	d1ea      	bne.n	20008d3a <_dtoa_r+0xcb2>
20008d64:	462b      	mov	r3, r5
20008d66:	461d      	mov	r5, r3
20008d68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20008d6c:	2a30      	cmp	r2, #48	; 0x30
20008d6e:	d0fa      	beq.n	20008d66 <_dtoa_r+0xcde>
20008d70:	e58e      	b.n	20008890 <_dtoa_r+0x808>
20008d72:	4659      	mov	r1, fp
20008d74:	9a15      	ldr	r2, [sp, #84]	; 0x54
20008d76:	4620      	mov	r0, r4
20008d78:	f001 fad6 	bl	2000a328 <__pow5mult>
20008d7c:	4683      	mov	fp, r0
20008d7e:	e528      	b.n	200087d2 <_dtoa_r+0x74a>
20008d80:	f005 030f 	and.w	r3, r5, #15
20008d84:	f64b 4278 	movw	r2, #48248	; 0xbc78
20008d88:	f2c2 0200 	movt	r2, #8192	; 0x2000
20008d8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008d90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20008d94:	e9d3 2300 	ldrd	r2, r3, [r3]
20008d98:	f7fb f978 	bl	2000408c <__aeabi_dmul>
20008d9c:	112d      	asrs	r5, r5, #4
20008d9e:	bf08      	it	eq
20008da0:	f04f 0802 	moveq.w	r8, #2
20008da4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008da8:	f43f aafd 	beq.w	200083a6 <_dtoa_r+0x31e>
20008dac:	f64b 5750 	movw	r7, #48464	; 0xbd50
20008db0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008db4:	f04f 0802 	mov.w	r8, #2
20008db8:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008dbc:	f015 0f01 	tst.w	r5, #1
20008dc0:	4610      	mov	r0, r2
20008dc2:	4619      	mov	r1, r3
20008dc4:	d007      	beq.n	20008dd6 <_dtoa_r+0xd4e>
20008dc6:	e9d7 2300 	ldrd	r2, r3, [r7]
20008dca:	f108 0801 	add.w	r8, r8, #1
20008dce:	f7fb f95d 	bl	2000408c <__aeabi_dmul>
20008dd2:	4602      	mov	r2, r0
20008dd4:	460b      	mov	r3, r1
20008dd6:	3708      	adds	r7, #8
20008dd8:	106d      	asrs	r5, r5, #1
20008dda:	d1ef      	bne.n	20008dbc <_dtoa_r+0xd34>
20008ddc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20008de0:	f7ff bae1 	b.w	200083a6 <_dtoa_r+0x31e>
20008de4:	9915      	ldr	r1, [sp, #84]	; 0x54
20008de6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20008de8:	1a5b      	subs	r3, r3, r1
20008dea:	18c9      	adds	r1, r1, r3
20008dec:	18d2      	adds	r2, r2, r3
20008dee:	9115      	str	r1, [sp, #84]	; 0x54
20008df0:	9217      	str	r2, [sp, #92]	; 0x5c
20008df2:	e5a0      	b.n	20008936 <_dtoa_r+0x8ae>
20008df4:	4659      	mov	r1, fp
20008df6:	4620      	mov	r0, r4
20008df8:	f001 fa96 	bl	2000a328 <__pow5mult>
20008dfc:	4683      	mov	fp, r0
20008dfe:	e4e8      	b.n	200087d2 <_dtoa_r+0x74a>
20008e00:	9919      	ldr	r1, [sp, #100]	; 0x64
20008e02:	2900      	cmp	r1, #0
20008e04:	d047      	beq.n	20008e96 <_dtoa_r+0xe0e>
20008e06:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20008e0a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008e0c:	3303      	adds	r3, #3
20008e0e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008e10:	e597      	b.n	20008942 <_dtoa_r+0x8ba>
20008e12:	3201      	adds	r2, #1
20008e14:	b2d2      	uxtb	r2, r2
20008e16:	e49d      	b.n	20008754 <_dtoa_r+0x6cc>
20008e18:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008e1c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20008e20:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20008e22:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008e24:	f7ff bbd3 	b.w	200085ce <_dtoa_r+0x546>
20008e28:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008e2a:	2300      	movs	r3, #0
20008e2c:	9808      	ldr	r0, [sp, #32]
20008e2e:	1a0d      	subs	r5, r1, r0
20008e30:	e587      	b.n	20008942 <_dtoa_r+0x8ba>
20008e32:	f1b9 0f00 	cmp.w	r9, #0
20008e36:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008e38:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008e3a:	dd0f      	ble.n	20008e5c <_dtoa_r+0xdd4>
20008e3c:	4659      	mov	r1, fp
20008e3e:	2201      	movs	r2, #1
20008e40:	4620      	mov	r0, r4
20008e42:	f001 f92b 	bl	2000a09c <__lshift>
20008e46:	9906      	ldr	r1, [sp, #24]
20008e48:	4683      	mov	fp, r0
20008e4a:	f000 feb7 	bl	20009bbc <__mcmp>
20008e4e:	2800      	cmp	r0, #0
20008e50:	dd47      	ble.n	20008ee2 <_dtoa_r+0xe5a>
20008e52:	990b      	ldr	r1, [sp, #44]	; 0x2c
20008e54:	2939      	cmp	r1, #57	; 0x39
20008e56:	d031      	beq.n	20008ebc <_dtoa_r+0xe34>
20008e58:	3101      	adds	r1, #1
20008e5a:	910b      	str	r1, [sp, #44]	; 0x2c
20008e5c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20008e5e:	f805 2b01 	strb.w	r2, [r5], #1
20008e62:	e515      	b.n	20008890 <_dtoa_r+0x808>
20008e64:	3201      	adds	r2, #1
20008e66:	701a      	strb	r2, [r3, #0]
20008e68:	e512      	b.n	20008890 <_dtoa_r+0x808>
20008e6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20008e6c:	4620      	mov	r0, r4
20008e6e:	6851      	ldr	r1, [r2, #4]
20008e70:	f000 fffa 	bl	20009e68 <_Balloc>
20008e74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20008e76:	f103 010c 	add.w	r1, r3, #12
20008e7a:	691a      	ldr	r2, [r3, #16]
20008e7c:	3202      	adds	r2, #2
20008e7e:	0092      	lsls	r2, r2, #2
20008e80:	4605      	mov	r5, r0
20008e82:	300c      	adds	r0, #12
20008e84:	f7fb fe3e 	bl	20004b04 <memcpy>
20008e88:	4620      	mov	r0, r4
20008e8a:	4629      	mov	r1, r5
20008e8c:	2201      	movs	r2, #1
20008e8e:	f001 f905 	bl	2000a09c <__lshift>
20008e92:	4682      	mov	sl, r0
20008e94:	e601      	b.n	20008a9a <_dtoa_r+0xa12>
20008e96:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20008e98:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008e9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008e9c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20008ea0:	e54f      	b.n	20008942 <_dtoa_r+0x8ba>
20008ea2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008ea4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008ea6:	e73d      	b.n	20008d24 <_dtoa_r+0xc9c>
20008ea8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20008eaa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008eac:	2b39      	cmp	r3, #57	; 0x39
20008eae:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008eb0:	d004      	beq.n	20008ebc <_dtoa_r+0xe34>
20008eb2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008eb4:	1c43      	adds	r3, r0, #1
20008eb6:	f805 3b01 	strb.w	r3, [r5], #1
20008eba:	e4e9      	b.n	20008890 <_dtoa_r+0x808>
20008ebc:	2339      	movs	r3, #57	; 0x39
20008ebe:	f805 3b01 	strb.w	r3, [r5], #1
20008ec2:	9910      	ldr	r1, [sp, #64]	; 0x40
20008ec4:	e73c      	b.n	20008d40 <_dtoa_r+0xcb8>
20008ec6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008ec8:	4633      	mov	r3, r6
20008eca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008ecc:	2839      	cmp	r0, #57	; 0x39
20008ece:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008ed0:	d0f4      	beq.n	20008ebc <_dtoa_r+0xe34>
20008ed2:	2b00      	cmp	r3, #0
20008ed4:	dd01      	ble.n	20008eda <_dtoa_r+0xe52>
20008ed6:	3001      	adds	r0, #1
20008ed8:	900b      	str	r0, [sp, #44]	; 0x2c
20008eda:	990b      	ldr	r1, [sp, #44]	; 0x2c
20008edc:	f805 1b01 	strb.w	r1, [r5], #1
20008ee0:	e4d6      	b.n	20008890 <_dtoa_r+0x808>
20008ee2:	d1bb      	bne.n	20008e5c <_dtoa_r+0xdd4>
20008ee4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008ee6:	f010 0f01 	tst.w	r0, #1
20008eea:	d0b7      	beq.n	20008e5c <_dtoa_r+0xdd4>
20008eec:	e7b1      	b.n	20008e52 <_dtoa_r+0xdca>
20008eee:	2300      	movs	r3, #0
20008ef0:	990c      	ldr	r1, [sp, #48]	; 0x30
20008ef2:	4620      	mov	r0, r4
20008ef4:	220a      	movs	r2, #10
20008ef6:	f001 f9d3 	bl	2000a2a0 <__multadd>
20008efa:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008efc:	9308      	str	r3, [sp, #32]
20008efe:	900c      	str	r0, [sp, #48]	; 0x30
20008f00:	e4a0      	b.n	20008844 <_dtoa_r+0x7bc>
20008f02:	9908      	ldr	r1, [sp, #32]
20008f04:	290e      	cmp	r1, #14
20008f06:	bf8c      	ite	hi
20008f08:	2700      	movhi	r7, #0
20008f0a:	f007 0701 	andls.w	r7, r7, #1
20008f0e:	f7ff b9fa 	b.w	20008306 <_dtoa_r+0x27e>
20008f12:	f43f ac81 	beq.w	20008818 <_dtoa_r+0x790>
20008f16:	331c      	adds	r3, #28
20008f18:	e479      	b.n	2000880e <_dtoa_r+0x786>
20008f1a:	2701      	movs	r7, #1
20008f1c:	f7ff b98a 	b.w	20008234 <_dtoa_r+0x1ac>

20008f20 <_fflush_r>:
20008f20:	690b      	ldr	r3, [r1, #16]
20008f22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008f26:	460c      	mov	r4, r1
20008f28:	4680      	mov	r8, r0
20008f2a:	2b00      	cmp	r3, #0
20008f2c:	d071      	beq.n	20009012 <_fflush_r+0xf2>
20008f2e:	b110      	cbz	r0, 20008f36 <_fflush_r+0x16>
20008f30:	6983      	ldr	r3, [r0, #24]
20008f32:	2b00      	cmp	r3, #0
20008f34:	d078      	beq.n	20009028 <_fflush_r+0x108>
20008f36:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20008f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f3e:	429c      	cmp	r4, r3
20008f40:	bf08      	it	eq
20008f42:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20008f46:	d010      	beq.n	20008f6a <_fflush_r+0x4a>
20008f48:	f64b 33f0 	movw	r3, #48112	; 0xbbf0
20008f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f50:	429c      	cmp	r4, r3
20008f52:	bf08      	it	eq
20008f54:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20008f58:	d007      	beq.n	20008f6a <_fflush_r+0x4a>
20008f5a:	f64b 4310 	movw	r3, #48144	; 0xbc10
20008f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f62:	429c      	cmp	r4, r3
20008f64:	bf08      	it	eq
20008f66:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20008f6a:	89a3      	ldrh	r3, [r4, #12]
20008f6c:	b21a      	sxth	r2, r3
20008f6e:	f012 0f08 	tst.w	r2, #8
20008f72:	d135      	bne.n	20008fe0 <_fflush_r+0xc0>
20008f74:	6862      	ldr	r2, [r4, #4]
20008f76:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20008f7a:	81a3      	strh	r3, [r4, #12]
20008f7c:	2a00      	cmp	r2, #0
20008f7e:	dd5e      	ble.n	2000903e <_fflush_r+0x11e>
20008f80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20008f82:	2e00      	cmp	r6, #0
20008f84:	d045      	beq.n	20009012 <_fflush_r+0xf2>
20008f86:	b29b      	uxth	r3, r3
20008f88:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20008f8c:	bf18      	it	ne
20008f8e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20008f90:	d059      	beq.n	20009046 <_fflush_r+0x126>
20008f92:	f013 0f04 	tst.w	r3, #4
20008f96:	d14a      	bne.n	2000902e <_fflush_r+0x10e>
20008f98:	2300      	movs	r3, #0
20008f9a:	4640      	mov	r0, r8
20008f9c:	6a21      	ldr	r1, [r4, #32]
20008f9e:	462a      	mov	r2, r5
20008fa0:	47b0      	blx	r6
20008fa2:	4285      	cmp	r5, r0
20008fa4:	d138      	bne.n	20009018 <_fflush_r+0xf8>
20008fa6:	89a1      	ldrh	r1, [r4, #12]
20008fa8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20008fac:	6922      	ldr	r2, [r4, #16]
20008fae:	f2c0 0300 	movt	r3, #0
20008fb2:	ea01 0303 	and.w	r3, r1, r3
20008fb6:	2100      	movs	r1, #0
20008fb8:	6061      	str	r1, [r4, #4]
20008fba:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20008fbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008fc0:	81a3      	strh	r3, [r4, #12]
20008fc2:	6022      	str	r2, [r4, #0]
20008fc4:	bf18      	it	ne
20008fc6:	6565      	strne	r5, [r4, #84]	; 0x54
20008fc8:	b319      	cbz	r1, 20009012 <_fflush_r+0xf2>
20008fca:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008fce:	4299      	cmp	r1, r3
20008fd0:	d002      	beq.n	20008fd8 <_fflush_r+0xb8>
20008fd2:	4640      	mov	r0, r8
20008fd4:	f000 f998 	bl	20009308 <_free_r>
20008fd8:	2000      	movs	r0, #0
20008fda:	6360      	str	r0, [r4, #52]	; 0x34
20008fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008fe0:	6926      	ldr	r6, [r4, #16]
20008fe2:	b1b6      	cbz	r6, 20009012 <_fflush_r+0xf2>
20008fe4:	6825      	ldr	r5, [r4, #0]
20008fe6:	6026      	str	r6, [r4, #0]
20008fe8:	1bad      	subs	r5, r5, r6
20008fea:	f012 0f03 	tst.w	r2, #3
20008fee:	bf0c      	ite	eq
20008ff0:	6963      	ldreq	r3, [r4, #20]
20008ff2:	2300      	movne	r3, #0
20008ff4:	60a3      	str	r3, [r4, #8]
20008ff6:	e00a      	b.n	2000900e <_fflush_r+0xee>
20008ff8:	4632      	mov	r2, r6
20008ffa:	462b      	mov	r3, r5
20008ffc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20008ffe:	4640      	mov	r0, r8
20009000:	6a21      	ldr	r1, [r4, #32]
20009002:	47b8      	blx	r7
20009004:	2800      	cmp	r0, #0
20009006:	ebc0 0505 	rsb	r5, r0, r5
2000900a:	4406      	add	r6, r0
2000900c:	dd04      	ble.n	20009018 <_fflush_r+0xf8>
2000900e:	2d00      	cmp	r5, #0
20009010:	dcf2      	bgt.n	20008ff8 <_fflush_r+0xd8>
20009012:	2000      	movs	r0, #0
20009014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009018:	89a3      	ldrh	r3, [r4, #12]
2000901a:	f04f 30ff 	mov.w	r0, #4294967295
2000901e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009022:	81a3      	strh	r3, [r4, #12]
20009024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009028:	f000 f8ea 	bl	20009200 <__sinit>
2000902c:	e783      	b.n	20008f36 <_fflush_r+0x16>
2000902e:	6862      	ldr	r2, [r4, #4]
20009030:	6b63      	ldr	r3, [r4, #52]	; 0x34
20009032:	1aad      	subs	r5, r5, r2
20009034:	2b00      	cmp	r3, #0
20009036:	d0af      	beq.n	20008f98 <_fflush_r+0x78>
20009038:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000903a:	1aed      	subs	r5, r5, r3
2000903c:	e7ac      	b.n	20008f98 <_fflush_r+0x78>
2000903e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20009040:	2a00      	cmp	r2, #0
20009042:	dc9d      	bgt.n	20008f80 <_fflush_r+0x60>
20009044:	e7e5      	b.n	20009012 <_fflush_r+0xf2>
20009046:	2301      	movs	r3, #1
20009048:	4640      	mov	r0, r8
2000904a:	6a21      	ldr	r1, [r4, #32]
2000904c:	47b0      	blx	r6
2000904e:	f1b0 3fff 	cmp.w	r0, #4294967295
20009052:	4605      	mov	r5, r0
20009054:	d002      	beq.n	2000905c <_fflush_r+0x13c>
20009056:	89a3      	ldrh	r3, [r4, #12]
20009058:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000905a:	e79a      	b.n	20008f92 <_fflush_r+0x72>
2000905c:	f8d8 3000 	ldr.w	r3, [r8]
20009060:	2b1d      	cmp	r3, #29
20009062:	d0d6      	beq.n	20009012 <_fflush_r+0xf2>
20009064:	89a3      	ldrh	r3, [r4, #12]
20009066:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000906a:	81a3      	strh	r3, [r4, #12]
2000906c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20009070 <fflush>:
20009070:	4601      	mov	r1, r0
20009072:	b128      	cbz	r0, 20009080 <fflush+0x10>
20009074:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20009078:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000907c:	6818      	ldr	r0, [r3, #0]
2000907e:	e74f      	b.n	20008f20 <_fflush_r>
20009080:	f64b 3330 	movw	r3, #47920	; 0xbb30
20009084:	f648 7121 	movw	r1, #36641	; 0x8f21
20009088:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000908c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009090:	6818      	ldr	r0, [r3, #0]
20009092:	f000 bbb3 	b.w	200097fc <_fwalk_reent>
20009096:	bf00      	nop

20009098 <__sfp_lock_acquire>:
20009098:	4770      	bx	lr
2000909a:	bf00      	nop

2000909c <__sfp_lock_release>:
2000909c:	4770      	bx	lr
2000909e:	bf00      	nop

200090a0 <__sinit_lock_acquire>:
200090a0:	4770      	bx	lr
200090a2:	bf00      	nop

200090a4 <__sinit_lock_release>:
200090a4:	4770      	bx	lr
200090a6:	bf00      	nop

200090a8 <__fp_lock>:
200090a8:	2000      	movs	r0, #0
200090aa:	4770      	bx	lr

200090ac <__fp_unlock>:
200090ac:	2000      	movs	r0, #0
200090ae:	4770      	bx	lr

200090b0 <__fp_unlock_all>:
200090b0:	f64b 53ec 	movw	r3, #48620	; 0xbdec
200090b4:	f249 01ad 	movw	r1, #37037	; 0x90ad
200090b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200090c0:	6818      	ldr	r0, [r3, #0]
200090c2:	f000 bbc5 	b.w	20009850 <_fwalk>
200090c6:	bf00      	nop

200090c8 <__fp_lock_all>:
200090c8:	f64b 53ec 	movw	r3, #48620	; 0xbdec
200090cc:	f249 01a9 	movw	r1, #37033	; 0x90a9
200090d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090d4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200090d8:	6818      	ldr	r0, [r3, #0]
200090da:	f000 bbb9 	b.w	20009850 <_fwalk>
200090de:	bf00      	nop

200090e0 <_cleanup_r>:
200090e0:	f64a 4111 	movw	r1, #44049	; 0xac11
200090e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200090e8:	f000 bbb2 	b.w	20009850 <_fwalk>

200090ec <_cleanup>:
200090ec:	f64b 3330 	movw	r3, #47920	; 0xbb30
200090f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090f4:	6818      	ldr	r0, [r3, #0]
200090f6:	e7f3      	b.n	200090e0 <_cleanup_r>

200090f8 <std>:
200090f8:	b510      	push	{r4, lr}
200090fa:	4604      	mov	r4, r0
200090fc:	2300      	movs	r3, #0
200090fe:	305c      	adds	r0, #92	; 0x5c
20009100:	81a1      	strh	r1, [r4, #12]
20009102:	4619      	mov	r1, r3
20009104:	81e2      	strh	r2, [r4, #14]
20009106:	2208      	movs	r2, #8
20009108:	6023      	str	r3, [r4, #0]
2000910a:	6063      	str	r3, [r4, #4]
2000910c:	60a3      	str	r3, [r4, #8]
2000910e:	6663      	str	r3, [r4, #100]	; 0x64
20009110:	6123      	str	r3, [r4, #16]
20009112:	6163      	str	r3, [r4, #20]
20009114:	61a3      	str	r3, [r4, #24]
20009116:	f7fb fdbd 	bl	20004c94 <memset>
2000911a:	f64a 00d1 	movw	r0, #43217	; 0xa8d1
2000911e:	f64a 0195 	movw	r1, #43157	; 0xa895
20009122:	f64a 026d 	movw	r2, #43117	; 0xa86d
20009126:	f64a 0365 	movw	r3, #43109	; 0xa865
2000912a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000912e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009132:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009136:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000913a:	6260      	str	r0, [r4, #36]	; 0x24
2000913c:	62a1      	str	r1, [r4, #40]	; 0x28
2000913e:	62e2      	str	r2, [r4, #44]	; 0x2c
20009140:	6323      	str	r3, [r4, #48]	; 0x30
20009142:	6224      	str	r4, [r4, #32]
20009144:	bd10      	pop	{r4, pc}
20009146:	bf00      	nop

20009148 <__sfmoreglue>:
20009148:	b570      	push	{r4, r5, r6, lr}
2000914a:	2568      	movs	r5, #104	; 0x68
2000914c:	460e      	mov	r6, r1
2000914e:	fb05 f501 	mul.w	r5, r5, r1
20009152:	f105 010c 	add.w	r1, r5, #12
20009156:	f7fb fa03 	bl	20004560 <_malloc_r>
2000915a:	4604      	mov	r4, r0
2000915c:	b148      	cbz	r0, 20009172 <__sfmoreglue+0x2a>
2000915e:	f100 030c 	add.w	r3, r0, #12
20009162:	2100      	movs	r1, #0
20009164:	6046      	str	r6, [r0, #4]
20009166:	462a      	mov	r2, r5
20009168:	4618      	mov	r0, r3
2000916a:	6021      	str	r1, [r4, #0]
2000916c:	60a3      	str	r3, [r4, #8]
2000916e:	f7fb fd91 	bl	20004c94 <memset>
20009172:	4620      	mov	r0, r4
20009174:	bd70      	pop	{r4, r5, r6, pc}
20009176:	bf00      	nop

20009178 <__sfp>:
20009178:	f64b 3330 	movw	r3, #47920	; 0xbb30
2000917c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009180:	b570      	push	{r4, r5, r6, lr}
20009182:	681d      	ldr	r5, [r3, #0]
20009184:	4606      	mov	r6, r0
20009186:	69ab      	ldr	r3, [r5, #24]
20009188:	2b00      	cmp	r3, #0
2000918a:	d02a      	beq.n	200091e2 <__sfp+0x6a>
2000918c:	35d8      	adds	r5, #216	; 0xd8
2000918e:	686b      	ldr	r3, [r5, #4]
20009190:	68ac      	ldr	r4, [r5, #8]
20009192:	3b01      	subs	r3, #1
20009194:	d503      	bpl.n	2000919e <__sfp+0x26>
20009196:	e020      	b.n	200091da <__sfp+0x62>
20009198:	3468      	adds	r4, #104	; 0x68
2000919a:	3b01      	subs	r3, #1
2000919c:	d41d      	bmi.n	200091da <__sfp+0x62>
2000919e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200091a2:	2a00      	cmp	r2, #0
200091a4:	d1f8      	bne.n	20009198 <__sfp+0x20>
200091a6:	2500      	movs	r5, #0
200091a8:	f04f 33ff 	mov.w	r3, #4294967295
200091ac:	6665      	str	r5, [r4, #100]	; 0x64
200091ae:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200091b2:	81e3      	strh	r3, [r4, #14]
200091b4:	4629      	mov	r1, r5
200091b6:	f04f 0301 	mov.w	r3, #1
200091ba:	6025      	str	r5, [r4, #0]
200091bc:	81a3      	strh	r3, [r4, #12]
200091be:	2208      	movs	r2, #8
200091c0:	60a5      	str	r5, [r4, #8]
200091c2:	6065      	str	r5, [r4, #4]
200091c4:	6125      	str	r5, [r4, #16]
200091c6:	6165      	str	r5, [r4, #20]
200091c8:	61a5      	str	r5, [r4, #24]
200091ca:	f7fb fd63 	bl	20004c94 <memset>
200091ce:	64e5      	str	r5, [r4, #76]	; 0x4c
200091d0:	6365      	str	r5, [r4, #52]	; 0x34
200091d2:	63a5      	str	r5, [r4, #56]	; 0x38
200091d4:	64a5      	str	r5, [r4, #72]	; 0x48
200091d6:	4620      	mov	r0, r4
200091d8:	bd70      	pop	{r4, r5, r6, pc}
200091da:	6828      	ldr	r0, [r5, #0]
200091dc:	b128      	cbz	r0, 200091ea <__sfp+0x72>
200091de:	4605      	mov	r5, r0
200091e0:	e7d5      	b.n	2000918e <__sfp+0x16>
200091e2:	4628      	mov	r0, r5
200091e4:	f000 f80c 	bl	20009200 <__sinit>
200091e8:	e7d0      	b.n	2000918c <__sfp+0x14>
200091ea:	4630      	mov	r0, r6
200091ec:	2104      	movs	r1, #4
200091ee:	f7ff ffab 	bl	20009148 <__sfmoreglue>
200091f2:	6028      	str	r0, [r5, #0]
200091f4:	2800      	cmp	r0, #0
200091f6:	d1f2      	bne.n	200091de <__sfp+0x66>
200091f8:	230c      	movs	r3, #12
200091fa:	4604      	mov	r4, r0
200091fc:	6033      	str	r3, [r6, #0]
200091fe:	e7ea      	b.n	200091d6 <__sfp+0x5e>

20009200 <__sinit>:
20009200:	b570      	push	{r4, r5, r6, lr}
20009202:	6986      	ldr	r6, [r0, #24]
20009204:	4604      	mov	r4, r0
20009206:	b106      	cbz	r6, 2000920a <__sinit+0xa>
20009208:	bd70      	pop	{r4, r5, r6, pc}
2000920a:	f249 03e1 	movw	r3, #37089	; 0x90e1
2000920e:	2501      	movs	r5, #1
20009210:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009214:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20009218:	6283      	str	r3, [r0, #40]	; 0x28
2000921a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000921e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20009222:	6185      	str	r5, [r0, #24]
20009224:	f7ff ffa8 	bl	20009178 <__sfp>
20009228:	6060      	str	r0, [r4, #4]
2000922a:	4620      	mov	r0, r4
2000922c:	f7ff ffa4 	bl	20009178 <__sfp>
20009230:	60a0      	str	r0, [r4, #8]
20009232:	4620      	mov	r0, r4
20009234:	f7ff ffa0 	bl	20009178 <__sfp>
20009238:	4632      	mov	r2, r6
2000923a:	2104      	movs	r1, #4
2000923c:	4623      	mov	r3, r4
2000923e:	60e0      	str	r0, [r4, #12]
20009240:	6860      	ldr	r0, [r4, #4]
20009242:	f7ff ff59 	bl	200090f8 <std>
20009246:	462a      	mov	r2, r5
20009248:	68a0      	ldr	r0, [r4, #8]
2000924a:	2109      	movs	r1, #9
2000924c:	4623      	mov	r3, r4
2000924e:	f7ff ff53 	bl	200090f8 <std>
20009252:	4623      	mov	r3, r4
20009254:	68e0      	ldr	r0, [r4, #12]
20009256:	2112      	movs	r1, #18
20009258:	2202      	movs	r2, #2
2000925a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000925e:	e74b      	b.n	200090f8 <std>

20009260 <_malloc_trim_r>:
20009260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009262:	f64b 64e0 	movw	r4, #48864	; 0xbee0
20009266:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000926a:	460f      	mov	r7, r1
2000926c:	4605      	mov	r5, r0
2000926e:	f7fb fd7b 	bl	20004d68 <__malloc_lock>
20009272:	68a3      	ldr	r3, [r4, #8]
20009274:	685e      	ldr	r6, [r3, #4]
20009276:	f026 0603 	bic.w	r6, r6, #3
2000927a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000927e:	330f      	adds	r3, #15
20009280:	1bdf      	subs	r7, r3, r7
20009282:	0b3f      	lsrs	r7, r7, #12
20009284:	3f01      	subs	r7, #1
20009286:	033f      	lsls	r7, r7, #12
20009288:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
2000928c:	db07      	blt.n	2000929e <_malloc_trim_r+0x3e>
2000928e:	2100      	movs	r1, #0
20009290:	4628      	mov	r0, r5
20009292:	f7fb fde3 	bl	20004e5c <_sbrk_r>
20009296:	68a3      	ldr	r3, [r4, #8]
20009298:	18f3      	adds	r3, r6, r3
2000929a:	4283      	cmp	r3, r0
2000929c:	d004      	beq.n	200092a8 <_malloc_trim_r+0x48>
2000929e:	4628      	mov	r0, r5
200092a0:	f7fb fd64 	bl	20004d6c <__malloc_unlock>
200092a4:	2000      	movs	r0, #0
200092a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200092a8:	4279      	negs	r1, r7
200092aa:	4628      	mov	r0, r5
200092ac:	f7fb fdd6 	bl	20004e5c <_sbrk_r>
200092b0:	f1b0 3fff 	cmp.w	r0, #4294967295
200092b4:	d010      	beq.n	200092d8 <_malloc_trim_r+0x78>
200092b6:	68a2      	ldr	r2, [r4, #8]
200092b8:	f24c 3364 	movw	r3, #50020	; 0xc364
200092bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200092c0:	1bf6      	subs	r6, r6, r7
200092c2:	f046 0601 	orr.w	r6, r6, #1
200092c6:	4628      	mov	r0, r5
200092c8:	6056      	str	r6, [r2, #4]
200092ca:	681a      	ldr	r2, [r3, #0]
200092cc:	1bd7      	subs	r7, r2, r7
200092ce:	601f      	str	r7, [r3, #0]
200092d0:	f7fb fd4c 	bl	20004d6c <__malloc_unlock>
200092d4:	2001      	movs	r0, #1
200092d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200092d8:	2100      	movs	r1, #0
200092da:	4628      	mov	r0, r5
200092dc:	f7fb fdbe 	bl	20004e5c <_sbrk_r>
200092e0:	68a3      	ldr	r3, [r4, #8]
200092e2:	1ac2      	subs	r2, r0, r3
200092e4:	2a0f      	cmp	r2, #15
200092e6:	ddda      	ble.n	2000929e <_malloc_trim_r+0x3e>
200092e8:	f24c 24e8 	movw	r4, #49896	; 0xc2e8
200092ec:	f24c 3164 	movw	r1, #50020	; 0xc364
200092f0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200092f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200092f8:	f042 0201 	orr.w	r2, r2, #1
200092fc:	6824      	ldr	r4, [r4, #0]
200092fe:	1b00      	subs	r0, r0, r4
20009300:	6008      	str	r0, [r1, #0]
20009302:	605a      	str	r2, [r3, #4]
20009304:	e7cb      	b.n	2000929e <_malloc_trim_r+0x3e>
20009306:	bf00      	nop

20009308 <_free_r>:
20009308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000930c:	4605      	mov	r5, r0
2000930e:	460c      	mov	r4, r1
20009310:	2900      	cmp	r1, #0
20009312:	f000 8088 	beq.w	20009426 <_free_r+0x11e>
20009316:	f7fb fd27 	bl	20004d68 <__malloc_lock>
2000931a:	f1a4 0208 	sub.w	r2, r4, #8
2000931e:	f64b 60e0 	movw	r0, #48864	; 0xbee0
20009322:	6856      	ldr	r6, [r2, #4]
20009324:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009328:	f026 0301 	bic.w	r3, r6, #1
2000932c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20009330:	18d1      	adds	r1, r2, r3
20009332:	458c      	cmp	ip, r1
20009334:	684f      	ldr	r7, [r1, #4]
20009336:	f027 0703 	bic.w	r7, r7, #3
2000933a:	f000 8095 	beq.w	20009468 <_free_r+0x160>
2000933e:	f016 0601 	ands.w	r6, r6, #1
20009342:	604f      	str	r7, [r1, #4]
20009344:	d05f      	beq.n	20009406 <_free_r+0xfe>
20009346:	2600      	movs	r6, #0
20009348:	19cc      	adds	r4, r1, r7
2000934a:	6864      	ldr	r4, [r4, #4]
2000934c:	f014 0f01 	tst.w	r4, #1
20009350:	d106      	bne.n	20009360 <_free_r+0x58>
20009352:	19db      	adds	r3, r3, r7
20009354:	2e00      	cmp	r6, #0
20009356:	d07a      	beq.n	2000944e <_free_r+0x146>
20009358:	688c      	ldr	r4, [r1, #8]
2000935a:	68c9      	ldr	r1, [r1, #12]
2000935c:	608c      	str	r4, [r1, #8]
2000935e:	60e1      	str	r1, [r4, #12]
20009360:	f043 0101 	orr.w	r1, r3, #1
20009364:	50d3      	str	r3, [r2, r3]
20009366:	6051      	str	r1, [r2, #4]
20009368:	2e00      	cmp	r6, #0
2000936a:	d147      	bne.n	200093fc <_free_r+0xf4>
2000936c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20009370:	d35b      	bcc.n	2000942a <_free_r+0x122>
20009372:	0a59      	lsrs	r1, r3, #9
20009374:	2904      	cmp	r1, #4
20009376:	bf9e      	ittt	ls
20009378:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000937c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20009380:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009384:	d928      	bls.n	200093d8 <_free_r+0xd0>
20009386:	2914      	cmp	r1, #20
20009388:	bf9c      	itt	ls
2000938a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000938e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009392:	d921      	bls.n	200093d8 <_free_r+0xd0>
20009394:	2954      	cmp	r1, #84	; 0x54
20009396:	bf9e      	ittt	ls
20009398:	ea4f 3c13 	movls.w	ip, r3, lsr #12
2000939c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200093a0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200093a4:	d918      	bls.n	200093d8 <_free_r+0xd0>
200093a6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200093aa:	bf9e      	ittt	ls
200093ac:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200093b0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200093b4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200093b8:	d90e      	bls.n	200093d8 <_free_r+0xd0>
200093ba:	f240 5c54 	movw	ip, #1364	; 0x554
200093be:	4561      	cmp	r1, ip
200093c0:	bf95      	itete	ls
200093c2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200093c6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200093ca:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200093ce:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200093d2:	bf98      	it	ls
200093d4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200093d8:	1904      	adds	r4, r0, r4
200093da:	68a1      	ldr	r1, [r4, #8]
200093dc:	42a1      	cmp	r1, r4
200093de:	d103      	bne.n	200093e8 <_free_r+0xe0>
200093e0:	e064      	b.n	200094ac <_free_r+0x1a4>
200093e2:	6889      	ldr	r1, [r1, #8]
200093e4:	428c      	cmp	r4, r1
200093e6:	d004      	beq.n	200093f2 <_free_r+0xea>
200093e8:	6848      	ldr	r0, [r1, #4]
200093ea:	f020 0003 	bic.w	r0, r0, #3
200093ee:	4283      	cmp	r3, r0
200093f0:	d3f7      	bcc.n	200093e2 <_free_r+0xda>
200093f2:	68cb      	ldr	r3, [r1, #12]
200093f4:	60d3      	str	r3, [r2, #12]
200093f6:	6091      	str	r1, [r2, #8]
200093f8:	60ca      	str	r2, [r1, #12]
200093fa:	609a      	str	r2, [r3, #8]
200093fc:	4628      	mov	r0, r5
200093fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20009402:	f7fb bcb3 	b.w	20004d6c <__malloc_unlock>
20009406:	f854 4c08 	ldr.w	r4, [r4, #-8]
2000940a:	f100 0c08 	add.w	ip, r0, #8
2000940e:	1b12      	subs	r2, r2, r4
20009410:	191b      	adds	r3, r3, r4
20009412:	6894      	ldr	r4, [r2, #8]
20009414:	4564      	cmp	r4, ip
20009416:	d047      	beq.n	200094a8 <_free_r+0x1a0>
20009418:	f8d2 c00c 	ldr.w	ip, [r2, #12]
2000941c:	f8cc 4008 	str.w	r4, [ip, #8]
20009420:	f8c4 c00c 	str.w	ip, [r4, #12]
20009424:	e790      	b.n	20009348 <_free_r+0x40>
20009426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000942a:	08db      	lsrs	r3, r3, #3
2000942c:	f04f 0c01 	mov.w	ip, #1
20009430:	6846      	ldr	r6, [r0, #4]
20009432:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20009436:	109b      	asrs	r3, r3, #2
20009438:	fa0c f303 	lsl.w	r3, ip, r3
2000943c:	60d1      	str	r1, [r2, #12]
2000943e:	688c      	ldr	r4, [r1, #8]
20009440:	ea46 0303 	orr.w	r3, r6, r3
20009444:	6043      	str	r3, [r0, #4]
20009446:	6094      	str	r4, [r2, #8]
20009448:	60e2      	str	r2, [r4, #12]
2000944a:	608a      	str	r2, [r1, #8]
2000944c:	e7d6      	b.n	200093fc <_free_r+0xf4>
2000944e:	688c      	ldr	r4, [r1, #8]
20009450:	4f1c      	ldr	r7, [pc, #112]	; (200094c4 <_free_r+0x1bc>)
20009452:	42bc      	cmp	r4, r7
20009454:	d181      	bne.n	2000935a <_free_r+0x52>
20009456:	50d3      	str	r3, [r2, r3]
20009458:	f043 0301 	orr.w	r3, r3, #1
2000945c:	60e2      	str	r2, [r4, #12]
2000945e:	60a2      	str	r2, [r4, #8]
20009460:	6053      	str	r3, [r2, #4]
20009462:	6094      	str	r4, [r2, #8]
20009464:	60d4      	str	r4, [r2, #12]
20009466:	e7c9      	b.n	200093fc <_free_r+0xf4>
20009468:	18fb      	adds	r3, r7, r3
2000946a:	f016 0f01 	tst.w	r6, #1
2000946e:	d107      	bne.n	20009480 <_free_r+0x178>
20009470:	f854 1c08 	ldr.w	r1, [r4, #-8]
20009474:	1a52      	subs	r2, r2, r1
20009476:	185b      	adds	r3, r3, r1
20009478:	68d4      	ldr	r4, [r2, #12]
2000947a:	6891      	ldr	r1, [r2, #8]
2000947c:	60a1      	str	r1, [r4, #8]
2000947e:	60cc      	str	r4, [r1, #12]
20009480:	f24c 21ec 	movw	r1, #49900	; 0xc2ec
20009484:	6082      	str	r2, [r0, #8]
20009486:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000948a:	f043 0001 	orr.w	r0, r3, #1
2000948e:	6050      	str	r0, [r2, #4]
20009490:	680a      	ldr	r2, [r1, #0]
20009492:	4293      	cmp	r3, r2
20009494:	d3b2      	bcc.n	200093fc <_free_r+0xf4>
20009496:	f24c 3360 	movw	r3, #50016	; 0xc360
2000949a:	4628      	mov	r0, r5
2000949c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200094a0:	6819      	ldr	r1, [r3, #0]
200094a2:	f7ff fedd 	bl	20009260 <_malloc_trim_r>
200094a6:	e7a9      	b.n	200093fc <_free_r+0xf4>
200094a8:	2601      	movs	r6, #1
200094aa:	e74d      	b.n	20009348 <_free_r+0x40>
200094ac:	2601      	movs	r6, #1
200094ae:	6844      	ldr	r4, [r0, #4]
200094b0:	ea4f 0cac 	mov.w	ip, ip, asr #2
200094b4:	460b      	mov	r3, r1
200094b6:	fa06 fc0c 	lsl.w	ip, r6, ip
200094ba:	ea44 040c 	orr.w	r4, r4, ip
200094be:	6044      	str	r4, [r0, #4]
200094c0:	e798      	b.n	200093f4 <_free_r+0xec>
200094c2:	bf00      	nop
200094c4:	2000bee8 	.word	0x2000bee8

200094c8 <__sfvwrite_r>:
200094c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200094cc:	6893      	ldr	r3, [r2, #8]
200094ce:	b085      	sub	sp, #20
200094d0:	4690      	mov	r8, r2
200094d2:	460c      	mov	r4, r1
200094d4:	9003      	str	r0, [sp, #12]
200094d6:	2b00      	cmp	r3, #0
200094d8:	d064      	beq.n	200095a4 <__sfvwrite_r+0xdc>
200094da:	8988      	ldrh	r0, [r1, #12]
200094dc:	fa1f fa80 	uxth.w	sl, r0
200094e0:	f01a 0f08 	tst.w	sl, #8
200094e4:	f000 80a0 	beq.w	20009628 <__sfvwrite_r+0x160>
200094e8:	690b      	ldr	r3, [r1, #16]
200094ea:	2b00      	cmp	r3, #0
200094ec:	f000 809c 	beq.w	20009628 <__sfvwrite_r+0x160>
200094f0:	f01a 0b02 	ands.w	fp, sl, #2
200094f4:	f8d8 5000 	ldr.w	r5, [r8]
200094f8:	bf1c      	itt	ne
200094fa:	f04f 0a00 	movne.w	sl, #0
200094fe:	4657      	movne	r7, sl
20009500:	d136      	bne.n	20009570 <__sfvwrite_r+0xa8>
20009502:	f01a 0a01 	ands.w	sl, sl, #1
20009506:	bf1d      	ittte	ne
20009508:	46dc      	movne	ip, fp
2000950a:	46d9      	movne	r9, fp
2000950c:	465f      	movne	r7, fp
2000950e:	4656      	moveq	r6, sl
20009510:	d152      	bne.n	200095b8 <__sfvwrite_r+0xf0>
20009512:	b326      	cbz	r6, 2000955e <__sfvwrite_r+0x96>
20009514:	b280      	uxth	r0, r0
20009516:	68a7      	ldr	r7, [r4, #8]
20009518:	f410 7f00 	tst.w	r0, #512	; 0x200
2000951c:	f000 808f 	beq.w	2000963e <__sfvwrite_r+0x176>
20009520:	42be      	cmp	r6, r7
20009522:	46bb      	mov	fp, r7
20009524:	f080 80a7 	bcs.w	20009676 <__sfvwrite_r+0x1ae>
20009528:	6820      	ldr	r0, [r4, #0]
2000952a:	4637      	mov	r7, r6
2000952c:	46b3      	mov	fp, r6
2000952e:	465a      	mov	r2, fp
20009530:	4651      	mov	r1, sl
20009532:	f000 fa95 	bl	20009a60 <memmove>
20009536:	68a2      	ldr	r2, [r4, #8]
20009538:	6823      	ldr	r3, [r4, #0]
2000953a:	46b1      	mov	r9, r6
2000953c:	1bd7      	subs	r7, r2, r7
2000953e:	60a7      	str	r7, [r4, #8]
20009540:	4637      	mov	r7, r6
20009542:	445b      	add	r3, fp
20009544:	6023      	str	r3, [r4, #0]
20009546:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000954a:	ebc9 0606 	rsb	r6, r9, r6
2000954e:	44ca      	add	sl, r9
20009550:	1bdf      	subs	r7, r3, r7
20009552:	f8c8 7008 	str.w	r7, [r8, #8]
20009556:	b32f      	cbz	r7, 200095a4 <__sfvwrite_r+0xdc>
20009558:	89a0      	ldrh	r0, [r4, #12]
2000955a:	2e00      	cmp	r6, #0
2000955c:	d1da      	bne.n	20009514 <__sfvwrite_r+0x4c>
2000955e:	f8d5 a000 	ldr.w	sl, [r5]
20009562:	686e      	ldr	r6, [r5, #4]
20009564:	3508      	adds	r5, #8
20009566:	e7d4      	b.n	20009512 <__sfvwrite_r+0x4a>
20009568:	f8d5 a000 	ldr.w	sl, [r5]
2000956c:	686f      	ldr	r7, [r5, #4]
2000956e:	3508      	adds	r5, #8
20009570:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20009574:	bf34      	ite	cc
20009576:	463b      	movcc	r3, r7
20009578:	f44f 6380 	movcs.w	r3, #1024	; 0x400
2000957c:	4652      	mov	r2, sl
2000957e:	9803      	ldr	r0, [sp, #12]
20009580:	2f00      	cmp	r7, #0
20009582:	d0f1      	beq.n	20009568 <__sfvwrite_r+0xa0>
20009584:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009586:	6a21      	ldr	r1, [r4, #32]
20009588:	47b0      	blx	r6
2000958a:	2800      	cmp	r0, #0
2000958c:	4482      	add	sl, r0
2000958e:	ebc0 0707 	rsb	r7, r0, r7
20009592:	f340 80ec 	ble.w	2000976e <__sfvwrite_r+0x2a6>
20009596:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000959a:	1a18      	subs	r0, r3, r0
2000959c:	f8c8 0008 	str.w	r0, [r8, #8]
200095a0:	2800      	cmp	r0, #0
200095a2:	d1e5      	bne.n	20009570 <__sfvwrite_r+0xa8>
200095a4:	2000      	movs	r0, #0
200095a6:	b005      	add	sp, #20
200095a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200095ac:	f8d5 9000 	ldr.w	r9, [r5]
200095b0:	f04f 0c00 	mov.w	ip, #0
200095b4:	686f      	ldr	r7, [r5, #4]
200095b6:	3508      	adds	r5, #8
200095b8:	2f00      	cmp	r7, #0
200095ba:	d0f7      	beq.n	200095ac <__sfvwrite_r+0xe4>
200095bc:	f1bc 0f00 	cmp.w	ip, #0
200095c0:	f000 80b5 	beq.w	2000972e <__sfvwrite_r+0x266>
200095c4:	6963      	ldr	r3, [r4, #20]
200095c6:	45bb      	cmp	fp, r7
200095c8:	bf34      	ite	cc
200095ca:	46da      	movcc	sl, fp
200095cc:	46ba      	movcs	sl, r7
200095ce:	68a6      	ldr	r6, [r4, #8]
200095d0:	6820      	ldr	r0, [r4, #0]
200095d2:	6922      	ldr	r2, [r4, #16]
200095d4:	199e      	adds	r6, r3, r6
200095d6:	4290      	cmp	r0, r2
200095d8:	bf94      	ite	ls
200095da:	2200      	movls	r2, #0
200095dc:	2201      	movhi	r2, #1
200095de:	45b2      	cmp	sl, r6
200095e0:	bfd4      	ite	le
200095e2:	2200      	movle	r2, #0
200095e4:	f002 0201 	andgt.w	r2, r2, #1
200095e8:	2a00      	cmp	r2, #0
200095ea:	f040 80ae 	bne.w	2000974a <__sfvwrite_r+0x282>
200095ee:	459a      	cmp	sl, r3
200095f0:	f2c0 8082 	blt.w	200096f8 <__sfvwrite_r+0x230>
200095f4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200095f6:	464a      	mov	r2, r9
200095f8:	f8cd c004 	str.w	ip, [sp, #4]
200095fc:	9803      	ldr	r0, [sp, #12]
200095fe:	6a21      	ldr	r1, [r4, #32]
20009600:	47b0      	blx	r6
20009602:	f8dd c004 	ldr.w	ip, [sp, #4]
20009606:	1e06      	subs	r6, r0, #0
20009608:	f340 80b1 	ble.w	2000976e <__sfvwrite_r+0x2a6>
2000960c:	ebbb 0b06 	subs.w	fp, fp, r6
20009610:	f000 8086 	beq.w	20009720 <__sfvwrite_r+0x258>
20009614:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009618:	44b1      	add	r9, r6
2000961a:	1bbf      	subs	r7, r7, r6
2000961c:	1b9e      	subs	r6, r3, r6
2000961e:	f8c8 6008 	str.w	r6, [r8, #8]
20009622:	2e00      	cmp	r6, #0
20009624:	d1c8      	bne.n	200095b8 <__sfvwrite_r+0xf0>
20009626:	e7bd      	b.n	200095a4 <__sfvwrite_r+0xdc>
20009628:	9803      	ldr	r0, [sp, #12]
2000962a:	4621      	mov	r1, r4
2000962c:	f7fe fc18 	bl	20007e60 <__swsetup_r>
20009630:	2800      	cmp	r0, #0
20009632:	f040 80d4 	bne.w	200097de <__sfvwrite_r+0x316>
20009636:	89a0      	ldrh	r0, [r4, #12]
20009638:	fa1f fa80 	uxth.w	sl, r0
2000963c:	e758      	b.n	200094f0 <__sfvwrite_r+0x28>
2000963e:	6820      	ldr	r0, [r4, #0]
20009640:	46b9      	mov	r9, r7
20009642:	6923      	ldr	r3, [r4, #16]
20009644:	4298      	cmp	r0, r3
20009646:	bf94      	ite	ls
20009648:	2300      	movls	r3, #0
2000964a:	2301      	movhi	r3, #1
2000964c:	42b7      	cmp	r7, r6
2000964e:	bf2c      	ite	cs
20009650:	2300      	movcs	r3, #0
20009652:	f003 0301 	andcc.w	r3, r3, #1
20009656:	2b00      	cmp	r3, #0
20009658:	f040 809d 	bne.w	20009796 <__sfvwrite_r+0x2ce>
2000965c:	6963      	ldr	r3, [r4, #20]
2000965e:	429e      	cmp	r6, r3
20009660:	f0c0 808c 	bcc.w	2000977c <__sfvwrite_r+0x2b4>
20009664:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20009666:	4652      	mov	r2, sl
20009668:	9803      	ldr	r0, [sp, #12]
2000966a:	6a21      	ldr	r1, [r4, #32]
2000966c:	47b8      	blx	r7
2000966e:	1e07      	subs	r7, r0, #0
20009670:	dd7d      	ble.n	2000976e <__sfvwrite_r+0x2a6>
20009672:	46b9      	mov	r9, r7
20009674:	e767      	b.n	20009546 <__sfvwrite_r+0x7e>
20009676:	f410 6f90 	tst.w	r0, #1152	; 0x480
2000967a:	bf08      	it	eq
2000967c:	6820      	ldreq	r0, [r4, #0]
2000967e:	f43f af56 	beq.w	2000952e <__sfvwrite_r+0x66>
20009682:	6962      	ldr	r2, [r4, #20]
20009684:	6921      	ldr	r1, [r4, #16]
20009686:	6823      	ldr	r3, [r4, #0]
20009688:	eb02 0942 	add.w	r9, r2, r2, lsl #1
2000968c:	1a5b      	subs	r3, r3, r1
2000968e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20009692:	f103 0c01 	add.w	ip, r3, #1
20009696:	44b4      	add	ip, r6
20009698:	ea4f 0969 	mov.w	r9, r9, asr #1
2000969c:	45e1      	cmp	r9, ip
2000969e:	464a      	mov	r2, r9
200096a0:	bf3c      	itt	cc
200096a2:	46e1      	movcc	r9, ip
200096a4:	464a      	movcc	r2, r9
200096a6:	f410 6f80 	tst.w	r0, #1024	; 0x400
200096aa:	f000 8083 	beq.w	200097b4 <__sfvwrite_r+0x2ec>
200096ae:	4611      	mov	r1, r2
200096b0:	9803      	ldr	r0, [sp, #12]
200096b2:	9302      	str	r3, [sp, #8]
200096b4:	f7fa ff54 	bl	20004560 <_malloc_r>
200096b8:	9b02      	ldr	r3, [sp, #8]
200096ba:	2800      	cmp	r0, #0
200096bc:	f000 8099 	beq.w	200097f2 <__sfvwrite_r+0x32a>
200096c0:	461a      	mov	r2, r3
200096c2:	6921      	ldr	r1, [r4, #16]
200096c4:	9302      	str	r3, [sp, #8]
200096c6:	9001      	str	r0, [sp, #4]
200096c8:	f7fb fa1c 	bl	20004b04 <memcpy>
200096cc:	89a2      	ldrh	r2, [r4, #12]
200096ce:	9b02      	ldr	r3, [sp, #8]
200096d0:	f8dd c004 	ldr.w	ip, [sp, #4]
200096d4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200096d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200096dc:	81a2      	strh	r2, [r4, #12]
200096de:	ebc3 0209 	rsb	r2, r3, r9
200096e2:	eb0c 0003 	add.w	r0, ip, r3
200096e6:	4637      	mov	r7, r6
200096e8:	46b3      	mov	fp, r6
200096ea:	60a2      	str	r2, [r4, #8]
200096ec:	f8c4 c010 	str.w	ip, [r4, #16]
200096f0:	6020      	str	r0, [r4, #0]
200096f2:	f8c4 9014 	str.w	r9, [r4, #20]
200096f6:	e71a      	b.n	2000952e <__sfvwrite_r+0x66>
200096f8:	4652      	mov	r2, sl
200096fa:	4649      	mov	r1, r9
200096fc:	4656      	mov	r6, sl
200096fe:	f8cd c004 	str.w	ip, [sp, #4]
20009702:	f000 f9ad 	bl	20009a60 <memmove>
20009706:	68a2      	ldr	r2, [r4, #8]
20009708:	6823      	ldr	r3, [r4, #0]
2000970a:	ebbb 0b06 	subs.w	fp, fp, r6
2000970e:	ebca 0202 	rsb	r2, sl, r2
20009712:	f8dd c004 	ldr.w	ip, [sp, #4]
20009716:	4453      	add	r3, sl
20009718:	60a2      	str	r2, [r4, #8]
2000971a:	6023      	str	r3, [r4, #0]
2000971c:	f47f af7a 	bne.w	20009614 <__sfvwrite_r+0x14c>
20009720:	9803      	ldr	r0, [sp, #12]
20009722:	4621      	mov	r1, r4
20009724:	f7ff fbfc 	bl	20008f20 <_fflush_r>
20009728:	bb08      	cbnz	r0, 2000976e <__sfvwrite_r+0x2a6>
2000972a:	46dc      	mov	ip, fp
2000972c:	e772      	b.n	20009614 <__sfvwrite_r+0x14c>
2000972e:	4648      	mov	r0, r9
20009730:	210a      	movs	r1, #10
20009732:	463a      	mov	r2, r7
20009734:	f000 f95a 	bl	200099ec <memchr>
20009738:	2800      	cmp	r0, #0
2000973a:	d04b      	beq.n	200097d4 <__sfvwrite_r+0x30c>
2000973c:	f100 0b01 	add.w	fp, r0, #1
20009740:	f04f 0c01 	mov.w	ip, #1
20009744:	ebc9 0b0b 	rsb	fp, r9, fp
20009748:	e73c      	b.n	200095c4 <__sfvwrite_r+0xfc>
2000974a:	4649      	mov	r1, r9
2000974c:	4632      	mov	r2, r6
2000974e:	f8cd c004 	str.w	ip, [sp, #4]
20009752:	f000 f985 	bl	20009a60 <memmove>
20009756:	6823      	ldr	r3, [r4, #0]
20009758:	4621      	mov	r1, r4
2000975a:	9803      	ldr	r0, [sp, #12]
2000975c:	199b      	adds	r3, r3, r6
2000975e:	6023      	str	r3, [r4, #0]
20009760:	f7ff fbde 	bl	20008f20 <_fflush_r>
20009764:	f8dd c004 	ldr.w	ip, [sp, #4]
20009768:	2800      	cmp	r0, #0
2000976a:	f43f af4f 	beq.w	2000960c <__sfvwrite_r+0x144>
2000976e:	89a3      	ldrh	r3, [r4, #12]
20009770:	f04f 30ff 	mov.w	r0, #4294967295
20009774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009778:	81a3      	strh	r3, [r4, #12]
2000977a:	e714      	b.n	200095a6 <__sfvwrite_r+0xde>
2000977c:	4632      	mov	r2, r6
2000977e:	4651      	mov	r1, sl
20009780:	f000 f96e 	bl	20009a60 <memmove>
20009784:	68a2      	ldr	r2, [r4, #8]
20009786:	6823      	ldr	r3, [r4, #0]
20009788:	4637      	mov	r7, r6
2000978a:	1b92      	subs	r2, r2, r6
2000978c:	46b1      	mov	r9, r6
2000978e:	199b      	adds	r3, r3, r6
20009790:	60a2      	str	r2, [r4, #8]
20009792:	6023      	str	r3, [r4, #0]
20009794:	e6d7      	b.n	20009546 <__sfvwrite_r+0x7e>
20009796:	4651      	mov	r1, sl
20009798:	463a      	mov	r2, r7
2000979a:	f000 f961 	bl	20009a60 <memmove>
2000979e:	6823      	ldr	r3, [r4, #0]
200097a0:	9803      	ldr	r0, [sp, #12]
200097a2:	4621      	mov	r1, r4
200097a4:	19db      	adds	r3, r3, r7
200097a6:	6023      	str	r3, [r4, #0]
200097a8:	f7ff fbba 	bl	20008f20 <_fflush_r>
200097ac:	2800      	cmp	r0, #0
200097ae:	f43f aeca 	beq.w	20009546 <__sfvwrite_r+0x7e>
200097b2:	e7dc      	b.n	2000976e <__sfvwrite_r+0x2a6>
200097b4:	9803      	ldr	r0, [sp, #12]
200097b6:	9302      	str	r3, [sp, #8]
200097b8:	f000 fe5a 	bl	2000a470 <_realloc_r>
200097bc:	9b02      	ldr	r3, [sp, #8]
200097be:	4684      	mov	ip, r0
200097c0:	2800      	cmp	r0, #0
200097c2:	d18c      	bne.n	200096de <__sfvwrite_r+0x216>
200097c4:	6921      	ldr	r1, [r4, #16]
200097c6:	9803      	ldr	r0, [sp, #12]
200097c8:	f7ff fd9e 	bl	20009308 <_free_r>
200097cc:	9903      	ldr	r1, [sp, #12]
200097ce:	230c      	movs	r3, #12
200097d0:	600b      	str	r3, [r1, #0]
200097d2:	e7cc      	b.n	2000976e <__sfvwrite_r+0x2a6>
200097d4:	f107 0b01 	add.w	fp, r7, #1
200097d8:	f04f 0c01 	mov.w	ip, #1
200097dc:	e6f2      	b.n	200095c4 <__sfvwrite_r+0xfc>
200097de:	9903      	ldr	r1, [sp, #12]
200097e0:	2209      	movs	r2, #9
200097e2:	89a3      	ldrh	r3, [r4, #12]
200097e4:	f04f 30ff 	mov.w	r0, #4294967295
200097e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200097ec:	600a      	str	r2, [r1, #0]
200097ee:	81a3      	strh	r3, [r4, #12]
200097f0:	e6d9      	b.n	200095a6 <__sfvwrite_r+0xde>
200097f2:	9a03      	ldr	r2, [sp, #12]
200097f4:	230c      	movs	r3, #12
200097f6:	6013      	str	r3, [r2, #0]
200097f8:	e7b9      	b.n	2000976e <__sfvwrite_r+0x2a6>
200097fa:	bf00      	nop

200097fc <_fwalk_reent>:
200097fc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20009800:	4607      	mov	r7, r0
20009802:	468a      	mov	sl, r1
20009804:	f7ff fc48 	bl	20009098 <__sfp_lock_acquire>
20009808:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000980c:	bf08      	it	eq
2000980e:	46b0      	moveq	r8, r6
20009810:	d018      	beq.n	20009844 <_fwalk_reent+0x48>
20009812:	f04f 0800 	mov.w	r8, #0
20009816:	6875      	ldr	r5, [r6, #4]
20009818:	68b4      	ldr	r4, [r6, #8]
2000981a:	3d01      	subs	r5, #1
2000981c:	d40f      	bmi.n	2000983e <_fwalk_reent+0x42>
2000981e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009822:	b14b      	cbz	r3, 20009838 <_fwalk_reent+0x3c>
20009824:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009828:	4621      	mov	r1, r4
2000982a:	4638      	mov	r0, r7
2000982c:	f1b3 3fff 	cmp.w	r3, #4294967295
20009830:	d002      	beq.n	20009838 <_fwalk_reent+0x3c>
20009832:	47d0      	blx	sl
20009834:	ea48 0800 	orr.w	r8, r8, r0
20009838:	3468      	adds	r4, #104	; 0x68
2000983a:	3d01      	subs	r5, #1
2000983c:	d5ef      	bpl.n	2000981e <_fwalk_reent+0x22>
2000983e:	6836      	ldr	r6, [r6, #0]
20009840:	2e00      	cmp	r6, #0
20009842:	d1e8      	bne.n	20009816 <_fwalk_reent+0x1a>
20009844:	f7ff fc2a 	bl	2000909c <__sfp_lock_release>
20009848:	4640      	mov	r0, r8
2000984a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000984e:	bf00      	nop

20009850 <_fwalk>:
20009850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009854:	4606      	mov	r6, r0
20009856:	4688      	mov	r8, r1
20009858:	f7ff fc1e 	bl	20009098 <__sfp_lock_acquire>
2000985c:	36d8      	adds	r6, #216	; 0xd8
2000985e:	bf08      	it	eq
20009860:	4637      	moveq	r7, r6
20009862:	d015      	beq.n	20009890 <_fwalk+0x40>
20009864:	2700      	movs	r7, #0
20009866:	6875      	ldr	r5, [r6, #4]
20009868:	68b4      	ldr	r4, [r6, #8]
2000986a:	3d01      	subs	r5, #1
2000986c:	d40d      	bmi.n	2000988a <_fwalk+0x3a>
2000986e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009872:	b13b      	cbz	r3, 20009884 <_fwalk+0x34>
20009874:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009878:	4620      	mov	r0, r4
2000987a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000987e:	d001      	beq.n	20009884 <_fwalk+0x34>
20009880:	47c0      	blx	r8
20009882:	4307      	orrs	r7, r0
20009884:	3468      	adds	r4, #104	; 0x68
20009886:	3d01      	subs	r5, #1
20009888:	d5f1      	bpl.n	2000986e <_fwalk+0x1e>
2000988a:	6836      	ldr	r6, [r6, #0]
2000988c:	2e00      	cmp	r6, #0
2000988e:	d1ea      	bne.n	20009866 <_fwalk+0x16>
20009890:	f7ff fc04 	bl	2000909c <__sfp_lock_release>
20009894:	4638      	mov	r0, r7
20009896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000989a:	bf00      	nop

2000989c <__locale_charset>:
2000989c:	f64b 4330 	movw	r3, #48176	; 0xbc30
200098a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200098a4:	6818      	ldr	r0, [r3, #0]
200098a6:	4770      	bx	lr

200098a8 <_localeconv_r>:
200098a8:	4800      	ldr	r0, [pc, #0]	; (200098ac <_localeconv_r+0x4>)
200098aa:	4770      	bx	lr
200098ac:	2000bc34 	.word	0x2000bc34

200098b0 <localeconv>:
200098b0:	4800      	ldr	r0, [pc, #0]	; (200098b4 <localeconv+0x4>)
200098b2:	4770      	bx	lr
200098b4:	2000bc34 	.word	0x2000bc34

200098b8 <_setlocale_r>:
200098b8:	b570      	push	{r4, r5, r6, lr}
200098ba:	4605      	mov	r5, r0
200098bc:	460e      	mov	r6, r1
200098be:	4614      	mov	r4, r2
200098c0:	b172      	cbz	r2, 200098e0 <_setlocale_r+0x28>
200098c2:	f64b 3134 	movw	r1, #47924	; 0xbb34
200098c6:	4610      	mov	r0, r2
200098c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200098cc:	f001 f812 	bl	2000a8f4 <strcmp>
200098d0:	b958      	cbnz	r0, 200098ea <_setlocale_r+0x32>
200098d2:	f64b 3034 	movw	r0, #47924	; 0xbb34
200098d6:	622c      	str	r4, [r5, #32]
200098d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200098dc:	61ee      	str	r6, [r5, #28]
200098de:	bd70      	pop	{r4, r5, r6, pc}
200098e0:	f64b 3034 	movw	r0, #47924	; 0xbb34
200098e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200098e8:	bd70      	pop	{r4, r5, r6, pc}
200098ea:	f64b 316c 	movw	r1, #47980	; 0xbb6c
200098ee:	4620      	mov	r0, r4
200098f0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200098f4:	f000 fffe 	bl	2000a8f4 <strcmp>
200098f8:	2800      	cmp	r0, #0
200098fa:	d0ea      	beq.n	200098d2 <_setlocale_r+0x1a>
200098fc:	2000      	movs	r0, #0
200098fe:	bd70      	pop	{r4, r5, r6, pc}

20009900 <setlocale>:
20009900:	f64b 53ec 	movw	r3, #48620	; 0xbdec
20009904:	460a      	mov	r2, r1
20009906:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000990a:	4601      	mov	r1, r0
2000990c:	6818      	ldr	r0, [r3, #0]
2000990e:	e7d3      	b.n	200098b8 <_setlocale_r>

20009910 <__smakebuf_r>:
20009910:	898b      	ldrh	r3, [r1, #12]
20009912:	b5f0      	push	{r4, r5, r6, r7, lr}
20009914:	460c      	mov	r4, r1
20009916:	b29a      	uxth	r2, r3
20009918:	b091      	sub	sp, #68	; 0x44
2000991a:	f012 0f02 	tst.w	r2, #2
2000991e:	4605      	mov	r5, r0
20009920:	d141      	bne.n	200099a6 <__smakebuf_r+0x96>
20009922:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009926:	2900      	cmp	r1, #0
20009928:	db18      	blt.n	2000995c <__smakebuf_r+0x4c>
2000992a:	aa01      	add	r2, sp, #4
2000992c:	f001 f978 	bl	2000ac20 <_fstat_r>
20009930:	2800      	cmp	r0, #0
20009932:	db11      	blt.n	20009958 <__smakebuf_r+0x48>
20009934:	9b02      	ldr	r3, [sp, #8]
20009936:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000993a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000993e:	bf14      	ite	ne
20009940:	2700      	movne	r7, #0
20009942:	2701      	moveq	r7, #1
20009944:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20009948:	d040      	beq.n	200099cc <__smakebuf_r+0xbc>
2000994a:	89a3      	ldrh	r3, [r4, #12]
2000994c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20009950:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009954:	81a3      	strh	r3, [r4, #12]
20009956:	e00b      	b.n	20009970 <__smakebuf_r+0x60>
20009958:	89a3      	ldrh	r3, [r4, #12]
2000995a:	b29a      	uxth	r2, r3
2000995c:	f012 0f80 	tst.w	r2, #128	; 0x80
20009960:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009964:	bf0c      	ite	eq
20009966:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000996a:	2640      	movne	r6, #64	; 0x40
2000996c:	2700      	movs	r7, #0
2000996e:	81a3      	strh	r3, [r4, #12]
20009970:	4628      	mov	r0, r5
20009972:	4631      	mov	r1, r6
20009974:	f7fa fdf4 	bl	20004560 <_malloc_r>
20009978:	b170      	cbz	r0, 20009998 <__smakebuf_r+0x88>
2000997a:	89a1      	ldrh	r1, [r4, #12]
2000997c:	f249 02e1 	movw	r2, #37089	; 0x90e1
20009980:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009984:	6120      	str	r0, [r4, #16]
20009986:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000998a:	6166      	str	r6, [r4, #20]
2000998c:	62aa      	str	r2, [r5, #40]	; 0x28
2000998e:	81a1      	strh	r1, [r4, #12]
20009990:	6020      	str	r0, [r4, #0]
20009992:	b97f      	cbnz	r7, 200099b4 <__smakebuf_r+0xa4>
20009994:	b011      	add	sp, #68	; 0x44
20009996:	bdf0      	pop	{r4, r5, r6, r7, pc}
20009998:	89a3      	ldrh	r3, [r4, #12]
2000999a:	f413 7f00 	tst.w	r3, #512	; 0x200
2000999e:	d1f9      	bne.n	20009994 <__smakebuf_r+0x84>
200099a0:	f043 0302 	orr.w	r3, r3, #2
200099a4:	81a3      	strh	r3, [r4, #12]
200099a6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200099aa:	6123      	str	r3, [r4, #16]
200099ac:	6023      	str	r3, [r4, #0]
200099ae:	2301      	movs	r3, #1
200099b0:	6163      	str	r3, [r4, #20]
200099b2:	e7ef      	b.n	20009994 <__smakebuf_r+0x84>
200099b4:	4628      	mov	r0, r5
200099b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200099ba:	f001 f947 	bl	2000ac4c <_isatty_r>
200099be:	2800      	cmp	r0, #0
200099c0:	d0e8      	beq.n	20009994 <__smakebuf_r+0x84>
200099c2:	89a3      	ldrh	r3, [r4, #12]
200099c4:	f043 0301 	orr.w	r3, r3, #1
200099c8:	81a3      	strh	r3, [r4, #12]
200099ca:	e7e3      	b.n	20009994 <__smakebuf_r+0x84>
200099cc:	f64a 036d 	movw	r3, #43117	; 0xa86d
200099d0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200099d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200099d6:	429a      	cmp	r2, r3
200099d8:	d1b7      	bne.n	2000994a <__smakebuf_r+0x3a>
200099da:	89a2      	ldrh	r2, [r4, #12]
200099dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
200099e0:	461e      	mov	r6, r3
200099e2:	6523      	str	r3, [r4, #80]	; 0x50
200099e4:	ea42 0303 	orr.w	r3, r2, r3
200099e8:	81a3      	strh	r3, [r4, #12]
200099ea:	e7c1      	b.n	20009970 <__smakebuf_r+0x60>

200099ec <memchr>:
200099ec:	f010 0f03 	tst.w	r0, #3
200099f0:	b2c9      	uxtb	r1, r1
200099f2:	b410      	push	{r4}
200099f4:	d010      	beq.n	20009a18 <memchr+0x2c>
200099f6:	2a00      	cmp	r2, #0
200099f8:	d02f      	beq.n	20009a5a <memchr+0x6e>
200099fa:	7803      	ldrb	r3, [r0, #0]
200099fc:	428b      	cmp	r3, r1
200099fe:	d02a      	beq.n	20009a56 <memchr+0x6a>
20009a00:	3a01      	subs	r2, #1
20009a02:	e005      	b.n	20009a10 <memchr+0x24>
20009a04:	2a00      	cmp	r2, #0
20009a06:	d028      	beq.n	20009a5a <memchr+0x6e>
20009a08:	7803      	ldrb	r3, [r0, #0]
20009a0a:	3a01      	subs	r2, #1
20009a0c:	428b      	cmp	r3, r1
20009a0e:	d022      	beq.n	20009a56 <memchr+0x6a>
20009a10:	3001      	adds	r0, #1
20009a12:	f010 0f03 	tst.w	r0, #3
20009a16:	d1f5      	bne.n	20009a04 <memchr+0x18>
20009a18:	2a03      	cmp	r2, #3
20009a1a:	d911      	bls.n	20009a40 <memchr+0x54>
20009a1c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20009a20:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20009a24:	6803      	ldr	r3, [r0, #0]
20009a26:	ea84 0303 	eor.w	r3, r4, r3
20009a2a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20009a2e:	ea2c 0303 	bic.w	r3, ip, r3
20009a32:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20009a36:	d103      	bne.n	20009a40 <memchr+0x54>
20009a38:	3a04      	subs	r2, #4
20009a3a:	3004      	adds	r0, #4
20009a3c:	2a03      	cmp	r2, #3
20009a3e:	d8f1      	bhi.n	20009a24 <memchr+0x38>
20009a40:	b15a      	cbz	r2, 20009a5a <memchr+0x6e>
20009a42:	7803      	ldrb	r3, [r0, #0]
20009a44:	428b      	cmp	r3, r1
20009a46:	d006      	beq.n	20009a56 <memchr+0x6a>
20009a48:	3a01      	subs	r2, #1
20009a4a:	b132      	cbz	r2, 20009a5a <memchr+0x6e>
20009a4c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20009a50:	3a01      	subs	r2, #1
20009a52:	428b      	cmp	r3, r1
20009a54:	d1f9      	bne.n	20009a4a <memchr+0x5e>
20009a56:	bc10      	pop	{r4}
20009a58:	4770      	bx	lr
20009a5a:	2000      	movs	r0, #0
20009a5c:	e7fb      	b.n	20009a56 <memchr+0x6a>
20009a5e:	bf00      	nop

20009a60 <memmove>:
20009a60:	4288      	cmp	r0, r1
20009a62:	468c      	mov	ip, r1
20009a64:	b470      	push	{r4, r5, r6}
20009a66:	4605      	mov	r5, r0
20009a68:	4614      	mov	r4, r2
20009a6a:	d90e      	bls.n	20009a8a <memmove+0x2a>
20009a6c:	188b      	adds	r3, r1, r2
20009a6e:	4298      	cmp	r0, r3
20009a70:	d20b      	bcs.n	20009a8a <memmove+0x2a>
20009a72:	b142      	cbz	r2, 20009a86 <memmove+0x26>
20009a74:	ebc2 0c03 	rsb	ip, r2, r3
20009a78:	4601      	mov	r1, r0
20009a7a:	1e53      	subs	r3, r2, #1
20009a7c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009a80:	54ca      	strb	r2, [r1, r3]
20009a82:	3b01      	subs	r3, #1
20009a84:	d2fa      	bcs.n	20009a7c <memmove+0x1c>
20009a86:	bc70      	pop	{r4, r5, r6}
20009a88:	4770      	bx	lr
20009a8a:	2a0f      	cmp	r2, #15
20009a8c:	d809      	bhi.n	20009aa2 <memmove+0x42>
20009a8e:	2c00      	cmp	r4, #0
20009a90:	d0f9      	beq.n	20009a86 <memmove+0x26>
20009a92:	2300      	movs	r3, #0
20009a94:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009a98:	54ea      	strb	r2, [r5, r3]
20009a9a:	3301      	adds	r3, #1
20009a9c:	42a3      	cmp	r3, r4
20009a9e:	d1f9      	bne.n	20009a94 <memmove+0x34>
20009aa0:	e7f1      	b.n	20009a86 <memmove+0x26>
20009aa2:	ea41 0300 	orr.w	r3, r1, r0
20009aa6:	f013 0f03 	tst.w	r3, #3
20009aaa:	d1f0      	bne.n	20009a8e <memmove+0x2e>
20009aac:	4694      	mov	ip, r2
20009aae:	460c      	mov	r4, r1
20009ab0:	4603      	mov	r3, r0
20009ab2:	6825      	ldr	r5, [r4, #0]
20009ab4:	f1ac 0c10 	sub.w	ip, ip, #16
20009ab8:	601d      	str	r5, [r3, #0]
20009aba:	6865      	ldr	r5, [r4, #4]
20009abc:	605d      	str	r5, [r3, #4]
20009abe:	68a5      	ldr	r5, [r4, #8]
20009ac0:	609d      	str	r5, [r3, #8]
20009ac2:	68e5      	ldr	r5, [r4, #12]
20009ac4:	3410      	adds	r4, #16
20009ac6:	60dd      	str	r5, [r3, #12]
20009ac8:	3310      	adds	r3, #16
20009aca:	f1bc 0f0f 	cmp.w	ip, #15
20009ace:	d8f0      	bhi.n	20009ab2 <memmove+0x52>
20009ad0:	3a10      	subs	r2, #16
20009ad2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20009ad6:	f10c 0501 	add.w	r5, ip, #1
20009ada:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20009ade:	012d      	lsls	r5, r5, #4
20009ae0:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20009ae4:	eb01 0c05 	add.w	ip, r1, r5
20009ae8:	1945      	adds	r5, r0, r5
20009aea:	2e03      	cmp	r6, #3
20009aec:	4634      	mov	r4, r6
20009aee:	d9ce      	bls.n	20009a8e <memmove+0x2e>
20009af0:	2300      	movs	r3, #0
20009af2:	f85c 2003 	ldr.w	r2, [ip, r3]
20009af6:	50ea      	str	r2, [r5, r3]
20009af8:	3304      	adds	r3, #4
20009afa:	1af2      	subs	r2, r6, r3
20009afc:	2a03      	cmp	r2, #3
20009afe:	d8f8      	bhi.n	20009af2 <memmove+0x92>
20009b00:	3e04      	subs	r6, #4
20009b02:	08b3      	lsrs	r3, r6, #2
20009b04:	1c5a      	adds	r2, r3, #1
20009b06:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20009b0a:	0092      	lsls	r2, r2, #2
20009b0c:	4494      	add	ip, r2
20009b0e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20009b12:	18ad      	adds	r5, r5, r2
20009b14:	e7bb      	b.n	20009a8e <memmove+0x2e>
20009b16:	bf00      	nop

20009b18 <__hi0bits>:
20009b18:	0c02      	lsrs	r2, r0, #16
20009b1a:	4603      	mov	r3, r0
20009b1c:	0412      	lsls	r2, r2, #16
20009b1e:	b1b2      	cbz	r2, 20009b4e <__hi0bits+0x36>
20009b20:	2000      	movs	r0, #0
20009b22:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20009b26:	d101      	bne.n	20009b2c <__hi0bits+0x14>
20009b28:	3008      	adds	r0, #8
20009b2a:	021b      	lsls	r3, r3, #8
20009b2c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20009b30:	d101      	bne.n	20009b36 <__hi0bits+0x1e>
20009b32:	3004      	adds	r0, #4
20009b34:	011b      	lsls	r3, r3, #4
20009b36:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20009b3a:	d101      	bne.n	20009b40 <__hi0bits+0x28>
20009b3c:	3002      	adds	r0, #2
20009b3e:	009b      	lsls	r3, r3, #2
20009b40:	2b00      	cmp	r3, #0
20009b42:	db03      	blt.n	20009b4c <__hi0bits+0x34>
20009b44:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20009b48:	d004      	beq.n	20009b54 <__hi0bits+0x3c>
20009b4a:	3001      	adds	r0, #1
20009b4c:	4770      	bx	lr
20009b4e:	0403      	lsls	r3, r0, #16
20009b50:	2010      	movs	r0, #16
20009b52:	e7e6      	b.n	20009b22 <__hi0bits+0xa>
20009b54:	2020      	movs	r0, #32
20009b56:	4770      	bx	lr

20009b58 <__lo0bits>:
20009b58:	6803      	ldr	r3, [r0, #0]
20009b5a:	4602      	mov	r2, r0
20009b5c:	f013 0007 	ands.w	r0, r3, #7
20009b60:	d009      	beq.n	20009b76 <__lo0bits+0x1e>
20009b62:	f013 0f01 	tst.w	r3, #1
20009b66:	d121      	bne.n	20009bac <__lo0bits+0x54>
20009b68:	f013 0f02 	tst.w	r3, #2
20009b6c:	d122      	bne.n	20009bb4 <__lo0bits+0x5c>
20009b6e:	089b      	lsrs	r3, r3, #2
20009b70:	2002      	movs	r0, #2
20009b72:	6013      	str	r3, [r2, #0]
20009b74:	4770      	bx	lr
20009b76:	b299      	uxth	r1, r3
20009b78:	b909      	cbnz	r1, 20009b7e <__lo0bits+0x26>
20009b7a:	0c1b      	lsrs	r3, r3, #16
20009b7c:	2010      	movs	r0, #16
20009b7e:	f013 0fff 	tst.w	r3, #255	; 0xff
20009b82:	d101      	bne.n	20009b88 <__lo0bits+0x30>
20009b84:	3008      	adds	r0, #8
20009b86:	0a1b      	lsrs	r3, r3, #8
20009b88:	f013 0f0f 	tst.w	r3, #15
20009b8c:	d101      	bne.n	20009b92 <__lo0bits+0x3a>
20009b8e:	3004      	adds	r0, #4
20009b90:	091b      	lsrs	r3, r3, #4
20009b92:	f013 0f03 	tst.w	r3, #3
20009b96:	d101      	bne.n	20009b9c <__lo0bits+0x44>
20009b98:	3002      	adds	r0, #2
20009b9a:	089b      	lsrs	r3, r3, #2
20009b9c:	f013 0f01 	tst.w	r3, #1
20009ba0:	d102      	bne.n	20009ba8 <__lo0bits+0x50>
20009ba2:	085b      	lsrs	r3, r3, #1
20009ba4:	d004      	beq.n	20009bb0 <__lo0bits+0x58>
20009ba6:	3001      	adds	r0, #1
20009ba8:	6013      	str	r3, [r2, #0]
20009baa:	4770      	bx	lr
20009bac:	2000      	movs	r0, #0
20009bae:	4770      	bx	lr
20009bb0:	2020      	movs	r0, #32
20009bb2:	4770      	bx	lr
20009bb4:	085b      	lsrs	r3, r3, #1
20009bb6:	2001      	movs	r0, #1
20009bb8:	6013      	str	r3, [r2, #0]
20009bba:	4770      	bx	lr

20009bbc <__mcmp>:
20009bbc:	4603      	mov	r3, r0
20009bbe:	690a      	ldr	r2, [r1, #16]
20009bc0:	6900      	ldr	r0, [r0, #16]
20009bc2:	b410      	push	{r4}
20009bc4:	1a80      	subs	r0, r0, r2
20009bc6:	d111      	bne.n	20009bec <__mcmp+0x30>
20009bc8:	3204      	adds	r2, #4
20009bca:	f103 0c14 	add.w	ip, r3, #20
20009bce:	0092      	lsls	r2, r2, #2
20009bd0:	189b      	adds	r3, r3, r2
20009bd2:	1889      	adds	r1, r1, r2
20009bd4:	3104      	adds	r1, #4
20009bd6:	3304      	adds	r3, #4
20009bd8:	f853 4c04 	ldr.w	r4, [r3, #-4]
20009bdc:	3b04      	subs	r3, #4
20009bde:	f851 2c04 	ldr.w	r2, [r1, #-4]
20009be2:	3904      	subs	r1, #4
20009be4:	4294      	cmp	r4, r2
20009be6:	d103      	bne.n	20009bf0 <__mcmp+0x34>
20009be8:	459c      	cmp	ip, r3
20009bea:	d3f5      	bcc.n	20009bd8 <__mcmp+0x1c>
20009bec:	bc10      	pop	{r4}
20009bee:	4770      	bx	lr
20009bf0:	bf38      	it	cc
20009bf2:	f04f 30ff 	movcc.w	r0, #4294967295
20009bf6:	d3f9      	bcc.n	20009bec <__mcmp+0x30>
20009bf8:	2001      	movs	r0, #1
20009bfa:	e7f7      	b.n	20009bec <__mcmp+0x30>

20009bfc <__ulp>:
20009bfc:	f240 0300 	movw	r3, #0
20009c00:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20009c04:	ea01 0303 	and.w	r3, r1, r3
20009c08:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20009c0c:	2b00      	cmp	r3, #0
20009c0e:	dd02      	ble.n	20009c16 <__ulp+0x1a>
20009c10:	4619      	mov	r1, r3
20009c12:	2000      	movs	r0, #0
20009c14:	4770      	bx	lr
20009c16:	425b      	negs	r3, r3
20009c18:	151b      	asrs	r3, r3, #20
20009c1a:	2b13      	cmp	r3, #19
20009c1c:	dd0e      	ble.n	20009c3c <__ulp+0x40>
20009c1e:	3b14      	subs	r3, #20
20009c20:	2b1e      	cmp	r3, #30
20009c22:	dd03      	ble.n	20009c2c <__ulp+0x30>
20009c24:	2301      	movs	r3, #1
20009c26:	2100      	movs	r1, #0
20009c28:	4618      	mov	r0, r3
20009c2a:	4770      	bx	lr
20009c2c:	2201      	movs	r2, #1
20009c2e:	f1c3 031f 	rsb	r3, r3, #31
20009c32:	2100      	movs	r1, #0
20009c34:	fa12 f303 	lsls.w	r3, r2, r3
20009c38:	4618      	mov	r0, r3
20009c3a:	4770      	bx	lr
20009c3c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20009c40:	2000      	movs	r0, #0
20009c42:	fa52 f103 	asrs.w	r1, r2, r3
20009c46:	4770      	bx	lr

20009c48 <__b2d>:
20009c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009c4c:	6904      	ldr	r4, [r0, #16]
20009c4e:	f100 0614 	add.w	r6, r0, #20
20009c52:	460f      	mov	r7, r1
20009c54:	3404      	adds	r4, #4
20009c56:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20009c5a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20009c5e:	46a0      	mov	r8, r4
20009c60:	4628      	mov	r0, r5
20009c62:	f7ff ff59 	bl	20009b18 <__hi0bits>
20009c66:	280a      	cmp	r0, #10
20009c68:	f1c0 0320 	rsb	r3, r0, #32
20009c6c:	603b      	str	r3, [r7, #0]
20009c6e:	dc14      	bgt.n	20009c9a <__b2d+0x52>
20009c70:	42a6      	cmp	r6, r4
20009c72:	f1c0 030b 	rsb	r3, r0, #11
20009c76:	d237      	bcs.n	20009ce8 <__b2d+0xa0>
20009c78:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009c7c:	40d9      	lsrs	r1, r3
20009c7e:	fa25 fc03 	lsr.w	ip, r5, r3
20009c82:	3015      	adds	r0, #21
20009c84:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20009c88:	4085      	lsls	r5, r0
20009c8a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20009c8e:	ea41 0205 	orr.w	r2, r1, r5
20009c92:	4610      	mov	r0, r2
20009c94:	4619      	mov	r1, r3
20009c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009c9a:	42a6      	cmp	r6, r4
20009c9c:	d320      	bcc.n	20009ce0 <__b2d+0x98>
20009c9e:	2100      	movs	r1, #0
20009ca0:	380b      	subs	r0, #11
20009ca2:	bf02      	ittt	eq
20009ca4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20009ca8:	460a      	moveq	r2, r1
20009caa:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20009cae:	d0f0      	beq.n	20009c92 <__b2d+0x4a>
20009cb0:	42b4      	cmp	r4, r6
20009cb2:	f1c0 0320 	rsb	r3, r0, #32
20009cb6:	d919      	bls.n	20009cec <__b2d+0xa4>
20009cb8:	f854 4c04 	ldr.w	r4, [r4, #-4]
20009cbc:	40dc      	lsrs	r4, r3
20009cbe:	4085      	lsls	r5, r0
20009cc0:	fa21 fc03 	lsr.w	ip, r1, r3
20009cc4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20009cc8:	fa11 f000 	lsls.w	r0, r1, r0
20009ccc:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20009cd0:	ea44 0200 	orr.w	r2, r4, r0
20009cd4:	ea45 030c 	orr.w	r3, r5, ip
20009cd8:	4610      	mov	r0, r2
20009cda:	4619      	mov	r1, r3
20009cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009ce0:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009ce4:	3c04      	subs	r4, #4
20009ce6:	e7db      	b.n	20009ca0 <__b2d+0x58>
20009ce8:	2100      	movs	r1, #0
20009cea:	e7c8      	b.n	20009c7e <__b2d+0x36>
20009cec:	2400      	movs	r4, #0
20009cee:	e7e6      	b.n	20009cbe <__b2d+0x76>

20009cf0 <__ratio>:
20009cf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20009cf4:	b083      	sub	sp, #12
20009cf6:	460e      	mov	r6, r1
20009cf8:	a901      	add	r1, sp, #4
20009cfa:	4607      	mov	r7, r0
20009cfc:	f7ff ffa4 	bl	20009c48 <__b2d>
20009d00:	460d      	mov	r5, r1
20009d02:	4604      	mov	r4, r0
20009d04:	4669      	mov	r1, sp
20009d06:	4630      	mov	r0, r6
20009d08:	f7ff ff9e 	bl	20009c48 <__b2d>
20009d0c:	f8dd c004 	ldr.w	ip, [sp, #4]
20009d10:	46a9      	mov	r9, r5
20009d12:	46a0      	mov	r8, r4
20009d14:	460b      	mov	r3, r1
20009d16:	4602      	mov	r2, r0
20009d18:	6931      	ldr	r1, [r6, #16]
20009d1a:	4616      	mov	r6, r2
20009d1c:	6938      	ldr	r0, [r7, #16]
20009d1e:	461f      	mov	r7, r3
20009d20:	1a40      	subs	r0, r0, r1
20009d22:	9900      	ldr	r1, [sp, #0]
20009d24:	ebc1 010c 	rsb	r1, r1, ip
20009d28:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20009d2c:	2900      	cmp	r1, #0
20009d2e:	bfc9      	itett	gt
20009d30:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20009d34:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20009d38:	4624      	movgt	r4, r4
20009d3a:	464d      	movgt	r5, r9
20009d3c:	bfdc      	itt	le
20009d3e:	4612      	movle	r2, r2
20009d40:	463b      	movle	r3, r7
20009d42:	4620      	mov	r0, r4
20009d44:	4629      	mov	r1, r5
20009d46:	f7fa facb 	bl	200042e0 <__aeabi_ddiv>
20009d4a:	b003      	add	sp, #12
20009d4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20009d50 <_mprec_log10>:
20009d50:	2817      	cmp	r0, #23
20009d52:	b510      	push	{r4, lr}
20009d54:	4604      	mov	r4, r0
20009d56:	dd0e      	ble.n	20009d76 <_mprec_log10+0x26>
20009d58:	f240 0100 	movw	r1, #0
20009d5c:	2000      	movs	r0, #0
20009d5e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20009d62:	f240 0300 	movw	r3, #0
20009d66:	2200      	movs	r2, #0
20009d68:	f2c4 0324 	movt	r3, #16420	; 0x4024
20009d6c:	f7fa f98e 	bl	2000408c <__aeabi_dmul>
20009d70:	3c01      	subs	r4, #1
20009d72:	d1f6      	bne.n	20009d62 <_mprec_log10+0x12>
20009d74:	bd10      	pop	{r4, pc}
20009d76:	f64b 4378 	movw	r3, #48248	; 0xbc78
20009d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009d7e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20009d82:	e9d3 0100 	ldrd	r0, r1, [r3]
20009d86:	bd10      	pop	{r4, pc}

20009d88 <__copybits>:
20009d88:	6913      	ldr	r3, [r2, #16]
20009d8a:	3901      	subs	r1, #1
20009d8c:	f102 0c14 	add.w	ip, r2, #20
20009d90:	b410      	push	{r4}
20009d92:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20009d96:	114c      	asrs	r4, r1, #5
20009d98:	3214      	adds	r2, #20
20009d9a:	3401      	adds	r4, #1
20009d9c:	4594      	cmp	ip, r2
20009d9e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20009da2:	d20f      	bcs.n	20009dc4 <__copybits+0x3c>
20009da4:	2300      	movs	r3, #0
20009da6:	f85c 1003 	ldr.w	r1, [ip, r3]
20009daa:	50c1      	str	r1, [r0, r3]
20009dac:	3304      	adds	r3, #4
20009dae:	eb03 010c 	add.w	r1, r3, ip
20009db2:	428a      	cmp	r2, r1
20009db4:	d8f7      	bhi.n	20009da6 <__copybits+0x1e>
20009db6:	ea6f 0c0c 	mvn.w	ip, ip
20009dba:	4462      	add	r2, ip
20009dbc:	f022 0203 	bic.w	r2, r2, #3
20009dc0:	3204      	adds	r2, #4
20009dc2:	1880      	adds	r0, r0, r2
20009dc4:	4284      	cmp	r4, r0
20009dc6:	d904      	bls.n	20009dd2 <__copybits+0x4a>
20009dc8:	2300      	movs	r3, #0
20009dca:	f840 3b04 	str.w	r3, [r0], #4
20009dce:	4284      	cmp	r4, r0
20009dd0:	d8fb      	bhi.n	20009dca <__copybits+0x42>
20009dd2:	bc10      	pop	{r4}
20009dd4:	4770      	bx	lr
20009dd6:	bf00      	nop

20009dd8 <__any_on>:
20009dd8:	6902      	ldr	r2, [r0, #16]
20009dda:	114b      	asrs	r3, r1, #5
20009ddc:	429a      	cmp	r2, r3
20009dde:	db10      	blt.n	20009e02 <__any_on+0x2a>
20009de0:	dd0e      	ble.n	20009e00 <__any_on+0x28>
20009de2:	f011 011f 	ands.w	r1, r1, #31
20009de6:	d00b      	beq.n	20009e00 <__any_on+0x28>
20009de8:	461a      	mov	r2, r3
20009dea:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20009dee:	695b      	ldr	r3, [r3, #20]
20009df0:	fa23 fc01 	lsr.w	ip, r3, r1
20009df4:	fa0c f101 	lsl.w	r1, ip, r1
20009df8:	4299      	cmp	r1, r3
20009dfa:	d002      	beq.n	20009e02 <__any_on+0x2a>
20009dfc:	2001      	movs	r0, #1
20009dfe:	4770      	bx	lr
20009e00:	461a      	mov	r2, r3
20009e02:	3204      	adds	r2, #4
20009e04:	f100 0114 	add.w	r1, r0, #20
20009e08:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20009e0c:	f103 0c04 	add.w	ip, r3, #4
20009e10:	4561      	cmp	r1, ip
20009e12:	d20b      	bcs.n	20009e2c <__any_on+0x54>
20009e14:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20009e18:	2a00      	cmp	r2, #0
20009e1a:	d1ef      	bne.n	20009dfc <__any_on+0x24>
20009e1c:	4299      	cmp	r1, r3
20009e1e:	d205      	bcs.n	20009e2c <__any_on+0x54>
20009e20:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20009e24:	2a00      	cmp	r2, #0
20009e26:	d1e9      	bne.n	20009dfc <__any_on+0x24>
20009e28:	4299      	cmp	r1, r3
20009e2a:	d3f9      	bcc.n	20009e20 <__any_on+0x48>
20009e2c:	2000      	movs	r0, #0
20009e2e:	4770      	bx	lr

20009e30 <_Bfree>:
20009e30:	b530      	push	{r4, r5, lr}
20009e32:	6a45      	ldr	r5, [r0, #36]	; 0x24
20009e34:	b083      	sub	sp, #12
20009e36:	4604      	mov	r4, r0
20009e38:	b155      	cbz	r5, 20009e50 <_Bfree+0x20>
20009e3a:	b139      	cbz	r1, 20009e4c <_Bfree+0x1c>
20009e3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
20009e3e:	684a      	ldr	r2, [r1, #4]
20009e40:	68db      	ldr	r3, [r3, #12]
20009e42:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20009e46:	6008      	str	r0, [r1, #0]
20009e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20009e4c:	b003      	add	sp, #12
20009e4e:	bd30      	pop	{r4, r5, pc}
20009e50:	2010      	movs	r0, #16
20009e52:	9101      	str	r1, [sp, #4]
20009e54:	f7fa fb7c 	bl	20004550 <malloc>
20009e58:	9901      	ldr	r1, [sp, #4]
20009e5a:	6260      	str	r0, [r4, #36]	; 0x24
20009e5c:	60c5      	str	r5, [r0, #12]
20009e5e:	6045      	str	r5, [r0, #4]
20009e60:	6085      	str	r5, [r0, #8]
20009e62:	6005      	str	r5, [r0, #0]
20009e64:	e7e9      	b.n	20009e3a <_Bfree+0xa>
20009e66:	bf00      	nop

20009e68 <_Balloc>:
20009e68:	b570      	push	{r4, r5, r6, lr}
20009e6a:	6a44      	ldr	r4, [r0, #36]	; 0x24
20009e6c:	4606      	mov	r6, r0
20009e6e:	460d      	mov	r5, r1
20009e70:	b164      	cbz	r4, 20009e8c <_Balloc+0x24>
20009e72:	68e2      	ldr	r2, [r4, #12]
20009e74:	b1a2      	cbz	r2, 20009ea0 <_Balloc+0x38>
20009e76:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20009e7a:	b1eb      	cbz	r3, 20009eb8 <_Balloc+0x50>
20009e7c:	6819      	ldr	r1, [r3, #0]
20009e7e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20009e82:	2200      	movs	r2, #0
20009e84:	60da      	str	r2, [r3, #12]
20009e86:	611a      	str	r2, [r3, #16]
20009e88:	4618      	mov	r0, r3
20009e8a:	bd70      	pop	{r4, r5, r6, pc}
20009e8c:	2010      	movs	r0, #16
20009e8e:	f7fa fb5f 	bl	20004550 <malloc>
20009e92:	2300      	movs	r3, #0
20009e94:	4604      	mov	r4, r0
20009e96:	6270      	str	r0, [r6, #36]	; 0x24
20009e98:	60c3      	str	r3, [r0, #12]
20009e9a:	6043      	str	r3, [r0, #4]
20009e9c:	6083      	str	r3, [r0, #8]
20009e9e:	6003      	str	r3, [r0, #0]
20009ea0:	2210      	movs	r2, #16
20009ea2:	4630      	mov	r0, r6
20009ea4:	2104      	movs	r1, #4
20009ea6:	f000 fe13 	bl	2000aad0 <_calloc_r>
20009eaa:	6a73      	ldr	r3, [r6, #36]	; 0x24
20009eac:	60e0      	str	r0, [r4, #12]
20009eae:	68da      	ldr	r2, [r3, #12]
20009eb0:	2a00      	cmp	r2, #0
20009eb2:	d1e0      	bne.n	20009e76 <_Balloc+0xe>
20009eb4:	4613      	mov	r3, r2
20009eb6:	e7e7      	b.n	20009e88 <_Balloc+0x20>
20009eb8:	2401      	movs	r4, #1
20009eba:	4630      	mov	r0, r6
20009ebc:	4621      	mov	r1, r4
20009ebe:	40ac      	lsls	r4, r5
20009ec0:	1d62      	adds	r2, r4, #5
20009ec2:	0092      	lsls	r2, r2, #2
20009ec4:	f000 fe04 	bl	2000aad0 <_calloc_r>
20009ec8:	4603      	mov	r3, r0
20009eca:	2800      	cmp	r0, #0
20009ecc:	d0dc      	beq.n	20009e88 <_Balloc+0x20>
20009ece:	6045      	str	r5, [r0, #4]
20009ed0:	6084      	str	r4, [r0, #8]
20009ed2:	e7d6      	b.n	20009e82 <_Balloc+0x1a>

20009ed4 <__d2b>:
20009ed4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20009ed8:	b083      	sub	sp, #12
20009eda:	2101      	movs	r1, #1
20009edc:	461d      	mov	r5, r3
20009ede:	4614      	mov	r4, r2
20009ee0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20009ee2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20009ee4:	f7ff ffc0 	bl	20009e68 <_Balloc>
20009ee8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20009eec:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20009ef0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20009ef4:	4615      	mov	r5, r2
20009ef6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20009efa:	9300      	str	r3, [sp, #0]
20009efc:	bf1c      	itt	ne
20009efe:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20009f02:	9300      	strne	r3, [sp, #0]
20009f04:	4680      	mov	r8, r0
20009f06:	2c00      	cmp	r4, #0
20009f08:	d023      	beq.n	20009f52 <__d2b+0x7e>
20009f0a:	a802      	add	r0, sp, #8
20009f0c:	f840 4d04 	str.w	r4, [r0, #-4]!
20009f10:	f7ff fe22 	bl	20009b58 <__lo0bits>
20009f14:	4603      	mov	r3, r0
20009f16:	2800      	cmp	r0, #0
20009f18:	d137      	bne.n	20009f8a <__d2b+0xb6>
20009f1a:	9901      	ldr	r1, [sp, #4]
20009f1c:	9a00      	ldr	r2, [sp, #0]
20009f1e:	f8c8 1014 	str.w	r1, [r8, #20]
20009f22:	2a00      	cmp	r2, #0
20009f24:	bf14      	ite	ne
20009f26:	2402      	movne	r4, #2
20009f28:	2401      	moveq	r4, #1
20009f2a:	f8c8 2018 	str.w	r2, [r8, #24]
20009f2e:	f8c8 4010 	str.w	r4, [r8, #16]
20009f32:	f1ba 0f00 	cmp.w	sl, #0
20009f36:	d01b      	beq.n	20009f70 <__d2b+0x9c>
20009f38:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20009f3c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20009f40:	f1aa 0a03 	sub.w	sl, sl, #3
20009f44:	4453      	add	r3, sl
20009f46:	603b      	str	r3, [r7, #0]
20009f48:	6032      	str	r2, [r6, #0]
20009f4a:	4640      	mov	r0, r8
20009f4c:	b003      	add	sp, #12
20009f4e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20009f52:	4668      	mov	r0, sp
20009f54:	f7ff fe00 	bl	20009b58 <__lo0bits>
20009f58:	2301      	movs	r3, #1
20009f5a:	461c      	mov	r4, r3
20009f5c:	f8c8 3010 	str.w	r3, [r8, #16]
20009f60:	9b00      	ldr	r3, [sp, #0]
20009f62:	f8c8 3014 	str.w	r3, [r8, #20]
20009f66:	f100 0320 	add.w	r3, r0, #32
20009f6a:	f1ba 0f00 	cmp.w	sl, #0
20009f6e:	d1e3      	bne.n	20009f38 <__d2b+0x64>
20009f70:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20009f74:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20009f78:	3b02      	subs	r3, #2
20009f7a:	603b      	str	r3, [r7, #0]
20009f7c:	6910      	ldr	r0, [r2, #16]
20009f7e:	f7ff fdcb 	bl	20009b18 <__hi0bits>
20009f82:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20009f86:	6030      	str	r0, [r6, #0]
20009f88:	e7df      	b.n	20009f4a <__d2b+0x76>
20009f8a:	9a00      	ldr	r2, [sp, #0]
20009f8c:	f1c0 0120 	rsb	r1, r0, #32
20009f90:	fa12 f101 	lsls.w	r1, r2, r1
20009f94:	40c2      	lsrs	r2, r0
20009f96:	9801      	ldr	r0, [sp, #4]
20009f98:	4301      	orrs	r1, r0
20009f9a:	f8c8 1014 	str.w	r1, [r8, #20]
20009f9e:	9200      	str	r2, [sp, #0]
20009fa0:	e7bf      	b.n	20009f22 <__d2b+0x4e>
20009fa2:	bf00      	nop

20009fa4 <__mdiff>:
20009fa4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009fa8:	6913      	ldr	r3, [r2, #16]
20009faa:	690f      	ldr	r7, [r1, #16]
20009fac:	460c      	mov	r4, r1
20009fae:	4615      	mov	r5, r2
20009fb0:	1aff      	subs	r7, r7, r3
20009fb2:	2f00      	cmp	r7, #0
20009fb4:	d04f      	beq.n	2000a056 <__mdiff+0xb2>
20009fb6:	db6a      	blt.n	2000a08e <__mdiff+0xea>
20009fb8:	2700      	movs	r7, #0
20009fba:	f101 0614 	add.w	r6, r1, #20
20009fbe:	6861      	ldr	r1, [r4, #4]
20009fc0:	f7ff ff52 	bl	20009e68 <_Balloc>
20009fc4:	f8d5 8010 	ldr.w	r8, [r5, #16]
20009fc8:	f8d4 c010 	ldr.w	ip, [r4, #16]
20009fcc:	f105 0114 	add.w	r1, r5, #20
20009fd0:	2200      	movs	r2, #0
20009fd2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20009fd6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20009fda:	f105 0814 	add.w	r8, r5, #20
20009fde:	3414      	adds	r4, #20
20009fe0:	f100 0314 	add.w	r3, r0, #20
20009fe4:	60c7      	str	r7, [r0, #12]
20009fe6:	f851 7b04 	ldr.w	r7, [r1], #4
20009fea:	f856 5b04 	ldr.w	r5, [r6], #4
20009fee:	46bb      	mov	fp, r7
20009ff0:	fa1f fa87 	uxth.w	sl, r7
20009ff4:	0c3f      	lsrs	r7, r7, #16
20009ff6:	fa1f f985 	uxth.w	r9, r5
20009ffa:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20009ffe:	ebca 0a09 	rsb	sl, sl, r9
2000a002:	4452      	add	r2, sl
2000a004:	eb07 4722 	add.w	r7, r7, r2, asr #16
2000a008:	b292      	uxth	r2, r2
2000a00a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000a00e:	f843 2b04 	str.w	r2, [r3], #4
2000a012:	143a      	asrs	r2, r7, #16
2000a014:	4588      	cmp	r8, r1
2000a016:	d8e6      	bhi.n	20009fe6 <__mdiff+0x42>
2000a018:	42a6      	cmp	r6, r4
2000a01a:	d20e      	bcs.n	2000a03a <__mdiff+0x96>
2000a01c:	f856 1b04 	ldr.w	r1, [r6], #4
2000a020:	b28d      	uxth	r5, r1
2000a022:	0c09      	lsrs	r1, r1, #16
2000a024:	1952      	adds	r2, r2, r5
2000a026:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000a02a:	b292      	uxth	r2, r2
2000a02c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000a030:	f843 2b04 	str.w	r2, [r3], #4
2000a034:	140a      	asrs	r2, r1, #16
2000a036:	42b4      	cmp	r4, r6
2000a038:	d8f0      	bhi.n	2000a01c <__mdiff+0x78>
2000a03a:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000a03e:	b932      	cbnz	r2, 2000a04e <__mdiff+0xaa>
2000a040:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a044:	f10c 3cff 	add.w	ip, ip, #4294967295
2000a048:	3b04      	subs	r3, #4
2000a04a:	2a00      	cmp	r2, #0
2000a04c:	d0f8      	beq.n	2000a040 <__mdiff+0x9c>
2000a04e:	f8c0 c010 	str.w	ip, [r0, #16]
2000a052:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a056:	3304      	adds	r3, #4
2000a058:	f101 0614 	add.w	r6, r1, #20
2000a05c:	009b      	lsls	r3, r3, #2
2000a05e:	18d2      	adds	r2, r2, r3
2000a060:	18cb      	adds	r3, r1, r3
2000a062:	3304      	adds	r3, #4
2000a064:	3204      	adds	r2, #4
2000a066:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000a06a:	3b04      	subs	r3, #4
2000a06c:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000a070:	3a04      	subs	r2, #4
2000a072:	458c      	cmp	ip, r1
2000a074:	d10a      	bne.n	2000a08c <__mdiff+0xe8>
2000a076:	429e      	cmp	r6, r3
2000a078:	d3f5      	bcc.n	2000a066 <__mdiff+0xc2>
2000a07a:	2100      	movs	r1, #0
2000a07c:	f7ff fef4 	bl	20009e68 <_Balloc>
2000a080:	2301      	movs	r3, #1
2000a082:	6103      	str	r3, [r0, #16]
2000a084:	2300      	movs	r3, #0
2000a086:	6143      	str	r3, [r0, #20]
2000a088:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a08c:	d297      	bcs.n	20009fbe <__mdiff+0x1a>
2000a08e:	4623      	mov	r3, r4
2000a090:	462c      	mov	r4, r5
2000a092:	2701      	movs	r7, #1
2000a094:	461d      	mov	r5, r3
2000a096:	f104 0614 	add.w	r6, r4, #20
2000a09a:	e790      	b.n	20009fbe <__mdiff+0x1a>

2000a09c <__lshift>:
2000a09c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a0a0:	690d      	ldr	r5, [r1, #16]
2000a0a2:	688b      	ldr	r3, [r1, #8]
2000a0a4:	1156      	asrs	r6, r2, #5
2000a0a6:	3501      	adds	r5, #1
2000a0a8:	460c      	mov	r4, r1
2000a0aa:	19ad      	adds	r5, r5, r6
2000a0ac:	4690      	mov	r8, r2
2000a0ae:	429d      	cmp	r5, r3
2000a0b0:	4682      	mov	sl, r0
2000a0b2:	6849      	ldr	r1, [r1, #4]
2000a0b4:	dd03      	ble.n	2000a0be <__lshift+0x22>
2000a0b6:	005b      	lsls	r3, r3, #1
2000a0b8:	3101      	adds	r1, #1
2000a0ba:	429d      	cmp	r5, r3
2000a0bc:	dcfb      	bgt.n	2000a0b6 <__lshift+0x1a>
2000a0be:	4650      	mov	r0, sl
2000a0c0:	f7ff fed2 	bl	20009e68 <_Balloc>
2000a0c4:	2e00      	cmp	r6, #0
2000a0c6:	4607      	mov	r7, r0
2000a0c8:	f100 0214 	add.w	r2, r0, #20
2000a0cc:	dd0a      	ble.n	2000a0e4 <__lshift+0x48>
2000a0ce:	2300      	movs	r3, #0
2000a0d0:	4619      	mov	r1, r3
2000a0d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000a0d6:	3301      	adds	r3, #1
2000a0d8:	42b3      	cmp	r3, r6
2000a0da:	d1fa      	bne.n	2000a0d2 <__lshift+0x36>
2000a0dc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000a0e0:	f103 0214 	add.w	r2, r3, #20
2000a0e4:	6920      	ldr	r0, [r4, #16]
2000a0e6:	f104 0314 	add.w	r3, r4, #20
2000a0ea:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000a0ee:	3014      	adds	r0, #20
2000a0f0:	f018 081f 	ands.w	r8, r8, #31
2000a0f4:	d01b      	beq.n	2000a12e <__lshift+0x92>
2000a0f6:	f1c8 0e20 	rsb	lr, r8, #32
2000a0fa:	2100      	movs	r1, #0
2000a0fc:	681e      	ldr	r6, [r3, #0]
2000a0fe:	fa06 fc08 	lsl.w	ip, r6, r8
2000a102:	ea41 010c 	orr.w	r1, r1, ip
2000a106:	f842 1b04 	str.w	r1, [r2], #4
2000a10a:	f853 1b04 	ldr.w	r1, [r3], #4
2000a10e:	4298      	cmp	r0, r3
2000a110:	fa21 f10e 	lsr.w	r1, r1, lr
2000a114:	d8f2      	bhi.n	2000a0fc <__lshift+0x60>
2000a116:	6011      	str	r1, [r2, #0]
2000a118:	b101      	cbz	r1, 2000a11c <__lshift+0x80>
2000a11a:	3501      	adds	r5, #1
2000a11c:	4650      	mov	r0, sl
2000a11e:	3d01      	subs	r5, #1
2000a120:	4621      	mov	r1, r4
2000a122:	613d      	str	r5, [r7, #16]
2000a124:	f7ff fe84 	bl	20009e30 <_Bfree>
2000a128:	4638      	mov	r0, r7
2000a12a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a12e:	f853 1008 	ldr.w	r1, [r3, r8]
2000a132:	f842 1008 	str.w	r1, [r2, r8]
2000a136:	f108 0804 	add.w	r8, r8, #4
2000a13a:	eb08 0103 	add.w	r1, r8, r3
2000a13e:	4288      	cmp	r0, r1
2000a140:	d9ec      	bls.n	2000a11c <__lshift+0x80>
2000a142:	f853 1008 	ldr.w	r1, [r3, r8]
2000a146:	f842 1008 	str.w	r1, [r2, r8]
2000a14a:	f108 0804 	add.w	r8, r8, #4
2000a14e:	eb08 0103 	add.w	r1, r8, r3
2000a152:	4288      	cmp	r0, r1
2000a154:	d8eb      	bhi.n	2000a12e <__lshift+0x92>
2000a156:	e7e1      	b.n	2000a11c <__lshift+0x80>

2000a158 <__multiply>:
2000a158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a15c:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000a160:	6917      	ldr	r7, [r2, #16]
2000a162:	460d      	mov	r5, r1
2000a164:	4616      	mov	r6, r2
2000a166:	b087      	sub	sp, #28
2000a168:	45b8      	cmp	r8, r7
2000a16a:	bfb5      	itete	lt
2000a16c:	4615      	movlt	r5, r2
2000a16e:	463b      	movge	r3, r7
2000a170:	460b      	movlt	r3, r1
2000a172:	4647      	movge	r7, r8
2000a174:	bfb4      	ite	lt
2000a176:	461e      	movlt	r6, r3
2000a178:	4698      	movge	r8, r3
2000a17a:	68ab      	ldr	r3, [r5, #8]
2000a17c:	eb08 0407 	add.w	r4, r8, r7
2000a180:	6869      	ldr	r1, [r5, #4]
2000a182:	429c      	cmp	r4, r3
2000a184:	bfc8      	it	gt
2000a186:	3101      	addgt	r1, #1
2000a188:	f7ff fe6e 	bl	20009e68 <_Balloc>
2000a18c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000a190:	f100 0b14 	add.w	fp, r0, #20
2000a194:	3314      	adds	r3, #20
2000a196:	9003      	str	r0, [sp, #12]
2000a198:	459b      	cmp	fp, r3
2000a19a:	9304      	str	r3, [sp, #16]
2000a19c:	d206      	bcs.n	2000a1ac <__multiply+0x54>
2000a19e:	9904      	ldr	r1, [sp, #16]
2000a1a0:	465b      	mov	r3, fp
2000a1a2:	2200      	movs	r2, #0
2000a1a4:	f843 2b04 	str.w	r2, [r3], #4
2000a1a8:	4299      	cmp	r1, r3
2000a1aa:	d8fb      	bhi.n	2000a1a4 <__multiply+0x4c>
2000a1ac:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000a1b0:	f106 0914 	add.w	r9, r6, #20
2000a1b4:	f108 0814 	add.w	r8, r8, #20
2000a1b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000a1bc:	3514      	adds	r5, #20
2000a1be:	45c1      	cmp	r9, r8
2000a1c0:	f8cd 8004 	str.w	r8, [sp, #4]
2000a1c4:	f10c 0c14 	add.w	ip, ip, #20
2000a1c8:	9502      	str	r5, [sp, #8]
2000a1ca:	d24b      	bcs.n	2000a264 <__multiply+0x10c>
2000a1cc:	f04f 0a00 	mov.w	sl, #0
2000a1d0:	9405      	str	r4, [sp, #20]
2000a1d2:	f859 400a 	ldr.w	r4, [r9, sl]
2000a1d6:	eb0a 080b 	add.w	r8, sl, fp
2000a1da:	b2a0      	uxth	r0, r4
2000a1dc:	b1d8      	cbz	r0, 2000a216 <__multiply+0xbe>
2000a1de:	9a02      	ldr	r2, [sp, #8]
2000a1e0:	4643      	mov	r3, r8
2000a1e2:	2400      	movs	r4, #0
2000a1e4:	f852 5b04 	ldr.w	r5, [r2], #4
2000a1e8:	6819      	ldr	r1, [r3, #0]
2000a1ea:	b2af      	uxth	r7, r5
2000a1ec:	0c2d      	lsrs	r5, r5, #16
2000a1ee:	b28e      	uxth	r6, r1
2000a1f0:	0c09      	lsrs	r1, r1, #16
2000a1f2:	fb00 6607 	mla	r6, r0, r7, r6
2000a1f6:	fb00 1105 	mla	r1, r0, r5, r1
2000a1fa:	1936      	adds	r6, r6, r4
2000a1fc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000a200:	b2b6      	uxth	r6, r6
2000a202:	0c0c      	lsrs	r4, r1, #16
2000a204:	4594      	cmp	ip, r2
2000a206:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000a20a:	f843 6b04 	str.w	r6, [r3], #4
2000a20e:	d8e9      	bhi.n	2000a1e4 <__multiply+0x8c>
2000a210:	601c      	str	r4, [r3, #0]
2000a212:	f859 400a 	ldr.w	r4, [r9, sl]
2000a216:	0c24      	lsrs	r4, r4, #16
2000a218:	d01c      	beq.n	2000a254 <__multiply+0xfc>
2000a21a:	f85b 200a 	ldr.w	r2, [fp, sl]
2000a21e:	4641      	mov	r1, r8
2000a220:	9b02      	ldr	r3, [sp, #8]
2000a222:	2500      	movs	r5, #0
2000a224:	4610      	mov	r0, r2
2000a226:	881e      	ldrh	r6, [r3, #0]
2000a228:	b297      	uxth	r7, r2
2000a22a:	fb06 5504 	mla	r5, r6, r4, r5
2000a22e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000a232:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000a236:	600f      	str	r7, [r1, #0]
2000a238:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000a23c:	f853 2b04 	ldr.w	r2, [r3], #4
2000a240:	b286      	uxth	r6, r0
2000a242:	0c12      	lsrs	r2, r2, #16
2000a244:	fb02 6204 	mla	r2, r2, r4, r6
2000a248:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000a24c:	0c15      	lsrs	r5, r2, #16
2000a24e:	459c      	cmp	ip, r3
2000a250:	d8e9      	bhi.n	2000a226 <__multiply+0xce>
2000a252:	600a      	str	r2, [r1, #0]
2000a254:	f10a 0a04 	add.w	sl, sl, #4
2000a258:	9a01      	ldr	r2, [sp, #4]
2000a25a:	eb0a 0309 	add.w	r3, sl, r9
2000a25e:	429a      	cmp	r2, r3
2000a260:	d8b7      	bhi.n	2000a1d2 <__multiply+0x7a>
2000a262:	9c05      	ldr	r4, [sp, #20]
2000a264:	2c00      	cmp	r4, #0
2000a266:	dd0b      	ble.n	2000a280 <__multiply+0x128>
2000a268:	9a04      	ldr	r2, [sp, #16]
2000a26a:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000a26e:	b93b      	cbnz	r3, 2000a280 <__multiply+0x128>
2000a270:	4613      	mov	r3, r2
2000a272:	e003      	b.n	2000a27c <__multiply+0x124>
2000a274:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a278:	3b04      	subs	r3, #4
2000a27a:	b90a      	cbnz	r2, 2000a280 <__multiply+0x128>
2000a27c:	3c01      	subs	r4, #1
2000a27e:	d1f9      	bne.n	2000a274 <__multiply+0x11c>
2000a280:	9b03      	ldr	r3, [sp, #12]
2000a282:	4618      	mov	r0, r3
2000a284:	611c      	str	r4, [r3, #16]
2000a286:	b007      	add	sp, #28
2000a288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000a28c <__i2b>:
2000a28c:	b510      	push	{r4, lr}
2000a28e:	460c      	mov	r4, r1
2000a290:	2101      	movs	r1, #1
2000a292:	f7ff fde9 	bl	20009e68 <_Balloc>
2000a296:	2201      	movs	r2, #1
2000a298:	6144      	str	r4, [r0, #20]
2000a29a:	6102      	str	r2, [r0, #16]
2000a29c:	bd10      	pop	{r4, pc}
2000a29e:	bf00      	nop

2000a2a0 <__multadd>:
2000a2a0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a2a4:	460d      	mov	r5, r1
2000a2a6:	2100      	movs	r1, #0
2000a2a8:	4606      	mov	r6, r0
2000a2aa:	692c      	ldr	r4, [r5, #16]
2000a2ac:	b083      	sub	sp, #12
2000a2ae:	f105 0814 	add.w	r8, r5, #20
2000a2b2:	4608      	mov	r0, r1
2000a2b4:	f858 7001 	ldr.w	r7, [r8, r1]
2000a2b8:	3001      	adds	r0, #1
2000a2ba:	fa1f fa87 	uxth.w	sl, r7
2000a2be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000a2c2:	fb0a 3302 	mla	r3, sl, r2, r3
2000a2c6:	fb0c fc02 	mul.w	ip, ip, r2
2000a2ca:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000a2ce:	b29b      	uxth	r3, r3
2000a2d0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000a2d4:	f848 3001 	str.w	r3, [r8, r1]
2000a2d8:	3104      	adds	r1, #4
2000a2da:	4284      	cmp	r4, r0
2000a2dc:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000a2e0:	dce8      	bgt.n	2000a2b4 <__multadd+0x14>
2000a2e2:	b13b      	cbz	r3, 2000a2f4 <__multadd+0x54>
2000a2e4:	68aa      	ldr	r2, [r5, #8]
2000a2e6:	4294      	cmp	r4, r2
2000a2e8:	da08      	bge.n	2000a2fc <__multadd+0x5c>
2000a2ea:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000a2ee:	3401      	adds	r4, #1
2000a2f0:	612c      	str	r4, [r5, #16]
2000a2f2:	6153      	str	r3, [r2, #20]
2000a2f4:	4628      	mov	r0, r5
2000a2f6:	b003      	add	sp, #12
2000a2f8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a2fc:	6869      	ldr	r1, [r5, #4]
2000a2fe:	4630      	mov	r0, r6
2000a300:	9301      	str	r3, [sp, #4]
2000a302:	3101      	adds	r1, #1
2000a304:	f7ff fdb0 	bl	20009e68 <_Balloc>
2000a308:	692a      	ldr	r2, [r5, #16]
2000a30a:	f105 010c 	add.w	r1, r5, #12
2000a30e:	3202      	adds	r2, #2
2000a310:	0092      	lsls	r2, r2, #2
2000a312:	4607      	mov	r7, r0
2000a314:	300c      	adds	r0, #12
2000a316:	f7fa fbf5 	bl	20004b04 <memcpy>
2000a31a:	4629      	mov	r1, r5
2000a31c:	4630      	mov	r0, r6
2000a31e:	463d      	mov	r5, r7
2000a320:	f7ff fd86 	bl	20009e30 <_Bfree>
2000a324:	9b01      	ldr	r3, [sp, #4]
2000a326:	e7e0      	b.n	2000a2ea <__multadd+0x4a>

2000a328 <__pow5mult>:
2000a328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a32c:	4615      	mov	r5, r2
2000a32e:	f012 0203 	ands.w	r2, r2, #3
2000a332:	4604      	mov	r4, r0
2000a334:	4688      	mov	r8, r1
2000a336:	d12c      	bne.n	2000a392 <__pow5mult+0x6a>
2000a338:	10ad      	asrs	r5, r5, #2
2000a33a:	d01e      	beq.n	2000a37a <__pow5mult+0x52>
2000a33c:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000a33e:	2e00      	cmp	r6, #0
2000a340:	d034      	beq.n	2000a3ac <__pow5mult+0x84>
2000a342:	68b7      	ldr	r7, [r6, #8]
2000a344:	2f00      	cmp	r7, #0
2000a346:	d03b      	beq.n	2000a3c0 <__pow5mult+0x98>
2000a348:	f015 0f01 	tst.w	r5, #1
2000a34c:	d108      	bne.n	2000a360 <__pow5mult+0x38>
2000a34e:	106d      	asrs	r5, r5, #1
2000a350:	d013      	beq.n	2000a37a <__pow5mult+0x52>
2000a352:	683e      	ldr	r6, [r7, #0]
2000a354:	b1a6      	cbz	r6, 2000a380 <__pow5mult+0x58>
2000a356:	4630      	mov	r0, r6
2000a358:	4607      	mov	r7, r0
2000a35a:	f015 0f01 	tst.w	r5, #1
2000a35e:	d0f6      	beq.n	2000a34e <__pow5mult+0x26>
2000a360:	4641      	mov	r1, r8
2000a362:	463a      	mov	r2, r7
2000a364:	4620      	mov	r0, r4
2000a366:	f7ff fef7 	bl	2000a158 <__multiply>
2000a36a:	4641      	mov	r1, r8
2000a36c:	4606      	mov	r6, r0
2000a36e:	4620      	mov	r0, r4
2000a370:	f7ff fd5e 	bl	20009e30 <_Bfree>
2000a374:	106d      	asrs	r5, r5, #1
2000a376:	46b0      	mov	r8, r6
2000a378:	d1eb      	bne.n	2000a352 <__pow5mult+0x2a>
2000a37a:	4640      	mov	r0, r8
2000a37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a380:	4639      	mov	r1, r7
2000a382:	463a      	mov	r2, r7
2000a384:	4620      	mov	r0, r4
2000a386:	f7ff fee7 	bl	2000a158 <__multiply>
2000a38a:	6038      	str	r0, [r7, #0]
2000a38c:	4607      	mov	r7, r0
2000a38e:	6006      	str	r6, [r0, #0]
2000a390:	e7e3      	b.n	2000a35a <__pow5mult+0x32>
2000a392:	f64b 4c78 	movw	ip, #48248	; 0xbc78
2000a396:	2300      	movs	r3, #0
2000a398:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000a39c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000a3a0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000a3a4:	f7ff ff7c 	bl	2000a2a0 <__multadd>
2000a3a8:	4680      	mov	r8, r0
2000a3aa:	e7c5      	b.n	2000a338 <__pow5mult+0x10>
2000a3ac:	2010      	movs	r0, #16
2000a3ae:	f7fa f8cf 	bl	20004550 <malloc>
2000a3b2:	2300      	movs	r3, #0
2000a3b4:	4606      	mov	r6, r0
2000a3b6:	6260      	str	r0, [r4, #36]	; 0x24
2000a3b8:	60c3      	str	r3, [r0, #12]
2000a3ba:	6043      	str	r3, [r0, #4]
2000a3bc:	6083      	str	r3, [r0, #8]
2000a3be:	6003      	str	r3, [r0, #0]
2000a3c0:	4620      	mov	r0, r4
2000a3c2:	f240 2171 	movw	r1, #625	; 0x271
2000a3c6:	f7ff ff61 	bl	2000a28c <__i2b>
2000a3ca:	2300      	movs	r3, #0
2000a3cc:	60b0      	str	r0, [r6, #8]
2000a3ce:	4607      	mov	r7, r0
2000a3d0:	6003      	str	r3, [r0, #0]
2000a3d2:	e7b9      	b.n	2000a348 <__pow5mult+0x20>

2000a3d4 <__s2b>:
2000a3d4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a3d8:	461e      	mov	r6, r3
2000a3da:	f648 6339 	movw	r3, #36409	; 0x8e39
2000a3de:	f106 0c08 	add.w	ip, r6, #8
2000a3e2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000a3e6:	4688      	mov	r8, r1
2000a3e8:	4605      	mov	r5, r0
2000a3ea:	4617      	mov	r7, r2
2000a3ec:	fb83 130c 	smull	r1, r3, r3, ip
2000a3f0:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000a3f4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000a3f8:	f1bc 0f01 	cmp.w	ip, #1
2000a3fc:	dd35      	ble.n	2000a46a <__s2b+0x96>
2000a3fe:	2100      	movs	r1, #0
2000a400:	2201      	movs	r2, #1
2000a402:	0052      	lsls	r2, r2, #1
2000a404:	3101      	adds	r1, #1
2000a406:	4594      	cmp	ip, r2
2000a408:	dcfb      	bgt.n	2000a402 <__s2b+0x2e>
2000a40a:	4628      	mov	r0, r5
2000a40c:	f7ff fd2c 	bl	20009e68 <_Balloc>
2000a410:	9b08      	ldr	r3, [sp, #32]
2000a412:	6143      	str	r3, [r0, #20]
2000a414:	2301      	movs	r3, #1
2000a416:	2f09      	cmp	r7, #9
2000a418:	6103      	str	r3, [r0, #16]
2000a41a:	dd22      	ble.n	2000a462 <__s2b+0x8e>
2000a41c:	f108 0a09 	add.w	sl, r8, #9
2000a420:	2409      	movs	r4, #9
2000a422:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a426:	4601      	mov	r1, r0
2000a428:	220a      	movs	r2, #10
2000a42a:	3401      	adds	r4, #1
2000a42c:	3b30      	subs	r3, #48	; 0x30
2000a42e:	4628      	mov	r0, r5
2000a430:	f7ff ff36 	bl	2000a2a0 <__multadd>
2000a434:	42a7      	cmp	r7, r4
2000a436:	dcf4      	bgt.n	2000a422 <__s2b+0x4e>
2000a438:	eb0a 0807 	add.w	r8, sl, r7
2000a43c:	f1a8 0808 	sub.w	r8, r8, #8
2000a440:	42be      	cmp	r6, r7
2000a442:	dd0c      	ble.n	2000a45e <__s2b+0x8a>
2000a444:	2400      	movs	r4, #0
2000a446:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a44a:	4601      	mov	r1, r0
2000a44c:	3401      	adds	r4, #1
2000a44e:	220a      	movs	r2, #10
2000a450:	3b30      	subs	r3, #48	; 0x30
2000a452:	4628      	mov	r0, r5
2000a454:	f7ff ff24 	bl	2000a2a0 <__multadd>
2000a458:	19e3      	adds	r3, r4, r7
2000a45a:	429e      	cmp	r6, r3
2000a45c:	dcf3      	bgt.n	2000a446 <__s2b+0x72>
2000a45e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a462:	f108 080a 	add.w	r8, r8, #10
2000a466:	2709      	movs	r7, #9
2000a468:	e7ea      	b.n	2000a440 <__s2b+0x6c>
2000a46a:	2100      	movs	r1, #0
2000a46c:	e7cd      	b.n	2000a40a <__s2b+0x36>
2000a46e:	bf00      	nop

2000a470 <_realloc_r>:
2000a470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a474:	4691      	mov	r9, r2
2000a476:	b083      	sub	sp, #12
2000a478:	4607      	mov	r7, r0
2000a47a:	460e      	mov	r6, r1
2000a47c:	2900      	cmp	r1, #0
2000a47e:	f000 813a 	beq.w	2000a6f6 <_realloc_r+0x286>
2000a482:	f1a1 0808 	sub.w	r8, r1, #8
2000a486:	f109 040b 	add.w	r4, r9, #11
2000a48a:	f7fa fc6d 	bl	20004d68 <__malloc_lock>
2000a48e:	2c16      	cmp	r4, #22
2000a490:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a494:	460b      	mov	r3, r1
2000a496:	f200 80a0 	bhi.w	2000a5da <_realloc_r+0x16a>
2000a49a:	2210      	movs	r2, #16
2000a49c:	2500      	movs	r5, #0
2000a49e:	4614      	mov	r4, r2
2000a4a0:	454c      	cmp	r4, r9
2000a4a2:	bf38      	it	cc
2000a4a4:	f045 0501 	orrcc.w	r5, r5, #1
2000a4a8:	2d00      	cmp	r5, #0
2000a4aa:	f040 812a 	bne.w	2000a702 <_realloc_r+0x292>
2000a4ae:	f021 0a03 	bic.w	sl, r1, #3
2000a4b2:	4592      	cmp	sl, r2
2000a4b4:	bfa2      	ittt	ge
2000a4b6:	4640      	movge	r0, r8
2000a4b8:	4655      	movge	r5, sl
2000a4ba:	f108 0808 	addge.w	r8, r8, #8
2000a4be:	da75      	bge.n	2000a5ac <_realloc_r+0x13c>
2000a4c0:	f64b 63e0 	movw	r3, #48864	; 0xbee0
2000a4c4:	eb08 000a 	add.w	r0, r8, sl
2000a4c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a4cc:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000a4d0:	4586      	cmp	lr, r0
2000a4d2:	f000 811a 	beq.w	2000a70a <_realloc_r+0x29a>
2000a4d6:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000a4da:	f02c 0b01 	bic.w	fp, ip, #1
2000a4de:	4483      	add	fp, r0
2000a4e0:	f8db b004 	ldr.w	fp, [fp, #4]
2000a4e4:	f01b 0f01 	tst.w	fp, #1
2000a4e8:	d07c      	beq.n	2000a5e4 <_realloc_r+0x174>
2000a4ea:	46ac      	mov	ip, r5
2000a4ec:	4628      	mov	r0, r5
2000a4ee:	f011 0f01 	tst.w	r1, #1
2000a4f2:	f040 809b 	bne.w	2000a62c <_realloc_r+0x1bc>
2000a4f6:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000a4fa:	ebc1 0b08 	rsb	fp, r1, r8
2000a4fe:	f8db 5004 	ldr.w	r5, [fp, #4]
2000a502:	f025 0503 	bic.w	r5, r5, #3
2000a506:	2800      	cmp	r0, #0
2000a508:	f000 80dd 	beq.w	2000a6c6 <_realloc_r+0x256>
2000a50c:	4570      	cmp	r0, lr
2000a50e:	f000 811f 	beq.w	2000a750 <_realloc_r+0x2e0>
2000a512:	eb05 030a 	add.w	r3, r5, sl
2000a516:	eb0c 0503 	add.w	r5, ip, r3
2000a51a:	4295      	cmp	r5, r2
2000a51c:	bfb8      	it	lt
2000a51e:	461d      	movlt	r5, r3
2000a520:	f2c0 80d2 	blt.w	2000a6c8 <_realloc_r+0x258>
2000a524:	6881      	ldr	r1, [r0, #8]
2000a526:	465b      	mov	r3, fp
2000a528:	68c0      	ldr	r0, [r0, #12]
2000a52a:	f1aa 0204 	sub.w	r2, sl, #4
2000a52e:	2a24      	cmp	r2, #36	; 0x24
2000a530:	6081      	str	r1, [r0, #8]
2000a532:	60c8      	str	r0, [r1, #12]
2000a534:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000a538:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a53c:	6081      	str	r1, [r0, #8]
2000a53e:	60c8      	str	r0, [r1, #12]
2000a540:	f200 80d0 	bhi.w	2000a6e4 <_realloc_r+0x274>
2000a544:	2a13      	cmp	r2, #19
2000a546:	469c      	mov	ip, r3
2000a548:	d921      	bls.n	2000a58e <_realloc_r+0x11e>
2000a54a:	4631      	mov	r1, r6
2000a54c:	f10b 0c10 	add.w	ip, fp, #16
2000a550:	f851 0b04 	ldr.w	r0, [r1], #4
2000a554:	f8cb 0008 	str.w	r0, [fp, #8]
2000a558:	6870      	ldr	r0, [r6, #4]
2000a55a:	1d0e      	adds	r6, r1, #4
2000a55c:	2a1b      	cmp	r2, #27
2000a55e:	f8cb 000c 	str.w	r0, [fp, #12]
2000a562:	d914      	bls.n	2000a58e <_realloc_r+0x11e>
2000a564:	6848      	ldr	r0, [r1, #4]
2000a566:	1d31      	adds	r1, r6, #4
2000a568:	f10b 0c18 	add.w	ip, fp, #24
2000a56c:	f8cb 0010 	str.w	r0, [fp, #16]
2000a570:	6870      	ldr	r0, [r6, #4]
2000a572:	1d0e      	adds	r6, r1, #4
2000a574:	2a24      	cmp	r2, #36	; 0x24
2000a576:	f8cb 0014 	str.w	r0, [fp, #20]
2000a57a:	d108      	bne.n	2000a58e <_realloc_r+0x11e>
2000a57c:	684a      	ldr	r2, [r1, #4]
2000a57e:	f10b 0c20 	add.w	ip, fp, #32
2000a582:	f8cb 2018 	str.w	r2, [fp, #24]
2000a586:	6872      	ldr	r2, [r6, #4]
2000a588:	3608      	adds	r6, #8
2000a58a:	f8cb 201c 	str.w	r2, [fp, #28]
2000a58e:	4631      	mov	r1, r6
2000a590:	4698      	mov	r8, r3
2000a592:	4662      	mov	r2, ip
2000a594:	4658      	mov	r0, fp
2000a596:	f851 3b04 	ldr.w	r3, [r1], #4
2000a59a:	f842 3b04 	str.w	r3, [r2], #4
2000a59e:	6873      	ldr	r3, [r6, #4]
2000a5a0:	f8cc 3004 	str.w	r3, [ip, #4]
2000a5a4:	684b      	ldr	r3, [r1, #4]
2000a5a6:	6053      	str	r3, [r2, #4]
2000a5a8:	f8db 3004 	ldr.w	r3, [fp, #4]
2000a5ac:	ebc4 0c05 	rsb	ip, r4, r5
2000a5b0:	f1bc 0f0f 	cmp.w	ip, #15
2000a5b4:	d826      	bhi.n	2000a604 <_realloc_r+0x194>
2000a5b6:	1942      	adds	r2, r0, r5
2000a5b8:	f003 0301 	and.w	r3, r3, #1
2000a5bc:	ea43 0505 	orr.w	r5, r3, r5
2000a5c0:	6045      	str	r5, [r0, #4]
2000a5c2:	6853      	ldr	r3, [r2, #4]
2000a5c4:	f043 0301 	orr.w	r3, r3, #1
2000a5c8:	6053      	str	r3, [r2, #4]
2000a5ca:	4638      	mov	r0, r7
2000a5cc:	4645      	mov	r5, r8
2000a5ce:	f7fa fbcd 	bl	20004d6c <__malloc_unlock>
2000a5d2:	4628      	mov	r0, r5
2000a5d4:	b003      	add	sp, #12
2000a5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a5da:	f024 0407 	bic.w	r4, r4, #7
2000a5de:	4622      	mov	r2, r4
2000a5e0:	0fe5      	lsrs	r5, r4, #31
2000a5e2:	e75d      	b.n	2000a4a0 <_realloc_r+0x30>
2000a5e4:	f02c 0c03 	bic.w	ip, ip, #3
2000a5e8:	eb0c 050a 	add.w	r5, ip, sl
2000a5ec:	4295      	cmp	r5, r2
2000a5ee:	f6ff af7e 	blt.w	2000a4ee <_realloc_r+0x7e>
2000a5f2:	6882      	ldr	r2, [r0, #8]
2000a5f4:	460b      	mov	r3, r1
2000a5f6:	68c1      	ldr	r1, [r0, #12]
2000a5f8:	4640      	mov	r0, r8
2000a5fa:	f108 0808 	add.w	r8, r8, #8
2000a5fe:	608a      	str	r2, [r1, #8]
2000a600:	60d1      	str	r1, [r2, #12]
2000a602:	e7d3      	b.n	2000a5ac <_realloc_r+0x13c>
2000a604:	1901      	adds	r1, r0, r4
2000a606:	f003 0301 	and.w	r3, r3, #1
2000a60a:	eb01 020c 	add.w	r2, r1, ip
2000a60e:	ea43 0404 	orr.w	r4, r3, r4
2000a612:	f04c 0301 	orr.w	r3, ip, #1
2000a616:	6044      	str	r4, [r0, #4]
2000a618:	604b      	str	r3, [r1, #4]
2000a61a:	4638      	mov	r0, r7
2000a61c:	6853      	ldr	r3, [r2, #4]
2000a61e:	3108      	adds	r1, #8
2000a620:	f043 0301 	orr.w	r3, r3, #1
2000a624:	6053      	str	r3, [r2, #4]
2000a626:	f7fe fe6f 	bl	20009308 <_free_r>
2000a62a:	e7ce      	b.n	2000a5ca <_realloc_r+0x15a>
2000a62c:	4649      	mov	r1, r9
2000a62e:	4638      	mov	r0, r7
2000a630:	f7f9 ff96 	bl	20004560 <_malloc_r>
2000a634:	4605      	mov	r5, r0
2000a636:	2800      	cmp	r0, #0
2000a638:	d041      	beq.n	2000a6be <_realloc_r+0x24e>
2000a63a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000a63e:	f1a0 0208 	sub.w	r2, r0, #8
2000a642:	f023 0101 	bic.w	r1, r3, #1
2000a646:	4441      	add	r1, r8
2000a648:	428a      	cmp	r2, r1
2000a64a:	f000 80d7 	beq.w	2000a7fc <_realloc_r+0x38c>
2000a64e:	f1aa 0204 	sub.w	r2, sl, #4
2000a652:	4631      	mov	r1, r6
2000a654:	2a24      	cmp	r2, #36	; 0x24
2000a656:	d878      	bhi.n	2000a74a <_realloc_r+0x2da>
2000a658:	2a13      	cmp	r2, #19
2000a65a:	4603      	mov	r3, r0
2000a65c:	d921      	bls.n	2000a6a2 <_realloc_r+0x232>
2000a65e:	4634      	mov	r4, r6
2000a660:	f854 3b04 	ldr.w	r3, [r4], #4
2000a664:	1d21      	adds	r1, r4, #4
2000a666:	f840 3b04 	str.w	r3, [r0], #4
2000a66a:	1d03      	adds	r3, r0, #4
2000a66c:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000a670:	2a1b      	cmp	r2, #27
2000a672:	f8c5 c004 	str.w	ip, [r5, #4]
2000a676:	d914      	bls.n	2000a6a2 <_realloc_r+0x232>
2000a678:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000a67c:	1d1c      	adds	r4, r3, #4
2000a67e:	f101 0c04 	add.w	ip, r1, #4
2000a682:	f8c0 e004 	str.w	lr, [r0, #4]
2000a686:	6848      	ldr	r0, [r1, #4]
2000a688:	f10c 0104 	add.w	r1, ip, #4
2000a68c:	6058      	str	r0, [r3, #4]
2000a68e:	1d23      	adds	r3, r4, #4
2000a690:	2a24      	cmp	r2, #36	; 0x24
2000a692:	d106      	bne.n	2000a6a2 <_realloc_r+0x232>
2000a694:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000a698:	6062      	str	r2, [r4, #4]
2000a69a:	684a      	ldr	r2, [r1, #4]
2000a69c:	3108      	adds	r1, #8
2000a69e:	605a      	str	r2, [r3, #4]
2000a6a0:	3308      	adds	r3, #8
2000a6a2:	4608      	mov	r0, r1
2000a6a4:	461a      	mov	r2, r3
2000a6a6:	f850 4b04 	ldr.w	r4, [r0], #4
2000a6aa:	f842 4b04 	str.w	r4, [r2], #4
2000a6ae:	6849      	ldr	r1, [r1, #4]
2000a6b0:	6059      	str	r1, [r3, #4]
2000a6b2:	6843      	ldr	r3, [r0, #4]
2000a6b4:	6053      	str	r3, [r2, #4]
2000a6b6:	4631      	mov	r1, r6
2000a6b8:	4638      	mov	r0, r7
2000a6ba:	f7fe fe25 	bl	20009308 <_free_r>
2000a6be:	4638      	mov	r0, r7
2000a6c0:	f7fa fb54 	bl	20004d6c <__malloc_unlock>
2000a6c4:	e785      	b.n	2000a5d2 <_realloc_r+0x162>
2000a6c6:	4455      	add	r5, sl
2000a6c8:	4295      	cmp	r5, r2
2000a6ca:	dbaf      	blt.n	2000a62c <_realloc_r+0x1bc>
2000a6cc:	465b      	mov	r3, fp
2000a6ce:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a6d2:	f1aa 0204 	sub.w	r2, sl, #4
2000a6d6:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000a6da:	2a24      	cmp	r2, #36	; 0x24
2000a6dc:	6081      	str	r1, [r0, #8]
2000a6de:	60c8      	str	r0, [r1, #12]
2000a6e0:	f67f af30 	bls.w	2000a544 <_realloc_r+0xd4>
2000a6e4:	4618      	mov	r0, r3
2000a6e6:	4631      	mov	r1, r6
2000a6e8:	4698      	mov	r8, r3
2000a6ea:	f7ff f9b9 	bl	20009a60 <memmove>
2000a6ee:	4658      	mov	r0, fp
2000a6f0:	f8db 3004 	ldr.w	r3, [fp, #4]
2000a6f4:	e75a      	b.n	2000a5ac <_realloc_r+0x13c>
2000a6f6:	4611      	mov	r1, r2
2000a6f8:	b003      	add	sp, #12
2000a6fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a6fe:	f7f9 bf2f 	b.w	20004560 <_malloc_r>
2000a702:	230c      	movs	r3, #12
2000a704:	2500      	movs	r5, #0
2000a706:	603b      	str	r3, [r7, #0]
2000a708:	e763      	b.n	2000a5d2 <_realloc_r+0x162>
2000a70a:	f8de 5004 	ldr.w	r5, [lr, #4]
2000a70e:	f104 0b10 	add.w	fp, r4, #16
2000a712:	f025 0c03 	bic.w	ip, r5, #3
2000a716:	eb0c 000a 	add.w	r0, ip, sl
2000a71a:	4558      	cmp	r0, fp
2000a71c:	bfb8      	it	lt
2000a71e:	4670      	movlt	r0, lr
2000a720:	f6ff aee5 	blt.w	2000a4ee <_realloc_r+0x7e>
2000a724:	eb08 0204 	add.w	r2, r8, r4
2000a728:	1b01      	subs	r1, r0, r4
2000a72a:	f041 0101 	orr.w	r1, r1, #1
2000a72e:	609a      	str	r2, [r3, #8]
2000a730:	6051      	str	r1, [r2, #4]
2000a732:	4638      	mov	r0, r7
2000a734:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a738:	4635      	mov	r5, r6
2000a73a:	f001 0301 	and.w	r3, r1, #1
2000a73e:	431c      	orrs	r4, r3
2000a740:	f8c8 4004 	str.w	r4, [r8, #4]
2000a744:	f7fa fb12 	bl	20004d6c <__malloc_unlock>
2000a748:	e743      	b.n	2000a5d2 <_realloc_r+0x162>
2000a74a:	f7ff f989 	bl	20009a60 <memmove>
2000a74e:	e7b2      	b.n	2000a6b6 <_realloc_r+0x246>
2000a750:	4455      	add	r5, sl
2000a752:	f104 0110 	add.w	r1, r4, #16
2000a756:	44ac      	add	ip, r5
2000a758:	458c      	cmp	ip, r1
2000a75a:	dbb5      	blt.n	2000a6c8 <_realloc_r+0x258>
2000a75c:	465d      	mov	r5, fp
2000a75e:	f8db 000c 	ldr.w	r0, [fp, #12]
2000a762:	f1aa 0204 	sub.w	r2, sl, #4
2000a766:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000a76a:	2a24      	cmp	r2, #36	; 0x24
2000a76c:	6081      	str	r1, [r0, #8]
2000a76e:	60c8      	str	r0, [r1, #12]
2000a770:	d84c      	bhi.n	2000a80c <_realloc_r+0x39c>
2000a772:	2a13      	cmp	r2, #19
2000a774:	4628      	mov	r0, r5
2000a776:	d924      	bls.n	2000a7c2 <_realloc_r+0x352>
2000a778:	4631      	mov	r1, r6
2000a77a:	f10b 0010 	add.w	r0, fp, #16
2000a77e:	f851 eb04 	ldr.w	lr, [r1], #4
2000a782:	f8cb e008 	str.w	lr, [fp, #8]
2000a786:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000a78a:	1d0e      	adds	r6, r1, #4
2000a78c:	2a1b      	cmp	r2, #27
2000a78e:	f8cb e00c 	str.w	lr, [fp, #12]
2000a792:	d916      	bls.n	2000a7c2 <_realloc_r+0x352>
2000a794:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000a798:	1d31      	adds	r1, r6, #4
2000a79a:	f10b 0018 	add.w	r0, fp, #24
2000a79e:	f8cb e010 	str.w	lr, [fp, #16]
2000a7a2:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000a7a6:	1d0e      	adds	r6, r1, #4
2000a7a8:	2a24      	cmp	r2, #36	; 0x24
2000a7aa:	f8cb e014 	str.w	lr, [fp, #20]
2000a7ae:	d108      	bne.n	2000a7c2 <_realloc_r+0x352>
2000a7b0:	684a      	ldr	r2, [r1, #4]
2000a7b2:	f10b 0020 	add.w	r0, fp, #32
2000a7b6:	f8cb 2018 	str.w	r2, [fp, #24]
2000a7ba:	6872      	ldr	r2, [r6, #4]
2000a7bc:	3608      	adds	r6, #8
2000a7be:	f8cb 201c 	str.w	r2, [fp, #28]
2000a7c2:	4631      	mov	r1, r6
2000a7c4:	4602      	mov	r2, r0
2000a7c6:	f851 eb04 	ldr.w	lr, [r1], #4
2000a7ca:	f842 eb04 	str.w	lr, [r2], #4
2000a7ce:	6876      	ldr	r6, [r6, #4]
2000a7d0:	6046      	str	r6, [r0, #4]
2000a7d2:	6849      	ldr	r1, [r1, #4]
2000a7d4:	6051      	str	r1, [r2, #4]
2000a7d6:	eb0b 0204 	add.w	r2, fp, r4
2000a7da:	ebc4 010c 	rsb	r1, r4, ip
2000a7de:	f041 0101 	orr.w	r1, r1, #1
2000a7e2:	609a      	str	r2, [r3, #8]
2000a7e4:	6051      	str	r1, [r2, #4]
2000a7e6:	4638      	mov	r0, r7
2000a7e8:	f8db 1004 	ldr.w	r1, [fp, #4]
2000a7ec:	f001 0301 	and.w	r3, r1, #1
2000a7f0:	431c      	orrs	r4, r3
2000a7f2:	f8cb 4004 	str.w	r4, [fp, #4]
2000a7f6:	f7fa fab9 	bl	20004d6c <__malloc_unlock>
2000a7fa:	e6ea      	b.n	2000a5d2 <_realloc_r+0x162>
2000a7fc:	6855      	ldr	r5, [r2, #4]
2000a7fe:	4640      	mov	r0, r8
2000a800:	f108 0808 	add.w	r8, r8, #8
2000a804:	f025 0503 	bic.w	r5, r5, #3
2000a808:	4455      	add	r5, sl
2000a80a:	e6cf      	b.n	2000a5ac <_realloc_r+0x13c>
2000a80c:	4631      	mov	r1, r6
2000a80e:	4628      	mov	r0, r5
2000a810:	9300      	str	r3, [sp, #0]
2000a812:	f8cd c004 	str.w	ip, [sp, #4]
2000a816:	f7ff f923 	bl	20009a60 <memmove>
2000a81a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000a81e:	9b00      	ldr	r3, [sp, #0]
2000a820:	e7d9      	b.n	2000a7d6 <_realloc_r+0x366>
2000a822:	bf00      	nop

2000a824 <__isinfd>:
2000a824:	4602      	mov	r2, r0
2000a826:	4240      	negs	r0, r0
2000a828:	ea40 0302 	orr.w	r3, r0, r2
2000a82c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000a830:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000a834:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000a838:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000a83c:	4258      	negs	r0, r3
2000a83e:	ea40 0303 	orr.w	r3, r0, r3
2000a842:	17d8      	asrs	r0, r3, #31
2000a844:	3001      	adds	r0, #1
2000a846:	4770      	bx	lr

2000a848 <__isnand>:
2000a848:	4602      	mov	r2, r0
2000a84a:	4240      	negs	r0, r0
2000a84c:	4310      	orrs	r0, r2
2000a84e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000a852:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000a856:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000a85a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000a85e:	0fc0      	lsrs	r0, r0, #31
2000a860:	4770      	bx	lr
2000a862:	bf00      	nop

2000a864 <__sclose>:
2000a864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a868:	f000 b960 	b.w	2000ab2c <_close_r>

2000a86c <__sseek>:
2000a86c:	b510      	push	{r4, lr}
2000a86e:	460c      	mov	r4, r1
2000a870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a874:	f000 f9fe 	bl	2000ac74 <_lseek_r>
2000a878:	89a3      	ldrh	r3, [r4, #12]
2000a87a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000a87e:	bf15      	itete	ne
2000a880:	6560      	strne	r0, [r4, #84]	; 0x54
2000a882:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000a886:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000a88a:	81a3      	strheq	r3, [r4, #12]
2000a88c:	bf18      	it	ne
2000a88e:	81a3      	strhne	r3, [r4, #12]
2000a890:	bd10      	pop	{r4, pc}
2000a892:	bf00      	nop

2000a894 <__swrite>:
2000a894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a898:	461d      	mov	r5, r3
2000a89a:	898b      	ldrh	r3, [r1, #12]
2000a89c:	460c      	mov	r4, r1
2000a89e:	4616      	mov	r6, r2
2000a8a0:	4607      	mov	r7, r0
2000a8a2:	f413 7f80 	tst.w	r3, #256	; 0x100
2000a8a6:	d006      	beq.n	2000a8b6 <__swrite+0x22>
2000a8a8:	2302      	movs	r3, #2
2000a8aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a8ae:	2200      	movs	r2, #0
2000a8b0:	f000 f9e0 	bl	2000ac74 <_lseek_r>
2000a8b4:	89a3      	ldrh	r3, [r4, #12]
2000a8b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000a8ba:	4638      	mov	r0, r7
2000a8bc:	81a3      	strh	r3, [r4, #12]
2000a8be:	4632      	mov	r2, r6
2000a8c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000a8c4:	462b      	mov	r3, r5
2000a8c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000a8ca:	f7f7 bc5d 	b.w	20002188 <_write_r>
2000a8ce:	bf00      	nop

2000a8d0 <__sread>:
2000a8d0:	b510      	push	{r4, lr}
2000a8d2:	460c      	mov	r4, r1
2000a8d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a8d8:	f000 f9e2 	bl	2000aca0 <_read_r>
2000a8dc:	2800      	cmp	r0, #0
2000a8de:	db03      	blt.n	2000a8e8 <__sread+0x18>
2000a8e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000a8e2:	181b      	adds	r3, r3, r0
2000a8e4:	6563      	str	r3, [r4, #84]	; 0x54
2000a8e6:	bd10      	pop	{r4, pc}
2000a8e8:	89a3      	ldrh	r3, [r4, #12]
2000a8ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000a8ee:	81a3      	strh	r3, [r4, #12]
2000a8f0:	bd10      	pop	{r4, pc}
2000a8f2:	bf00      	nop

2000a8f4 <strcmp>:
2000a8f4:	ea80 0201 	eor.w	r2, r0, r1
2000a8f8:	f012 0f03 	tst.w	r2, #3
2000a8fc:	d13a      	bne.n	2000a974 <strcmp_unaligned>
2000a8fe:	f010 0203 	ands.w	r2, r0, #3
2000a902:	f020 0003 	bic.w	r0, r0, #3
2000a906:	f021 0103 	bic.w	r1, r1, #3
2000a90a:	f850 cb04 	ldr.w	ip, [r0], #4
2000a90e:	bf08      	it	eq
2000a910:	f851 3b04 	ldreq.w	r3, [r1], #4
2000a914:	d00d      	beq.n	2000a932 <strcmp+0x3e>
2000a916:	f082 0203 	eor.w	r2, r2, #3
2000a91a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000a91e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000a922:	fa23 f202 	lsr.w	r2, r3, r2
2000a926:	f851 3b04 	ldr.w	r3, [r1], #4
2000a92a:	ea4c 0c02 	orr.w	ip, ip, r2
2000a92e:	ea43 0302 	orr.w	r3, r3, r2
2000a932:	bf00      	nop
2000a934:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000a938:	459c      	cmp	ip, r3
2000a93a:	bf01      	itttt	eq
2000a93c:	ea22 020c 	biceq.w	r2, r2, ip
2000a940:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000a944:	f850 cb04 	ldreq.w	ip, [r0], #4
2000a948:	f851 3b04 	ldreq.w	r3, [r1], #4
2000a94c:	d0f2      	beq.n	2000a934 <strcmp+0x40>
2000a94e:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000a952:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000a956:	2801      	cmp	r0, #1
2000a958:	bf28      	it	cs
2000a95a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000a95e:	bf08      	it	eq
2000a960:	0a1b      	lsreq	r3, r3, #8
2000a962:	d0f4      	beq.n	2000a94e <strcmp+0x5a>
2000a964:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000a968:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000a96c:	eba0 0003 	sub.w	r0, r0, r3
2000a970:	4770      	bx	lr
2000a972:	bf00      	nop

2000a974 <strcmp_unaligned>:
2000a974:	f010 0f03 	tst.w	r0, #3
2000a978:	d00a      	beq.n	2000a990 <strcmp_unaligned+0x1c>
2000a97a:	f810 2b01 	ldrb.w	r2, [r0], #1
2000a97e:	f811 3b01 	ldrb.w	r3, [r1], #1
2000a982:	2a01      	cmp	r2, #1
2000a984:	bf28      	it	cs
2000a986:	429a      	cmpcs	r2, r3
2000a988:	d0f4      	beq.n	2000a974 <strcmp_unaligned>
2000a98a:	eba2 0003 	sub.w	r0, r2, r3
2000a98e:	4770      	bx	lr
2000a990:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000a994:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000a998:	f04f 0201 	mov.w	r2, #1
2000a99c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000a9a0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000a9a4:	f001 0c03 	and.w	ip, r1, #3
2000a9a8:	f021 0103 	bic.w	r1, r1, #3
2000a9ac:	f850 4b04 	ldr.w	r4, [r0], #4
2000a9b0:	f851 5b04 	ldr.w	r5, [r1], #4
2000a9b4:	f1bc 0f02 	cmp.w	ip, #2
2000a9b8:	d026      	beq.n	2000aa08 <strcmp_unaligned+0x94>
2000a9ba:	d84b      	bhi.n	2000aa54 <strcmp_unaligned+0xe0>
2000a9bc:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000a9c0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000a9c4:	eba4 0302 	sub.w	r3, r4, r2
2000a9c8:	ea23 0304 	bic.w	r3, r3, r4
2000a9cc:	d10d      	bne.n	2000a9ea <strcmp_unaligned+0x76>
2000a9ce:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000a9d2:	bf08      	it	eq
2000a9d4:	f851 5b04 	ldreq.w	r5, [r1], #4
2000a9d8:	d10a      	bne.n	2000a9f0 <strcmp_unaligned+0x7c>
2000a9da:	ea8c 0c04 	eor.w	ip, ip, r4
2000a9de:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000a9e2:	d10c      	bne.n	2000a9fe <strcmp_unaligned+0x8a>
2000a9e4:	f850 4b04 	ldr.w	r4, [r0], #4
2000a9e8:	e7e8      	b.n	2000a9bc <strcmp_unaligned+0x48>
2000a9ea:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000a9ee:	e05c      	b.n	2000aaaa <strcmp_unaligned+0x136>
2000a9f0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000a9f4:	d152      	bne.n	2000aa9c <strcmp_unaligned+0x128>
2000a9f6:	780d      	ldrb	r5, [r1, #0]
2000a9f8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000a9fc:	e055      	b.n	2000aaaa <strcmp_unaligned+0x136>
2000a9fe:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000aa02:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000aa06:	e050      	b.n	2000aaaa <strcmp_unaligned+0x136>
2000aa08:	ea4f 4c04 	mov.w	ip, r4, lsl #16
2000aa0c:	eba4 0302 	sub.w	r3, r4, r2
2000aa10:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000aa14:	ea23 0304 	bic.w	r3, r3, r4
2000aa18:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
2000aa1c:	d117      	bne.n	2000aa4e <strcmp_unaligned+0xda>
2000aa1e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000aa22:	bf08      	it	eq
2000aa24:	f851 5b04 	ldreq.w	r5, [r1], #4
2000aa28:	d107      	bne.n	2000aa3a <strcmp_unaligned+0xc6>
2000aa2a:	ea8c 0c04 	eor.w	ip, ip, r4
2000aa2e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000aa32:	d108      	bne.n	2000aa46 <strcmp_unaligned+0xd2>
2000aa34:	f850 4b04 	ldr.w	r4, [r0], #4
2000aa38:	e7e6      	b.n	2000aa08 <strcmp_unaligned+0x94>
2000aa3a:	041b      	lsls	r3, r3, #16
2000aa3c:	d12e      	bne.n	2000aa9c <strcmp_unaligned+0x128>
2000aa3e:	880d      	ldrh	r5, [r1, #0]
2000aa40:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000aa44:	e031      	b.n	2000aaaa <strcmp_unaligned+0x136>
2000aa46:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000aa4a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000aa4e:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000aa52:	e02a      	b.n	2000aaaa <strcmp_unaligned+0x136>
2000aa54:	f004 0cff 	and.w	ip, r4, #255	; 0xff
2000aa58:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000aa5c:	eba4 0302 	sub.w	r3, r4, r2
2000aa60:	ea23 0304 	bic.w	r3, r3, r4
2000aa64:	d10d      	bne.n	2000aa82 <strcmp_unaligned+0x10e>
2000aa66:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000aa6a:	bf08      	it	eq
2000aa6c:	f851 5b04 	ldreq.w	r5, [r1], #4
2000aa70:	d10a      	bne.n	2000aa88 <strcmp_unaligned+0x114>
2000aa72:	ea8c 0c04 	eor.w	ip, ip, r4
2000aa76:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000aa7a:	d10a      	bne.n	2000aa92 <strcmp_unaligned+0x11e>
2000aa7c:	f850 4b04 	ldr.w	r4, [r0], #4
2000aa80:	e7e8      	b.n	2000aa54 <strcmp_unaligned+0xe0>
2000aa82:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000aa86:	e010      	b.n	2000aaaa <strcmp_unaligned+0x136>
2000aa88:	f014 0fff 	tst.w	r4, #255	; 0xff
2000aa8c:	d006      	beq.n	2000aa9c <strcmp_unaligned+0x128>
2000aa8e:	f851 5b04 	ldr.w	r5, [r1], #4
2000aa92:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000aa96:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000aa9a:	e006      	b.n	2000aaaa <strcmp_unaligned+0x136>
2000aa9c:	f04f 0000 	mov.w	r0, #0
2000aaa0:	f85d 4b04 	ldr.w	r4, [sp], #4
2000aaa4:	f85d 5b04 	ldr.w	r5, [sp], #4
2000aaa8:	4770      	bx	lr
2000aaaa:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000aaae:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000aab2:	2801      	cmp	r0, #1
2000aab4:	bf28      	it	cs
2000aab6:	4290      	cmpcs	r0, r2
2000aab8:	bf04      	itt	eq
2000aaba:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000aabe:	0a2d      	lsreq	r5, r5, #8
2000aac0:	d0f3      	beq.n	2000aaaa <strcmp_unaligned+0x136>
2000aac2:	eba2 0000 	sub.w	r0, r2, r0
2000aac6:	f85d 4b04 	ldr.w	r4, [sp], #4
2000aaca:	f85d 5b04 	ldr.w	r5, [sp], #4
2000aace:	4770      	bx	lr

2000aad0 <_calloc_r>:
2000aad0:	b538      	push	{r3, r4, r5, lr}
2000aad2:	fb01 f102 	mul.w	r1, r1, r2
2000aad6:	f7f9 fd43 	bl	20004560 <_malloc_r>
2000aada:	4604      	mov	r4, r0
2000aadc:	b1f8      	cbz	r0, 2000ab1e <_calloc_r+0x4e>
2000aade:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000aae2:	f022 0203 	bic.w	r2, r2, #3
2000aae6:	3a04      	subs	r2, #4
2000aae8:	2a24      	cmp	r2, #36	; 0x24
2000aaea:	d81a      	bhi.n	2000ab22 <_calloc_r+0x52>
2000aaec:	2a13      	cmp	r2, #19
2000aaee:	4603      	mov	r3, r0
2000aaf0:	d90f      	bls.n	2000ab12 <_calloc_r+0x42>
2000aaf2:	2100      	movs	r1, #0
2000aaf4:	f840 1b04 	str.w	r1, [r0], #4
2000aaf8:	1d03      	adds	r3, r0, #4
2000aafa:	2a1b      	cmp	r2, #27
2000aafc:	6061      	str	r1, [r4, #4]
2000aafe:	d908      	bls.n	2000ab12 <_calloc_r+0x42>
2000ab00:	1d1d      	adds	r5, r3, #4
2000ab02:	6041      	str	r1, [r0, #4]
2000ab04:	6059      	str	r1, [r3, #4]
2000ab06:	1d2b      	adds	r3, r5, #4
2000ab08:	2a24      	cmp	r2, #36	; 0x24
2000ab0a:	bf02      	ittt	eq
2000ab0c:	6069      	streq	r1, [r5, #4]
2000ab0e:	6059      	streq	r1, [r3, #4]
2000ab10:	3308      	addeq	r3, #8
2000ab12:	461a      	mov	r2, r3
2000ab14:	2100      	movs	r1, #0
2000ab16:	f842 1b04 	str.w	r1, [r2], #4
2000ab1a:	6059      	str	r1, [r3, #4]
2000ab1c:	6051      	str	r1, [r2, #4]
2000ab1e:	4620      	mov	r0, r4
2000ab20:	bd38      	pop	{r3, r4, r5, pc}
2000ab22:	2100      	movs	r1, #0
2000ab24:	f7fa f8b6 	bl	20004c94 <memset>
2000ab28:	4620      	mov	r0, r4
2000ab2a:	bd38      	pop	{r3, r4, r5, pc}

2000ab2c <_close_r>:
2000ab2c:	b538      	push	{r3, r4, r5, lr}
2000ab2e:	f24c 5400 	movw	r4, #50432	; 0xc500
2000ab32:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ab36:	4605      	mov	r5, r0
2000ab38:	4608      	mov	r0, r1
2000ab3a:	2300      	movs	r3, #0
2000ab3c:	6023      	str	r3, [r4, #0]
2000ab3e:	f7f7 fad7 	bl	200020f0 <_close>
2000ab42:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ab46:	d000      	beq.n	2000ab4a <_close_r+0x1e>
2000ab48:	bd38      	pop	{r3, r4, r5, pc}
2000ab4a:	6823      	ldr	r3, [r4, #0]
2000ab4c:	2b00      	cmp	r3, #0
2000ab4e:	d0fb      	beq.n	2000ab48 <_close_r+0x1c>
2000ab50:	602b      	str	r3, [r5, #0]
2000ab52:	bd38      	pop	{r3, r4, r5, pc}

2000ab54 <_fclose_r>:
2000ab54:	b570      	push	{r4, r5, r6, lr}
2000ab56:	4605      	mov	r5, r0
2000ab58:	460c      	mov	r4, r1
2000ab5a:	2900      	cmp	r1, #0
2000ab5c:	d04b      	beq.n	2000abf6 <_fclose_r+0xa2>
2000ab5e:	f7fe fa9b 	bl	20009098 <__sfp_lock_acquire>
2000ab62:	b115      	cbz	r5, 2000ab6a <_fclose_r+0x16>
2000ab64:	69ab      	ldr	r3, [r5, #24]
2000ab66:	2b00      	cmp	r3, #0
2000ab68:	d048      	beq.n	2000abfc <_fclose_r+0xa8>
2000ab6a:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
2000ab6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ab72:	429c      	cmp	r4, r3
2000ab74:	bf08      	it	eq
2000ab76:	686c      	ldreq	r4, [r5, #4]
2000ab78:	d00e      	beq.n	2000ab98 <_fclose_r+0x44>
2000ab7a:	f64b 33f0 	movw	r3, #48112	; 0xbbf0
2000ab7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ab82:	429c      	cmp	r4, r3
2000ab84:	bf08      	it	eq
2000ab86:	68ac      	ldreq	r4, [r5, #8]
2000ab88:	d006      	beq.n	2000ab98 <_fclose_r+0x44>
2000ab8a:	f64b 4310 	movw	r3, #48144	; 0xbc10
2000ab8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ab92:	429c      	cmp	r4, r3
2000ab94:	bf08      	it	eq
2000ab96:	68ec      	ldreq	r4, [r5, #12]
2000ab98:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
2000ab9c:	b33e      	cbz	r6, 2000abee <_fclose_r+0x9a>
2000ab9e:	4628      	mov	r0, r5
2000aba0:	4621      	mov	r1, r4
2000aba2:	f7fe f9bd 	bl	20008f20 <_fflush_r>
2000aba6:	6b23      	ldr	r3, [r4, #48]	; 0x30
2000aba8:	4606      	mov	r6, r0
2000abaa:	b13b      	cbz	r3, 2000abbc <_fclose_r+0x68>
2000abac:	4628      	mov	r0, r5
2000abae:	6a21      	ldr	r1, [r4, #32]
2000abb0:	4798      	blx	r3
2000abb2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000abb6:	bf28      	it	cs
2000abb8:	f04f 36ff 	movcs.w	r6, #4294967295
2000abbc:	89a3      	ldrh	r3, [r4, #12]
2000abbe:	f013 0f80 	tst.w	r3, #128	; 0x80
2000abc2:	d11f      	bne.n	2000ac04 <_fclose_r+0xb0>
2000abc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000abc6:	b141      	cbz	r1, 2000abda <_fclose_r+0x86>
2000abc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000abcc:	4299      	cmp	r1, r3
2000abce:	d002      	beq.n	2000abd6 <_fclose_r+0x82>
2000abd0:	4628      	mov	r0, r5
2000abd2:	f7fe fb99 	bl	20009308 <_free_r>
2000abd6:	2300      	movs	r3, #0
2000abd8:	6363      	str	r3, [r4, #52]	; 0x34
2000abda:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000abdc:	b121      	cbz	r1, 2000abe8 <_fclose_r+0x94>
2000abde:	4628      	mov	r0, r5
2000abe0:	f7fe fb92 	bl	20009308 <_free_r>
2000abe4:	2300      	movs	r3, #0
2000abe6:	64a3      	str	r3, [r4, #72]	; 0x48
2000abe8:	f04f 0300 	mov.w	r3, #0
2000abec:	81a3      	strh	r3, [r4, #12]
2000abee:	f7fe fa55 	bl	2000909c <__sfp_lock_release>
2000abf2:	4630      	mov	r0, r6
2000abf4:	bd70      	pop	{r4, r5, r6, pc}
2000abf6:	460e      	mov	r6, r1
2000abf8:	4630      	mov	r0, r6
2000abfa:	bd70      	pop	{r4, r5, r6, pc}
2000abfc:	4628      	mov	r0, r5
2000abfe:	f7fe faff 	bl	20009200 <__sinit>
2000ac02:	e7b2      	b.n	2000ab6a <_fclose_r+0x16>
2000ac04:	4628      	mov	r0, r5
2000ac06:	6921      	ldr	r1, [r4, #16]
2000ac08:	f7fe fb7e 	bl	20009308 <_free_r>
2000ac0c:	e7da      	b.n	2000abc4 <_fclose_r+0x70>
2000ac0e:	bf00      	nop

2000ac10 <fclose>:
2000ac10:	f64b 53ec 	movw	r3, #48620	; 0xbdec
2000ac14:	4601      	mov	r1, r0
2000ac16:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000ac1a:	6818      	ldr	r0, [r3, #0]
2000ac1c:	e79a      	b.n	2000ab54 <_fclose_r>
2000ac1e:	bf00      	nop

2000ac20 <_fstat_r>:
2000ac20:	b538      	push	{r3, r4, r5, lr}
2000ac22:	f24c 5400 	movw	r4, #50432	; 0xc500
2000ac26:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ac2a:	4605      	mov	r5, r0
2000ac2c:	4608      	mov	r0, r1
2000ac2e:	4611      	mov	r1, r2
2000ac30:	2300      	movs	r3, #0
2000ac32:	6023      	str	r3, [r4, #0]
2000ac34:	f7f7 fa6e 	bl	20002114 <_fstat>
2000ac38:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ac3c:	d000      	beq.n	2000ac40 <_fstat_r+0x20>
2000ac3e:	bd38      	pop	{r3, r4, r5, pc}
2000ac40:	6823      	ldr	r3, [r4, #0]
2000ac42:	2b00      	cmp	r3, #0
2000ac44:	d0fb      	beq.n	2000ac3e <_fstat_r+0x1e>
2000ac46:	602b      	str	r3, [r5, #0]
2000ac48:	bd38      	pop	{r3, r4, r5, pc}
2000ac4a:	bf00      	nop

2000ac4c <_isatty_r>:
2000ac4c:	b538      	push	{r3, r4, r5, lr}
2000ac4e:	f24c 5400 	movw	r4, #50432	; 0xc500
2000ac52:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ac56:	4605      	mov	r5, r0
2000ac58:	4608      	mov	r0, r1
2000ac5a:	2300      	movs	r3, #0
2000ac5c:	6023      	str	r3, [r4, #0]
2000ac5e:	f7f7 fa6b 	bl	20002138 <_isatty>
2000ac62:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ac66:	d000      	beq.n	2000ac6a <_isatty_r+0x1e>
2000ac68:	bd38      	pop	{r3, r4, r5, pc}
2000ac6a:	6823      	ldr	r3, [r4, #0]
2000ac6c:	2b00      	cmp	r3, #0
2000ac6e:	d0fb      	beq.n	2000ac68 <_isatty_r+0x1c>
2000ac70:	602b      	str	r3, [r5, #0]
2000ac72:	bd38      	pop	{r3, r4, r5, pc}

2000ac74 <_lseek_r>:
2000ac74:	b538      	push	{r3, r4, r5, lr}
2000ac76:	f24c 5400 	movw	r4, #50432	; 0xc500
2000ac7a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000ac7e:	4605      	mov	r5, r0
2000ac80:	4608      	mov	r0, r1
2000ac82:	4611      	mov	r1, r2
2000ac84:	461a      	mov	r2, r3
2000ac86:	2300      	movs	r3, #0
2000ac88:	6023      	str	r3, [r4, #0]
2000ac8a:	f7f7 fa61 	bl	20002150 <_lseek>
2000ac8e:	f1b0 3fff 	cmp.w	r0, #4294967295
2000ac92:	d000      	beq.n	2000ac96 <_lseek_r+0x22>
2000ac94:	bd38      	pop	{r3, r4, r5, pc}
2000ac96:	6823      	ldr	r3, [r4, #0]
2000ac98:	2b00      	cmp	r3, #0
2000ac9a:	d0fb      	beq.n	2000ac94 <_lseek_r+0x20>
2000ac9c:	602b      	str	r3, [r5, #0]
2000ac9e:	bd38      	pop	{r3, r4, r5, pc}

2000aca0 <_read_r>:
2000aca0:	b538      	push	{r3, r4, r5, lr}
2000aca2:	f24c 5400 	movw	r4, #50432	; 0xc500
2000aca6:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000acaa:	4605      	mov	r5, r0
2000acac:	4608      	mov	r0, r1
2000acae:	4611      	mov	r1, r2
2000acb0:	461a      	mov	r2, r3
2000acb2:	2300      	movs	r3, #0
2000acb4:	6023      	str	r3, [r4, #0]
2000acb6:	f7f7 fa59 	bl	2000216c <_read>
2000acba:	f1b0 3fff 	cmp.w	r0, #4294967295
2000acbe:	d000      	beq.n	2000acc2 <_read_r+0x22>
2000acc0:	bd38      	pop	{r3, r4, r5, pc}
2000acc2:	6823      	ldr	r3, [r4, #0]
2000acc4:	2b00      	cmp	r3, #0
2000acc6:	d0fb      	beq.n	2000acc0 <_read_r+0x20>
2000acc8:	602b      	str	r3, [r5, #0]
2000acca:	bd38      	pop	{r3, r4, r5, pc}
2000accc:	0000      	lsls	r0, r0, #0
	...

2000acd0 <__aeabi_uidiv>:
2000acd0:	1e4a      	subs	r2, r1, #1
2000acd2:	bf08      	it	eq
2000acd4:	4770      	bxeq	lr
2000acd6:	f0c0 8124 	bcc.w	2000af22 <__aeabi_uidiv+0x252>
2000acda:	4288      	cmp	r0, r1
2000acdc:	f240 8116 	bls.w	2000af0c <__aeabi_uidiv+0x23c>
2000ace0:	4211      	tst	r1, r2
2000ace2:	f000 8117 	beq.w	2000af14 <__aeabi_uidiv+0x244>
2000ace6:	fab0 f380 	clz	r3, r0
2000acea:	fab1 f281 	clz	r2, r1
2000acee:	eba2 0303 	sub.w	r3, r2, r3
2000acf2:	f1c3 031f 	rsb	r3, r3, #31
2000acf6:	a204      	add	r2, pc, #16	; (adr r2, 2000ad08 <__aeabi_uidiv+0x38>)
2000acf8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000acfc:	f04f 0200 	mov.w	r2, #0
2000ad00:	469f      	mov	pc, r3
2000ad02:	bf00      	nop
2000ad04:	f3af 8000 	nop.w
2000ad08:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000ad0c:	bf00      	nop
2000ad0e:	eb42 0202 	adc.w	r2, r2, r2
2000ad12:	bf28      	it	cs
2000ad14:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
2000ad18:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000ad1c:	bf00      	nop
2000ad1e:	eb42 0202 	adc.w	r2, r2, r2
2000ad22:	bf28      	it	cs
2000ad24:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
2000ad28:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000ad2c:	bf00      	nop
2000ad2e:	eb42 0202 	adc.w	r2, r2, r2
2000ad32:	bf28      	it	cs
2000ad34:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
2000ad38:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000ad3c:	bf00      	nop
2000ad3e:	eb42 0202 	adc.w	r2, r2, r2
2000ad42:	bf28      	it	cs
2000ad44:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
2000ad48:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000ad4c:	bf00      	nop
2000ad4e:	eb42 0202 	adc.w	r2, r2, r2
2000ad52:	bf28      	it	cs
2000ad54:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
2000ad58:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000ad5c:	bf00      	nop
2000ad5e:	eb42 0202 	adc.w	r2, r2, r2
2000ad62:	bf28      	it	cs
2000ad64:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
2000ad68:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000ad6c:	bf00      	nop
2000ad6e:	eb42 0202 	adc.w	r2, r2, r2
2000ad72:	bf28      	it	cs
2000ad74:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
2000ad78:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000ad7c:	bf00      	nop
2000ad7e:	eb42 0202 	adc.w	r2, r2, r2
2000ad82:	bf28      	it	cs
2000ad84:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
2000ad88:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000ad8c:	bf00      	nop
2000ad8e:	eb42 0202 	adc.w	r2, r2, r2
2000ad92:	bf28      	it	cs
2000ad94:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
2000ad98:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000ad9c:	bf00      	nop
2000ad9e:	eb42 0202 	adc.w	r2, r2, r2
2000ada2:	bf28      	it	cs
2000ada4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
2000ada8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000adac:	bf00      	nop
2000adae:	eb42 0202 	adc.w	r2, r2, r2
2000adb2:	bf28      	it	cs
2000adb4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
2000adb8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000adbc:	bf00      	nop
2000adbe:	eb42 0202 	adc.w	r2, r2, r2
2000adc2:	bf28      	it	cs
2000adc4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
2000adc8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000adcc:	bf00      	nop
2000adce:	eb42 0202 	adc.w	r2, r2, r2
2000add2:	bf28      	it	cs
2000add4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
2000add8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000addc:	bf00      	nop
2000adde:	eb42 0202 	adc.w	r2, r2, r2
2000ade2:	bf28      	it	cs
2000ade4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
2000ade8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000adec:	bf00      	nop
2000adee:	eb42 0202 	adc.w	r2, r2, r2
2000adf2:	bf28      	it	cs
2000adf4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
2000adf8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000adfc:	bf00      	nop
2000adfe:	eb42 0202 	adc.w	r2, r2, r2
2000ae02:	bf28      	it	cs
2000ae04:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
2000ae08:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000ae0c:	bf00      	nop
2000ae0e:	eb42 0202 	adc.w	r2, r2, r2
2000ae12:	bf28      	it	cs
2000ae14:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
2000ae18:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000ae1c:	bf00      	nop
2000ae1e:	eb42 0202 	adc.w	r2, r2, r2
2000ae22:	bf28      	it	cs
2000ae24:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
2000ae28:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000ae2c:	bf00      	nop
2000ae2e:	eb42 0202 	adc.w	r2, r2, r2
2000ae32:	bf28      	it	cs
2000ae34:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
2000ae38:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000ae3c:	bf00      	nop
2000ae3e:	eb42 0202 	adc.w	r2, r2, r2
2000ae42:	bf28      	it	cs
2000ae44:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
2000ae48:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000ae4c:	bf00      	nop
2000ae4e:	eb42 0202 	adc.w	r2, r2, r2
2000ae52:	bf28      	it	cs
2000ae54:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
2000ae58:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000ae5c:	bf00      	nop
2000ae5e:	eb42 0202 	adc.w	r2, r2, r2
2000ae62:	bf28      	it	cs
2000ae64:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
2000ae68:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000ae6c:	bf00      	nop
2000ae6e:	eb42 0202 	adc.w	r2, r2, r2
2000ae72:	bf28      	it	cs
2000ae74:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
2000ae78:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000ae7c:	bf00      	nop
2000ae7e:	eb42 0202 	adc.w	r2, r2, r2
2000ae82:	bf28      	it	cs
2000ae84:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
2000ae88:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000ae8c:	bf00      	nop
2000ae8e:	eb42 0202 	adc.w	r2, r2, r2
2000ae92:	bf28      	it	cs
2000ae94:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
2000ae98:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000ae9c:	bf00      	nop
2000ae9e:	eb42 0202 	adc.w	r2, r2, r2
2000aea2:	bf28      	it	cs
2000aea4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
2000aea8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000aeac:	bf00      	nop
2000aeae:	eb42 0202 	adc.w	r2, r2, r2
2000aeb2:	bf28      	it	cs
2000aeb4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
2000aeb8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000aebc:	bf00      	nop
2000aebe:	eb42 0202 	adc.w	r2, r2, r2
2000aec2:	bf28      	it	cs
2000aec4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
2000aec8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000aecc:	bf00      	nop
2000aece:	eb42 0202 	adc.w	r2, r2, r2
2000aed2:	bf28      	it	cs
2000aed4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
2000aed8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000aedc:	bf00      	nop
2000aede:	eb42 0202 	adc.w	r2, r2, r2
2000aee2:	bf28      	it	cs
2000aee4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
2000aee8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000aeec:	bf00      	nop
2000aeee:	eb42 0202 	adc.w	r2, r2, r2
2000aef2:	bf28      	it	cs
2000aef4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
2000aef8:	ebb0 0f01 	cmp.w	r0, r1
2000aefc:	bf00      	nop
2000aefe:	eb42 0202 	adc.w	r2, r2, r2
2000af02:	bf28      	it	cs
2000af04:	eba0 0001 	subcs.w	r0, r0, r1
2000af08:	4610      	mov	r0, r2
2000af0a:	4770      	bx	lr
2000af0c:	bf0c      	ite	eq
2000af0e:	2001      	moveq	r0, #1
2000af10:	2000      	movne	r0, #0
2000af12:	4770      	bx	lr
2000af14:	fab1 f281 	clz	r2, r1
2000af18:	f1c2 021f 	rsb	r2, r2, #31
2000af1c:	fa20 f002 	lsr.w	r0, r0, r2
2000af20:	4770      	bx	lr
2000af22:	b108      	cbz	r0, 2000af28 <__aeabi_uidiv+0x258>
2000af24:	f04f 30ff 	mov.w	r0, #4294967295
2000af28:	f000 b80e 	b.w	2000af48 <__aeabi_idiv0>

2000af2c <__aeabi_uidivmod>:
2000af2c:	2900      	cmp	r1, #0
2000af2e:	d0f8      	beq.n	2000af22 <__aeabi_uidiv+0x252>
2000af30:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000af34:	f7ff fecc 	bl	2000acd0 <__aeabi_uidiv>
2000af38:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000af3c:	fb02 f300 	mul.w	r3, r2, r0
2000af40:	eba1 0103 	sub.w	r1, r1, r3
2000af44:	4770      	bx	lr
2000af46:	bf00      	nop

2000af48 <__aeabi_idiv0>:
2000af48:	4770      	bx	lr
2000af4a:	bf00      	nop

2000af4c <__gedf2>:
2000af4c:	f04f 3cff 	mov.w	ip, #4294967295
2000af50:	e006      	b.n	2000af60 <__cmpdf2+0x4>
2000af52:	bf00      	nop

2000af54 <__ledf2>:
2000af54:	f04f 0c01 	mov.w	ip, #1
2000af58:	e002      	b.n	2000af60 <__cmpdf2+0x4>
2000af5a:	bf00      	nop

2000af5c <__cmpdf2>:
2000af5c:	f04f 0c01 	mov.w	ip, #1
2000af60:	f84d cd04 	str.w	ip, [sp, #-4]!
2000af64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000af68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000af6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000af70:	bf18      	it	ne
2000af72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000af76:	d01b      	beq.n	2000afb0 <__cmpdf2+0x54>
2000af78:	b001      	add	sp, #4
2000af7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000af7e:	bf0c      	ite	eq
2000af80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000af84:	ea91 0f03 	teqne	r1, r3
2000af88:	bf02      	ittt	eq
2000af8a:	ea90 0f02 	teqeq	r0, r2
2000af8e:	2000      	moveq	r0, #0
2000af90:	4770      	bxeq	lr
2000af92:	f110 0f00 	cmn.w	r0, #0
2000af96:	ea91 0f03 	teq	r1, r3
2000af9a:	bf58      	it	pl
2000af9c:	4299      	cmppl	r1, r3
2000af9e:	bf08      	it	eq
2000afa0:	4290      	cmpeq	r0, r2
2000afa2:	bf2c      	ite	cs
2000afa4:	17d8      	asrcs	r0, r3, #31
2000afa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000afaa:	f040 0001 	orr.w	r0, r0, #1
2000afae:	4770      	bx	lr
2000afb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000afb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000afb8:	d102      	bne.n	2000afc0 <__cmpdf2+0x64>
2000afba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000afbe:	d107      	bne.n	2000afd0 <__cmpdf2+0x74>
2000afc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000afc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000afc8:	d1d6      	bne.n	2000af78 <__cmpdf2+0x1c>
2000afca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000afce:	d0d3      	beq.n	2000af78 <__cmpdf2+0x1c>
2000afd0:	f85d 0b04 	ldr.w	r0, [sp], #4
2000afd4:	4770      	bx	lr
2000afd6:	bf00      	nop

2000afd8 <__aeabi_cdrcmple>:
2000afd8:	4684      	mov	ip, r0
2000afda:	4610      	mov	r0, r2
2000afdc:	4662      	mov	r2, ip
2000afde:	468c      	mov	ip, r1
2000afe0:	4619      	mov	r1, r3
2000afe2:	4663      	mov	r3, ip
2000afe4:	e000      	b.n	2000afe8 <__aeabi_cdcmpeq>
2000afe6:	bf00      	nop

2000afe8 <__aeabi_cdcmpeq>:
2000afe8:	b501      	push	{r0, lr}
2000afea:	f7ff ffb7 	bl	2000af5c <__cmpdf2>
2000afee:	2800      	cmp	r0, #0
2000aff0:	bf48      	it	mi
2000aff2:	f110 0f00 	cmnmi.w	r0, #0
2000aff6:	bd01      	pop	{r0, pc}

2000aff8 <__aeabi_dcmpeq>:
2000aff8:	f84d ed08 	str.w	lr, [sp, #-8]!
2000affc:	f7ff fff4 	bl	2000afe8 <__aeabi_cdcmpeq>
2000b000:	bf0c      	ite	eq
2000b002:	2001      	moveq	r0, #1
2000b004:	2000      	movne	r0, #0
2000b006:	f85d fb08 	ldr.w	pc, [sp], #8
2000b00a:	bf00      	nop

2000b00c <__aeabi_dcmplt>:
2000b00c:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b010:	f7ff ffea 	bl	2000afe8 <__aeabi_cdcmpeq>
2000b014:	bf34      	ite	cc
2000b016:	2001      	movcc	r0, #1
2000b018:	2000      	movcs	r0, #0
2000b01a:	f85d fb08 	ldr.w	pc, [sp], #8
2000b01e:	bf00      	nop

2000b020 <__aeabi_dcmple>:
2000b020:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b024:	f7ff ffe0 	bl	2000afe8 <__aeabi_cdcmpeq>
2000b028:	bf94      	ite	ls
2000b02a:	2001      	movls	r0, #1
2000b02c:	2000      	movhi	r0, #0
2000b02e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b032:	bf00      	nop

2000b034 <__aeabi_dcmpge>:
2000b034:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b038:	f7ff ffce 	bl	2000afd8 <__aeabi_cdrcmple>
2000b03c:	bf94      	ite	ls
2000b03e:	2001      	movls	r0, #1
2000b040:	2000      	movhi	r0, #0
2000b042:	f85d fb08 	ldr.w	pc, [sp], #8
2000b046:	bf00      	nop

2000b048 <__aeabi_dcmpgt>:
2000b048:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b04c:	f7ff ffc4 	bl	2000afd8 <__aeabi_cdrcmple>
2000b050:	bf34      	ite	cc
2000b052:	2001      	movcc	r0, #1
2000b054:	2000      	movcs	r0, #0
2000b056:	f85d fb08 	ldr.w	pc, [sp], #8
2000b05a:	bf00      	nop

2000b05c <__aeabi_d2iz>:
2000b05c:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000b060:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000b064:	d215      	bcs.n	2000b092 <__aeabi_d2iz+0x36>
2000b066:	d511      	bpl.n	2000b08c <__aeabi_d2iz+0x30>
2000b068:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000b06c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000b070:	d912      	bls.n	2000b098 <__aeabi_d2iz+0x3c>
2000b072:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000b076:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000b07a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000b07e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000b082:	fa23 f002 	lsr.w	r0, r3, r2
2000b086:	bf18      	it	ne
2000b088:	4240      	negne	r0, r0
2000b08a:	4770      	bx	lr
2000b08c:	f04f 0000 	mov.w	r0, #0
2000b090:	4770      	bx	lr
2000b092:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000b096:	d105      	bne.n	2000b0a4 <__aeabi_d2iz+0x48>
2000b098:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000b09c:	bf08      	it	eq
2000b09e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000b0a2:	4770      	bx	lr
2000b0a4:	f04f 0000 	mov.w	r0, #0
2000b0a8:	4770      	bx	lr
2000b0aa:	bf00      	nop

2000b0ac <__aeabi_uldivmod>:
2000b0ac:	b94b      	cbnz	r3, 2000b0c2 <__aeabi_uldivmod+0x16>
2000b0ae:	b942      	cbnz	r2, 2000b0c2 <__aeabi_uldivmod+0x16>
2000b0b0:	2900      	cmp	r1, #0
2000b0b2:	bf08      	it	eq
2000b0b4:	2800      	cmpeq	r0, #0
2000b0b6:	d002      	beq.n	2000b0be <__aeabi_uldivmod+0x12>
2000b0b8:	f04f 31ff 	mov.w	r1, #4294967295
2000b0bc:	4608      	mov	r0, r1
2000b0be:	f7ff bf43 	b.w	2000af48 <__aeabi_idiv0>
2000b0c2:	b082      	sub	sp, #8
2000b0c4:	46ec      	mov	ip, sp
2000b0c6:	e92d 5000 	stmdb	sp!, {ip, lr}
2000b0ca:	f000 f805 	bl	2000b0d8 <__gnu_uldivmod_helper>
2000b0ce:	f8dd e004 	ldr.w	lr, [sp, #4]
2000b0d2:	b002      	add	sp, #8
2000b0d4:	bc0c      	pop	{r2, r3}
2000b0d6:	4770      	bx	lr

2000b0d8 <__gnu_uldivmod_helper>:
2000b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b0da:	4614      	mov	r4, r2
2000b0dc:	461d      	mov	r5, r3
2000b0de:	4606      	mov	r6, r0
2000b0e0:	460f      	mov	r7, r1
2000b0e2:	f000 f9d7 	bl	2000b494 <__udivdi3>
2000b0e6:	fb00 f505 	mul.w	r5, r0, r5
2000b0ea:	fba0 2304 	umull	r2, r3, r0, r4
2000b0ee:	fb04 5401 	mla	r4, r4, r1, r5
2000b0f2:	18e3      	adds	r3, r4, r3
2000b0f4:	1ab6      	subs	r6, r6, r2
2000b0f6:	eb67 0703 	sbc.w	r7, r7, r3
2000b0fa:	9b06      	ldr	r3, [sp, #24]
2000b0fc:	e9c3 6700 	strd	r6, r7, [r3]
2000b100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b102:	bf00      	nop

2000b104 <__gnu_ldivmod_helper>:
2000b104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b106:	4614      	mov	r4, r2
2000b108:	461d      	mov	r5, r3
2000b10a:	4606      	mov	r6, r0
2000b10c:	460f      	mov	r7, r1
2000b10e:	f000 f80f 	bl	2000b130 <__divdi3>
2000b112:	fb00 f505 	mul.w	r5, r0, r5
2000b116:	fba0 2304 	umull	r2, r3, r0, r4
2000b11a:	fb04 5401 	mla	r4, r4, r1, r5
2000b11e:	18e3      	adds	r3, r4, r3
2000b120:	1ab6      	subs	r6, r6, r2
2000b122:	eb67 0703 	sbc.w	r7, r7, r3
2000b126:	9b06      	ldr	r3, [sp, #24]
2000b128:	e9c3 6700 	strd	r6, r7, [r3]
2000b12c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b12e:	bf00      	nop

2000b130 <__divdi3>:
2000b130:	2900      	cmp	r1, #0
2000b132:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b136:	b085      	sub	sp, #20
2000b138:	f2c0 80c8 	blt.w	2000b2cc <__divdi3+0x19c>
2000b13c:	2600      	movs	r6, #0
2000b13e:	2b00      	cmp	r3, #0
2000b140:	f2c0 80bf 	blt.w	2000b2c2 <__divdi3+0x192>
2000b144:	4689      	mov	r9, r1
2000b146:	4614      	mov	r4, r2
2000b148:	4605      	mov	r5, r0
2000b14a:	469b      	mov	fp, r3
2000b14c:	2b00      	cmp	r3, #0
2000b14e:	d14a      	bne.n	2000b1e6 <__divdi3+0xb6>
2000b150:	428a      	cmp	r2, r1
2000b152:	d957      	bls.n	2000b204 <__divdi3+0xd4>
2000b154:	fab2 f382 	clz	r3, r2
2000b158:	b153      	cbz	r3, 2000b170 <__divdi3+0x40>
2000b15a:	f1c3 0020 	rsb	r0, r3, #32
2000b15e:	fa01 f903 	lsl.w	r9, r1, r3
2000b162:	fa25 f800 	lsr.w	r8, r5, r0
2000b166:	fa12 f403 	lsls.w	r4, r2, r3
2000b16a:	409d      	lsls	r5, r3
2000b16c:	ea48 0909 	orr.w	r9, r8, r9
2000b170:	0c27      	lsrs	r7, r4, #16
2000b172:	4648      	mov	r0, r9
2000b174:	4639      	mov	r1, r7
2000b176:	fa1f fb84 	uxth.w	fp, r4
2000b17a:	f7ff fda9 	bl	2000acd0 <__aeabi_uidiv>
2000b17e:	4639      	mov	r1, r7
2000b180:	4682      	mov	sl, r0
2000b182:	4648      	mov	r0, r9
2000b184:	f7ff fed2 	bl	2000af2c <__aeabi_uidivmod>
2000b188:	0c2a      	lsrs	r2, r5, #16
2000b18a:	fb0b f30a 	mul.w	r3, fp, sl
2000b18e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000b192:	454b      	cmp	r3, r9
2000b194:	d909      	bls.n	2000b1aa <__divdi3+0x7a>
2000b196:	eb19 0904 	adds.w	r9, r9, r4
2000b19a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b19e:	d204      	bcs.n	2000b1aa <__divdi3+0x7a>
2000b1a0:	454b      	cmp	r3, r9
2000b1a2:	bf84      	itt	hi
2000b1a4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b1a8:	44a1      	addhi	r9, r4
2000b1aa:	ebc3 0909 	rsb	r9, r3, r9
2000b1ae:	4639      	mov	r1, r7
2000b1b0:	4648      	mov	r0, r9
2000b1b2:	b2ad      	uxth	r5, r5
2000b1b4:	f7ff fd8c 	bl	2000acd0 <__aeabi_uidiv>
2000b1b8:	4639      	mov	r1, r7
2000b1ba:	4680      	mov	r8, r0
2000b1bc:	4648      	mov	r0, r9
2000b1be:	f7ff feb5 	bl	2000af2c <__aeabi_uidivmod>
2000b1c2:	fb0b fb08 	mul.w	fp, fp, r8
2000b1c6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b1ca:	45ab      	cmp	fp, r5
2000b1cc:	d907      	bls.n	2000b1de <__divdi3+0xae>
2000b1ce:	192d      	adds	r5, r5, r4
2000b1d0:	f108 38ff 	add.w	r8, r8, #4294967295
2000b1d4:	d203      	bcs.n	2000b1de <__divdi3+0xae>
2000b1d6:	45ab      	cmp	fp, r5
2000b1d8:	bf88      	it	hi
2000b1da:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b1de:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b1e2:	2700      	movs	r7, #0
2000b1e4:	e003      	b.n	2000b1ee <__divdi3+0xbe>
2000b1e6:	428b      	cmp	r3, r1
2000b1e8:	d957      	bls.n	2000b29a <__divdi3+0x16a>
2000b1ea:	2700      	movs	r7, #0
2000b1ec:	46b8      	mov	r8, r7
2000b1ee:	4642      	mov	r2, r8
2000b1f0:	463b      	mov	r3, r7
2000b1f2:	b116      	cbz	r6, 2000b1fa <__divdi3+0xca>
2000b1f4:	4252      	negs	r2, r2
2000b1f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b1fa:	4619      	mov	r1, r3
2000b1fc:	4610      	mov	r0, r2
2000b1fe:	b005      	add	sp, #20
2000b200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b204:	b922      	cbnz	r2, 2000b210 <__divdi3+0xe0>
2000b206:	4611      	mov	r1, r2
2000b208:	2001      	movs	r0, #1
2000b20a:	f7ff fd61 	bl	2000acd0 <__aeabi_uidiv>
2000b20e:	4604      	mov	r4, r0
2000b210:	fab4 f884 	clz	r8, r4
2000b214:	f1b8 0f00 	cmp.w	r8, #0
2000b218:	d15e      	bne.n	2000b2d8 <__divdi3+0x1a8>
2000b21a:	ebc4 0809 	rsb	r8, r4, r9
2000b21e:	0c27      	lsrs	r7, r4, #16
2000b220:	fa1f f984 	uxth.w	r9, r4
2000b224:	2101      	movs	r1, #1
2000b226:	9102      	str	r1, [sp, #8]
2000b228:	4639      	mov	r1, r7
2000b22a:	4640      	mov	r0, r8
2000b22c:	f7ff fd50 	bl	2000acd0 <__aeabi_uidiv>
2000b230:	4639      	mov	r1, r7
2000b232:	4682      	mov	sl, r0
2000b234:	4640      	mov	r0, r8
2000b236:	f7ff fe79 	bl	2000af2c <__aeabi_uidivmod>
2000b23a:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000b23e:	fb09 f30a 	mul.w	r3, r9, sl
2000b242:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000b246:	455b      	cmp	r3, fp
2000b248:	d909      	bls.n	2000b25e <__divdi3+0x12e>
2000b24a:	eb1b 0b04 	adds.w	fp, fp, r4
2000b24e:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b252:	d204      	bcs.n	2000b25e <__divdi3+0x12e>
2000b254:	455b      	cmp	r3, fp
2000b256:	bf84      	itt	hi
2000b258:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b25c:	44a3      	addhi	fp, r4
2000b25e:	ebc3 0b0b 	rsb	fp, r3, fp
2000b262:	4639      	mov	r1, r7
2000b264:	4658      	mov	r0, fp
2000b266:	b2ad      	uxth	r5, r5
2000b268:	f7ff fd32 	bl	2000acd0 <__aeabi_uidiv>
2000b26c:	4639      	mov	r1, r7
2000b26e:	4680      	mov	r8, r0
2000b270:	4658      	mov	r0, fp
2000b272:	f7ff fe5b 	bl	2000af2c <__aeabi_uidivmod>
2000b276:	fb09 f908 	mul.w	r9, r9, r8
2000b27a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b27e:	45a9      	cmp	r9, r5
2000b280:	d907      	bls.n	2000b292 <__divdi3+0x162>
2000b282:	192d      	adds	r5, r5, r4
2000b284:	f108 38ff 	add.w	r8, r8, #4294967295
2000b288:	d203      	bcs.n	2000b292 <__divdi3+0x162>
2000b28a:	45a9      	cmp	r9, r5
2000b28c:	bf88      	it	hi
2000b28e:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b292:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b296:	9f02      	ldr	r7, [sp, #8]
2000b298:	e7a9      	b.n	2000b1ee <__divdi3+0xbe>
2000b29a:	fab3 f783 	clz	r7, r3
2000b29e:	2f00      	cmp	r7, #0
2000b2a0:	d168      	bne.n	2000b374 <__divdi3+0x244>
2000b2a2:	428b      	cmp	r3, r1
2000b2a4:	bf2c      	ite	cs
2000b2a6:	f04f 0900 	movcs.w	r9, #0
2000b2aa:	f04f 0901 	movcc.w	r9, #1
2000b2ae:	4282      	cmp	r2, r0
2000b2b0:	bf8c      	ite	hi
2000b2b2:	464c      	movhi	r4, r9
2000b2b4:	f049 0401 	orrls.w	r4, r9, #1
2000b2b8:	2c00      	cmp	r4, #0
2000b2ba:	d096      	beq.n	2000b1ea <__divdi3+0xba>
2000b2bc:	f04f 0801 	mov.w	r8, #1
2000b2c0:	e795      	b.n	2000b1ee <__divdi3+0xbe>
2000b2c2:	4252      	negs	r2, r2
2000b2c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b2c8:	43f6      	mvns	r6, r6
2000b2ca:	e73b      	b.n	2000b144 <__divdi3+0x14>
2000b2cc:	4240      	negs	r0, r0
2000b2ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000b2d2:	f04f 36ff 	mov.w	r6, #4294967295
2000b2d6:	e732      	b.n	2000b13e <__divdi3+0xe>
2000b2d8:	fa04 f408 	lsl.w	r4, r4, r8
2000b2dc:	f1c8 0720 	rsb	r7, r8, #32
2000b2e0:	fa35 f307 	lsrs.w	r3, r5, r7
2000b2e4:	fa29 fa07 	lsr.w	sl, r9, r7
2000b2e8:	0c27      	lsrs	r7, r4, #16
2000b2ea:	fa09 fb08 	lsl.w	fp, r9, r8
2000b2ee:	4639      	mov	r1, r7
2000b2f0:	4650      	mov	r0, sl
2000b2f2:	ea43 020b 	orr.w	r2, r3, fp
2000b2f6:	9202      	str	r2, [sp, #8]
2000b2f8:	f7ff fcea 	bl	2000acd0 <__aeabi_uidiv>
2000b2fc:	4639      	mov	r1, r7
2000b2fe:	fa1f f984 	uxth.w	r9, r4
2000b302:	4683      	mov	fp, r0
2000b304:	4650      	mov	r0, sl
2000b306:	f7ff fe11 	bl	2000af2c <__aeabi_uidivmod>
2000b30a:	9802      	ldr	r0, [sp, #8]
2000b30c:	fb09 f20b 	mul.w	r2, r9, fp
2000b310:	0c03      	lsrs	r3, r0, #16
2000b312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000b316:	429a      	cmp	r2, r3
2000b318:	d904      	bls.n	2000b324 <__divdi3+0x1f4>
2000b31a:	191b      	adds	r3, r3, r4
2000b31c:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b320:	f0c0 80b1 	bcc.w	2000b486 <__divdi3+0x356>
2000b324:	1a9b      	subs	r3, r3, r2
2000b326:	4639      	mov	r1, r7
2000b328:	4618      	mov	r0, r3
2000b32a:	9301      	str	r3, [sp, #4]
2000b32c:	f7ff fcd0 	bl	2000acd0 <__aeabi_uidiv>
2000b330:	9901      	ldr	r1, [sp, #4]
2000b332:	4682      	mov	sl, r0
2000b334:	4608      	mov	r0, r1
2000b336:	4639      	mov	r1, r7
2000b338:	f7ff fdf8 	bl	2000af2c <__aeabi_uidivmod>
2000b33c:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b340:	fb09 f30a 	mul.w	r3, r9, sl
2000b344:	fa1f f08c 	uxth.w	r0, ip
2000b348:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000b34c:	4293      	cmp	r3, r2
2000b34e:	d908      	bls.n	2000b362 <__divdi3+0x232>
2000b350:	1912      	adds	r2, r2, r4
2000b352:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b356:	d204      	bcs.n	2000b362 <__divdi3+0x232>
2000b358:	4293      	cmp	r3, r2
2000b35a:	bf84      	itt	hi
2000b35c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b360:	1912      	addhi	r2, r2, r4
2000b362:	fa05 f508 	lsl.w	r5, r5, r8
2000b366:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000b36a:	ebc3 0802 	rsb	r8, r3, r2
2000b36e:	f8cd e008 	str.w	lr, [sp, #8]
2000b372:	e759      	b.n	2000b228 <__divdi3+0xf8>
2000b374:	f1c7 0020 	rsb	r0, r7, #32
2000b378:	fa03 fa07 	lsl.w	sl, r3, r7
2000b37c:	40c2      	lsrs	r2, r0
2000b37e:	fa35 f300 	lsrs.w	r3, r5, r0
2000b382:	ea42 0b0a 	orr.w	fp, r2, sl
2000b386:	fa21 f800 	lsr.w	r8, r1, r0
2000b38a:	fa01 f907 	lsl.w	r9, r1, r7
2000b38e:	4640      	mov	r0, r8
2000b390:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000b394:	ea43 0109 	orr.w	r1, r3, r9
2000b398:	9102      	str	r1, [sp, #8]
2000b39a:	4651      	mov	r1, sl
2000b39c:	fa1f f28b 	uxth.w	r2, fp
2000b3a0:	9203      	str	r2, [sp, #12]
2000b3a2:	f7ff fc95 	bl	2000acd0 <__aeabi_uidiv>
2000b3a6:	4651      	mov	r1, sl
2000b3a8:	4681      	mov	r9, r0
2000b3aa:	4640      	mov	r0, r8
2000b3ac:	f7ff fdbe 	bl	2000af2c <__aeabi_uidivmod>
2000b3b0:	9b03      	ldr	r3, [sp, #12]
2000b3b2:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b3b6:	fb03 f209 	mul.w	r2, r3, r9
2000b3ba:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000b3be:	fa14 f307 	lsls.w	r3, r4, r7
2000b3c2:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000b3c6:	42a2      	cmp	r2, r4
2000b3c8:	d904      	bls.n	2000b3d4 <__divdi3+0x2a4>
2000b3ca:	eb14 040b 	adds.w	r4, r4, fp
2000b3ce:	f109 39ff 	add.w	r9, r9, #4294967295
2000b3d2:	d352      	bcc.n	2000b47a <__divdi3+0x34a>
2000b3d4:	1aa4      	subs	r4, r4, r2
2000b3d6:	4651      	mov	r1, sl
2000b3d8:	4620      	mov	r0, r4
2000b3da:	9301      	str	r3, [sp, #4]
2000b3dc:	f7ff fc78 	bl	2000acd0 <__aeabi_uidiv>
2000b3e0:	4651      	mov	r1, sl
2000b3e2:	4680      	mov	r8, r0
2000b3e4:	4620      	mov	r0, r4
2000b3e6:	f7ff fda1 	bl	2000af2c <__aeabi_uidivmod>
2000b3ea:	9803      	ldr	r0, [sp, #12]
2000b3ec:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b3f0:	fb00 f208 	mul.w	r2, r0, r8
2000b3f4:	fa1f f38c 	uxth.w	r3, ip
2000b3f8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000b3fc:	9b01      	ldr	r3, [sp, #4]
2000b3fe:	4282      	cmp	r2, r0
2000b400:	d904      	bls.n	2000b40c <__divdi3+0x2dc>
2000b402:	eb10 000b 	adds.w	r0, r0, fp
2000b406:	f108 38ff 	add.w	r8, r8, #4294967295
2000b40a:	d330      	bcc.n	2000b46e <__divdi3+0x33e>
2000b40c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000b410:	fa1f fc83 	uxth.w	ip, r3
2000b414:	0c1b      	lsrs	r3, r3, #16
2000b416:	1a80      	subs	r0, r0, r2
2000b418:	fa1f fe88 	uxth.w	lr, r8
2000b41c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000b420:	fb0c f90e 	mul.w	r9, ip, lr
2000b424:	fb0c fc0a 	mul.w	ip, ip, sl
2000b428:	fb03 c10e 	mla	r1, r3, lr, ip
2000b42c:	fb03 f20a 	mul.w	r2, r3, sl
2000b430:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000b434:	458c      	cmp	ip, r1
2000b436:	bf88      	it	hi
2000b438:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000b43c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000b440:	4570      	cmp	r0, lr
2000b442:	d310      	bcc.n	2000b466 <__divdi3+0x336>
2000b444:	fa1f f989 	uxth.w	r9, r9
2000b448:	fa05 f707 	lsl.w	r7, r5, r7
2000b44c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000b450:	bf14      	ite	ne
2000b452:	2200      	movne	r2, #0
2000b454:	2201      	moveq	r2, #1
2000b456:	4287      	cmp	r7, r0
2000b458:	bf2c      	ite	cs
2000b45a:	2700      	movcs	r7, #0
2000b45c:	f002 0701 	andcc.w	r7, r2, #1
2000b460:	2f00      	cmp	r7, #0
2000b462:	f43f aec4 	beq.w	2000b1ee <__divdi3+0xbe>
2000b466:	f108 38ff 	add.w	r8, r8, #4294967295
2000b46a:	2700      	movs	r7, #0
2000b46c:	e6bf      	b.n	2000b1ee <__divdi3+0xbe>
2000b46e:	4282      	cmp	r2, r0
2000b470:	bf84      	itt	hi
2000b472:	4458      	addhi	r0, fp
2000b474:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b478:	e7c8      	b.n	2000b40c <__divdi3+0x2dc>
2000b47a:	42a2      	cmp	r2, r4
2000b47c:	bf84      	itt	hi
2000b47e:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b482:	445c      	addhi	r4, fp
2000b484:	e7a6      	b.n	2000b3d4 <__divdi3+0x2a4>
2000b486:	429a      	cmp	r2, r3
2000b488:	bf84      	itt	hi
2000b48a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b48e:	191b      	addhi	r3, r3, r4
2000b490:	e748      	b.n	2000b324 <__divdi3+0x1f4>
2000b492:	bf00      	nop

2000b494 <__udivdi3>:
2000b494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b498:	460c      	mov	r4, r1
2000b49a:	b083      	sub	sp, #12
2000b49c:	4680      	mov	r8, r0
2000b49e:	4616      	mov	r6, r2
2000b4a0:	4689      	mov	r9, r1
2000b4a2:	461f      	mov	r7, r3
2000b4a4:	4615      	mov	r5, r2
2000b4a6:	468a      	mov	sl, r1
2000b4a8:	2b00      	cmp	r3, #0
2000b4aa:	d14b      	bne.n	2000b544 <__udivdi3+0xb0>
2000b4ac:	428a      	cmp	r2, r1
2000b4ae:	d95c      	bls.n	2000b56a <__udivdi3+0xd6>
2000b4b0:	fab2 f382 	clz	r3, r2
2000b4b4:	b15b      	cbz	r3, 2000b4ce <__udivdi3+0x3a>
2000b4b6:	f1c3 0020 	rsb	r0, r3, #32
2000b4ba:	fa01 fa03 	lsl.w	sl, r1, r3
2000b4be:	fa28 f200 	lsr.w	r2, r8, r0
2000b4c2:	fa16 f503 	lsls.w	r5, r6, r3
2000b4c6:	fa08 f803 	lsl.w	r8, r8, r3
2000b4ca:	ea42 0a0a 	orr.w	sl, r2, sl
2000b4ce:	0c2e      	lsrs	r6, r5, #16
2000b4d0:	4650      	mov	r0, sl
2000b4d2:	4631      	mov	r1, r6
2000b4d4:	b2af      	uxth	r7, r5
2000b4d6:	f7ff fbfb 	bl	2000acd0 <__aeabi_uidiv>
2000b4da:	4631      	mov	r1, r6
2000b4dc:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000b4e0:	4681      	mov	r9, r0
2000b4e2:	4650      	mov	r0, sl
2000b4e4:	f7ff fd22 	bl	2000af2c <__aeabi_uidivmod>
2000b4e8:	fb07 f309 	mul.w	r3, r7, r9
2000b4ec:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000b4f0:	4553      	cmp	r3, sl
2000b4f2:	d909      	bls.n	2000b508 <__udivdi3+0x74>
2000b4f4:	eb1a 0a05 	adds.w	sl, sl, r5
2000b4f8:	f109 39ff 	add.w	r9, r9, #4294967295
2000b4fc:	d204      	bcs.n	2000b508 <__udivdi3+0x74>
2000b4fe:	4553      	cmp	r3, sl
2000b500:	bf84      	itt	hi
2000b502:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b506:	44aa      	addhi	sl, r5
2000b508:	ebc3 0a0a 	rsb	sl, r3, sl
2000b50c:	4631      	mov	r1, r6
2000b50e:	4650      	mov	r0, sl
2000b510:	fa1f f888 	uxth.w	r8, r8
2000b514:	f7ff fbdc 	bl	2000acd0 <__aeabi_uidiv>
2000b518:	4631      	mov	r1, r6
2000b51a:	4604      	mov	r4, r0
2000b51c:	4650      	mov	r0, sl
2000b51e:	f7ff fd05 	bl	2000af2c <__aeabi_uidivmod>
2000b522:	fb07 f704 	mul.w	r7, r7, r4
2000b526:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b52a:	4547      	cmp	r7, r8
2000b52c:	d906      	bls.n	2000b53c <__udivdi3+0xa8>
2000b52e:	3c01      	subs	r4, #1
2000b530:	eb18 0805 	adds.w	r8, r8, r5
2000b534:	d202      	bcs.n	2000b53c <__udivdi3+0xa8>
2000b536:	4547      	cmp	r7, r8
2000b538:	bf88      	it	hi
2000b53a:	3c01      	subhi	r4, #1
2000b53c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b540:	2600      	movs	r6, #0
2000b542:	e05c      	b.n	2000b5fe <__udivdi3+0x16a>
2000b544:	428b      	cmp	r3, r1
2000b546:	d858      	bhi.n	2000b5fa <__udivdi3+0x166>
2000b548:	fab3 f683 	clz	r6, r3
2000b54c:	2e00      	cmp	r6, #0
2000b54e:	d15b      	bne.n	2000b608 <__udivdi3+0x174>
2000b550:	428b      	cmp	r3, r1
2000b552:	bf2c      	ite	cs
2000b554:	2200      	movcs	r2, #0
2000b556:	2201      	movcc	r2, #1
2000b558:	4285      	cmp	r5, r0
2000b55a:	bf8c      	ite	hi
2000b55c:	4615      	movhi	r5, r2
2000b55e:	f042 0501 	orrls.w	r5, r2, #1
2000b562:	2d00      	cmp	r5, #0
2000b564:	d049      	beq.n	2000b5fa <__udivdi3+0x166>
2000b566:	2401      	movs	r4, #1
2000b568:	e049      	b.n	2000b5fe <__udivdi3+0x16a>
2000b56a:	b922      	cbnz	r2, 2000b576 <__udivdi3+0xe2>
2000b56c:	4611      	mov	r1, r2
2000b56e:	2001      	movs	r0, #1
2000b570:	f7ff fbae 	bl	2000acd0 <__aeabi_uidiv>
2000b574:	4605      	mov	r5, r0
2000b576:	fab5 f685 	clz	r6, r5
2000b57a:	2e00      	cmp	r6, #0
2000b57c:	f040 80ba 	bne.w	2000b6f4 <__udivdi3+0x260>
2000b580:	1b64      	subs	r4, r4, r5
2000b582:	0c2f      	lsrs	r7, r5, #16
2000b584:	fa1f fa85 	uxth.w	sl, r5
2000b588:	2601      	movs	r6, #1
2000b58a:	4639      	mov	r1, r7
2000b58c:	4620      	mov	r0, r4
2000b58e:	f7ff fb9f 	bl	2000acd0 <__aeabi_uidiv>
2000b592:	4639      	mov	r1, r7
2000b594:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000b598:	4681      	mov	r9, r0
2000b59a:	4620      	mov	r0, r4
2000b59c:	f7ff fcc6 	bl	2000af2c <__aeabi_uidivmod>
2000b5a0:	fb0a f309 	mul.w	r3, sl, r9
2000b5a4:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000b5a8:	455b      	cmp	r3, fp
2000b5aa:	d909      	bls.n	2000b5c0 <__udivdi3+0x12c>
2000b5ac:	eb1b 0b05 	adds.w	fp, fp, r5
2000b5b0:	f109 39ff 	add.w	r9, r9, #4294967295
2000b5b4:	d204      	bcs.n	2000b5c0 <__udivdi3+0x12c>
2000b5b6:	455b      	cmp	r3, fp
2000b5b8:	bf84      	itt	hi
2000b5ba:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b5be:	44ab      	addhi	fp, r5
2000b5c0:	ebc3 0b0b 	rsb	fp, r3, fp
2000b5c4:	4639      	mov	r1, r7
2000b5c6:	4658      	mov	r0, fp
2000b5c8:	fa1f f888 	uxth.w	r8, r8
2000b5cc:	f7ff fb80 	bl	2000acd0 <__aeabi_uidiv>
2000b5d0:	4639      	mov	r1, r7
2000b5d2:	4604      	mov	r4, r0
2000b5d4:	4658      	mov	r0, fp
2000b5d6:	f7ff fca9 	bl	2000af2c <__aeabi_uidivmod>
2000b5da:	fb0a fa04 	mul.w	sl, sl, r4
2000b5de:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b5e2:	45c2      	cmp	sl, r8
2000b5e4:	d906      	bls.n	2000b5f4 <__udivdi3+0x160>
2000b5e6:	3c01      	subs	r4, #1
2000b5e8:	eb18 0805 	adds.w	r8, r8, r5
2000b5ec:	d202      	bcs.n	2000b5f4 <__udivdi3+0x160>
2000b5ee:	45c2      	cmp	sl, r8
2000b5f0:	bf88      	it	hi
2000b5f2:	3c01      	subhi	r4, #1
2000b5f4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b5f8:	e001      	b.n	2000b5fe <__udivdi3+0x16a>
2000b5fa:	2600      	movs	r6, #0
2000b5fc:	4634      	mov	r4, r6
2000b5fe:	4631      	mov	r1, r6
2000b600:	4620      	mov	r0, r4
2000b602:	b003      	add	sp, #12
2000b604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b608:	f1c6 0020 	rsb	r0, r6, #32
2000b60c:	40b3      	lsls	r3, r6
2000b60e:	fa32 f700 	lsrs.w	r7, r2, r0
2000b612:	fa21 fb00 	lsr.w	fp, r1, r0
2000b616:	431f      	orrs	r7, r3
2000b618:	fa14 f206 	lsls.w	r2, r4, r6
2000b61c:	fa28 f100 	lsr.w	r1, r8, r0
2000b620:	4658      	mov	r0, fp
2000b622:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000b626:	4311      	orrs	r1, r2
2000b628:	9100      	str	r1, [sp, #0]
2000b62a:	4651      	mov	r1, sl
2000b62c:	b2bb      	uxth	r3, r7
2000b62e:	9301      	str	r3, [sp, #4]
2000b630:	f7ff fb4e 	bl	2000acd0 <__aeabi_uidiv>
2000b634:	4651      	mov	r1, sl
2000b636:	40b5      	lsls	r5, r6
2000b638:	4681      	mov	r9, r0
2000b63a:	4658      	mov	r0, fp
2000b63c:	f7ff fc76 	bl	2000af2c <__aeabi_uidivmod>
2000b640:	9c01      	ldr	r4, [sp, #4]
2000b642:	9800      	ldr	r0, [sp, #0]
2000b644:	fb04 f309 	mul.w	r3, r4, r9
2000b648:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000b64c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000b650:	455b      	cmp	r3, fp
2000b652:	d905      	bls.n	2000b660 <__udivdi3+0x1cc>
2000b654:	eb1b 0b07 	adds.w	fp, fp, r7
2000b658:	f109 39ff 	add.w	r9, r9, #4294967295
2000b65c:	f0c0 808e 	bcc.w	2000b77c <__udivdi3+0x2e8>
2000b660:	ebc3 0b0b 	rsb	fp, r3, fp
2000b664:	4651      	mov	r1, sl
2000b666:	4658      	mov	r0, fp
2000b668:	f7ff fb32 	bl	2000acd0 <__aeabi_uidiv>
2000b66c:	4651      	mov	r1, sl
2000b66e:	4604      	mov	r4, r0
2000b670:	4658      	mov	r0, fp
2000b672:	f7ff fc5b 	bl	2000af2c <__aeabi_uidivmod>
2000b676:	9801      	ldr	r0, [sp, #4]
2000b678:	9a00      	ldr	r2, [sp, #0]
2000b67a:	fb00 f304 	mul.w	r3, r0, r4
2000b67e:	fa1f fc82 	uxth.w	ip, r2
2000b682:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000b686:	4293      	cmp	r3, r2
2000b688:	d906      	bls.n	2000b698 <__udivdi3+0x204>
2000b68a:	3c01      	subs	r4, #1
2000b68c:	19d2      	adds	r2, r2, r7
2000b68e:	d203      	bcs.n	2000b698 <__udivdi3+0x204>
2000b690:	4293      	cmp	r3, r2
2000b692:	d901      	bls.n	2000b698 <__udivdi3+0x204>
2000b694:	19d2      	adds	r2, r2, r7
2000b696:	3c01      	subs	r4, #1
2000b698:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b69c:	b2a8      	uxth	r0, r5
2000b69e:	1ad2      	subs	r2, r2, r3
2000b6a0:	0c2d      	lsrs	r5, r5, #16
2000b6a2:	fa1f fc84 	uxth.w	ip, r4
2000b6a6:	0c23      	lsrs	r3, r4, #16
2000b6a8:	fb00 f70c 	mul.w	r7, r0, ip
2000b6ac:	fb00 fe03 	mul.w	lr, r0, r3
2000b6b0:	fb05 e10c 	mla	r1, r5, ip, lr
2000b6b4:	fb05 f503 	mul.w	r5, r5, r3
2000b6b8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000b6bc:	458e      	cmp	lr, r1
2000b6be:	bf88      	it	hi
2000b6c0:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000b6c4:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000b6c8:	42aa      	cmp	r2, r5
2000b6ca:	d310      	bcc.n	2000b6ee <__udivdi3+0x25a>
2000b6cc:	b2bf      	uxth	r7, r7
2000b6ce:	fa08 f606 	lsl.w	r6, r8, r6
2000b6d2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000b6d6:	bf14      	ite	ne
2000b6d8:	f04f 0e00 	movne.w	lr, #0
2000b6dc:	f04f 0e01 	moveq.w	lr, #1
2000b6e0:	4296      	cmp	r6, r2
2000b6e2:	bf2c      	ite	cs
2000b6e4:	2600      	movcs	r6, #0
2000b6e6:	f00e 0601 	andcc.w	r6, lr, #1
2000b6ea:	2e00      	cmp	r6, #0
2000b6ec:	d087      	beq.n	2000b5fe <__udivdi3+0x16a>
2000b6ee:	3c01      	subs	r4, #1
2000b6f0:	2600      	movs	r6, #0
2000b6f2:	e784      	b.n	2000b5fe <__udivdi3+0x16a>
2000b6f4:	40b5      	lsls	r5, r6
2000b6f6:	f1c6 0120 	rsb	r1, r6, #32
2000b6fa:	fa24 f901 	lsr.w	r9, r4, r1
2000b6fe:	fa28 f201 	lsr.w	r2, r8, r1
2000b702:	0c2f      	lsrs	r7, r5, #16
2000b704:	40b4      	lsls	r4, r6
2000b706:	4639      	mov	r1, r7
2000b708:	4648      	mov	r0, r9
2000b70a:	4322      	orrs	r2, r4
2000b70c:	9200      	str	r2, [sp, #0]
2000b70e:	f7ff fadf 	bl	2000acd0 <__aeabi_uidiv>
2000b712:	4639      	mov	r1, r7
2000b714:	fa1f fa85 	uxth.w	sl, r5
2000b718:	4683      	mov	fp, r0
2000b71a:	4648      	mov	r0, r9
2000b71c:	f7ff fc06 	bl	2000af2c <__aeabi_uidivmod>
2000b720:	9b00      	ldr	r3, [sp, #0]
2000b722:	0c1a      	lsrs	r2, r3, #16
2000b724:	fb0a f30b 	mul.w	r3, sl, fp
2000b728:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000b72c:	42a3      	cmp	r3, r4
2000b72e:	d903      	bls.n	2000b738 <__udivdi3+0x2a4>
2000b730:	1964      	adds	r4, r4, r5
2000b732:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b736:	d327      	bcc.n	2000b788 <__udivdi3+0x2f4>
2000b738:	1ae4      	subs	r4, r4, r3
2000b73a:	4639      	mov	r1, r7
2000b73c:	4620      	mov	r0, r4
2000b73e:	f7ff fac7 	bl	2000acd0 <__aeabi_uidiv>
2000b742:	4639      	mov	r1, r7
2000b744:	4681      	mov	r9, r0
2000b746:	4620      	mov	r0, r4
2000b748:	f7ff fbf0 	bl	2000af2c <__aeabi_uidivmod>
2000b74c:	9800      	ldr	r0, [sp, #0]
2000b74e:	fb0a f309 	mul.w	r3, sl, r9
2000b752:	fa1f fc80 	uxth.w	ip, r0
2000b756:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000b75a:	42a3      	cmp	r3, r4
2000b75c:	d908      	bls.n	2000b770 <__udivdi3+0x2dc>
2000b75e:	1964      	adds	r4, r4, r5
2000b760:	f109 39ff 	add.w	r9, r9, #4294967295
2000b764:	d204      	bcs.n	2000b770 <__udivdi3+0x2dc>
2000b766:	42a3      	cmp	r3, r4
2000b768:	bf84      	itt	hi
2000b76a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b76e:	1964      	addhi	r4, r4, r5
2000b770:	fa08 f806 	lsl.w	r8, r8, r6
2000b774:	1ae4      	subs	r4, r4, r3
2000b776:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000b77a:	e706      	b.n	2000b58a <__udivdi3+0xf6>
2000b77c:	455b      	cmp	r3, fp
2000b77e:	bf84      	itt	hi
2000b780:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b784:	44bb      	addhi	fp, r7
2000b786:	e76b      	b.n	2000b660 <__udivdi3+0x1cc>
2000b788:	42a3      	cmp	r3, r4
2000b78a:	bf84      	itt	hi
2000b78c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b790:	1964      	addhi	r4, r4, r5
2000b792:	e7d1      	b.n	2000b738 <__udivdi3+0x2a4>
2000b794:	2e4e2e41 	.word	0x2e4e2e41
2000b798:	2e532e54 	.word	0x2e532e54
2000b79c:	30303320 	.word	0x30303320
2000b7a0:	72202c30 	.word	0x72202c30
2000b7a4:	79646165 	.word	0x79646165
2000b7a8:	726f6620 	.word	0x726f6620
2000b7ac:	74636120 	.word	0x74636120
2000b7b0:	216e6f69 	.word	0x216e6f69
2000b7b4:	0000000d 	.word	0x0000000d
2000b7b8:	474e4144 	.word	0x474e4144
2000b7bc:	203a5245 	.word	0x203a5245
2000b7c0:	6576694c 	.word	0x6576694c
2000b7c4:	7269662d 	.word	0x7269662d
2000b7c8:	6e652065 	.word	0x6e652065
2000b7cc:	656c6261 	.word	0x656c6261
2000b7d0:	000d2e64 	.word	0x000d2e64
2000b7d4:	6576694c 	.word	0x6576694c
2000b7d8:	7269662d 	.word	0x7269662d
2000b7dc:	69642065 	.word	0x69642065
2000b7e0:	6c626173 	.word	0x6c626173
2000b7e4:	0d2e6465 	.word	0x0d2e6465
2000b7e8:	00000000 	.word	0x00000000
2000b7ec:	4f525245 	.word	0x4f525245
2000b7f0:	41203a52 	.word	0x41203a52
2000b7f4:	6d657474 	.word	0x6d657474
2000b7f8:	64657470 	.word	0x64657470
2000b7fc:	206f7420 	.word	0x206f7420
2000b800:	65726966 	.word	0x65726966
2000b804:	74697720 	.word	0x74697720
2000b808:	74756f68 	.word	0x74756f68
2000b80c:	76696c20 	.word	0x76696c20
2000b810:	69662065 	.word	0x69662065
2000b814:	65206572 	.word	0x65206572
2000b818:	6c62616e 	.word	0x6c62616e
2000b81c:	0d726465 	.word	0x0d726465
2000b820:	00000000 	.word	0x00000000
2000b824:	7270205a 	.word	0x7270205a
2000b828:	65737365 	.word	0x65737365
2000b82c:	61202c64 	.word	0x61202c64
2000b830:	76697463 	.word	0x76697463
2000b834:	6e697461 	.word	0x6e697461
2000b838:	72742067 	.word	0x72742067
2000b83c:	65676769 	.word	0x65676769
2000b840:	6f732072 	.word	0x6f732072
2000b844:	6f6e656c 	.word	0x6f6e656c
2000b848:	000d6469 	.word	0x000d6469
2000b84c:	76726573 	.word	0x76726573
2000b850:	6f645f6f 	.word	0x6f645f6f
2000b854:	535f5920 	.word	0x535f5920
2000b858:	465f5445 	.word	0x465f5445
2000b85c:	4157524f 	.word	0x4157524f
2000b860:	000d4452 	.word	0x000d4452
2000b864:	76726573 	.word	0x76726573
2000b868:	6f645f6f 	.word	0x6f645f6f
2000b86c:	535f5920 	.word	0x535f5920
2000b870:	525f5445 	.word	0x525f5445
2000b874:	52455645 	.word	0x52455645
2000b878:	000d4553 	.word	0x000d4553
2000b87c:	76726573 	.word	0x76726573
2000b880:	6f645f6f 	.word	0x6f645f6f
2000b884:	535f5920 	.word	0x535f5920
2000b888:	4e5f5445 	.word	0x4e5f5445
2000b88c:	52545545 	.word	0x52545545
2000b890:	000d4c41 	.word	0x000d4c41
2000b894:	76726573 	.word	0x76726573
2000b898:	6f645f6f 	.word	0x6f645f6f
2000b89c:	535f5820 	.word	0x535f5820
2000b8a0:	465f5445 	.word	0x465f5445
2000b8a4:	4157524f 	.word	0x4157524f
2000b8a8:	000d4452 	.word	0x000d4452
2000b8ac:	76726573 	.word	0x76726573
2000b8b0:	6f645f6f 	.word	0x6f645f6f
2000b8b4:	535f5820 	.word	0x535f5820
2000b8b8:	525f5445 	.word	0x525f5445
2000b8bc:	52455645 	.word	0x52455645
2000b8c0:	000d4553 	.word	0x000d4553
2000b8c4:	76726573 	.word	0x76726573
2000b8c8:	6f645f6f 	.word	0x6f645f6f
2000b8cc:	535f5820 	.word	0x535f5820
2000b8d0:	4e5f5445 	.word	0x4e5f5445
2000b8d4:	52545545 	.word	0x52545545
2000b8d8:	000d4c41 	.word	0x000d4c41
2000b8dc:	69676542 	.word	0x69676542
2000b8e0:	6e696e6e 	.word	0x6e696e6e
2000b8e4:	75612067 	.word	0x75612067
2000b8e8:	616d6f74 	.word	0x616d6f74
2000b8ec:	20646574 	.word	0x20646574
2000b8f0:	6b656573 	.word	0x6b656573
2000b8f4:	646e612d 	.word	0x646e612d
2000b8f8:	7365642d 	.word	0x7365642d
2000b8fc:	796f7274 	.word	0x796f7274
2000b900:	00000d21 	.word	0x00000d21
2000b904:	25203a78 	.word	0x25203a78
2000b908:	3a790964 	.word	0x3a790964
2000b90c:	0d642520 	.word	0x0d642520
2000b910:	0000000a 	.word	0x0000000a
2000b914:	6e6f2058 	.word	0x6e6f2058
2000b918:	72617420 	.word	0x72617420
2000b91c:	21746567 	.word	0x21746567
2000b920:	0000000d 	.word	0x0000000d
2000b924:	6e6f2059 	.word	0x6e6f2059
2000b928:	72617420 	.word	0x72617420
2000b92c:	21746567 	.word	0x21746567
2000b930:	0000000d 	.word	0x0000000d
2000b934:	67726154 	.word	0x67726154
2000b938:	61207465 	.word	0x61207465
2000b93c:	69757163 	.word	0x69757163
2000b940:	2c646572 	.word	0x2c646572
2000b944:	72696620 	.word	0x72696620
2000b948:	21676e69 	.word	0x21676e69
2000b94c:	0000000d 	.word	0x0000000d
2000b950:	726f6241 	.word	0x726f6241
2000b954:	676e6974 	.word	0x676e6974
2000b958:	65657320 	.word	0x65657320
2000b95c:	6e612d6b 	.word	0x6e612d6b
2000b960:	65642d64 	.word	0x65642d64
2000b964:	6f727473 	.word	0x6f727473
2000b968:	00000d79 	.word	0x00000d79
2000b96c:	63656863 	.word	0x63656863
2000b970:	6d75736b 	.word	0x6d75736b
2000b974:	72726520 	.word	0x72726520
2000b978:	0021726f 	.word	0x0021726f
2000b97c:	6e676973 	.word	0x6e676973
2000b980:	72757461 	.word	0x72757461
2000b984:	25203a65 	.word	0x25203a65
2000b988:	3a780964 	.word	0x3a780964
2000b98c:	09642520 	.word	0x09642520
2000b990:	25203a79 	.word	0x25203a79
2000b994:	3a770964 	.word	0x3a770964
2000b998:	09642520 	.word	0x09642520
2000b99c:	25203a68 	.word	0x25203a68
2000b9a0:	6e610964 	.word	0x6e610964
2000b9a4:	3a656c67 	.word	0x3a656c67
2000b9a8:	0d642520 	.word	0x0d642520
2000b9ac:	0000000a 	.word	0x0000000a
2000b9b0:	65732058 	.word	0x65732058
2000b9b4:	206f7672 	.word	0x206f7672
2000b9b8:	20746573 	.word	0x20746573
2000b9bc:	203a6f74 	.word	0x203a6f74
2000b9c0:	0a0d6425 	.word	0x0a0d6425
2000b9c4:	00000000 	.word	0x00000000
2000b9c8:	65732059 	.word	0x65732059
2000b9cc:	206f7672 	.word	0x206f7672
2000b9d0:	20746573 	.word	0x20746573
2000b9d4:	203a6f74 	.word	0x203a6f74
2000b9d8:	0a0d6425 	.word	0x0a0d6425
2000b9dc:	00000000 	.word	0x00000000
2000b9e0:	6f462058 	.word	0x6f462058
2000b9e4:	72617772 	.word	0x72617772
2000b9e8:	25203a64 	.word	0x25203a64
2000b9ec:	20202c64 	.word	0x20202c64
2000b9f0:	65522058 	.word	0x65522058
2000b9f4:	73726576 	.word	0x73726576
2000b9f8:	25203a65 	.word	0x25203a65
2000b9fc:	000a0d64 	.word	0x000a0d64
2000ba00:	00003a58 	.word	0x00003a58
2000ba04:	00003a59 	.word	0x00003a59
2000ba08:	74736944 	.word	0x74736944
2000ba0c:	65636e61 	.word	0x65636e61
2000ba10:	0000003a 	.word	0x0000003a
2000ba14:	746f6853 	.word	0x746f6853
2000ba18:	00003a73 	.word	0x00003a73
2000ba1c:	65646f4d 	.word	0x65646f4d
2000ba20:	0000003a 	.word	0x0000003a
2000ba24:	64333025 	.word	0x64333025
2000ba28:	00000000 	.word	0x00000000
2000ba2c:	64323025 	.word	0x64323025
2000ba30:	00000000 	.word	0x00000000
2000ba34:	4f545541 	.word	0x4f545541
2000ba38:	00002020 	.word	0x00002020
2000ba3c:	4d524f4e 	.word	0x4d524f4e
2000ba40:	00004c41 	.word	0x00004c41
2000ba44:	70616548 	.word	0x70616548
2000ba48:	646e6120 	.word	0x646e6120
2000ba4c:	61747320 	.word	0x61747320
2000ba50:	63206b63 	.word	0x63206b63
2000ba54:	696c6c6f 	.word	0x696c6c6f
2000ba58:	6e6f6973 	.word	0x6e6f6973
2000ba5c:	0000000a 	.word	0x0000000a

2000ba60 <g_config_reg_lut>:
2000ba60:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000ba70:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000ba80:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000ba90:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000baa0:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000bab0:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000bac0:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000bad0:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

2000bae0 <g_gpio_irqn_lut>:
2000bae0:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
2000baf0:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000bb00:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000bb10:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000bb20 <C.18.2576>:
2000bb20:	00000001 00000002 00000004 00000001     ................

2000bb30 <_global_impure_ptr>:
2000bb30:	2000bdf0 00000043 0000000a              ... C.......

2000bb3c <blanks.3595>:
2000bb3c:	20202020 20202020 20202020 20202020                     

2000bb4c <zeroes.3596>:
2000bb4c:	30303030 30303030 30303030 30303030     0000000000000000
2000bb5c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000bb6c:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000bb7c:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000bb8c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000bb9c:	00000030                                0...

2000bba0 <blanks.3577>:
2000bba0:	20202020 20202020 20202020 20202020                     

2000bbb0 <zeroes.3578>:
2000bbb0:	30303030 30303030 30303030 30303030     0000000000000000
2000bbc0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

2000bbd0 <__sf_fake_stdin>:
	...

2000bbf0 <__sf_fake_stdout>:
	...

2000bc10 <__sf_fake_stderr>:
	...

2000bc30 <charset>:
2000bc30:	2000bc68                                h.. 

2000bc34 <lconv>:
2000bc34:	2000bc64 2000bb6c 2000bb6c 2000bb6c     d.. l.. l.. l.. 
2000bc44:	2000bb6c 2000bb6c 2000bb6c 2000bb6c     l.. l.. l.. l.. 
2000bc54:	2000bb6c 2000bb6c ffffffff ffffffff     l.. l.. ........
2000bc64:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
2000bc74:	00000000                                ....

2000bc78 <__mprec_tens>:
2000bc78:	00000000 3ff00000 00000000 40240000     .......?......$@
2000bc88:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000bc98:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000bca8:	00000000 412e8480 00000000 416312d0     .......A......cA
2000bcb8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000bcc8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000bcd8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000bce8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000bcf8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000bd08:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000bd18:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000bd28:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000bd38:	79d99db4 44ea7843                       ...yCx.D

2000bd40 <p05.2463>:
2000bd40:	00000005 00000019 0000007d 00000000     ........}.......

2000bd50 <__mprec_bigtens>:
2000bd50:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000bd60:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000bd70:	7f73bf3c 75154fdd                       <.s..O.u

2000bd78 <__mprec_tinytens>:
2000bd78:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000bd88:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000bd98:	64ac6f43 0ac80628                       Co.d(...

2000bda0 <_init>:
2000bda0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000bda2:	bf00      	nop
2000bda4:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000bda6:	bc08      	pop	{r3}
2000bda8:	469e      	mov	lr, r3
2000bdaa:	4770      	bx	lr

2000bdac <_fini>:
2000bdac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000bdae:	bf00      	nop
2000bdb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000bdb2:	bc08      	pop	{r3}
2000bdb4:	469e      	mov	lr, r3
2000bdb6:	4770      	bx	lr

2000bdb8 <__frame_dummy_init_array_entry>:
2000bdb8:	0485 2000                                   ... 

2000bdbc <__do_global_dtors_aux_fini_array_entry>:
2000bdbc:	0471 2000                                   q.. 
