Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: pcb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pcb.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pcb"
Output Format                      : NGC
Target Device                      : xc3s700an-5-fgg484

---- Source Options
Top Module Name                    : pcb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../Uart_run/ISE/uart_fifo"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../lib/synchro.v" in library work
Module <synchro> compiled
Compiling verilog file "../../../lib/glitch_free.v" in library work
Module <sync_pulse> compiled
Compiling verilog file "../../rtl/ps2_host_tx.v" in library work
Module <glitch_free> compiled
Compiling verilog file "../../rtl/ps2_host_rx.v" in library work
Module <ps2_host_tx> compiled
Compiling verilog file "../../rtl/disp_rom.v" in library work
Compiling verilog include file "../../rtl/ps2_define.vh"
Module <ps2_host_rx> compiled
Compiling verilog include file "../../rtl/ps2_pkg.vh"
Compiling verilog file "../../../lib/io_filter.v" in library work
Module <disp_rom> compiled
Compiling verilog file "../../../Uart_run/rtl/uart_tx.v" in library work
Module <io_filter> compiled
Compiling verilog file "../../../Uart_run/rtl/uart_rx.v" in library work
Module <uart_tx> compiled
Compiling verilog file "../../../Uart_run/rtl/baud_rate_generator.v" in library work
Module <uart_rx> compiled
Compiling verilog file "../../../Uart_run/ISE/uart_fifo/uart_fifo.v" in library work
Module <baud_rate_generator> compiled
Compiling verilog file "../../rtl/ps2_host_rxtx.v" in library work
Module <uart_fifo> compiled
Compiling verilog file "../../rtl/ps2_host_monitor.v" in library work
Compiling verilog include file "../../rtl/ps2_define.vh"
Module <ps2_host_rxtx> compiled
Compiling verilog include file "../../rtl/ps2_pkg.vh"
Compiling verilog file "../../rtl/ps2_host_cm.v" in library work
Compiling verilog include file "../../rtl/ps2_define.vh"
Module <ps2_host_monitor> compiled
Compiling verilog include file "../../rtl/ps2_pkg.vh"
Compiling verilog file "../../../lib/debounce.v" in library work
Module <ps2_host_cm> compiled
Compiling verilog file "../../../Uart_run/rtl/uart.v" in library work
Module <debounce> compiled
Compiling verilog file "../../rtl/ps2_host_top.v" in library work
Compiling verilog include file "../../rtl/ps2_define.vh"
Module <uart> compiled
Compiling verilog file "analyzer_clock.v" in library work
Module <ps2_host_top> compiled
Compiling verilog file "../../../lib/btn_filter.v" in library work
Module <analyzer_clock> compiled
Compiling verilog file "../../rtl/pcb.v" in library work
Module <btn_filter> compiled
Compiling verilog include file "../../rtl/ps2_pkg.vh"
Module <pcb> compiled
No errors in compilation
Analysis of file <"pcb.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <pcb> in library <work> with parameters.
	ACK = "00000000000000000000000000001010"
	BYTE_1 = "00000000000000000000000000001110"
	BYTE_2 = "00000000000000000000000000001111"
	BYTE_3 = "00000000000000000000000000010000"
	DEVICE_ID = "00000000000000000000000000001100"
	DISAB_DATA_REP = "00000000000000000000000000000110"
	ENABLE_DATA_REP = "00000000000000000000000000000101"
	GET_DEVICE_ID = "00000000000000000000000000000011"
	INVALID_ACK = "00000000000000000000000000001011"
	INVALID_CMD = "00000000000000000000000000000000"
	PS2_CMD_DISAB_DATA_REP = "11110101"
	PS2_CMD_ENABLE_DATA_REP = "11110100"
	PS2_CMD_GET_DEVICE_ID = "11110010"
	PS2_CMD_RESET_CMD = "11111111"
	PS2_CMD_SET_DEFAULT = "11110110"
	PS2_CMD_SET_REMOTE_MODE = "11110000"
	PS2_CMD_SET_SAMPLE_RATE = "11110011"
	PS2_CMD_SET_STREAM_MODE = "11101010"
	PS2_CMD_STATUS_REQ = "11111001"
	PS2_RD_ACK = "11111010"
	PS2_RD_PASS = "10101010"
	RESET_CMD = "00000000000000000000000000000001"
	SET_DEFAULT = "00000000000000000000000000000111"
	SET_REMOTE_MODE = "00000000000000000000000000000010"
	SET_SAMPLE_RATE = "00000000000000000000000000000100"
	SET_STREAM_MODE = "00000000000000000000000000001001"
	STATUS_REQ = "00000000000000000000000000001000"
	TEST_PASS = "00000000000000000000000000001101"

Analyzing hierarchy for module <analyzer_clock> in library <work>.

Analyzing hierarchy for module <btn_filter> in library <work> with parameters.
	PIN_NUM = "00000000000000000000000000000001"

Analyzing hierarchy for module <ps2_host_top> in library <work>.

Analyzing hierarchy for module <uart> in library <work> with parameters.
	BIT_N_CLK_CNT = "00000000000000000000000000001000"
	BIT_N_CLK_CNT_19200 = "00000000000000000000000000001000"
	N_50M_DIV_19200 = "00000000000000000000000010100011"
	N_50M_DIV_BAUD = "00000000000000000000000010100011"

Analyzing hierarchy for module <synchro> in library <work> with parameters.
	INITIALIZE = "LOGIC0"

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	NBITS = "00000000000000000000000000010100"
	NDELAY = "00000000000010011110101100010000"

Analyzing hierarchy for module <ps2_host_cm> in library <work> with parameters.
	ACK = "00000000000000000000000000001010"
	BYTE_1 = "00000000000000000000000000001110"
	BYTE_2 = "00000000000000000000000000001111"
	BYTE_3 = "00000000000000000000000000010000"
	DEVICE_ID = "00000000000000000000000000001100"
	DISAB_DATA_REP = "00000000000000000000000000000110"
	ENABLE_DATA_REP = "00000000000000000000000000000101"
	GET_DEVICE_ID = "00000000000000000000000000000011"
	IDLE = "000"
	INIT_STATUS = "010"
	INVALID_ACK = "00000000000000000000000000001011"
	INVALID_CMD = "00000000000000000000000000000000"
	PS2_CMD_DISAB_DATA_REP = "11110101"
	PS2_CMD_ENABLE_DATA_REP = "11110100"
	PS2_CMD_GET_DEVICE_ID = "11110010"
	PS2_CMD_RESET_CMD = "11111111"
	PS2_CMD_SET_DEFAULT = "11110110"
	PS2_CMD_SET_REMOTE_MODE = "11110000"
	PS2_CMD_SET_SAMPLE_RATE = "11110011"
	PS2_CMD_SET_STREAM_MODE = "11101010"
	PS2_CMD_STATUS_REQ = "11111001"
	PS2_RD_ACK = "11111010"
	PS2_RD_PASS = "10101010"
	RD_BYTE_2 = "100"
	RD_BYTE_3 = "101"
	RD_DEVICE_ID = "011"
	RESET_CMD = "00000000000000000000000000000001"
	SET_DEFAULT = "00000000000000000000000000000111"
	SET_REMOTE_MODE = "00000000000000000000000000000010"
	SET_SAMPLE_RATE = "00000000000000000000000000000100"
	SET_STREAM_MODE = "00000000000000000000000000001001"
	STATUS_REQ = "00000000000000000000000000001000"
	TEST_PASS = "00000000000000000000000000001101"
	WAIT_CMD_ACK = "001"

Analyzing hierarchy for module <ps2_host_monitor> in library <work> with parameters.
	ACK = "00000000000000000000000000001010"
	BYTE_1 = "00000000000000000000000000001110"
	BYTE_2 = "00000000000000000000000000001111"
	BYTE_3 = "00000000000000000000000000010000"
	DEVICE_ID = "00000000000000000000000000001100"
	DISAB_DATA_REP = "00000000000000000000000000000110"
	ENABLE_DATA_REP = "00000000000000000000000000000101"
	GET_DEVICE_ID = "00000000000000000000000000000011"
	HOST_DEVICE_DISP_CHARS_NUM = "1011"
	INVALID_ACK = "00000000000000000000000000001011"
	INVALID_CMD = "00000000000000000000000000000000"
	PS2_CMD_DISAB_DATA_REP = "11110101"
	PS2_CMD_ENABLE_DATA_REP = "11110100"
	PS2_CMD_GET_DEVICE_ID = "11110010"
	PS2_CMD_RESET_CMD = "11111111"
	PS2_CMD_SET_DEFAULT = "11110110"
	PS2_CMD_SET_REMOTE_MODE = "11110000"
	PS2_CMD_SET_SAMPLE_RATE = "11110011"
	PS2_CMD_SET_STREAM_MODE = "11101010"
	PS2_CMD_STATUS_REQ = "11111001"
	PS2_RD_ACK = "11111010"
	PS2_RD_PASS = "10101010"
	RESET_CMD = "00000000000000000000000000000001"
	SET_DEFAULT = "00000000000000000000000000000111"
	SET_REMOTE_MODE = "00000000000000000000000000000010"
	SET_SAMPLE_RATE = "00000000000000000000000000000100"
	SET_STREAM_MODE = "00000000000000000000000000001001"
	STATUS_REQ = "00000000000000000000000000001000"
	TEST_PASS = "00000000000000000000000000001101"

Analyzing hierarchy for module <ps2_host_rxtx> in library <work>.

Analyzing hierarchy for module <baud_rate_generator> in library <work> with parameters.
	M = "00000000000000000000000010100011"
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <uart_rx> in library <work> with parameters.
	BIT_0 = "0010"
	BIT_1 = "0011"
	BIT_2 = "0100"
	BIT_3 = "0101"
	BIT_4 = "0110"
	BIT_5 = "0111"
	BIT_6 = "1000"
	BIT_7 = "1001"
	BIT_START = "0001"
	BIT_STOP = "1010"
	IDLE = "0000"

Analyzing hierarchy for module <uart_tx> in library <work> with parameters.
	BIT_0 = "0010"
	BIT_1 = "0011"
	BIT_2 = "0100"
	BIT_3 = "0101"
	BIT_4 = "0110"
	BIT_5 = "0111"
	BIT_6 = "1000"
	BIT_7 = "1001"
	BIT_START = "0001"
	BIT_STOP = "1010"
	IDLE = "0000"

Analyzing hierarchy for module <disp_rom> in library <work> with parameters.
	ACK = "00000000000000000000000000001010"
	BYTE_1 = "00000000000000000000000000001110"
	BYTE_2 = "00000000000000000000000000001111"
	BYTE_3 = "00000000000000000000000000010000"
	DEVICE_ID = "00000000000000000000000000001100"
	DISAB_DATA_REP = "00000000000000000000000000000110"
	ENABLE_DATA_REP = "00000000000000000000000000000101"
	GET_DEVICE_ID = "00000000000000000000000000000011"
	IDX_BITS_WIDTH = "00000000000000000000000000000101"
	INVALID_ACK = "00000000000000000000000000001011"
	INVALID_CMD = "00000000000000000000000000000000"
	PS2_CMD_DISAB_DATA_REP = "11110101"
	PS2_CMD_ENABLE_DATA_REP = "11110100"
	PS2_CMD_GET_DEVICE_ID = "11110010"
	PS2_CMD_RESET_CMD = "11111111"
	PS2_CMD_SET_DEFAULT = "11110110"
	PS2_CMD_SET_REMOTE_MODE = "11110000"
	PS2_CMD_SET_SAMPLE_RATE = "11110011"
	PS2_CMD_SET_STREAM_MODE = "11101010"
	PS2_CMD_STATUS_REQ = "11111001"
	PS2_RD_ACK = "11111010"
	PS2_RD_PASS = "10101010"
	RESET_CMD = "00000000000000000000000000000001"
	SET_DEFAULT = "00000000000000000000000000000111"
	SET_REMOTE_MODE = "00000000000000000000000000000010"
	SET_SAMPLE_RATE = "00000000000000000000000000000100"
	SET_STREAM_MODE = "00000000000000000000000000001001"
	STATUS_REQ = "00000000000000000000000000001000"
	TEST_PASS = "00000000000000000000000000001101"

Analyzing hierarchy for module <io_filter> in library <work> with parameters.
	PIN_NUM = "00000000000000000000000000000010"

Analyzing hierarchy for module <ps2_host_tx> in library <work> with parameters.
	ACK = "00000000000000000000000000000101"
	DATA = "00000000000000000000000000000011"
	IDLE = "00000000000000000000000000000000"
	NUM_OF_BITS_FOR_100US = "00000000000000000000000000001101"
	RESET = "00000000000000000000000000000001"
	START = "00000000000000000000000000000010"
	STOP = "00000000000000000000000000000100"
	WAIT = "00000000000000000000000000000110"

Analyzing hierarchy for module <ps2_host_rx> in library <work> with parameters.
	CHECK = "10"
	DATA = "01"
	DONE = "11"
	IDLE = "00"

Analyzing hierarchy for module <synchro> in library <work> with parameters.
	INITIALIZE = "LOGIC0"

Analyzing hierarchy for module <glitch_free> in library <work> with parameters.
	NBITS = "00000000000000000000000000000100"
	NDELAY = "1010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pcb>.
	ACK = 32'sb00000000000000000000000000001010
	BYTE_1 = 32'sb00000000000000000000000000001110
	BYTE_2 = 32'sb00000000000000000000000000001111
	BYTE_3 = 32'sb00000000000000000000000000010000
	DEVICE_ID = 32'sb00000000000000000000000000001100
	DISAB_DATA_REP = 32'sb00000000000000000000000000000110
	ENABLE_DATA_REP = 32'sb00000000000000000000000000000101
	GET_DEVICE_ID = 32'sb00000000000000000000000000000011
	INVALID_ACK = 32'sb00000000000000000000000000001011
	INVALID_CMD = 32'sb00000000000000000000000000000000
	PS2_CMD_DISAB_DATA_REP = 8'b11110101
	PS2_CMD_ENABLE_DATA_REP = 8'b11110100
	PS2_CMD_GET_DEVICE_ID = 8'b11110010
	PS2_CMD_RESET_CMD = 8'b11111111
	PS2_CMD_SET_DEFAULT = 8'b11110110
	PS2_CMD_SET_REMOTE_MODE = 8'b11110000
	PS2_CMD_SET_SAMPLE_RATE = 8'b11110011
	PS2_CMD_SET_STREAM_MODE = 8'b11101010
	PS2_CMD_STATUS_REQ = 8'b11111001
	PS2_RD_ACK = 8'b11111010
	PS2_RD_PASS = 8'b10101010
	RESET_CMD = 32'sb00000000000000000000000000000001
	SET_DEFAULT = 32'sb00000000000000000000000000000111
	SET_REMOTE_MODE = 32'sb00000000000000000000000000000010
	SET_SAMPLE_RATE = 32'sb00000000000000000000000000000100
	SET_STREAM_MODE = 32'sb00000000000000000000000000001001
	STATUS_REQ = 32'sb00000000000000000000000000001000
	TEST_PASS = 32'sb00000000000000000000000000001101
Module <pcb> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  yes" for instance <ps2_host_top_inst> in unit <pcb>.
    Set user-defined property "KEEP_HIERARCHY =  yes" for instance <uart_inst> in unit <pcb>.
    Set user-defined property "KEEP =  yes" for signal <analyzer_clk>.
    Set user-defined property "KEEP =  yes" for signal <clk_50mhz_i>.
    Set user-defined property "KEEP =  yes" for signal <clk_100mhz>.
    Set user-defined property "KEEP =  true" for signal <uart_wr_data>.
    Set user-defined property "KEEP =  true" for signal <uart_rd_en>.
    Set user-defined property "KEEP =  true" for signal <uart_rddata_valid>.
    Set user-defined property "KEEP =  true" for signal <uart_rx_empty>.
    Set user-defined property "KEEP =  true" for signal <uart_wr_en>.
    Set user-defined property "KEEP =  true" for signal <uart_rx>.
    Set user-defined property "KEEP =  true" for signal <uart_rd_data>.
    Set user-defined property "KEEP =  true" for signal <uart_tx>.
Analyzing module <analyzer_clock> in library <work>.
Module <analyzer_clock> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  10.000000" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "CLKIN_PERIOD =  20.000000" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "CLK_FEEDBACK =  2X" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST1> in unit <analyzer_clock>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST2> in unit <analyzer_clock>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U1_CLKIN_IBUFG_INST> in unit <analyzer_clock>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <U1_CLKIN_IBUFG_INST> in unit <analyzer_clock>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <U1_CLKIN_IBUFG_INST> in unit <analyzer_clock>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U1_CLKIN_IBUFG_INST> in unit <analyzer_clock>.
    Set user-defined property "INIT =  1" for instance <U2_FDS_INST> in unit <analyzer_clock>.
    Set user-defined property "INIT =  0" for instance <U2_FD1_INST> in unit <analyzer_clock>.
    Set user-defined property "INIT =  0" for instance <U2_FD2_INST> in unit <analyzer_clock>.
    Set user-defined property "INIT =  0" for instance <U2_FD3_INST> in unit <analyzer_clock>.
Analyzing module <btn_filter> in library <work>.
	PIN_NUM = 32'sb00000000000000000000000000000001
Module <btn_filter> is correct for synthesis.
 
Analyzing module <synchro> in library <work>.
	INITIALIZE = "LOGIC0"
Module <synchro> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <use_fdc.fda> in unit <synchro>.
    Set user-defined property "INIT =  0" for instance <use_fdc.fdb> in unit <synchro>.
Analyzing module <debounce> in library <work>.
	NBITS = 32'sb00000000000000000000000000010100
	NDELAY = 32'sb00000000000010011110101100010000
Module <debounce> is correct for synthesis.
 
Analyzing module <ps2_host_top> in library <work>.
Module <ps2_host_top> is correct for synthesis.
 
    Set user-defined property "KEEP =  true" for signal <uart_wr_data> in unit <ps2_host_top>.
    Set user-defined property "KEEP =  true" for signal <uart_wr_en> in unit <ps2_host_top>.
    Set user-defined property "KEEP =  true" for signal <uart_is_ready>.
    Set user-defined property "KEEP =  true" for signal <host_data_xfr>.
    Set user-defined property "KEEP =  true" for signal <comment_data_xfr>.
    Set user-defined property "KEEP =  true" for signal <data_xfr_int>.
    Set user-defined property "KEEP =  true" for signal <device_data_xfr>.
Analyzing module <ps2_host_cm> in library <work>.
	ACK = 32'sb00000000000000000000000000001010
	BYTE_1 = 32'sb00000000000000000000000000001110
	BYTE_2 = 32'sb00000000000000000000000000001111
	BYTE_3 = 32'sb00000000000000000000000000010000
	DEVICE_ID = 32'sb00000000000000000000000000001100
	DISAB_DATA_REP = 32'sb00000000000000000000000000000110
	ENABLE_DATA_REP = 32'sb00000000000000000000000000000101
	GET_DEVICE_ID = 32'sb00000000000000000000000000000011
	IDLE = 3'b000
	INIT_STATUS = 3'b010
	INVALID_ACK = 32'sb00000000000000000000000000001011
	INVALID_CMD = 32'sb00000000000000000000000000000000
	PS2_CMD_DISAB_DATA_REP = 8'b11110101
	PS2_CMD_ENABLE_DATA_REP = 8'b11110100
	PS2_CMD_GET_DEVICE_ID = 8'b11110010
	PS2_CMD_RESET_CMD = 8'b11111111
	PS2_CMD_SET_DEFAULT = 8'b11110110
	PS2_CMD_SET_REMOTE_MODE = 8'b11110000
	PS2_CMD_SET_SAMPLE_RATE = 8'b11110011
	PS2_CMD_SET_STREAM_MODE = 8'b11101010
	PS2_CMD_STATUS_REQ = 8'b11111001
	PS2_RD_ACK = 8'b11111010
	PS2_RD_PASS = 8'b10101010
	RD_BYTE_2 = 3'b100
	RD_BYTE_3 = 3'b101
	RD_DEVICE_ID = 3'b011
	RESET_CMD = 32'sb00000000000000000000000000000001
	SET_DEFAULT = 32'sb00000000000000000000000000000111
	SET_REMOTE_MODE = 32'sb00000000000000000000000000000010
	SET_SAMPLE_RATE = 32'sb00000000000000000000000000000100
	SET_STREAM_MODE = 32'sb00000000000000000000000000001001
	STATUS_REQ = 32'sb00000000000000000000000000001000
	TEST_PASS = 32'sb00000000000000000000000000001101
	WAIT_CMD_ACK = 3'b001
Module <ps2_host_cm> is correct for synthesis.
 
    Set user-defined property "USELOWSKEWLINES =  TRUE" for signal <comment_xfr_end>.
Analyzing module <ps2_host_monitor> in library <work>.
	ACK = 32'sb00000000000000000000000000001010
	BYTE_1 = 32'sb00000000000000000000000000001110
	BYTE_2 = 32'sb00000000000000000000000000001111
	BYTE_3 = 32'sb00000000000000000000000000010000
	DEVICE_ID = 32'sb00000000000000000000000000001100
	DISAB_DATA_REP = 32'sb00000000000000000000000000000110
	ENABLE_DATA_REP = 32'sb00000000000000000000000000000101
	GET_DEVICE_ID = 32'sb00000000000000000000000000000011
	HOST_DEVICE_DISP_CHARS_NUM = 4'b1011
	INVALID_ACK = 32'sb00000000000000000000000000001011
	INVALID_CMD = 32'sb00000000000000000000000000000000
	PS2_CMD_DISAB_DATA_REP = 8'b11110101
	PS2_CMD_ENABLE_DATA_REP = 8'b11110100
	PS2_CMD_GET_DEVICE_ID = 8'b11110010
	PS2_CMD_RESET_CMD = 8'b11111111
	PS2_CMD_SET_DEFAULT = 8'b11110110
	PS2_CMD_SET_REMOTE_MODE = 8'b11110000
	PS2_CMD_SET_SAMPLE_RATE = 8'b11110011
	PS2_CMD_SET_STREAM_MODE = 8'b11101010
	PS2_CMD_STATUS_REQ = 8'b11111001
	PS2_RD_ACK = 8'b11111010
	PS2_RD_PASS = 8'b10101010
	RESET_CMD = 32'sb00000000000000000000000000000001
	SET_DEFAULT = 32'sb00000000000000000000000000000111
	SET_REMOTE_MODE = 32'sb00000000000000000000000000000010
	SET_SAMPLE_RATE = 32'sb00000000000000000000000000000100
	SET_STREAM_MODE = 32'sb00000000000000000000000000001001
	STATUS_REQ = 32'sb00000000000000000000000000001000
	TEST_PASS = 32'sb00000000000000000000000000001101
"../../rtl/ps2_host_monitor.v" line 112: Found Parallel Case directive in module <ps2_host_monitor>.
"../../rtl/ps2_host_monitor.v" line 134: Found Parallel Case directive in module <ps2_host_monitor>.
Module <ps2_host_monitor> is correct for synthesis.
 
    Set property "equivalent_register_removal = false" for signal <char_idx_clone>.
    Set property "equivalent_register_removal = false" for signal <char_idx>.
Analyzing module <disp_rom> in library <work>.
	ACK = 32'sb00000000000000000000000000001010
	BYTE_1 = 32'sb00000000000000000000000000001110
	BYTE_2 = 32'sb00000000000000000000000000001111
	BYTE_3 = 32'sb00000000000000000000000000010000
	DEVICE_ID = 32'sb00000000000000000000000000001100
	DISAB_DATA_REP = 32'sb00000000000000000000000000000110
	ENABLE_DATA_REP = 32'sb00000000000000000000000000000101
	GET_DEVICE_ID = 32'sb00000000000000000000000000000011
	IDX_BITS_WIDTH = 32'sb00000000000000000000000000000101
	INVALID_ACK = 32'sb00000000000000000000000000001011
	INVALID_CMD = 32'sb00000000000000000000000000000000
	PS2_CMD_DISAB_DATA_REP = 8'b11110101
	PS2_CMD_ENABLE_DATA_REP = 8'b11110100
	PS2_CMD_GET_DEVICE_ID = 8'b11110010
	PS2_CMD_RESET_CMD = 8'b11111111
	PS2_CMD_SET_DEFAULT = 8'b11110110
	PS2_CMD_SET_REMOTE_MODE = 8'b11110000
	PS2_CMD_SET_SAMPLE_RATE = 8'b11110011
	PS2_CMD_SET_STREAM_MODE = 8'b11101010
	PS2_CMD_STATUS_REQ = 8'b11111001
	PS2_RD_ACK = 8'b11111010
	PS2_RD_PASS = 8'b10101010
	RESET_CMD = 32'sb00000000000000000000000000000001
	SET_DEFAULT = 32'sb00000000000000000000000000000111
	SET_REMOTE_MODE = 32'sb00000000000000000000000000000010
	SET_SAMPLE_RATE = 32'sb00000000000000000000000000000100
	SET_STREAM_MODE = 32'sb00000000000000000000000000001001
	STATUS_REQ = 32'sb00000000000000000000000000001000
	TEST_PASS = 32'sb00000000000000000000000000001101
"../../rtl/disp_rom.v" line 57: Found Parallel Case directive in module <disp_rom>.
Module <disp_rom> is correct for synthesis.
 
Analyzing module <ps2_host_rxtx> in library <work>.
Module <ps2_host_rxtx> is correct for synthesis.
 
Analyzing module <io_filter> in library <work>.
	PIN_NUM = 32'sb00000000000000000000000000000010
Module <io_filter> is correct for synthesis.
 
Analyzing module <glitch_free> in library <work>.
	NBITS = 32'sb00000000000000000000000000000100
	NDELAY = 4'b1010
Module <glitch_free> is correct for synthesis.
 
Analyzing module <ps2_host_tx> in library <work>.
	ACK = 32'sb00000000000000000000000000000101
	DATA = 32'sb00000000000000000000000000000011
	IDLE = 32'sb00000000000000000000000000000000
	NUM_OF_BITS_FOR_100US = 32'sb00000000000000000000000000001101
	RESET = 32'sb00000000000000000000000000000001
	START = 32'sb00000000000000000000000000000010
	STOP = 32'sb00000000000000000000000000000100
	WAIT = 32'sb00000000000000000000000000000110
"../../rtl/ps2_host_tx.v" line 74: Found Parallel Case directive in module <ps2_host_tx>.
"../../rtl/ps2_host_tx.v" line 88: Found Parallel Case directive in module <ps2_host_tx>.
Module <ps2_host_tx> is correct for synthesis.
 
    Set user-defined property "KEEP =  true" for signal <ps2_clk_in> in unit <ps2_host_tx>.
    Set user-defined property "KEEP =  true" for signal <ps2_data_in> in unit <ps2_host_tx>.
    Set user-defined property "KEEP =  true" for signal <ps2_wr_stb> in unit <ps2_host_tx>.
    Set user-defined property "KEEP =  true" for signal <ps2_wr_data> in unit <ps2_host_tx>.
    Set user-defined property "KEEP =  true" for signal <ps2_clk_out> in unit <ps2_host_tx>.
    Set user-defined property "KEEP =  true" for signal <ps2_data_out_en> in unit <ps2_host_tx>.
    Set user-defined property "KEEP =  true" for signal <ps2_data_out> in unit <ps2_host_tx>.
    Set user-defined property "KEEP =  true" for signal <ps2_go>.
    Set user-defined property "KEEP =  true" for signal <state_nxt>.
    Set user-defined property "KEEP =  true" for signal <delay_cntr>.
    Set user-defined property "KEEP =  true" for signal <load_dout>.
    Set user-defined property "KEEP =  true" for signal <dec_cntr>.
    Set user-defined property "KEEP =  true" for signal <load_cntr>.
    Set user-defined property "KEEP =  true" for signal <state_r>.
    Set user-defined property "KEEP =  true" for signal <cntr_zero>.
Analyzing module <ps2_host_rx> in library <work>.
	CHECK = 2'b10
	DATA = 2'b01
	DONE = 2'b11
	IDLE = 2'b00
Module <ps2_host_rx> is correct for synthesis.
 
    Set user-defined property "KEEP =  true" for signal <ps2_clk_nep>.
    Set user-defined property "KEEP =  true" for signal <state_nxt>.
    Set user-defined property "KEEP =  true" for signal <state_r>.
Analyzing module <uart> in library <work>.
	BIT_N_CLK_CNT = 32'sb00000000000000000000000000001000
	BIT_N_CLK_CNT_19200 = 32'sb00000000000000000000000000001000
	N_50M_DIV_19200 = 32'sb00000000000000000000000010100011
	N_50M_DIV_BAUD = 32'sb00000000000000000000000010100011
WARNING:Xst:2211 - "../../../Uart_run/ISE/uart_fifo/uart_fifo.v" line 47: Instantiating black box module <uart_fifo>.
WARNING:Xst:2211 - "../../../Uart_run/ISE/uart_fifo/uart_fifo.v" line 70: Instantiating black box module <uart_fifo>.
Module <uart> is correct for synthesis.
 
Analyzing module <baud_rate_generator> in library <work>.
	M = 32'sb00000000000000000000000010100011
	N = 32'sb00000000000000000000000000001000
Module <baud_rate_generator> is correct for synthesis.
 
Analyzing module <uart_rx> in library <work>.
	BIT_0 = 4'b0010
	BIT_1 = 4'b0011
	BIT_2 = 4'b0100
	BIT_3 = 4'b0101
	BIT_4 = 4'b0110
	BIT_5 = 4'b0111
	BIT_6 = 4'b1000
	BIT_7 = 4'b1001
	BIT_START = 4'b0001
	BIT_STOP = 4'b1010
	IDLE = 4'b0000
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx> in library <work>.
	BIT_0 = 4'b0010
	BIT_1 = 4'b0011
	BIT_2 = 4'b0100
	BIT_3 = 4'b0101
	BIT_4 = 4'b0110
	BIT_5 = 4'b0111
	BIT_6 = 4'b1000
	BIT_7 = 4'b1001
	BIT_START = 4'b0001
	BIT_STOP = 4'b1010
	IDLE = 4'b0000
Module <uart_tx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <gen_comment_sel/i> in unit <ps2_host_cm> has a constant value of 10001 during circuit operation. The register is replaced by logic.

Synthesizing Unit <debounce>.
    Related source file is "../../../lib/debounce.v".
    Found 1-bit register for signal <DataClean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit register for signal <data_i>.
    Found 1-bit xor2 for signal <data_i$xor0000> created at line 48.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <ps2_host_cm>.
    Related source file is "../../rtl/ps2_host_cm.v".
    Using one-hot encoding for signal <state_r>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_r> of Case statement line 217 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_r> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <data_is_byte_1>.
    Found 1-bit register for signal <data_is_byte_2>.
    Found 1-bit register for signal <data_is_byte_3>.
    Found 1-bit register for signal <cmd_rd_en>.
    Found 1-bit register for signal <device_data_xfr>.
    Found 17-bit register for signal <comment_sel>.
    Found 1-bit register for signal <comment_data_xfr>.
    Found 1-bit register for signal <host_data_xfr>.
    Found 1-bit register for signal <data_is_ack>.
    Found 1-bit register for signal <data_is_device_id>.
    Found 1-bit register for signal <data_is_init_status>.
    Found 1-bit register for signal <data_is_wrong_ack>.
    Found 6-bit register for signal <follow_state_r>.
    Found 8-bit register for signal <pre_cmd>.
    Found 6-bit register for signal <state_r>.
    Found 1-bit register for signal <uart_is_ready_1d>.
    Found 1-bit xor2 for signal <uart_is_ready_change>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <ps2_host_cm> synthesized.


Synthesizing Unit <disp_rom>.
    Related source file is "../../rtl/disp_rom.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 32x16-bit ROM for signal <char_idx$rom0000>.
    Found 16x80-bit ROM for signal <$rom0000>.
    Found 8-bit register for signal <comment_data_out>.
    Summary:
	inferred   2 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <disp_rom> synthesized.


Synthesizing Unit <ps2_host_tx>.
    Related source file is "../../rtl/ps2_host_tx.v".
WARNING:Xst:646 - Signal <tran_err_no_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cntr_zero>.
    Found 4-bit register for signal <data_cnt>.
    Found 4-bit subtractor for signal <data_cnt_nxt$addsub0000> created at line 150.
    Found 9-bit register for signal <data_out>.
    Found 9-bit 4-to-1 multiplexer for signal <data_out$mux0000> created at line 88.
    Found 13-bit register for signal <delay_cntr>.
    Found 13-bit subtractor for signal <delay_cntr$addsub0000> created at line 76.
    Found 13-bit 4-to-1 multiplexer for signal <delay_cntr$mux0000> created at line 74.
    Found 1-bit xor8 for signal <parity$xor0000> created at line 82.
    Found 1-bit register for signal <ps2_clk_in_1d>.
    Found 3-bit register for signal <state_r>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  22 Multiplexer(s).
	inferred   1 Xor(s).
Unit <ps2_host_tx> synthesized.


Synthesizing Unit <ps2_host_rx>.
    Related source file is "../../rtl/ps2_host_rx.v".
WARNING:Xst:646 - Signal <ps2_rx_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:697 - FSM extraction is enabled. Signal <state_r> cannot be preserved.
    Found 1-bit register for signal <ps2_rddata_valid>.
    Found 10-bit register for signal <data_in>.
    Found 13-bit down counter for signal <ps2_clk_cnt>.
    Found 13-bit comparator greater for signal <ps2_clk_cnt$cmp_gt0000> created at line 65.
    Found 1-bit register for signal <ps2_clk_in_1d>.
    Found 1-bit register for signal <ps2_rd_data_err>.
    Found 4-bit register for signal <shift_bits_cnt>.
    Found 4-bit subtractor for signal <shift_bits_cnt_nxt$addsub0000> created at line 126.
    Found 1-bit xor9 for signal <state_r$xor0000> created at line 132.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <ps2_host_rx> synthesized.


Synthesizing Unit <glitch_free>.
    Related source file is "../../../lib/glitch_free.v".
    Found 1-bit register for signal <DataClean>.
    Found 4-bit up counter for signal <count>.
    Found 1-bit register for signal <data_i>.
    Found 1-bit xor2 for signal <data_i$xor0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <glitch_free> synthesized.


Synthesizing Unit <baud_rate_generator>.
    Related source file is "../../../Uart_run/rtl/baud_rate_generator.v".
    Found 1-bit register for signal <baud_16x_tick>.
    Found 8-bit up counter for signal <clk_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <baud_rate_generator> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "../../../Uart_run/rtl/uart_rx.v".
    Found finite state machine <FSM_1> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 33                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <baud_16x_tick_cnt>.
    Found 4-bit adder for signal <baud_16x_tick_cnt_nxt$share0000>.
    Found 9-bit register for signal <data_in_r>.
    Found 1-bit register for signal <rx>.
    Found 1-bit register for signal <rx_dly>.
    Found 1-bit register for signal <serial_in_sync>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "../../../Uart_run/rtl/uart_tx.v".
    Found finite state machine <FSM_2> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <baud_16x_tick_cnt>.
    Found 4-bit adder for signal <baud_16x_tick_cnt_nxt$addsub0000> created at line 60.
    Found 9-bit register for signal <data_shift_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <analyzer_clock>.
    Related source file is "analyzer_clock.v".
Unit <analyzer_clock> synthesized.


Synthesizing Unit <uart>.
    Related source file is "../../../Uart_run/rtl/uart.v".
    Found 1-bit register for signal <uart_tx_rdy>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <uart> synthesized.


Synthesizing Unit <synchro>.
    Related source file is "../../../lib/synchro.v".
Unit <synchro> synthesized.


Synthesizing Unit <ps2_host_monitor>.
    Related source file is "../../rtl/ps2_host_monitor.v".
WARNING:Xst:646 - Signal <y_ov> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x_ov> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <ascii_code>.
    Found 1-bit register for signal <uart_wr_en>.
    Found 8-bit register for signal <byte_h_ascii>.
    Found 1-bit register for signal <byte_high_en>.
    Found 8-bit register for signal <byte_l_ascii>.
    Found 1-bit register for signal <byte_low_en>.
    Found 5-bit register for signal <char_idx>.
    Found 5-bit register for signal <char_idx_clone>.
    Found 1-bit register for signal <char_idx_eq_max>.
    Found 5-bit adder for signal <char_idx_nxt$addsub0000> created at line 168.
    Found 1-bit register for signal <comment_data_xfr_1d>.
    Found 8-bit register for signal <data_latch>.
    Found 1-bit register for signal <data_start>.
    Found 8-bit register for signal <device_data_out>.
    Found 8-bit 11-to-1 multiplexer for signal <device_data_out$mux0000> created at line 134.
    Found 1-bit register for signal <device_data_xfr_1d>.
    Found 8-bit register for signal <host_data_out>.
    Found 8-bit 11-to-1 multiplexer for signal <host_data_out$mux0000> created at line 112.
    Found 1-bit register for signal <host_data_xfr_1d>.
    Found 1-bit register for signal <l_btn>.
    Found 1-bit register for signal <m_btn>.
    Found 8-bit register for signal <mouse_mov>.
    Found 8-bit adder for signal <mouse_mov$addsub0000> created at line 224.
    Found 1-bit register for signal <r_btn>.
    Found 1-bit register for signal <x_sig>.
    Found 1-bit register for signal <y_sig>.
    Summary:
	inferred   1 ROM(s).
	inferred  71 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <ps2_host_monitor> synthesized.


Synthesizing Unit <btn_filter>.
    Related source file is "../../../lib/btn_filter.v".
Unit <btn_filter> synthesized.


Synthesizing Unit <io_filter>.
    Related source file is "../../../lib/io_filter.v".
Unit <io_filter> synthesized.


Synthesizing Unit <ps2_host_rxtx>.
    Related source file is "../../rtl/ps2_host_rxtx.v".
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Summary:
	inferred   2 Tristate(s).
Unit <ps2_host_rxtx> synthesized.


Synthesizing Unit <ps2_host_top>.
    Related source file is "../../rtl/ps2_host_top.v".
WARNING:Xst:646 - Signal <ps2_tx_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ps2_rx_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ps2_host_top> synthesized.


Synthesizing Unit <pcb>.
    Related source file is "../../rtl/pcb.v".
WARNING:Xst:646 - Signal <dcm_locked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <clk_50mhz_i> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <clk_100mhz> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1780 - Signal <btn_south_io_filter_pulse> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <analyzer_clk> with a "KEEP" property is assigned but never used. Related logic will not be removed.
Unit <pcb> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit ps2_host_tx Conflict on KEEP property on signal ps2_wr_stb and ps2_go ps2_go signal will be lost.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 1
 16x80-bit ROM                                         : 1
 32x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 7
 13-bit subtractor                                     : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 5
 13-bit down counter                                   : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 79
 1-bit register                                        : 57
 10-bit register                                       : 1
 13-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 5-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 8
 9-bit register                                        : 3
# Comparators                                          : 1
 13-bit comparator greater                             : 1
# Multiplexers                                         : 4
 13-bit 4-to-1 multiplexer                             : 1
 8-bit 11-to-1 multiplexer                             : 2
 9-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 6
 1-bit xor2                                            : 4
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart_inst/uart_tx_inst/state_r/FSM> on signal <state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart_inst/uart_rx_inst/state_r/FSM> on signal <state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ps2_host_top_inst/ps2_host_rxtx_inst/ps2_host_rx_inst/state_r/FSM> on signal <state_r[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Reading core <../../../Uart_run/ISE/uart_fifo/uart_fifo.ngc>.
Loading core <uart_fifo> for timing and area information for instance <uart_fifo_rx>.
Loading core <uart_fifo> for timing and area information for instance <uart_fifo_tx>.
INFO:Xst:2261 - The FF/Latch <follow_state_r_1> in Unit <ps2_host_cm_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <follow_state_r_4> <follow_state_r_5> 
WARNING:Xst:1710 - FF/Latch <follow_state_r_1> (without init value) has a constant value of 0 in block <ps2_host_cm_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_in_r_8> of sequential type is unconnected in block <uart_rx_inst>.
WARNING:Xst:2404 -  FFs/Latches <follow_state_r<5:4>> (without init value) have a constant value of 0 in block <ps2_host_cm>.

Synthesizing (advanced) Unit <ps2_host_tx>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal delay_cntr may hinder XST clustering optimizations.
Unit <ps2_host_tx> synthesized (advanced).
WARNING:Xst:2677 - Node <data_in_r_8> of sequential type is unconnected in block <uart_rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 3
 16x8-bit ROM                                          : 1
 16x80-bit ROM                                         : 1
 32x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 7
 13-bit subtractor                                     : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 5
 13-bit down counter                                   : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 219
 Flip-Flops                                            : 219
# Comparators                                          : 1
 13-bit comparator greater                             : 1
# Multiplexers                                         : 4
 13-bit 4-to-1 multiplexer                             : 1
 8-bit 11-to-1 multiplexer                             : 2
 9-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 4
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <follow_state_r_1> (without init value) has a constant value of 0 in block <ps2_host_cm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <byte_l_ascii_7> (without init value) has a constant value of 0 in block <ps2_host_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_h_ascii_7> (without init value) has a constant value of 0 in block <ps2_host_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <host_data_out_7> (without init value) has a constant value of 0 in block <ps2_host_monitor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <device_data_out_7> (without init value) has a constant value of 0 in block <ps2_host_monitor>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <byte_l_ascii_4> in Unit <ps2_host_monitor> is equivalent to the following FF/Latch, which will be removed : <byte_l_ascii_5> 
INFO:Xst:2261 - The FF/Latch <byte_h_ascii_4> in Unit <ps2_host_monitor> is equivalent to the following FF/Latch, which will be removed : <byte_h_ascii_5> 

Optimizing unit <pcb> ...

Optimizing unit <debounce> ...

Optimizing unit <ps2_host_cm> ...

Optimizing unit <disp_rom> ...

Optimizing unit <ps2_host_tx> ...

Optimizing unit <ps2_host_rx> ...

Optimizing unit <glitch_free> ...

Optimizing unit <baud_rate_generator> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Optimizing unit <analyzer_clock> ...

Optimizing unit <synchro> ...

Optimizing unit <uart> ...

Optimizing unit <ps2_host_monitor> ...

Optimizing unit <io_filter> ...

Optimizing unit <ps2_host_rxtx> ...

Optimizing unit <ps2_host_top> ...
WARNING:Xst:1710 - FF/Latch <ps2_host_monitor_inst/disp_rom_inst/comment_data_out_7> (without init value) has a constant value of 0 in block <ps2_host_top_inst>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ps2_host_rxtx_inst/ps2_host_rx_inst/ps2_clk_in_1d> in Unit <ps2_host_top_inst> is equivalent to the following FF/Latch, which will be removed : <ps2_host_rxtx_inst/ps2_host_tx_inst/ps2_clk_in_1d> 
Found area constraint ratio of 100 (+ 5) on block pcb, actual ratio is 8.
WARNING:Xst:387 - The KEEP property attached to the net <ps2_host_top_inst/uart_is_ready> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <ps2_host_top_inst/data_xfr_int> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <ps2_host_top_inst/uart_wr_data<6>> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <ps2_host_top_inst/uart_wr_data<5>> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <ps2_host_top_inst/uart_wr_data<4>> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <ps2_host_top_inst/uart_wr_data<2>> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <ps2_host_top_inst/uart_wr_data<0>> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
FlipFlop uart_inst/baud_rate_generator_inst/baud_16x_tick has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <uart_inst> :
	Found 2-bit shift register for signal <uart_rx_inst/rx>.
Unit <uart_inst> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 268
 Flip-Flops                                            : 268
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pcb.ngr
Top Level Output File Name         : pcb
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 1110
#      GND                         : 5
#      INV                         : 33
#      LUT1                        : 69
#      LUT2                        : 57
#      LUT2_D                      : 12
#      LUT2_L                      : 8
#      LUT3                        : 130
#      LUT3_D                      : 12
#      LUT3_L                      : 18
#      LUT4                        : 387
#      LUT4_D                      : 20
#      LUT4_L                      : 70
#      MUXCY                       : 144
#      MUXF5                       : 44
#      OR2                         : 1
#      OR3                         : 1
#      VCC                         : 5
#      XORCY                       : 94
# FlipFlops/Latches                : 381
#      FD                          : 10
#      FDC                         : 14
#      FDCE                        : 94
#      FDE                         : 17
#      FDP                         : 4
#      FDPE                        : 6
#      FDR                         : 99
#      FDRE                        : 95
#      FDRS                        : 13
#      FDRSE                       : 13
#      FDS                         : 15
#      FDSE                        : 1
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 6
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 1
# DCMs                             : 2
#      DCM_SP                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-5 

 Number of Slices:                      464  out of   5888     7%  
 Number of Slice Flip Flops:            381  out of  11776     3%  
 Number of 4 input LUTs:                817  out of  11776     6%  
    Number used as logic:               816
    Number used as Shift registers:       1
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    372     1%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                        | Load  |
-----------------------------------+------------------------------------------------------------------------------+-------+
CLK_50M                            | analyzer_clock_inst/DCM_SP_INST1:CLK2X+analyzer_clock_inst/DCM_SP_INST2:CLKDV| 380   |
CLK_50M                            | analyzer_clock_inst/DCM_SP_INST1:CLK2X                                       | 4     |
-----------------------------------+------------------------------------------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
Control Signal                                                            | Buffer(FF name)                                                                                 | Load  |
--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
uart_inst/uart_fifo_rx/BU2/underflow(uart_inst/uart_fifo_rx/BU2/XST_GND:G)| NONE(uart_inst/uart_fifo_rx/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)                         | 56    |
uart_inst/uart_fifo_tx/BU2/underflow(uart_inst/uart_fifo_tx/BU2/XST_GND:G)| NONE(uart_inst/uart_fifo_tx/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)                         | 56    |
ps2_host_top_inst/uart_wr_data<7>(ps2_host_top_inst/XST_GND:G)            | NONE(ps2_host_top_inst/ps2_host_rxtx_inst/io_filter_inst/io_sync_db[0].io_sync_inst/use_fdc.fda)| 4     |
N0(XST_GND:G)                                                             | NONE(top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/use_fdc.fda)                            | 2     |
--------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.245ns (Maximum Frequency: 138.030MHz)
   Minimum input arrival time before clock: 1.378ns
   Maximum output required time after clock: 8.050ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50M'
  Clock period: 7.245ns (frequency: 138.030MHz)
  Total number of paths / destination ports: 9530 / 901
-------------------------------------------------------------------------
Delay:               7.245ns (Levels of Logic = 5)
  Source:            ps2_host_top_inst/ps2_host_monitor_inst/host_data_xfr_1d (FF)
  Destination:       ps2_host_top_inst/ps2_host_cm_inst/comment_sel_16 (FF)
  Source Clock:      CLK_50M rising
  Destination Clock: CLK_50M rising

  Data Path: ps2_host_top_inst/ps2_host_monitor_inst/host_data_xfr_1d to ps2_host_top_inst/ps2_host_cm_inst/comment_sel_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.495   0.752  ps2_host_monitor_inst/host_data_xfr_1d (ps2_host_monitor_inst/host_data_xfr_1d)
     LUT4_D:I3->O          1   0.561   0.359  ps2_host_monitor_inst/uart_wr_data<3>11 (ps2_host_monitor_inst/N22)
     LUT4:I3->O            1   0.561   0.359  ps2_host_monitor_inst/char_idx_end39 (ps2_host_monitor_inst/char_idx_end39)
     LUT4:I3->O            4   0.561   0.522  ps2_host_monitor_inst/char_idx_end47 (ps2_host_monitor_inst/char_idx_end47)
     LUT4:I2->O            7   0.561   0.625  ps2_host_monitor_inst/char_idx_end103 (char_idx_end)
     LUT3:I2->O           17   0.561   0.893  ps2_host_cm_inst/comment_xfr_end1 (ps2_host_cm_inst/comment_xfr_end)
     FDRE:R                    0.435          ps2_host_cm_inst/comment_sel_1
    ----------------------------------------
    Total                      7.245ns (3.735ns logic, 3.510ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50M'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 1)
  Source:            BTN_SOUTH (PAD)
  Destination:       top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/use_fdc.fda (FF)
  Destination Clock: CLK_50M rising

  Data Path: BTN_SOUTH to top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/use_fdc.fda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  BTN_SOUTH_IBUF (BTN_SOUTH_IBUF)
     FDC:D                     0.197          top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/use_fdc.fda
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50M'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              8.050ns (Levels of Logic = 4)
  Source:            ps2_host_top_inst/ps2_host_rxtx_inst/ps2_host_tx_inst/state_r_0 (FF)
  Destination:       PS2_CLK1 (PAD)
  Source Clock:      CLK_50M rising

  Data Path: ps2_host_top_inst/ps2_host_rxtx_inst/ps2_host_tx_inst/state_r_0 to PS2_CLK1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            18   0.495   0.931  ps2_host_rxtx_inst/ps2_host_tx_inst/state_r_0 (ps2_host_rxtx_inst/ps2_host_tx_inst/state_r<0>)
     LUT3_D:I2->O         17   0.561   1.001  ps2_host_rxtx_inst/ps2_host_tx_inst/state_nxt_cmp_eq00011 (ps2_host_rxtx_inst/ps2_host_tx_inst/dec_cntr)
     LUT1:I0->O            1   0.561   0.357  ps2_host_rxtx_inst/ps2_host_tx_inst/ps2_clk_out1 (ps2_host_rxtx_inst/ps2_host_tx_inst/ps2_clk_out)
     IOBUF:T->IO               4.144          ps2_clk_IOBUF (ps2_clk)
     end scope: 'ps2_host_top_inst'
    ----------------------------------------
    Total                      8.050ns (5.761ns logic, 2.289ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.67 secs
 
--> 


Total memory usage is 558688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   16 (   0 filtered)

