Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivaldi/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c63ebc9ffe4341b5982ac5d7184e4285 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfg_tb_question_wrapper_behav xil_defaultlib.cfg_tb_question_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.xup_nand2
Compiling module xil_defaultlib.question_xup_nand2_0_0
Compiling module xil_defaultlib.xup_nor2
Compiling module xil_defaultlib.question_xup_nor2_0_0
Compiling module xil_defaultlib.xup_xor2
Compiling module xil_defaultlib.question_xup_xor2_0_0
Compiling architecture structure of entity xil_defaultlib.question [question_default]
Compiling architecture structure of entity xil_defaultlib.question_wrapper [question_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_question_wrapper [tb_question_wrapper]
Built simulation snapshot cfg_tb_question_wrapper_behav
